----------------
; Command Info ;
----------------
Report Timing: Found 20 setup paths (0 violated).  Worst case slack is 0.280 

Tcl Command:
    report_timing -setup -file timing_impl.log -npaths 20 -detail full_path

Options:
    -setup 
    -npaths 20 
    -detail full_path 
    -file {timing_impl.log} 

Delay Model:
    Slow 900mV 100C Model

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                               ; Launch Clock                                                   ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.280 ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~phy_reg1                                                                                                                      ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a71~reg0  ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2                        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk    ; 3.752        ; -0.485     ; 3.025      ;
; 0.289 ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1                                                                                                                      ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a114~reg0 ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1                        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk    ; 3.752        ; -0.501     ; 2.934      ;
; 0.317 ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~phy_reg1                                                                                                                      ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a67~reg0  ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2                        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk    ; 3.752        ; -0.483     ; 2.967      ;
; 0.361 ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1                                                                                                                      ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a53~reg0  ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1                        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk    ; 3.752        ; -0.476     ; 2.893      ;
; 0.368 ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~phy_reg1                                                                                                                      ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a70~reg0  ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2                        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk    ; 3.752        ; -0.491     ; 2.913      ;
; 0.372 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|disperr[2]                                                                                                                                                                  ; i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.304     ; 3.516      ;
; 0.383 ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst~phy_reg1                                                                                                                      ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a35~reg0  ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1                        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk    ; 3.752        ; -0.480     ; 2.903      ;
; 0.384 ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                   ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a131~reg0                           ; i_system_bd|ad9680_jesd204|link_pll|outclk0                    ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.070     ; 3.772      ;
; 0.392 ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst~phy_reg1                                                                                                                      ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a105~reg0 ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1                        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk    ; 3.752        ; -0.494     ; 2.883      ;
; 0.393 ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst~phy_reg1                                                                                                                      ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a47~reg0  ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1                        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk    ; 3.752        ; -0.463     ; 2.877      ;
; 0.393 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|disparity[0]                                                                                                                                                                ; i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.304     ; 3.495      ;
; 0.394 ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst~phy_reg1                                                                                                                      ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a107~reg0 ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1                        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk    ; 3.752        ; -0.451     ; 2.846      ;
; 0.394 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|disperr[3]                                                                                                                                                                  ; i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.304     ; 3.492      ;
; 0.401 ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst~phy_reg1                                                                                                                      ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a100~reg0 ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1                        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk    ; 3.752        ; -0.471     ; 2.788      ;
; 0.404 ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst~phy_reg1                                                                                                                      ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a102~reg0 ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1                        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk    ; 3.752        ; -0.453     ; 2.888      ;
; 0.415 ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[14]                                                                                                                                                                                                                                                                                                                                                                            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a67~reg0                            ; i_system_bd|ad9680_jesd204|link_pll|outclk0                    ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.085     ; 3.432      ;
; 0.416 ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1                                                                                                                      ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a14~reg0  ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2                        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk    ; 3.752        ; -0.416     ; 2.969      ;
; 0.423 ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1                                                                                                                      ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a11~reg0  ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2                        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk    ; 3.752        ; -0.474     ; 2.910      ;
; 0.424 ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1                                                                                                                      ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a73~reg0  ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2                        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk    ; 3.752        ; -0.451     ; 2.892      ;
; 0.424 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_3|disperr[3]                                                                                                                                                                  ; i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.277     ; 3.490      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------+--------------+------------+------------+

Path #1: Setup slack is 0.280 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~phy_reg1 ;
; To Node            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a71~reg0      ;
; Launch Clock       ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2                                                                                                                                                                                                                                                                                   ;
; Latch Clock        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 5.339                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time ; 5.619                                                                                                                                                                                                                                                                                                                     ;
; Slack              ; 0.280                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.485 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.025  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 12    ; 3.230       ; 100        ; 0.000  ; 0.986  ;
;    PLL Compensation    ;        ; 1     ; -1.033      ; 0          ; -1.033 ; -1.033 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.136       ; 71         ; 2.136  ; 2.136  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.889       ; 29         ; 0.889  ; 0.889  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.991       ; 53         ; 0.000  ; 2.874  ;
;    Cell                ;        ; 10    ; 2.604       ; 47         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 2     ; -3.898      ; 0          ; -2.659 ; -1.239 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                          ;            ; launch edge time                                                                                                                                                                                                                                                                                                          ;
; 2.314   ; 2.197    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                                ;
;   0.117 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                            ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                                   ;
;   0.713 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                                   ;
;   0.804 ;   0.091  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                  ;
;   1.192 ;   0.388  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|down_out[0]                                                                                                                                                                                                                                 ;
;   1.192 ;   0.000  ; RR ; IC   ; 1      ; REFCLKINPUT_X148_Y86_N3  ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk|up_in[0]                                                                                                                                                                                                                                              ;
;   1.444 ;   0.252  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y86_N3  ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk|clk_out                                                                                                                                                                                                                                               ;
;   1.444 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3D                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|pll_cascade_in                                                                                                                                                                                                                                    ;
;   2.198 ;   0.754  ; RR ; CELL ; 1      ; IOPLL_3D                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate~vco_refclk                                                                            ;
;   2.199 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3D                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate~vctrl                                                                                 ;
;   1.166 ;   -1.033 ; RR ; COMP ; 2      ; IOPLL_3D                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate~vcoph[0]                                                                              ;
;   1.166 ;   0.000  ; RR ; CELL ; 5      ; IOPLL_3D                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]                                                                                                                                                                                                                                          ;
;   2.152 ;   0.986  ; RR ; CELL ; 5      ; IOPLL_3D                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]                                                                                                                                                                                                                                       ;
;   2.314 ;   0.162  ; RR ; CELL ; 1      ; TILECTRL_X148_Y86_N2     ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~_Duplicate|phy_clk_out0[9]                                                                                                                                                                                         ;
;   2.314 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X148_Y87_N0     ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|phy_clk[1]                                                                                                                                                                                                  ;
;   2.314 ;   0.000  ; RR ; CELL ; 65     ; IO12LANE_X148_Y87_N0     ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~phy_reg1 ;
; 5.339   ; 3.025    ;    ;      ;        ;                          ;            ; data path                                                                                                                                                                                                                                                                                                                 ;
;   3.203 ;   0.889  ; FF ; uTco ; 1      ; IO12LANE_X148_Y87_N0     ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|data_to_core[1]                                                                                                                                                                                             ;
;   5.339 ;   2.136  ; FF ; IC   ; 1      ; EC_X140_Y105_N2          ; High Speed ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a71|portadatain[0]                                                                                                                                                                      ;
;   5.339 ;   0.000  ; FF ; CELL ; 0      ; EC_X140_Y105_N2          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a71~reg0      ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                          ;            ; latch edge time                                                                                                                                                                                                                                                                                                      ;
; 5.581   ; 1.712    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                           ;
;   3.869 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                      ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                              ;
;   4.465 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                              ;
;   4.541 ;   0.076  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                             ;
;   5.158 ;   0.617  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                ;
;   5.158 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                          ;
;   5.788 ;   0.630  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                  ;
;   5.789 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                       ;
;   4.550 ;   -1.239 ; RR ; COMP ; 2      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                    ;
;   4.550 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                ;
;   4.550 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                                                                                                 ;
;   1.891 ;   -2.659 ; RR ; COMP ; 1      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                                                                                                            ;
;   2.008 ;   0.117  ; RR ; IC   ; 2      ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                                                                                                       ;
;   2.692 ;   0.684  ; RR ; CELL ; 1081   ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                                                                                                      ;
;   5.566 ;   2.874  ; RR ; IC   ; 1      ; EC_X140_Y105_N2          ; High Speed ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a71|clk0                                                                                                                                                                           ;
;   5.566 ;   0.000  ; RR ; CELL ; 0      ; EC_X140_Y105_N2          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a71~reg0 ;
;   5.581 ;   0.015  ;    ;      ;        ;                          ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                              ;
; 5.343   ; -0.238   ;    ;      ;        ;                          ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                    ;
; 5.619   ; 0.276    ;    ; uTsu ; 0      ; EC_X140_Y105_N2          ;            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a71~reg0 ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Setup slack is 0.289 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1 ;
; To Node            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a114~reg0     ;
; Launch Clock       ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1                                                                                                                                                                                                                                                                                   ;
; Latch Clock        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 5.256                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time ; 5.545                                                                                                                                                                                                                                                                                                                     ;
; Slack              ; 0.289                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.501 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.934  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 12    ; 3.238       ; 100        ; 0.000  ; 0.986  ;
;    PLL Compensation    ;        ; 1     ; -1.033      ; 0          ; -1.033 ; -1.033 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.039       ; 69         ; 2.039  ; 2.039  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.895       ; 31         ; 0.895  ; 0.895  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.983       ; 53         ; 0.000  ; 2.866  ;
;    Cell                ;        ; 10    ; 2.604       ; 47         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 2     ; -3.898      ; 0          ; -2.659 ; -1.239 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                          ;            ; launch edge time                                                                                                                                                                                                                                                                                                          ;
; 2.322   ; 2.205    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                                ;
;   0.117 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                            ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                                   ;
;   0.713 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                                   ;
;   0.804 ;   0.091  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                  ;
;   1.204 ;   0.400  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|up_out[0]                                                                                                                                                                                                                                   ;
;   1.204 ;   0.000  ; RR ; IC   ; 1      ; REFCLKINPUT_X148_Y141_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|down_in[0]                                                                                                                                                                                                                                ;
;   1.452 ;   0.248  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y141_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                                                                                                                                                   ;
;   1.452 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3F                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|pll_cascade_in                                                                                                                                                                                                                                  ;
;   2.206 ;   0.754  ; RR ; CELL ; 1      ; IOPLL_3F                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vco_refclk                                                                          ;
;   2.207 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3F                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vctrl                                                                               ;
;   1.174 ;   -1.033 ; RR ; COMP ; 2      ; IOPLL_3F                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vcoph[0]                                                                            ;
;   1.174 ;   0.000  ; RR ; CELL ; 5      ; IOPLL_3F                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]                                                                                                                                                                                                                                        ;
;   2.160 ;   0.986  ; RR ; CELL ; 5      ; IOPLL_3F                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0]                                                                                                                                                                                                                                     ;
;   2.322 ;   0.162  ; RR ; CELL ; 1      ; TILECTRL_X148_Y141_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~_Duplicate_1|phy_clk_out0[9]                                                                                                                                                                                       ;
;   2.322 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X148_Y142_N0    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|phy_clk[1]                                                                                                                                                                                                  ;
;   2.322 ;   0.000  ; RR ; CELL ; 65     ; IO12LANE_X148_Y142_N0    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1 ;
; 5.256   ; 2.934    ;    ;      ;        ;                          ;            ; data path                                                                                                                                                                                                                                                                                                                 ;
;   3.217 ;   0.895  ; FF ; uTco ; 1      ; IO12LANE_X148_Y142_N0    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|data_to_core[31]                                                                                                                                                                                            ;
;   5.256 ;   2.039  ; FF ; IC   ; 1      ; EC_X140_Y142_N3          ; High Speed ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a114|portadatain[3]                                                                                                                                                                     ;
;   5.256 ;   0.000  ; FF ; CELL ; 0      ; EC_X140_Y142_N3          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a114~reg0     ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                          ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 5.573   ; 1.704    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   3.869 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                               ;
;   4.465 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                               ;
;   4.541 ;   0.076  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                              ;
;   5.158 ;   0.617  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                 ;
;   5.158 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                           ;
;   5.788 ;   0.630  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                   ;
;   5.789 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                        ;
;   4.550 ;   -1.239 ; RR ; COMP ; 2      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                     ;
;   4.550 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                 ;
;   4.550 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                                                                                                  ;
;   1.891 ;   -2.659 ; RR ; COMP ; 1      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                                                                                                             ;
;   2.008 ;   0.117  ; RR ; IC   ; 2      ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                                                                                                        ;
;   2.692 ;   0.684  ; RR ; CELL ; 1081   ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                                                                                                       ;
;   5.558 ;   2.866  ; RR ; IC   ; 1      ; EC_X140_Y142_N3          ; High Speed ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a114|clk0                                                                                                                                                                           ;
;   5.558 ;   0.000  ; RR ; CELL ; 0      ; EC_X140_Y142_N3          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a114~reg0 ;
;   5.573 ;   0.015  ;    ;      ;        ;                          ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 5.335   ; -0.238   ;    ;      ;        ;                          ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                     ;
; 5.545   ; 0.210    ;    ; uTsu ; 0      ; EC_X140_Y142_N3          ;            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a114~reg0 ;
+---------+----------+----+------+--------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Setup slack is 0.317 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~phy_reg1 ;
; To Node            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a67~reg0      ;
; Launch Clock       ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2                                                                                                                                                                                                                                                                                   ;
; Latch Clock        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 5.281                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time ; 5.598                                                                                                                                                                                                                                                                                                                     ;
; Slack              ; 0.317                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.483 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.967  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 12    ; 3.230       ; 100        ; 0.000  ; 0.986  ;
;    PLL Compensation    ;        ; 1     ; -1.033      ; 0          ; -1.033 ; -1.033 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.080       ; 70         ; 2.080  ; 2.080  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.887       ; 30         ; 0.887  ; 0.887  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.993       ; 53         ; 0.000  ; 2.876  ;
;    Cell                ;        ; 10    ; 2.604       ; 47         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 2     ; -3.898      ; 0          ; -2.659 ; -1.239 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                          ;            ; launch edge time                                                                                                                                                                                                                                                                                                          ;
; 2.314   ; 2.197    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                                ;
;   0.117 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                            ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                                   ;
;   0.713 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                                   ;
;   0.804 ;   0.091  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                  ;
;   1.192 ;   0.388  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|down_out[0]                                                                                                                                                                                                                                 ;
;   1.192 ;   0.000  ; RR ; IC   ; 1      ; REFCLKINPUT_X148_Y86_N3  ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk|up_in[0]                                                                                                                                                                                                                                              ;
;   1.444 ;   0.252  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y86_N3  ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk|clk_out                                                                                                                                                                                                                                               ;
;   1.444 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3D                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|pll_cascade_in                                                                                                                                                                                                                                    ;
;   2.198 ;   0.754  ; RR ; CELL ; 1      ; IOPLL_3D                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate~vco_refclk                                                                            ;
;   2.199 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3D                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate~vctrl                                                                                 ;
;   1.166 ;   -1.033 ; RR ; COMP ; 2      ; IOPLL_3D                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate~vcoph[0]                                                                              ;
;   1.166 ;   0.000  ; RR ; CELL ; 5      ; IOPLL_3D                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]                                                                                                                                                                                                                                          ;
;   2.152 ;   0.986  ; RR ; CELL ; 5      ; IOPLL_3D                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]                                                                                                                                                                                                                                       ;
;   2.314 ;   0.162  ; RR ; CELL ; 1      ; TILECTRL_X148_Y86_N2     ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~_Duplicate|phy_clk_out0[9]                                                                                                                                                                                         ;
;   2.314 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X148_Y87_N0     ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|phy_clk[1]                                                                                                                                                                                                  ;
;   2.314 ;   0.000  ; RR ; CELL ; 65     ; IO12LANE_X148_Y87_N0     ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~phy_reg1 ;
; 5.281   ; 2.967    ;    ;      ;        ;                          ;            ; data path                                                                                                                                                                                                                                                                                                                 ;
;   3.201 ;   0.887  ; FF ; uTco ; 1      ; IO12LANE_X148_Y87_N0     ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|data_to_core[23]                                                                                                                                                                                            ;
;   5.281 ;   2.080  ; FF ; IC   ; 1      ; EC_X140_Y106_N1          ; High Speed ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a67|portadatain[3]                                                                                                                                                                      ;
;   5.281 ;   0.000  ; FF ; CELL ; 0      ; EC_X140_Y106_N1          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a67~reg0      ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                          ;            ; latch edge time                                                                                                                                                                                                                                                                                                      ;
; 5.583   ; 1.714    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                           ;
;   3.869 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                      ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                              ;
;   4.465 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                              ;
;   4.541 ;   0.076  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                             ;
;   5.158 ;   0.617  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                ;
;   5.158 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                          ;
;   5.788 ;   0.630  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                  ;
;   5.789 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                       ;
;   4.550 ;   -1.239 ; RR ; COMP ; 2      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                    ;
;   4.550 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                ;
;   4.550 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                                                                                                 ;
;   1.891 ;   -2.659 ; RR ; COMP ; 1      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                                                                                                            ;
;   2.008 ;   0.117  ; RR ; IC   ; 2      ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                                                                                                       ;
;   2.692 ;   0.684  ; RR ; CELL ; 1081   ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                                                                                                      ;
;   5.568 ;   2.876  ; RR ; IC   ; 1      ; EC_X140_Y106_N1          ; High Speed ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a67|clk0                                                                                                                                                                           ;
;   5.568 ;   0.000  ; RR ; CELL ; 0      ; EC_X140_Y106_N1          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a67~reg0 ;
;   5.583 ;   0.015  ;    ;      ;        ;                          ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                              ;
; 5.345   ; -0.238   ;    ;      ;        ;                          ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                    ;
; 5.598   ; 0.253    ;    ; uTsu ; 0      ; EC_X140_Y106_N1          ;            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a67~reg0 ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Setup slack is 0.361 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1 ;
; To Node            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a53~reg0      ;
; Launch Clock       ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1                                                                                                                                                                                                                                                                                   ;
; Latch Clock        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 5.215                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time ; 5.576                                                                                                                                                                                                                                                                                                                     ;
; Slack              ; 0.361                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.476 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.893  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 12    ; 3.238       ; 100        ; 0.000  ; 0.986  ;
;    PLL Compensation    ;        ; 1     ; -1.033      ; 0          ; -1.033 ; -1.033 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.997       ; 69         ; 1.997  ; 1.997  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.896       ; 31         ; 0.896  ; 0.896  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 3.008       ; 54         ; 0.000  ; 2.891  ;
;    Cell                ;        ; 10    ; 2.604       ; 46         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 2     ; -3.898      ; 0          ; -2.659 ; -1.239 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                          ;            ; launch edge time                                                                                                                                                                                                                                                                                                          ;
; 2.322   ; 2.205    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                                ;
;   0.117 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                            ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                                   ;
;   0.713 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                                   ;
;   0.804 ;   0.091  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                  ;
;   1.204 ;   0.400  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|up_out[0]                                                                                                                                                                                                                                   ;
;   1.204 ;   0.000  ; RR ; IC   ; 1      ; REFCLKINPUT_X148_Y141_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|down_in[0]                                                                                                                                                                                                                                ;
;   1.452 ;   0.248  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y141_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                                                                                                                                                   ;
;   1.452 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3F                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|pll_cascade_in                                                                                                                                                                                                                                  ;
;   2.206 ;   0.754  ; RR ; CELL ; 1      ; IOPLL_3F                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vco_refclk                                                                          ;
;   2.207 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3F                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vctrl                                                                               ;
;   1.174 ;   -1.033 ; RR ; COMP ; 2      ; IOPLL_3F                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vcoph[0]                                                                            ;
;   1.174 ;   0.000  ; RR ; CELL ; 5      ; IOPLL_3F                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]                                                                                                                                                                                                                                        ;
;   2.160 ;   0.986  ; RR ; CELL ; 5      ; IOPLL_3F                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0]                                                                                                                                                                                                                                     ;
;   2.322 ;   0.162  ; RR ; CELL ; 1      ; TILECTRL_X148_Y141_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~_Duplicate_1|phy_clk_out0[9]                                                                                                                                                                                       ;
;   2.322 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X148_Y142_N0    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|phy_clk[1]                                                                                                                                                                                                  ;
;   2.322 ;   0.000  ; RR ; CELL ; 65     ; IO12LANE_X148_Y142_N0    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1 ;
; 5.215   ; 2.893    ;    ;      ;        ;                          ;            ; data path                                                                                                                                                                                                                                                                                                                 ;
;   3.218 ;   0.896  ; FF ; uTco ; 1      ; IO12LANE_X148_Y142_N0    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|data_to_core[0]                                                                                                                                                                                             ;
;   5.215 ;   1.997  ; FF ; IC   ; 1      ; EC_X140_Y129_N4          ; High Speed ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a53|portadatain[0]                                                                                                                                                                      ;
;   5.215 ;   0.000  ; FF ; CELL ; 0      ; EC_X140_Y129_N4          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a53~reg0      ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                          ;            ; latch edge time                                                                                                                                                                                                                                                                                                      ;
; 5.598   ; 1.729    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                           ;
;   3.869 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                      ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                              ;
;   4.465 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                              ;
;   4.541 ;   0.076  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                             ;
;   5.158 ;   0.617  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                ;
;   5.158 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                          ;
;   5.788 ;   0.630  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                  ;
;   5.789 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                       ;
;   4.550 ;   -1.239 ; RR ; COMP ; 2      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                    ;
;   4.550 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                ;
;   4.550 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                                                                                                 ;
;   1.891 ;   -2.659 ; RR ; COMP ; 1      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                                                                                                            ;
;   2.008 ;   0.117  ; RR ; IC   ; 2      ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                                                                                                       ;
;   2.692 ;   0.684  ; RR ; CELL ; 1081   ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                                                                                                      ;
;   5.583 ;   2.891  ; RR ; IC   ; 1      ; EC_X140_Y129_N4          ; High Speed ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a53|clk0                                                                                                                                                                           ;
;   5.583 ;   0.000  ; RR ; CELL ; 0      ; EC_X140_Y129_N4          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a53~reg0 ;
;   5.598 ;   0.015  ;    ;      ;        ;                          ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                              ;
; 5.360   ; -0.238   ;    ;      ;        ;                          ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                    ;
; 5.576   ; 0.216    ;    ; uTsu ; 0      ; EC_X140_Y129_N4          ;            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a53~reg0 ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Setup slack is 0.368 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~phy_reg1 ;
; To Node            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a70~reg0      ;
; Launch Clock       ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2                                                                                                                                                                                                                                                                                   ;
; Latch Clock        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 5.227                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time ; 5.595                                                                                                                                                                                                                                                                                                                     ;
; Slack              ; 0.368                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.491 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.913  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 12    ; 3.230       ; 100        ; 0.000  ; 0.986  ;
;    PLL Compensation    ;        ; 1     ; -1.033      ; 0          ; -1.033 ; -1.033 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.042       ; 70         ; 2.042  ; 2.042  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.871       ; 30         ; 0.871  ; 0.871  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.985       ; 53         ; 0.000  ; 2.868  ;
;    Cell                ;        ; 10    ; 2.604       ; 47         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 2     ; -3.898      ; 0          ; -2.659 ; -1.239 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                          ;            ; launch edge time                                                                                                                                                                                                                                                                                                          ;
; 2.314   ; 2.197    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                                ;
;   0.117 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                            ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                                   ;
;   0.713 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                                   ;
;   0.804 ;   0.091  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                  ;
;   1.192 ;   0.388  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|down_out[0]                                                                                                                                                                                                                                 ;
;   1.192 ;   0.000  ; RR ; IC   ; 1      ; REFCLKINPUT_X148_Y86_N3  ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk|up_in[0]                                                                                                                                                                                                                                              ;
;   1.444 ;   0.252  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y86_N3  ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk|clk_out                                                                                                                                                                                                                                               ;
;   1.444 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3D                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|pll_cascade_in                                                                                                                                                                                                                                    ;
;   2.198 ;   0.754  ; RR ; CELL ; 1      ; IOPLL_3D                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate~vco_refclk                                                                            ;
;   2.199 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3D                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate~vctrl                                                                                 ;
;   1.166 ;   -1.033 ; RR ; COMP ; 2      ; IOPLL_3D                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate~vcoph[0]                                                                              ;
;   1.166 ;   0.000  ; RR ; CELL ; 5      ; IOPLL_3D                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]                                                                                                                                                                                                                                          ;
;   2.152 ;   0.986  ; RR ; CELL ; 5      ; IOPLL_3D                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]                                                                                                                                                                                                                                       ;
;   2.314 ;   0.162  ; RR ; CELL ; 1      ; TILECTRL_X148_Y86_N2     ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~_Duplicate|phy_clk_out0[9]                                                                                                                                                                                         ;
;   2.314 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X148_Y87_N0     ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|phy_clk[1]                                                                                                                                                                                                  ;
;   2.314 ;   0.000  ; RR ; CELL ; 65     ; IO12LANE_X148_Y87_N0     ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~phy_reg1 ;
; 5.227   ; 2.913    ;    ;      ;        ;                          ;            ; data path                                                                                                                                                                                                                                                                                                                 ;
;   3.185 ;   0.871  ; FF ; uTco ; 1      ; IO12LANE_X148_Y87_N0     ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|data_to_core[87]                                                                                                                                                                                            ;
;   5.227 ;   2.042  ; FF ; IC   ; 1      ; EC_X140_Y104_N1          ; Mixed      ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a70|portadatain[3]                                                                                                                                                                      ;
;   5.227 ;   0.000  ; FF ; CELL ; 0      ; EC_X140_Y104_N1          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a70~reg0      ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                          ;            ; latch edge time                                                                                                                                                                                                                                                                                                      ;
; 5.575   ; 1.706    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                           ;
;   3.869 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                      ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                              ;
;   4.465 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                              ;
;   4.541 ;   0.076  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                             ;
;   5.158 ;   0.617  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                ;
;   5.158 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                          ;
;   5.788 ;   0.630  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                  ;
;   5.789 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                       ;
;   4.550 ;   -1.239 ; RR ; COMP ; 2      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                    ;
;   4.550 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                ;
;   4.550 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                                                                                                 ;
;   1.891 ;   -2.659 ; RR ; COMP ; 1      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                                                                                                            ;
;   2.008 ;   0.117  ; RR ; IC   ; 2      ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                                                                                                       ;
;   2.692 ;   0.684  ; RR ; CELL ; 1081   ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                                                                                                      ;
;   5.560 ;   2.868  ; RR ; IC   ; 1      ; EC_X140_Y104_N1          ; High Speed ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a70|clk0                                                                                                                                                                           ;
;   5.560 ;   0.000  ; RR ; CELL ; 0      ; EC_X140_Y104_N1          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a70~reg0 ;
;   5.575 ;   0.015  ;    ;      ;        ;                          ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                              ;
; 5.337   ; -0.238   ;    ;      ;        ;                          ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                    ;
; 5.595   ; 0.258    ;    ; uTsu ; 0      ; EC_X140_Y104_N1          ;            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a70~reg0 ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #6: Setup slack is 0.372 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|disperr[2]                                                                                                                                                                                                                                                                                           ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin                                                                                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 8.721                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time ; 9.093                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack              ; 0.372                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.304 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.516  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 7     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.827       ; 49         ; 0.000  ; 2.752  ;
;    Cell                ;        ; 14    ; 2.977       ; 51         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 7     ; 2.340       ; 67         ; 0.184  ; 0.899  ;
;    Cell                ;        ; 16    ; 0.846       ; 24         ; 0.000  ; 0.233  ;
;    uTco                ;        ; 1     ; 0.330       ; 9          ; 0.330  ; 0.330  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.370       ; 50         ; 0.000  ; 2.305  ;
;    Cell                ;        ; 13    ; 2.412       ; 50         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 5.205   ; 5.205    ;    ;      ;        ;                           ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_P28                   ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y90_N108        ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.040 ;   0.040  ; FF ; CELL ; 1      ; IOIBUF_X0_Y90_N108        ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.040 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1FB     ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.040 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1FB     ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.724 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1FB      ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.874 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1FB      ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.874 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1FB                  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.313 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1FB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                                                                                                                                                                                           ;
;   1.444 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1FB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                                                                                                                                                                               ;
;   1.444 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1FB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                                                                                                                                                                            ;
;   1.444 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1FB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                                                                                                                                                                                           ;
;   0.845 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1FB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                                                                                                                                                                               ;
;   1.305 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1FB                  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.760 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1FB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                                                                                                                                                                                     ;
;   1.835 ;   0.075  ; RR ; IC   ; 2      ; CLKCTRL_1F_R2_I0          ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.453 ;   0.618  ; RR ; CELL ; 4200   ; CLKCTRL_1F_R2_I0          ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                              ;
;   5.205 ;   2.752  ; RR ; IC   ; 14     ; HSSIRXPLDPCSINTERFACE_1E0 ; High Speed ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk                                                                                                                                                                                                                        ;
;   5.205 ;   0.000  ; RR ; CELL ; 1      ; HSSIRXPLDPCSINTERFACE_1E0 ;            ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_data_fifo                                                                                                                                                                                                                  ;
;   5.205 ;   0.000  ; RR ; CELL ; 40     ; HSSIRXPLDPCSINTERFACE_1E0 ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg          ;
; 8.721   ; 3.516    ;    ;      ;        ;                           ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   5.535 ;   0.330  ; FF ; uTco ; 1      ; HSSIRXPLDPCSINTERFACE_1E0 ;            ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_data[14]                                                                                                                                                                                                                   ;
;   5.535 ;   0.000  ; FF ; CELL ; 3      ; HSSIRXPLDPCSINTERFACE_1E0 ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~hssi_tile/ch0_pld_rx_data[14] ;
;   6.434 ;   0.899  ; FF ; IC   ; 1      ; LABCELL_X1_Y60_N12        ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].i_pattern_align|Mux19~0|dataf                                                                                                                                                                                                                                                                                                                                                                     ;
;   6.478 ;   0.044  ; FF ; CELL ; 1      ; LABCELL_X1_Y60_N12        ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].i_pattern_align|Mux19~0|combout                                                                                                                                                                                                                                                                                                                                                                   ;
;   6.482 ;   0.004  ; FF ; CELL ; 4      ; LABCELL_X1_Y60_N12        ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_pattern_align:gen_lane[0].i_pattern_align|Mux19~0~la_lab/laboutt[8]                                                                                                                                                                                                                                   ;
;   6.768 ;   0.286  ; FF ; IC   ; 1      ; LABCELL_X1_Y61_N3         ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].i_pattern_align|Mux57~0|datae                                                                                                                                                                                                                                                                                                                                                                     ;
;   6.924 ;   0.156  ; FF ; CELL ; 2      ; LABCELL_X1_Y61_N3         ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].i_pattern_align|Mux57~0|combout                                                                                                                                                                                                                                                                                                                                                                   ;
;   6.929 ;   0.005  ; FF ; CELL ; 6      ; LABCELL_X1_Y61_N3         ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_pattern_align:gen_lane[0].i_pattern_align|Mux57~0~la_lab/laboutt[3]                                                                                                                                                                                                                                   ;
;   7.315 ;   0.386  ; FF ; IC   ; 1      ; MLABCELL_X2_Y62_N57       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|WideOr4~0|datab                                                                                                                                                                                                                                                                                                                                                                  ;
;   7.548 ;   0.233  ; FR ; CELL ; 2      ; MLABCELL_X2_Y62_N57       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|WideOr4~0|combout                                                                                                                                                                                                                                                                                                                                                                ;
;   7.554 ;   0.006  ; RR ; CELL ; 1      ; MLABCELL_X2_Y62_N57       ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|WideOr4~0~la_mlab/laboutb[18]                                                                                                                                                                                                                              ;
;   7.738 ;   0.184  ; RR ; IC   ; 1      ; MLABCELL_X2_Y62_N27       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_notintable~0|datad                                                                                                                                                                                                                                                                                                                                                           ;
;   7.881 ;   0.143  ; RR ; CELL ; 2      ; MLABCELL_X2_Y62_N27       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_notintable~0|combout                                                                                                                                                                                                                                                                                                                                                         ;
;   7.887 ;   0.006  ; RR ; CELL ; 1      ; MLABCELL_X2_Y62_N27       ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|out_notintable~0~la_mlab/laboutt[18]                                                                                                                                                                                                                       ;
;   8.081 ;   0.194  ; RR ; IC   ; 1      ; MLABCELL_X2_Y62_N0        ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_disperr~0|datae                                                                                                                                                                                                                                                                                                                                                              ;
;   8.225 ;   0.144  ; RF ; CELL ; 1      ; MLABCELL_X2_Y62_N0        ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_disperr~0|combout                                                                                                                                                                                                                                                                                                                                                            ;
;   8.231 ;   0.006  ; FF ; CELL ; 2      ; MLABCELL_X2_Y62_N0        ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|out_disperr~0~la_mlab/laboutt[0]                                                                                                                                                                                                                           ;
;   8.431 ;   0.200  ; FF ; IC   ; 1      ; MLABCELL_X2_Y62_N30       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_disparity~0|dataf                                                                                                                                                                                                                                                                                                                                                            ;
;   8.476 ;   0.045  ; FR ; CELL ; 1      ; MLABCELL_X2_Y62_N30       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_disparity~0|combout                                                                                                                                                                                                                                                                                                                                                          ;
;   8.481 ;   0.005  ; RR ; CELL ; 3      ; MLABCELL_X2_Y62_N30       ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|out_disparity~0~la_mlab/laboutb[0]                                                                                                                                                                                                                         ;
;   8.672 ;   0.191  ; RR ; IC   ; 1      ; LABCELL_X3_Y62_N0         ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[2].i_dec|out_disperr~1|dataf                                                                                                                                                                                                                                                                                                                                                              ;
;   8.721 ;   0.049  ; RF ; CELL ; 1      ; LABCELL_X3_Y62_N0         ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[2].i_dec|out_disperr~1|combout                                                                                                                                                                                                                                                                                                                                                            ;
;   8.721 ;   0.000  ; FF ; CELL ; 1      ; FF_X3_Y62_N1              ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|disperr[2]|d                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   8.721 ;   0.000  ; FF ; CELL ; 1      ; FF_X3_Y62_N1              ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|disperr[2]                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+---------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                      ;
; 8.901   ; 4.901    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                           ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                       ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_P28               ;            ; rx_ref_clk                                                                                                                                           ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y90_N108    ;            ; rx_ref_clk~input|i                                                                                                                                   ;
;   4.040 ;   0.040  ; FF ; CELL ; 1      ; IOIBUF_X0_Y90_N108    ;            ; rx_ref_clk~input|o                                                                                                                                   ;
;   4.040 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1FB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                           ;
;   4.040 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1FB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                             ;
;   4.641 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1FB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                   ;
;   4.758 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1FB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                   ;
;   4.758 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1FB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                 ;
;   5.116 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                        ;
;   5.220 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                            ;
;   5.220 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                         ;
;   5.220 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                        ;
;   4.388 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                            ;
;   4.707 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                              ;
;   5.034 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]  ;
;   5.099 ;   0.065  ; RR ; IC   ; 2      ; CLKCTRL_1F_R2_I0      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                            ;
;   5.645 ;   0.546  ; RR ; CELL ; 4200   ; CLKCTRL_1F_R2_I0      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                           ;
;   7.950 ;   2.305  ; RR ; IC   ; 1      ; FF_X3_Y62_N1          ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|disperr[2]|clk                                                                                             ;
;   7.950 ;   0.000  ; RR ; CELL ; 1      ; FF_X3_Y62_N1          ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|disperr[2] ;
;   8.901 ;   0.951  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                              ;
; 8.827   ; -0.074   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                    ;
; 9.093   ; 0.266    ;    ; uTsu ; 1      ; FF_X3_Y62_N1          ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|disperr[2] ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #7: Setup slack is 0.383 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst~phy_reg1 ;
; To Node            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a35~reg0      ;
; Launch Clock       ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1                                                                                                                                                                                                                                                                                   ;
; Latch Clock        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 5.222                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time ; 5.605                                                                                                                                                                                                                                                                                                                     ;
; Slack              ; 0.383                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.480 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.903  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 12    ; 3.235       ; 100        ; 0.000  ; 0.986  ;
;    PLL Compensation    ;        ; 1     ; -1.033      ; 0          ; -1.033 ; -1.033 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.043       ; 70         ; 2.043  ; 2.043  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.860       ; 30         ; 0.860  ; 0.860  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 3.001       ; 54         ; 0.000  ; 2.884  ;
;    Cell                ;        ; 10    ; 2.604       ; 46         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 2     ; -3.898      ; 0          ; -2.659 ; -1.239 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                          ;            ; launch edge time                                                                                                                                                                                                                                                                                                          ;
; 2.319   ; 2.202    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                                ;
;   0.117 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                            ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                                   ;
;   0.713 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                                   ;
;   0.804 ;   0.091  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                  ;
;   1.204 ;   0.400  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|up_out[0]                                                                                                                                                                                                                                   ;
;   1.204 ;   0.000  ; RR ; IC   ; 1      ; REFCLKINPUT_X148_Y141_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|down_in[0]                                                                                                                                                                                                                                ;
;   1.452 ;   0.248  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y141_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                                                                                                                                                   ;
;   1.452 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3F                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|pll_cascade_in                                                                                                                                                                                                                                  ;
;   2.206 ;   0.754  ; RR ; CELL ; 1      ; IOPLL_3F                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vco_refclk                                                                          ;
;   2.207 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3F                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vctrl                                                                               ;
;   1.174 ;   -1.033 ; RR ; COMP ; 2      ; IOPLL_3F                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vcoph[0]                                                                            ;
;   1.174 ;   0.000  ; RR ; CELL ; 5      ; IOPLL_3F                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]                                                                                                                                                                                                                                        ;
;   2.160 ;   0.986  ; RR ; CELL ; 5      ; IOPLL_3F                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0]                                                                                                                                                                                                                                     ;
;   2.319 ;   0.159  ; RR ; CELL ; 1      ; TILECTRL_X148_Y141_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~_Duplicate_1|phy_clk_out2[9]                                                                                                                                                                                       ;
;   2.319 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X148_Y144_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst|phy_clk[1]                                                                                                                                                                                                  ;
;   2.319 ;   0.000  ; RR ; CELL ; 65     ; IO12LANE_X148_Y144_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst~phy_reg1 ;
; 5.222   ; 2.903    ;    ;      ;        ;                          ;            ; data path                                                                                                                                                                                                                                                                                                                 ;
;   3.179 ;   0.860  ; RR ; uTco ; 1      ; IO12LANE_X148_Y144_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst|data_to_core[52]                                                                                                                                                                                            ;
;   5.222 ;   2.043  ; RR ; IC   ; 1      ; EC_X140_Y144_N0          ; Mixed      ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a35|portadatain[2]                                                                                                                                                                      ;
;   5.222 ;   0.000  ; RR ; CELL ; 0      ; EC_X140_Y144_N0          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a35~reg0      ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                          ;            ; latch edge time                                                                                                                                                                                                                                                                                                      ;
; 5.591   ; 1.722    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                           ;
;   3.869 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                      ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                              ;
;   4.465 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                              ;
;   4.541 ;   0.076  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                             ;
;   5.158 ;   0.617  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                ;
;   5.158 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                          ;
;   5.788 ;   0.630  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                  ;
;   5.789 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                       ;
;   4.550 ;   -1.239 ; RR ; COMP ; 2      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                    ;
;   4.550 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                ;
;   4.550 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                                                                                                 ;
;   1.891 ;   -2.659 ; RR ; COMP ; 1      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                                                                                                            ;
;   2.008 ;   0.117  ; RR ; IC   ; 2      ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                                                                                                       ;
;   2.692 ;   0.684  ; RR ; CELL ; 1081   ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                                                                                                      ;
;   5.576 ;   2.884  ; RR ; IC   ; 1      ; EC_X140_Y144_N0          ; Mixed      ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a35|clk0                                                                                                                                                                           ;
;   5.576 ;   0.000  ; RR ; CELL ; 0      ; EC_X140_Y144_N0          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a35~reg0 ;
;   5.591 ;   0.015  ;    ;      ;        ;                          ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                              ;
; 5.353   ; -0.238   ;    ;      ;        ;                          ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                    ;
; 5.605   ; 0.252    ;    ; uTsu ; 0      ; EC_X140_Y144_N0          ;            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a35~reg0 ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #8: Setup slack is 0.384 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[9]~DUPLICATE                                                                                                                                                                                                                ;
; To Node            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a131~reg0 ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                 ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 8.574                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 8.958                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.384                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.070 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.772  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.424       ; 45         ; 0.000  ; 2.349  ;
;    Cell                ;        ; 13    ; 2.977       ; 55         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.434       ; 91         ; 3.434  ; 3.434  ;
;    Cell                ;        ; 2     ; 0.123       ; 3          ; 0.000  ; 0.123  ;
;    uTco                ;        ; 1     ; 0.215       ; 6          ; 0.215  ; 0.215  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.261       ; 48         ; 0.000  ; 2.196  ;
;    Cell                ;        ; 13    ; 2.412       ; 52         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                            ;
; 4.802   ; 4.802    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_P28               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y90_N108    ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                          ;
;   0.040 ;   0.040  ; FF ; CELL ; 1      ; IOIBUF_X0_Y90_N108    ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                          ;
;   0.040 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1FB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                  ;
;   0.040 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1FB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                    ;
;   0.724 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1FB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                          ;
;   0.874 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1FB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                          ;
;   0.874 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1FB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                        ;
;   1.313 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                               ;
;   1.444 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                   ;
;   1.444 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                ;
;   1.444 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                               ;
;   0.845 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                   ;
;   1.305 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                     ;
;   1.760 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                         ;
;   1.835 ;   0.075  ; RR ; IC   ; 2      ; CLKCTRL_1F_R2_I0      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   2.453 ;   0.618  ; RR ; CELL ; 4200   ; CLKCTRL_1F_R2_I0      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   4.802 ;   2.349  ; RR ; IC   ; 1      ; FF_X56_Y56_N28        ; High Speed ; i_system_bd|ad9680_adcfifo|adc_waddr_int[9]~DUPLICATE|clk                                                                                                                                                                                                                                   ;
;   4.802 ;   0.000  ; RR ; CELL ; 1      ; FF_X56_Y56_N28        ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[9]~DUPLICATE                                                                                                                                                                                                                ;
; 8.574   ; 3.772    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                   ;
;   5.017 ;   0.215  ; RR ; uTco ; 1      ; FF_X56_Y56_N28        ;            ; i_system_bd|ad9680_adcfifo|adc_waddr_int[9]~DUPLICATE|q                                                                                                                                                                                                                                     ;
;   5.140 ;   0.123  ; RR ; CELL ; 504    ; FF_X56_Y56_N28        ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[9]~DUPLICATE~la_lab/laboutt[18]                                                                                                                                                                                             ;
;   8.574 ;   3.434  ; RR ; IC   ; 1      ; EC_X32_Y7_N0          ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a131|portaaddr[9]                                                                                                                                                  ;
;   8.574 ;   0.000  ; RR ; CELL ; 0      ; EC_X32_Y7_N0          ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a131~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                             ;
; 8.732   ; 4.732    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_P28               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                  ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y90_N108    ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                          ;
;   4.040 ;   0.040  ; FF ; CELL ; 1      ; IOIBUF_X0_Y90_N108    ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                          ;
;   4.040 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1FB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                  ;
;   4.040 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1FB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                    ;
;   4.641 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1FB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                          ;
;   4.758 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1FB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                          ;
;   4.758 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1FB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                        ;
;   5.116 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                               ;
;   5.220 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                   ;
;   5.220 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                ;
;   5.220 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                               ;
;   4.388 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                   ;
;   4.707 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                     ;
;   5.034 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                         ;
;   5.099 ;   0.065  ; RR ; IC   ; 2      ; CLKCTRL_1F_R2_I0      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   5.645 ;   0.546  ; RR ; CELL ; 4200   ; CLKCTRL_1F_R2_I0      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   7.841 ;   2.196  ; RR ; IC   ; 1      ; EC_X32_Y7_N0          ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a131|clk0                                                                                                                                                          ;
;   7.841 ;   0.000  ; RR ; CELL ; 0      ; EC_X32_Y7_N0          ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a131~reg0 ;
;   8.732 ;   0.891  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                     ;
; 8.702   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                                                                                           ;
; 8.958   ; 0.256    ;    ; uTsu ; 0      ; EC_X32_Y7_N0          ;            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a131~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #9: Setup slack is 0.392 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst~phy_reg1 ;
; To Node            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a105~reg0     ;
; Launch Clock       ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1                                                                                                                                                                                                                                                                                   ;
; Latch Clock        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 5.201                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time ; 5.593                                                                                                                                                                                                                                                                                                                     ;
; Slack              ; 0.392                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.494 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.883  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 12    ; 3.234       ; 100        ; 0.000  ; 0.986  ;
;    PLL Compensation    ;        ; 1     ; -1.033      ; 0          ; -1.033 ; -1.033 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.996       ; 69         ; 1.996  ; 1.996  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.887       ; 31         ; 0.887  ; 0.887  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.986       ; 53         ; 0.000  ; 2.869  ;
;    Cell                ;        ; 10    ; 2.604       ; 47         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 2     ; -3.898      ; 0          ; -2.659 ; -1.239 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                          ;            ; launch edge time                                                                                                                                                                                                                                                                                                          ;
; 2.318   ; 2.201    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                                ;
;   0.117 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                            ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                                   ;
;   0.713 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                                   ;
;   0.804 ;   0.091  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                  ;
;   1.204 ;   0.400  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|up_out[0]                                                                                                                                                                                                                                   ;
;   1.204 ;   0.000  ; RR ; IC   ; 1      ; REFCLKINPUT_X148_Y141_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|down_in[0]                                                                                                                                                                                                                                ;
;   1.452 ;   0.248  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y141_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                                                                                                                                                   ;
;   1.452 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3F                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|pll_cascade_in                                                                                                                                                                                                                                  ;
;   2.206 ;   0.754  ; RR ; CELL ; 1      ; IOPLL_3F                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vco_refclk                                                                          ;
;   2.207 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3F                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vctrl                                                                               ;
;   1.174 ;   -1.033 ; RR ; COMP ; 2      ; IOPLL_3F                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vcoph[0]                                                                            ;
;   1.174 ;   0.000  ; RR ; CELL ; 5      ; IOPLL_3F                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]                                                                                                                                                                                                                                        ;
;   2.160 ;   0.986  ; RR ; CELL ; 5      ; IOPLL_3F                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0]                                                                                                                                                                                                                                     ;
;   2.318 ;   0.158  ; RR ; CELL ; 1      ; TILECTRL_X148_Y141_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~_Duplicate_1|phy_clk_out3[9]                                                                                                                                                                                       ;
;   2.318 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X148_Y145_N3    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst|phy_clk[1]                                                                                                                                                                                                  ;
;   2.318 ;   0.000  ; RR ; CELL ; 65     ; IO12LANE_X148_Y145_N3    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst~phy_reg1 ;
; 5.201   ; 2.883    ;    ;      ;        ;                          ;            ; data path                                                                                                                                                                                                                                                                                                                 ;
;   3.205 ;   0.887  ; FF ; uTco ; 1      ; IO12LANE_X148_Y145_N3    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst|data_to_core[21]                                                                                                                                                                                            ;
;   5.201 ;   1.996  ; FF ; IC   ; 1      ; EC_X140_Y152_N1          ; Mixed      ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a105|portadatain[2]                                                                                                                                                                     ;
;   5.201 ;   0.000  ; FF ; CELL ; 0      ; EC_X140_Y152_N1          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a105~reg0     ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                          ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 5.576   ; 1.707    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   3.869 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                               ;
;   4.465 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                               ;
;   4.541 ;   0.076  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                              ;
;   5.158 ;   0.617  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                 ;
;   5.158 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                           ;
;   5.788 ;   0.630  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                   ;
;   5.789 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                        ;
;   4.550 ;   -1.239 ; RR ; COMP ; 2      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                     ;
;   4.550 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                 ;
;   4.550 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                                                                                                  ;
;   1.891 ;   -2.659 ; RR ; COMP ; 1      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                                                                                                             ;
;   2.008 ;   0.117  ; RR ; IC   ; 2      ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                                                                                                        ;
;   2.692 ;   0.684  ; RR ; CELL ; 1081   ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                                                                                                       ;
;   5.561 ;   2.869  ; RR ; IC   ; 1      ; EC_X140_Y152_N1          ; Mixed      ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a105|clk0                                                                                                                                                                           ;
;   5.561 ;   0.000  ; RR ; CELL ; 0      ; EC_X140_Y152_N1          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a105~reg0 ;
;   5.576 ;   0.015  ;    ;      ;        ;                          ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 5.338   ; -0.238   ;    ;      ;        ;                          ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                     ;
; 5.593   ; 0.255    ;    ; uTsu ; 0      ; EC_X140_Y152_N1          ;            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a105~reg0 ;
+---------+----------+----+------+--------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #10: Setup slack is 0.393 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst~phy_reg1 ;
; To Node            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a47~reg0      ;
; Launch Clock       ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1                                                                                                                                                                                                                                                                                   ;
; Latch Clock        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 5.195                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time ; 5.588                                                                                                                                                                                                                                                                                                                     ;
; Slack              ; 0.393                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.463 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.877  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 12    ; 3.234       ; 100        ; 0.000  ; 0.986  ;
;    PLL Compensation    ;        ; 1     ; -1.033      ; 0          ; -1.033 ; -1.033 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.982       ; 69         ; 1.982  ; 1.982  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.895       ; 31         ; 0.895  ; 0.895  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 3.017       ; 54         ; 0.000  ; 2.900  ;
;    Cell                ;        ; 10    ; 2.604       ; 46         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 2     ; -3.898      ; 0          ; -2.659 ; -1.239 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                          ;            ; launch edge time                                                                                                                                                                                                                                                                                                          ;
; 2.318   ; 2.201    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                                ;
;   0.117 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                            ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                                   ;
;   0.713 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                                   ;
;   0.804 ;   0.091  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                  ;
;   1.204 ;   0.400  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|up_out[0]                                                                                                                                                                                                                                   ;
;   1.204 ;   0.000  ; RR ; IC   ; 1      ; REFCLKINPUT_X148_Y141_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|down_in[0]                                                                                                                                                                                                                                ;
;   1.452 ;   0.248  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y141_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                                                                                                                                                   ;
;   1.452 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3F                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|pll_cascade_in                                                                                                                                                                                                                                  ;
;   2.206 ;   0.754  ; RR ; CELL ; 1      ; IOPLL_3F                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vco_refclk                                                                          ;
;   2.207 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3F                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vctrl                                                                               ;
;   1.174 ;   -1.033 ; RR ; COMP ; 2      ; IOPLL_3F                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vcoph[0]                                                                            ;
;   1.174 ;   0.000  ; RR ; CELL ; 5      ; IOPLL_3F                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]                                                                                                                                                                                                                                        ;
;   2.160 ;   0.986  ; RR ; CELL ; 5      ; IOPLL_3F                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0]                                                                                                                                                                                                                                     ;
;   2.318 ;   0.158  ; RR ; CELL ; 1      ; TILECTRL_X148_Y141_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~_Duplicate_1|phy_clk_out3[9]                                                                                                                                                                                       ;
;   2.318 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X148_Y145_N3    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst|phy_clk[1]                                                                                                                                                                                                  ;
;   2.318 ;   0.000  ; RR ; CELL ; 65     ; IO12LANE_X148_Y145_N3    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst~phy_reg1 ;
; 5.195   ; 2.877    ;    ;      ;        ;                          ;            ; data path                                                                                                                                                                                                                                                                                                                 ;
;   3.213 ;   0.895  ; RR ; uTco ; 1      ; IO12LANE_X148_Y145_N3    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst|data_to_core[6]                                                                                                                                                                                             ;
;   5.195 ;   1.982  ; RR ; IC   ; 1      ; EC_X140_Y121_N0          ; Mixed      ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a47|portadatain[3]                                                                                                                                                                      ;
;   5.195 ;   0.000  ; RR ; CELL ; 0      ; EC_X140_Y121_N0          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a47~reg0      ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                          ;            ; latch edge time                                                                                                                                                                                                                                                                                                      ;
; 5.607   ; 1.738    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                           ;
;   3.869 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                      ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                              ;
;   4.465 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                              ;
;   4.541 ;   0.076  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                             ;
;   5.158 ;   0.617  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                ;
;   5.158 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                          ;
;   5.788 ;   0.630  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                  ;
;   5.789 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                       ;
;   4.550 ;   -1.239 ; RR ; COMP ; 2      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                    ;
;   4.550 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                ;
;   4.550 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                                                                                                 ;
;   1.891 ;   -2.659 ; RR ; COMP ; 1      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                                                                                                            ;
;   2.008 ;   0.117  ; RR ; IC   ; 2      ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                                                                                                       ;
;   2.692 ;   0.684  ; RR ; CELL ; 1081   ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                                                                                                      ;
;   5.592 ;   2.900  ; RR ; IC   ; 1      ; EC_X140_Y121_N0          ; High Speed ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a47|clk0                                                                                                                                                                           ;
;   5.592 ;   0.000  ; RR ; CELL ; 0      ; EC_X140_Y121_N0          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a47~reg0 ;
;   5.607 ;   0.015  ;    ;      ;        ;                          ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                              ;
; 5.369   ; -0.238   ;    ;      ;        ;                          ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                    ;
; 5.588   ; 0.219    ;    ; uTsu ; 0      ; EC_X140_Y121_N0          ;            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a47~reg0 ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #11: Setup slack is 0.393 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|disparity[0]                                                                                                                                                                                                                                                                                         ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin                                                                                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 8.700                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time ; 9.093                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack              ; 0.393                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.304 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.495  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 7     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.827       ; 49         ; 0.000  ; 2.752  ;
;    Cell                ;        ; 14    ; 2.977       ; 51         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 7     ; 2.328       ; 67         ; 0.179  ; 0.899  ;
;    Cell                ;        ; 16    ; 0.837       ; 24         ; 0.000  ; 0.233  ;
;    uTco                ;        ; 1     ; 0.330       ; 9          ; 0.330  ; 0.330  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.370       ; 50         ; 0.000  ; 2.305  ;
;    Cell                ;        ; 13    ; 2.412       ; 50         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 5.205   ; 5.205    ;    ;      ;        ;                           ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_P28                   ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y90_N108        ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.040 ;   0.040  ; FF ; CELL ; 1      ; IOIBUF_X0_Y90_N108        ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.040 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1FB     ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.040 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1FB     ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.724 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1FB      ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.874 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1FB      ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.874 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1FB                  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.313 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1FB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                                                                                                                                                                                           ;
;   1.444 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1FB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                                                                                                                                                                               ;
;   1.444 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1FB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                                                                                                                                                                            ;
;   1.444 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1FB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                                                                                                                                                                                           ;
;   0.845 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1FB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                                                                                                                                                                               ;
;   1.305 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1FB                  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.760 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1FB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                                                                                                                                                                                     ;
;   1.835 ;   0.075  ; RR ; IC   ; 2      ; CLKCTRL_1F_R2_I0          ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.453 ;   0.618  ; RR ; CELL ; 4200   ; CLKCTRL_1F_R2_I0          ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                              ;
;   5.205 ;   2.752  ; RR ; IC   ; 14     ; HSSIRXPLDPCSINTERFACE_1E0 ; High Speed ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk                                                                                                                                                                                                                        ;
;   5.205 ;   0.000  ; RR ; CELL ; 1      ; HSSIRXPLDPCSINTERFACE_1E0 ;            ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_data_fifo                                                                                                                                                                                                                  ;
;   5.205 ;   0.000  ; RR ; CELL ; 40     ; HSSIRXPLDPCSINTERFACE_1E0 ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg          ;
; 8.700   ; 3.495    ;    ;      ;        ;                           ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   5.535 ;   0.330  ; FF ; uTco ; 1      ; HSSIRXPLDPCSINTERFACE_1E0 ;            ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_data[14]                                                                                                                                                                                                                   ;
;   5.535 ;   0.000  ; FF ; CELL ; 3      ; HSSIRXPLDPCSINTERFACE_1E0 ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~hssi_tile/ch0_pld_rx_data[14] ;
;   6.434 ;   0.899  ; FF ; IC   ; 1      ; LABCELL_X1_Y60_N12        ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].i_pattern_align|Mux19~0|dataf                                                                                                                                                                                                                                                                                                                                                                     ;
;   6.478 ;   0.044  ; FF ; CELL ; 1      ; LABCELL_X1_Y60_N12        ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].i_pattern_align|Mux19~0|combout                                                                                                                                                                                                                                                                                                                                                                   ;
;   6.482 ;   0.004  ; FF ; CELL ; 4      ; LABCELL_X1_Y60_N12        ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_pattern_align:gen_lane[0].i_pattern_align|Mux19~0~la_lab/laboutt[8]                                                                                                                                                                                                                                   ;
;   6.768 ;   0.286  ; FF ; IC   ; 1      ; LABCELL_X1_Y61_N3         ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].i_pattern_align|Mux57~0|datae                                                                                                                                                                                                                                                                                                                                                                     ;
;   6.924 ;   0.156  ; FF ; CELL ; 2      ; LABCELL_X1_Y61_N3         ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].i_pattern_align|Mux57~0|combout                                                                                                                                                                                                                                                                                                                                                                   ;
;   6.929 ;   0.005  ; FF ; CELL ; 6      ; LABCELL_X1_Y61_N3         ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_pattern_align:gen_lane[0].i_pattern_align|Mux57~0~la_lab/laboutt[3]                                                                                                                                                                                                                                   ;
;   7.315 ;   0.386  ; FF ; IC   ; 1      ; MLABCELL_X2_Y62_N57       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|WideOr4~0|datab                                                                                                                                                                                                                                                                                                                                                                  ;
;   7.548 ;   0.233  ; FR ; CELL ; 2      ; MLABCELL_X2_Y62_N57       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|WideOr4~0|combout                                                                                                                                                                                                                                                                                                                                                                ;
;   7.554 ;   0.006  ; RR ; CELL ; 1      ; MLABCELL_X2_Y62_N57       ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|WideOr4~0~la_mlab/laboutb[18]                                                                                                                                                                                                                              ;
;   7.738 ;   0.184  ; RR ; IC   ; 1      ; MLABCELL_X2_Y62_N27       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_notintable~0|datad                                                                                                                                                                                                                                                                                                                                                           ;
;   7.881 ;   0.143  ; RR ; CELL ; 2      ; MLABCELL_X2_Y62_N27       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_notintable~0|combout                                                                                                                                                                                                                                                                                                                                                         ;
;   7.887 ;   0.006  ; RR ; CELL ; 1      ; MLABCELL_X2_Y62_N27       ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|out_notintable~0~la_mlab/laboutt[18]                                                                                                                                                                                                                       ;
;   8.081 ;   0.194  ; RR ; IC   ; 1      ; MLABCELL_X2_Y62_N0        ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_disperr~0|datae                                                                                                                                                                                                                                                                                                                                                              ;
;   8.225 ;   0.144  ; RF ; CELL ; 1      ; MLABCELL_X2_Y62_N0        ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_disperr~0|combout                                                                                                                                                                                                                                                                                                                                                            ;
;   8.231 ;   0.006  ; FF ; CELL ; 2      ; MLABCELL_X2_Y62_N0        ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|out_disperr~0~la_mlab/laboutt[0]                                                                                                                                                                                                                           ;
;   8.431 ;   0.200  ; FF ; IC   ; 1      ; MLABCELL_X2_Y62_N30       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_disparity~0|dataf                                                                                                                                                                                                                                                                                                                                                            ;
;   8.473 ;   0.042  ; FF ; CELL ; 1      ; MLABCELL_X2_Y62_N30       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_disparity~0|combout                                                                                                                                                                                                                                                                                                                                                          ;
;   8.478 ;   0.005  ; FF ; CELL ; 3      ; MLABCELL_X2_Y62_N30       ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|out_disparity~0~la_mlab/laboutb[0]                                                                                                                                                                                                                         ;
;   8.657 ;   0.179  ; FF ; IC   ; 1      ; LABCELL_X3_Y62_N24        ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[3].i_dec|out_disparity~0|dataf                                                                                                                                                                                                                                                                                                                                                            ;
;   8.700 ;   0.043  ; FF ; CELL ; 1      ; LABCELL_X3_Y62_N24        ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[3].i_dec|out_disparity~0|combout                                                                                                                                                                                                                                                                                                                                                          ;
;   8.700 ;   0.000  ; FF ; CELL ; 1      ; FF_X3_Y62_N25             ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|disparity[0]|d                                                                                                                                                                                                                                                                                                                                                                                                ;
;   8.700 ;   0.000  ; FF ; CELL ; 1      ; FF_X3_Y62_N25             ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|disparity[0]                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+---------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                        ;
; 8.901   ; 4.901    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                             ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                         ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_P28               ;            ; rx_ref_clk                                                                                                                                             ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y90_N108    ;            ; rx_ref_clk~input|i                                                                                                                                     ;
;   4.040 ;   0.040  ; FF ; CELL ; 1      ; IOIBUF_X0_Y90_N108    ;            ; rx_ref_clk~input|o                                                                                                                                     ;
;   4.040 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1FB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                             ;
;   4.040 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1FB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                               ;
;   4.641 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1FB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                     ;
;   4.758 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1FB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                     ;
;   4.758 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1FB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                   ;
;   5.116 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                          ;
;   5.220 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                              ;
;   5.220 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                           ;
;   5.220 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                          ;
;   4.388 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                              ;
;   4.707 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                ;
;   5.034 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]    ;
;   5.099 ;   0.065  ; RR ; IC   ; 2      ; CLKCTRL_1F_R2_I0      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                              ;
;   5.645 ;   0.546  ; RR ; CELL ; 4200   ; CLKCTRL_1F_R2_I0      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                             ;
;   7.950 ;   2.305  ; RR ; IC   ; 1      ; FF_X3_Y62_N25         ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|disparity[0]|clk                                                                                             ;
;   7.950 ;   0.000  ; RR ; CELL ; 1      ; FF_X3_Y62_N25         ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|disparity[0] ;
;   8.901 ;   0.951  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                ;
; 8.827   ; -0.074   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                      ;
; 9.093   ; 0.266    ;    ; uTsu ; 1      ; FF_X3_Y62_N25         ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|disparity[0] ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #12: Setup slack is 0.394 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst~phy_reg1 ;
; To Node            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a107~reg0     ;
; Launch Clock       ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1                                                                                                                                                                                                                                                                                   ;
; Latch Clock        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 5.164                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time ; 5.558                                                                                                                                                                                                                                                                                                                     ;
; Slack              ; 0.394                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.451 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.846  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 12    ; 3.234       ; 100        ; 0.000  ; 0.986  ;
;    PLL Compensation    ;        ; 1     ; -1.033      ; 0          ; -1.033 ; -1.033 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.984       ; 70         ; 1.984  ; 1.984  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.862       ; 30         ; 0.862  ; 0.862  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 3.029       ; 54         ; 0.000  ; 2.912  ;
;    Cell                ;        ; 10    ; 2.604       ; 46         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 2     ; -3.898      ; 0          ; -2.659 ; -1.239 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                          ;            ; launch edge time                                                                                                                                                                                                                                                                                                          ;
; 2.318   ; 2.201    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                                ;
;   0.117 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                            ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                                   ;
;   0.713 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                                   ;
;   0.804 ;   0.091  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                  ;
;   1.204 ;   0.400  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|up_out[0]                                                                                                                                                                                                                                   ;
;   1.204 ;   0.000  ; RR ; IC   ; 1      ; REFCLKINPUT_X148_Y141_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|down_in[0]                                                                                                                                                                                                                                ;
;   1.452 ;   0.248  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y141_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                                                                                                                                                   ;
;   1.452 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3F                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|pll_cascade_in                                                                                                                                                                                                                                  ;
;   2.206 ;   0.754  ; RR ; CELL ; 1      ; IOPLL_3F                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vco_refclk                                                                          ;
;   2.207 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3F                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vctrl                                                                               ;
;   1.174 ;   -1.033 ; RR ; COMP ; 2      ; IOPLL_3F                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vcoph[0]                                                                            ;
;   1.174 ;   0.000  ; RR ; CELL ; 5      ; IOPLL_3F                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]                                                                                                                                                                                                                                        ;
;   2.160 ;   0.986  ; RR ; CELL ; 5      ; IOPLL_3F                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0]                                                                                                                                                                                                                                     ;
;   2.318 ;   0.158  ; RR ; CELL ; 1      ; TILECTRL_X148_Y141_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~_Duplicate_1|phy_clk_out3[9]                                                                                                                                                                                       ;
;   2.318 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X148_Y145_N3    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst|phy_clk[1]                                                                                                                                                                                                  ;
;   2.318 ;   0.000  ; RR ; CELL ; 65     ; IO12LANE_X148_Y145_N3    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst~phy_reg1 ;
; 5.164   ; 2.846    ;    ;      ;        ;                          ;            ; data path                                                                                                                                                                                                                                                                                                                 ;
;   3.180 ;   0.862  ; RR ; uTco ; 1      ; IO12LANE_X148_Y145_N3    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst|data_to_core[61]                                                                                                                                                                                            ;
;   5.164 ;   1.984  ; RR ; IC   ; 1      ; EC_X140_Y124_N4          ; Mixed      ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a107|portadatain[2]                                                                                                                                                                     ;
;   5.164 ;   0.000  ; RR ; CELL ; 0      ; EC_X140_Y124_N4          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a107~reg0     ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                          ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 5.619   ; 1.750    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   3.869 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                               ;
;   4.465 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                               ;
;   4.541 ;   0.076  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                              ;
;   5.158 ;   0.617  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                 ;
;   5.158 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                           ;
;   5.788 ;   0.630  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                   ;
;   5.789 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                        ;
;   4.550 ;   -1.239 ; RR ; COMP ; 2      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                     ;
;   4.550 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                 ;
;   4.550 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                                                                                                  ;
;   1.891 ;   -2.659 ; RR ; COMP ; 1      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                                                                                                             ;
;   2.008 ;   0.117  ; RR ; IC   ; 2      ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                                                                                                        ;
;   2.692 ;   0.684  ; RR ; CELL ; 1081   ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                                                                                                       ;
;   5.604 ;   2.912  ; RR ; IC   ; 1      ; EC_X140_Y124_N4          ; Mixed      ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a107|clk0                                                                                                                                                                           ;
;   5.604 ;   0.000  ; RR ; CELL ; 0      ; EC_X140_Y124_N4          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a107~reg0 ;
;   5.619 ;   0.015  ;    ;      ;        ;                          ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 5.381   ; -0.238   ;    ;      ;        ;                          ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                     ;
; 5.558   ; 0.177    ;    ; uTsu ; 0      ; EC_X140_Y124_N4          ;            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a107~reg0 ;
+---------+----------+----+------+--------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #13: Setup slack is 0.394 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|disperr[3]                                                                                                                                                                                                                                                                                           ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin                                                                                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 8.697                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time ; 9.091                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack              ; 0.394                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.304 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.492  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 7     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.827       ; 49         ; 0.000  ; 2.752  ;
;    Cell                ;        ; 14    ; 2.977       ; 51         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 7     ; 2.317       ; 66         ; 0.168  ; 0.899  ;
;    Cell                ;        ; 16    ; 0.845       ; 24         ; 0.000  ; 0.233  ;
;    uTco                ;        ; 1     ; 0.330       ; 9          ; 0.330  ; 0.330  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.370       ; 50         ; 0.000  ; 2.305  ;
;    Cell                ;        ; 13    ; 2.412       ; 50         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 5.205   ; 5.205    ;    ;      ;        ;                           ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_P28                   ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y90_N108        ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.040 ;   0.040  ; FF ; CELL ; 1      ; IOIBUF_X0_Y90_N108        ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.040 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1FB     ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.040 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1FB     ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.724 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1FB      ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.874 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1FB      ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.874 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1FB                  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.313 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1FB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                                                                                                                                                                                           ;
;   1.444 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1FB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                                                                                                                                                                               ;
;   1.444 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1FB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                                                                                                                                                                            ;
;   1.444 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1FB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                                                                                                                                                                                           ;
;   0.845 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1FB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                                                                                                                                                                               ;
;   1.305 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1FB                  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.760 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1FB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                                                                                                                                                                                     ;
;   1.835 ;   0.075  ; RR ; IC   ; 2      ; CLKCTRL_1F_R2_I0          ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.453 ;   0.618  ; RR ; CELL ; 4200   ; CLKCTRL_1F_R2_I0          ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                              ;
;   5.205 ;   2.752  ; RR ; IC   ; 14     ; HSSIRXPLDPCSINTERFACE_1E0 ; High Speed ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk                                                                                                                                                                                                                        ;
;   5.205 ;   0.000  ; RR ; CELL ; 1      ; HSSIRXPLDPCSINTERFACE_1E0 ;            ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_data_fifo                                                                                                                                                                                                                  ;
;   5.205 ;   0.000  ; RR ; CELL ; 40     ; HSSIRXPLDPCSINTERFACE_1E0 ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg          ;
; 8.697   ; 3.492    ;    ;      ;        ;                           ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   5.535 ;   0.330  ; FF ; uTco ; 1      ; HSSIRXPLDPCSINTERFACE_1E0 ;            ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_data[14]                                                                                                                                                                                                                   ;
;   5.535 ;   0.000  ; FF ; CELL ; 3      ; HSSIRXPLDPCSINTERFACE_1E0 ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~hssi_tile/ch0_pld_rx_data[14] ;
;   6.434 ;   0.899  ; FF ; IC   ; 1      ; LABCELL_X1_Y60_N12        ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].i_pattern_align|Mux19~0|dataf                                                                                                                                                                                                                                                                                                                                                                     ;
;   6.478 ;   0.044  ; FF ; CELL ; 1      ; LABCELL_X1_Y60_N12        ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].i_pattern_align|Mux19~0|combout                                                                                                                                                                                                                                                                                                                                                                   ;
;   6.482 ;   0.004  ; FF ; CELL ; 4      ; LABCELL_X1_Y60_N12        ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_pattern_align:gen_lane[0].i_pattern_align|Mux19~0~la_lab/laboutt[8]                                                                                                                                                                                                                                   ;
;   6.768 ;   0.286  ; FF ; IC   ; 1      ; LABCELL_X1_Y61_N3         ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].i_pattern_align|Mux57~0|datae                                                                                                                                                                                                                                                                                                                                                                     ;
;   6.924 ;   0.156  ; FF ; CELL ; 2      ; LABCELL_X1_Y61_N3         ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].i_pattern_align|Mux57~0|combout                                                                                                                                                                                                                                                                                                                                                                   ;
;   6.929 ;   0.005  ; FF ; CELL ; 6      ; LABCELL_X1_Y61_N3         ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_pattern_align:gen_lane[0].i_pattern_align|Mux57~0~la_lab/laboutt[3]                                                                                                                                                                                                                                   ;
;   7.315 ;   0.386  ; FF ; IC   ; 1      ; MLABCELL_X2_Y62_N57       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|WideOr4~0|datab                                                                                                                                                                                                                                                                                                                                                                  ;
;   7.548 ;   0.233  ; FR ; CELL ; 2      ; MLABCELL_X2_Y62_N57       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|WideOr4~0|combout                                                                                                                                                                                                                                                                                                                                                                ;
;   7.554 ;   0.006  ; RR ; CELL ; 1      ; MLABCELL_X2_Y62_N57       ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|WideOr4~0~la_mlab/laboutb[18]                                                                                                                                                                                                                              ;
;   7.738 ;   0.184  ; RR ; IC   ; 1      ; MLABCELL_X2_Y62_N27       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_notintable~0|datad                                                                                                                                                                                                                                                                                                                                                           ;
;   7.881 ;   0.143  ; RR ; CELL ; 2      ; MLABCELL_X2_Y62_N27       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_notintable~0|combout                                                                                                                                                                                                                                                                                                                                                         ;
;   7.887 ;   0.006  ; RR ; CELL ; 1      ; MLABCELL_X2_Y62_N27       ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|out_notintable~0~la_mlab/laboutt[18]                                                                                                                                                                                                                       ;
;   8.081 ;   0.194  ; RR ; IC   ; 1      ; MLABCELL_X2_Y62_N0        ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_disperr~0|datae                                                                                                                                                                                                                                                                                                                                                              ;
;   8.225 ;   0.144  ; RF ; CELL ; 1      ; MLABCELL_X2_Y62_N0        ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_disperr~0|combout                                                                                                                                                                                                                                                                                                                                                            ;
;   8.231 ;   0.006  ; FF ; CELL ; 2      ; MLABCELL_X2_Y62_N0        ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|out_disperr~0~la_mlab/laboutt[0]                                                                                                                                                                                                                           ;
;   8.431 ;   0.200  ; FF ; IC   ; 1      ; MLABCELL_X2_Y62_N30       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_disparity~0|dataf                                                                                                                                                                                                                                                                                                                                                            ;
;   8.476 ;   0.045  ; FR ; CELL ; 1      ; MLABCELL_X2_Y62_N30       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_disparity~0|combout                                                                                                                                                                                                                                                                                                                                                          ;
;   8.481 ;   0.005  ; RR ; CELL ; 3      ; MLABCELL_X2_Y62_N30       ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|out_disparity~0~la_mlab/laboutb[0]                                                                                                                                                                                                                         ;
;   8.649 ;   0.168  ; RR ; IC   ; 1      ; LABCELL_X3_Y62_N48        ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[3].i_dec|out_disperr~0|dataf                                                                                                                                                                                                                                                                                                                                                              ;
;   8.697 ;   0.048  ; RF ; CELL ; 1      ; LABCELL_X3_Y62_N48        ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[3].i_dec|out_disperr~0|combout                                                                                                                                                                                                                                                                                                                                                            ;
;   8.697 ;   0.000  ; FF ; CELL ; 1      ; FF_X3_Y62_N50             ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|disperr[3]|d                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   8.697 ;   0.000  ; FF ; CELL ; 1      ; FF_X3_Y62_N50             ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|disperr[3]                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+---------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                      ;
; 8.901   ; 4.901    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                           ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                       ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_P28               ;            ; rx_ref_clk                                                                                                                                           ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y90_N108    ;            ; rx_ref_clk~input|i                                                                                                                                   ;
;   4.040 ;   0.040  ; FF ; CELL ; 1      ; IOIBUF_X0_Y90_N108    ;            ; rx_ref_clk~input|o                                                                                                                                   ;
;   4.040 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1FB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                           ;
;   4.040 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1FB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                             ;
;   4.641 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1FB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                   ;
;   4.758 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1FB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                   ;
;   4.758 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1FB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                 ;
;   5.116 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                        ;
;   5.220 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                            ;
;   5.220 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                         ;
;   5.220 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                        ;
;   4.388 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                            ;
;   4.707 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                              ;
;   5.034 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]  ;
;   5.099 ;   0.065  ; RR ; IC   ; 2      ; CLKCTRL_1F_R2_I0      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                            ;
;   5.645 ;   0.546  ; RR ; CELL ; 4200   ; CLKCTRL_1F_R2_I0      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                           ;
;   7.950 ;   2.305  ; RR ; IC   ; 1      ; FF_X3_Y62_N50         ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_1|disperr[3]|clk                                                                                             ;
;   7.950 ;   0.000  ; RR ; CELL ; 1      ; FF_X3_Y62_N50         ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|disperr[3] ;
;   8.901 ;   0.951  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                              ;
; 8.827   ; -0.074   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                    ;
; 9.091   ; 0.264    ;    ; uTsu ; 1      ; FF_X3_Y62_N50         ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|disperr[3] ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #14: Setup slack is 0.401 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst~phy_reg1 ;
; To Node            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a100~reg0     ;
; Launch Clock       ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1                                                                                                                                                                                                                                                                                   ;
; Latch Clock        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 5.107                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time ; 5.508                                                                                                                                                                                                                                                                                                                     ;
; Slack              ; 0.401                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.471 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.788  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 12    ; 3.235       ; 100        ; 0.000  ; 0.986  ;
;    PLL Compensation    ;        ; 1     ; -1.033      ; 0          ; -1.033 ; -1.033 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.915       ; 69         ; 1.915  ; 1.915  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.873       ; 31         ; 0.873  ; 0.873  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 3.010       ; 54         ; 0.000  ; 2.893  ;
;    Cell                ;        ; 10    ; 2.604       ; 46         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 2     ; -3.898      ; 0          ; -2.659 ; -1.239 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                          ;            ; launch edge time                                                                                                                                                                                                                                                                                                          ;
; 2.319   ; 2.202    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                                ;
;   0.117 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                            ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                                   ;
;   0.713 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                                   ;
;   0.804 ;   0.091  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                  ;
;   1.204 ;   0.400  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|up_out[0]                                                                                                                                                                                                                                   ;
;   1.204 ;   0.000  ; RR ; IC   ; 1      ; REFCLKINPUT_X148_Y141_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|down_in[0]                                                                                                                                                                                                                                ;
;   1.452 ;   0.248  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y141_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                                                                                                                                                   ;
;   1.452 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3F                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|pll_cascade_in                                                                                                                                                                                                                                  ;
;   2.206 ;   0.754  ; RR ; CELL ; 1      ; IOPLL_3F                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vco_refclk                                                                          ;
;   2.207 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3F                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vctrl                                                                               ;
;   1.174 ;   -1.033 ; RR ; COMP ; 2      ; IOPLL_3F                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vcoph[0]                                                                            ;
;   1.174 ;   0.000  ; RR ; CELL ; 5      ; IOPLL_3F                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]                                                                                                                                                                                                                                        ;
;   2.160 ;   0.986  ; RR ; CELL ; 5      ; IOPLL_3F                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0]                                                                                                                                                                                                                                     ;
;   2.319 ;   0.159  ; RR ; CELL ; 1      ; TILECTRL_X148_Y141_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~_Duplicate_1|phy_clk_out2[9]                                                                                                                                                                                       ;
;   2.319 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X148_Y144_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst|phy_clk[1]                                                                                                                                                                                                  ;
;   2.319 ;   0.000  ; RR ; CELL ; 65     ; IO12LANE_X148_Y144_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst~phy_reg1 ;
; 5.107   ; 2.788    ;    ;      ;        ;                          ;            ; data path                                                                                                                                                                                                                                                                                                                 ;
;   3.192 ;   0.873  ; RR ; uTco ; 1      ; IO12LANE_X148_Y144_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst|data_to_core[87]                                                                                                                                                                                            ;
;   5.107 ;   1.915  ; RR ; IC   ; 1      ; EC_X140_Y112_N4          ; Mixed      ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a100|portadatain[3]                                                                                                                                                                     ;
;   5.107 ;   0.000  ; RR ; CELL ; 0      ; EC_X140_Y112_N4          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a100~reg0     ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                          ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 5.600   ; 1.731    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   3.869 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                               ;
;   4.465 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                               ;
;   4.541 ;   0.076  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                              ;
;   5.158 ;   0.617  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                 ;
;   5.158 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                           ;
;   5.788 ;   0.630  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                   ;
;   5.789 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                        ;
;   4.550 ;   -1.239 ; RR ; COMP ; 2      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                     ;
;   4.550 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                 ;
;   4.550 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                                                                                                  ;
;   1.891 ;   -2.659 ; RR ; COMP ; 1      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                                                                                                             ;
;   2.008 ;   0.117  ; RR ; IC   ; 2      ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                                                                                                        ;
;   2.692 ;   0.684  ; RR ; CELL ; 1081   ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                                                                                                       ;
;   5.585 ;   2.893  ; RR ; IC   ; 1      ; EC_X140_Y112_N4          ; Mixed      ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a100|clk0                                                                                                                                                                           ;
;   5.585 ;   0.000  ; RR ; CELL ; 0      ; EC_X140_Y112_N4          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a100~reg0 ;
;   5.600 ;   0.015  ;    ;      ;        ;                          ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 5.362   ; -0.238   ;    ;      ;        ;                          ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                     ;
; 5.508   ; 0.146    ;    ; uTsu ; 0      ; EC_X140_Y112_N4          ;            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a100~reg0 ;
+---------+----------+----+------+--------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #15: Setup slack is 0.404 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst~phy_reg1 ;
; To Node            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a102~reg0     ;
; Launch Clock       ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1                                                                                                                                                                                                                                                                                   ;
; Latch Clock        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 5.207                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time ; 5.611                                                                                                                                                                                                                                                                                                                     ;
; Slack              ; 0.404                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.453 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.888  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 12    ; 3.235       ; 100        ; 0.000  ; 0.986  ;
;    PLL Compensation    ;        ; 1     ; -1.033      ; 0          ; -1.033 ; -1.033 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.001       ; 69         ; 2.001  ; 2.001  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.887       ; 31         ; 0.887  ; 0.887  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 3.028       ; 54         ; 0.000  ; 2.911  ;
;    Cell                ;        ; 10    ; 2.604       ; 46         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 2     ; -3.898      ; 0          ; -2.659 ; -1.239 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                          ;            ; launch edge time                                                                                                                                                                                                                                                                                                          ;
; 2.319   ; 2.202    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                                ;
;   0.117 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                            ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                                   ;
;   0.713 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                                   ;
;   0.804 ;   0.091  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                  ;
;   1.204 ;   0.400  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|up_out[0]                                                                                                                                                                                                                                   ;
;   1.204 ;   0.000  ; RR ; IC   ; 1      ; REFCLKINPUT_X148_Y141_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|down_in[0]                                                                                                                                                                                                                                ;
;   1.452 ;   0.248  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y141_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                                                                                                                                                   ;
;   1.452 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3F                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|pll_cascade_in                                                                                                                                                                                                                                  ;
;   2.206 ;   0.754  ; RR ; CELL ; 1      ; IOPLL_3F                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vco_refclk                                                                          ;
;   2.207 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3F                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vctrl                                                                               ;
;   1.174 ;   -1.033 ; RR ; COMP ; 2      ; IOPLL_3F                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vcoph[0]                                                                            ;
;   1.174 ;   0.000  ; RR ; CELL ; 5      ; IOPLL_3F                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]                                                                                                                                                                                                                                        ;
;   2.160 ;   0.986  ; RR ; CELL ; 5      ; IOPLL_3F                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0]                                                                                                                                                                                                                                     ;
;   2.319 ;   0.159  ; RR ; CELL ; 1      ; TILECTRL_X148_Y141_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~_Duplicate_1|phy_clk_out2[9]                                                                                                                                                                                       ;
;   2.319 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X148_Y144_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst|phy_clk[1]                                                                                                                                                                                                  ;
;   2.319 ;   0.000  ; RR ; CELL ; 65     ; IO12LANE_X148_Y144_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst~phy_reg1 ;
; 5.207   ; 2.888    ;    ;      ;        ;                          ;            ; data path                                                                                                                                                                                                                                                                                                                 ;
;   3.206 ;   0.887  ; RR ; uTco ; 1      ; IO12LANE_X148_Y144_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst|data_to_core[77]                                                                                                                                                                                            ;
;   5.207 ;   2.001  ; RR ; IC   ; 1      ; EC_X140_Y127_N1          ; Mixed      ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a102|portadatain[2]                                                                                                                                                                     ;
;   5.207 ;   0.000  ; RR ; CELL ; 0      ; EC_X140_Y127_N1          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a102~reg0     ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                          ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 5.618   ; 1.749    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   3.869 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                               ;
;   4.465 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                               ;
;   4.541 ;   0.076  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                              ;
;   5.158 ;   0.617  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                 ;
;   5.158 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                           ;
;   5.788 ;   0.630  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                   ;
;   5.789 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                        ;
;   4.550 ;   -1.239 ; RR ; COMP ; 2      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                     ;
;   4.550 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                 ;
;   4.550 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                                                                                                  ;
;   1.891 ;   -2.659 ; RR ; COMP ; 1      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                                                                                                             ;
;   2.008 ;   0.117  ; RR ; IC   ; 2      ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                                                                                                        ;
;   2.692 ;   0.684  ; RR ; CELL ; 1081   ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                                                                                                       ;
;   5.603 ;   2.911  ; RR ; IC   ; 1      ; EC_X140_Y127_N1          ; Mixed      ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a102|clk0                                                                                                                                                                           ;
;   5.603 ;   0.000  ; RR ; CELL ; 0      ; EC_X140_Y127_N1          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a102~reg0 ;
;   5.618 ;   0.015  ;    ;      ;        ;                          ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 5.380   ; -0.238   ;    ;      ;        ;                          ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                     ;
; 5.611   ; 0.231    ;    ; uTsu ; 0      ; EC_X140_Y127_N1          ;            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a102~reg0 ;
+---------+----------+----+------+--------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #16: Setup slack is 0.415 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[14]                                                                                                                                                                                                                        ;
; To Node            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a67~reg0 ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                ;
; Data Arrival Time  ; 8.234                                                                                                                                                                                                                                                                                      ;
; Data Required Time ; 8.649                                                                                                                                                                                                                                                                                      ;
; Slack              ; 0.415                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.085 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.432  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.424       ; 45         ; 0.000  ; 2.349  ;
;    Cell                ;        ; 13    ; 2.977       ; 55         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.925       ; 85         ; 0.238  ; 2.687  ;
;    Cell                ;        ; 4     ; 0.291       ; 8          ; 0.000  ; 0.159  ;
;    uTco                ;        ; 1     ; 0.216       ; 6          ; 0.216  ; 0.216  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.246       ; 48         ; 0.000  ; 2.181  ;
;    Cell                ;        ; 13    ; 2.412       ; 52         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                              ;
; 4.802   ; 4.802    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_P28               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y90_N108    ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                                                            ;
;   0.040 ;   0.040  ; FF ; CELL ; 1      ; IOIBUF_X0_Y90_N108    ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                                                            ;
;   0.040 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1FB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                                                    ;
;   0.040 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1FB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                                                      ;
;   0.724 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1FB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                                                            ;
;   0.874 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1FB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                                                            ;
;   0.874 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1FB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                                                          ;
;   1.313 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                                                                 ;
;   1.444 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                                                     ;
;   1.444 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                                                  ;
;   1.444 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                                                                 ;
;   0.845 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                                                     ;
;   1.305 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                                                       ;
;   1.760 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                                                           ;
;   1.835 ;   0.075  ; RR ; IC   ; 2      ; CLKCTRL_1F_R2_I0      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                                                     ;
;   2.453 ;   0.618  ; RR ; CELL ; 4200   ; CLKCTRL_1F_R2_I0      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                                                    ;
;   4.802 ;   2.349  ; RR ; IC   ; 1      ; FF_X56_Y56_N44        ; High Speed ; i_system_bd|ad9680_adcfifo|adc_waddr_int[14]|clk                                                                                                                                                                                                                                                                              ;
;   4.802 ;   0.000  ; RR ; CELL ; 1      ; FF_X56_Y56_N44        ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[14]                                                                                                                                                                                                                                                           ;
; 8.234   ; 3.432    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                     ;
;   5.018 ;   0.216  ; RR ; uTco ; 1      ; FF_X56_Y56_N44        ;            ; i_system_bd|ad9680_adcfifo|adc_waddr_int[14]|q                                                                                                                                                                                                                                                                                ;
;   5.144 ;   0.126  ; RR ; CELL ; 6      ; FF_X56_Y56_N44        ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[14]~la_lab/laboutb[9]                                                                                                                                                                                                                                         ;
;   5.382 ;   0.238  ; RR ; IC   ; 1      ; MLABCELL_X55_Y56_N12  ; High Speed ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|decode3|w_anode4258w[2]|datac                                                                                                                                                                                  ;
;   5.541 ;   0.159  ; RF ; CELL ; 1      ; MLABCELL_X55_Y56_N12  ; High Speed ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|decode3|w_anode4258w[2]|combout                                                                                                                                                                                ;
;   5.547 ;   0.006  ; FF ; CELL ; 256    ; MLABCELL_X55_Y56_N12  ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|decode_lda:decode3|w_anode4258w[2]~la_mlab/laboutt[8] ;
;   8.234 ;   2.687  ; FF ; IC   ; 1      ; EC_X20_Y19_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a67|ena0                                                                                                                                                                                             ;
;   8.234 ;   0.000  ; FF ; CELL ; 0      ; EC_X20_Y19_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a67~reg0                                    ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                            ;
; 8.717   ; 4.717    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                 ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                             ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_P28               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                 ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y90_N108    ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                         ;
;   4.040 ;   0.040  ; FF ; CELL ; 1      ; IOIBUF_X0_Y90_N108    ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                         ;
;   4.040 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1FB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                 ;
;   4.040 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1FB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                   ;
;   4.641 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1FB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                         ;
;   4.758 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1FB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                         ;
;   4.758 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1FB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                       ;
;   5.116 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                              ;
;   5.220 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                  ;
;   5.220 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                               ;
;   5.220 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                              ;
;   4.388 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                  ;
;   4.707 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                    ;
;   5.034 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                        ;
;   5.099 ;   0.065  ; RR ; IC   ; 2      ; CLKCTRL_1F_R2_I0      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                  ;
;   5.645 ;   0.546  ; RR ; CELL ; 4200   ; CLKCTRL_1F_R2_I0      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                 ;
;   7.826 ;   2.181  ; RR ; IC   ; 1      ; EC_X20_Y19_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a67|clk0                                                                                                                                                          ;
;   7.826 ;   0.000  ; RR ; CELL ; 0      ; EC_X20_Y19_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a67~reg0 ;
;   8.717 ;   0.891  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                    ;
; 8.687   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                                                                                          ;
; 8.649   ; -0.038   ;    ; uTsu ; 0      ; EC_X20_Y19_N0         ;            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a67~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #17: Setup slack is 0.416 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1 ;
; To Node            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a14~reg0      ;
; Launch Clock       ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2                                                                                                                                                                                                                                                                                   ;
; Latch Clock        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 5.275                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time ; 5.691                                                                                                                                                                                                                                                                                                                     ;
; Slack              ; 0.416                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.416 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.969  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 12    ; 3.222       ; 100        ; 0.000  ; 0.986  ;
;    PLL Compensation    ;        ; 1     ; -1.033      ; 0          ; -1.033 ; -1.033 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.074       ; 70         ; 2.074  ; 2.074  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.895       ; 30         ; 0.895  ; 0.895  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 3.052       ; 54         ; 0.000  ; 2.935  ;
;    Cell                ;        ; 10    ; 2.604       ; 46         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 2     ; -3.898      ; 0          ; -2.659 ; -1.239 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                          ;            ; launch edge time                                                                                                                                                                                                                                                                                                          ;
; 2.306   ; 2.189    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                                ;
;   0.117 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                            ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                                   ;
;   0.713 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                                   ;
;   0.804 ;   0.091  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                  ;
;   1.192 ;   0.388  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|down_out[0]                                                                                                                                                                                                                                 ;
;   1.192 ;   0.000  ; RR ; IC   ; 1      ; REFCLKINPUT_X148_Y86_N3  ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk|up_in[0]                                                                                                                                                                                                                                              ;
;   1.444 ;   0.252  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y86_N3  ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk|clk_out                                                                                                                                                                                                                                               ;
;   1.444 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3D                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|pll_cascade_in                                                                                                                                                                                                                                    ;
;   2.198 ;   0.754  ; RR ; CELL ; 1      ; IOPLL_3D                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate~vco_refclk                                                                            ;
;   2.199 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3D                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate~vctrl                                                                                 ;
;   1.166 ;   -1.033 ; RR ; COMP ; 2      ; IOPLL_3D                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate~vcoph[0]                                                                              ;
;   1.166 ;   0.000  ; RR ; CELL ; 5      ; IOPLL_3D                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]                                                                                                                                                                                                                                          ;
;   2.152 ;   0.986  ; RR ; CELL ; 5      ; IOPLL_3D                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]                                                                                                                                                                                                                                       ;
;   2.306 ;   0.154  ; RR ; CELL ; 1      ; TILECTRL_X148_Y86_N2     ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~_Duplicate|phy_clk_out1[9]                                                                                                                                                                                         ;
;   2.306 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X148_Y88_N1     ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst|phy_clk[1]                                                                                                                                                                                                  ;
;   2.306 ;   0.000  ; RR ; CELL ; 65     ; IO12LANE_X148_Y88_N1     ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1 ;
; 5.275   ; 2.969    ;    ;      ;        ;                          ;            ; data path                                                                                                                                                                                                                                                                                                                 ;
;   3.201 ;   0.895  ; RR ; uTco ; 1      ; IO12LANE_X148_Y88_N1     ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst|data_to_core[66]                                                                                                                                                                                            ;
;   5.275 ;   2.074  ; RR ; IC   ; 1      ; EC_X140_Y136_N1          ; Mixed      ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a14|portadatain[1]                                                                                                                                                                      ;
;   5.275 ;   0.000  ; RR ; CELL ; 0      ; EC_X140_Y136_N1          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a14~reg0      ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                          ;            ; latch edge time                                                                                                                                                                                                                                                                                                      ;
; 5.642   ; 1.773    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                           ;
;   3.869 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                      ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                              ;
;   4.465 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                              ;
;   4.541 ;   0.076  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                             ;
;   5.158 ;   0.617  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                ;
;   5.158 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                          ;
;   5.788 ;   0.630  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                  ;
;   5.789 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                       ;
;   4.550 ;   -1.239 ; RR ; COMP ; 2      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                    ;
;   4.550 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                ;
;   4.550 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                                                                                                 ;
;   1.891 ;   -2.659 ; RR ; COMP ; 1      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                                                                                                            ;
;   2.008 ;   0.117  ; RR ; IC   ; 2      ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                                                                                                       ;
;   2.692 ;   0.684  ; RR ; CELL ; 1081   ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                                                                                                      ;
;   5.627 ;   2.935  ; RR ; IC   ; 1      ; EC_X140_Y136_N1          ; Mixed      ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a14|clk0                                                                                                                                                                           ;
;   5.627 ;   0.000  ; RR ; CELL ; 0      ; EC_X140_Y136_N1          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a14~reg0 ;
;   5.642 ;   0.015  ;    ;      ;        ;                          ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                              ;
; 5.404   ; -0.238   ;    ;      ;        ;                          ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                    ;
; 5.691   ; 0.287    ;    ; uTsu ; 0      ; EC_X140_Y136_N1          ;            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a14~reg0 ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #18: Setup slack is 0.423 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1 ;
; To Node            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a11~reg0      ;
; Launch Clock       ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2                                                                                                                                                                                                                                                                                   ;
; Latch Clock        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 5.216                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time ; 5.639                                                                                                                                                                                                                                                                                                                     ;
; Slack              ; 0.423                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.474 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.910  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 12    ; 3.222       ; 100        ; 0.000  ; 0.986  ;
;    PLL Compensation    ;        ; 1     ; -1.033      ; 0          ; -1.033 ; -1.033 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.025       ; 70         ; 2.025  ; 2.025  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.885       ; 30         ; 0.885  ; 0.885  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.994       ; 53         ; 0.000  ; 2.877  ;
;    Cell                ;        ; 10    ; 2.604       ; 47         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 2     ; -3.898      ; 0          ; -2.659 ; -1.239 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                          ;            ; launch edge time                                                                                                                                                                                                                                                                                                          ;
; 2.306   ; 2.189    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                                ;
;   0.117 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                            ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                                   ;
;   0.713 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                                   ;
;   0.804 ;   0.091  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                  ;
;   1.192 ;   0.388  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|down_out[0]                                                                                                                                                                                                                                 ;
;   1.192 ;   0.000  ; RR ; IC   ; 1      ; REFCLKINPUT_X148_Y86_N3  ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk|up_in[0]                                                                                                                                                                                                                                              ;
;   1.444 ;   0.252  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y86_N3  ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk|clk_out                                                                                                                                                                                                                                               ;
;   1.444 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3D                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|pll_cascade_in                                                                                                                                                                                                                                    ;
;   2.198 ;   0.754  ; RR ; CELL ; 1      ; IOPLL_3D                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate~vco_refclk                                                                            ;
;   2.199 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3D                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate~vctrl                                                                                 ;
;   1.166 ;   -1.033 ; RR ; COMP ; 2      ; IOPLL_3D                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate~vcoph[0]                                                                              ;
;   1.166 ;   0.000  ; RR ; CELL ; 5      ; IOPLL_3D                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]                                                                                                                                                                                                                                          ;
;   2.152 ;   0.986  ; RR ; CELL ; 5      ; IOPLL_3D                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]                                                                                                                                                                                                                                       ;
;   2.306 ;   0.154  ; RR ; CELL ; 1      ; TILECTRL_X148_Y86_N2     ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~_Duplicate|phy_clk_out1[9]                                                                                                                                                                                         ;
;   2.306 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X148_Y88_N1     ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst|phy_clk[1]                                                                                                                                                                                                  ;
;   2.306 ;   0.000  ; RR ; CELL ; 65     ; IO12LANE_X148_Y88_N1     ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1 ;
; 5.216   ; 2.910    ;    ;      ;        ;                          ;            ; data path                                                                                                                                                                                                                                                                                                                 ;
;   3.191 ;   0.885  ; FF ; uTco ; 1      ; IO12LANE_X148_Y88_N1     ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst|data_to_core[2]                                                                                                                                                                                             ;
;   5.216 ;   2.025  ; FF ; IC   ; 1      ; EC_X140_Y101_N3          ; Mixed      ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a11|portadatain[1]                                                                                                                                                                      ;
;   5.216 ;   0.000  ; FF ; CELL ; 0      ; EC_X140_Y101_N3          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a11~reg0      ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                          ;            ; latch edge time                                                                                                                                                                                                                                                                                                      ;
; 5.584   ; 1.715    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                           ;
;   3.869 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                      ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                              ;
;   4.465 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                              ;
;   4.541 ;   0.076  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                             ;
;   5.158 ;   0.617  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                ;
;   5.158 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                          ;
;   5.788 ;   0.630  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                  ;
;   5.789 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                       ;
;   4.550 ;   -1.239 ; RR ; COMP ; 2      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                    ;
;   4.550 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                ;
;   4.550 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                                                                                                 ;
;   1.891 ;   -2.659 ; RR ; COMP ; 1      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                                                                                                            ;
;   2.008 ;   0.117  ; RR ; IC   ; 2      ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                                                                                                       ;
;   2.692 ;   0.684  ; RR ; CELL ; 1081   ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                                                                                                      ;
;   5.569 ;   2.877  ; RR ; IC   ; 1      ; EC_X140_Y101_N3          ; Mixed      ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a11|clk0                                                                                                                                                                           ;
;   5.569 ;   0.000  ; RR ; CELL ; 0      ; EC_X140_Y101_N3          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a11~reg0 ;
;   5.584 ;   0.015  ;    ;      ;        ;                          ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                              ;
; 5.346   ; -0.238   ;    ;      ;        ;                          ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                    ;
; 5.639   ; 0.293    ;    ; uTsu ; 0      ; EC_X140_Y101_N3          ;            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a11~reg0 ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #19: Setup slack is 0.424 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1 ;
; To Node            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a73~reg0      ;
; Launch Clock       ; i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2                                                                                                                                                                                                                                                                                   ;
; Latch Clock        ; i_system_bd|fpga_ddr4_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 5.198                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time ; 5.622                                                                                                                                                                                                                                                                                                                     ;
; Slack              ; 0.424                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.451 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.892  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 12    ; 3.222       ; 100        ; 0.000  ; 0.986  ;
;    PLL Compensation    ;        ; 1     ; -1.033      ; 0          ; -1.033 ; -1.033 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.015       ; 70         ; 2.015  ; 2.015  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.877       ; 30         ; 0.877  ; 0.877  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 3.017       ; 54         ; 0.000  ; 2.900  ;
;    Cell                ;        ; 10    ; 2.604       ; 46         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 2     ; -3.898      ; 0          ; -2.659 ; -1.239 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                          ;            ; launch edge time                                                                                                                                                                                                                                                                                                          ;
; 2.306   ; 2.189    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                                ;
;   0.117 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                            ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                                   ;
;   0.713 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                                   ;
;   0.804 ;   0.091  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                  ;
;   1.192 ;   0.388  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|down_out[0]                                                                                                                                                                                                                                 ;
;   1.192 ;   0.000  ; RR ; IC   ; 1      ; REFCLKINPUT_X148_Y86_N3  ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk|up_in[0]                                                                                                                                                                                                                                              ;
;   1.444 ;   0.252  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y86_N3  ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk|clk_out                                                                                                                                                                                                                                               ;
;   1.444 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3D                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|pll_cascade_in                                                                                                                                                                                                                                    ;
;   2.198 ;   0.754  ; RR ; CELL ; 1      ; IOPLL_3D                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate~vco_refclk                                                                            ;
;   2.199 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3D                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate~vctrl                                                                                 ;
;   1.166 ;   -1.033 ; RR ; COMP ; 2      ; IOPLL_3D                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate~vcoph[0]                                                                              ;
;   1.166 ;   0.000  ; RR ; CELL ; 5      ; IOPLL_3D                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]                                                                                                                                                                                                                                          ;
;   2.152 ;   0.986  ; RR ; CELL ; 5      ; IOPLL_3D                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]                                                                                                                                                                                                                                       ;
;   2.306 ;   0.154  ; RR ; CELL ; 1      ; TILECTRL_X148_Y86_N2     ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~_Duplicate|phy_clk_out1[9]                                                                                                                                                                                         ;
;   2.306 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X148_Y88_N1     ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst|phy_clk[1]                                                                                                                                                                                                  ;
;   2.306 ;   0.000  ; RR ; CELL ; 65     ; IO12LANE_X148_Y88_N1     ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1 ;
; 5.198   ; 2.892    ;    ;      ;        ;                          ;            ; data path                                                                                                                                                                                                                                                                                                                 ;
;   3.183 ;   0.877  ; RR ; uTco ; 1      ; IO12LANE_X148_Y88_N1     ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst|data_to_core[15]                                                                                                                                                                                            ;
;   5.198 ;   2.015  ; RR ; IC   ; 1      ; EC_X140_Y121_N1          ; High Speed ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a73|portadatain[3]                                                                                                                                                                      ;
;   5.198 ;   0.000  ; RR ; CELL ; 0      ; EC_X140_Y121_N1          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a73~reg0      ;
+---------+----------+----+------+--------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                 ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                          ;            ; latch edge time                                                                                                                                                                                                                                                                                                      ;
; 5.607   ; 1.738    ;    ;      ;        ;                          ;            ; clock path                                                                                                                                                                                                                                                                                                           ;
;   3.869 ;   0.000  ;    ;      ;        ;                          ;            ; source latency                                                                                                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F6                   ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                      ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                              ;
;   4.465 ;   0.596  ; RR ; CELL ; 3      ; IOIBUF_X148_Y115_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                              ;
;   4.541 ;   0.076  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                             ;
;   5.158 ;   0.617  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y114_N3 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                ;
;   5.158 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                          ;
;   5.788 ;   0.630  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                  ;
;   5.789 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                       ;
;   4.550 ;   -1.239 ; RR ; COMP ; 2      ; IOPLL_3E                 ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                    ;
;   4.550 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_3E                 ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                ;
;   4.550 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                                                                                                 ;
;   1.891 ;   -2.659 ; RR ; COMP ; 1      ; TILECTRL_X148_Y114_N2    ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                                                                                                            ;
;   2.008 ;   0.117  ; RR ; IC   ; 2      ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                                                                                                       ;
;   2.692 ;   0.684  ; RR ; CELL ; 1081   ; CLKCTRL_3E_G_I24         ;            ; i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                                                                                                      ;
;   5.592 ;   2.900  ; RR ; IC   ; 1      ; EC_X140_Y121_N1          ; High Speed ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a73|clk0                                                                                                                                                                           ;
;   5.592 ;   0.000  ; RR ; CELL ; 0      ; EC_X140_Y121_N1          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a73~reg0 ;
;   5.607 ;   0.015  ;    ;      ;        ;                          ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                              ;
; 5.369   ; -0.238   ;    ;      ;        ;                          ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                    ;
; 5.622   ; 0.253    ;    ; uTsu ; 0      ; EC_X140_Y121_N1          ;            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a73~reg0 ;
+---------+----------+----+------+--------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #20: Setup slack is 0.424 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_3|disperr[3]                                                                                                                                                                                                                                                                                           ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin                                                                                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 8.694                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time ; 9.118                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack              ; 0.424                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.277 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.490  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 6     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.826       ; 49         ; 0.000  ; 2.751  ;
;    Cell                ;        ; 14    ; 2.977       ; 51         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 2.058       ; 59         ; 0.191  ; 0.769  ;
;    Cell                ;        ; 14    ; 1.111       ; 32         ; 0.000  ; 0.309  ;
;    uTco                ;        ; 1     ; 0.321       ; 9          ; 0.321  ; 0.321  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.362       ; 49         ; 0.000  ; 2.297  ;
;    Cell                ;        ; 13    ; 2.412       ; 51         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 5.204   ; 5.204    ;    ;      ;        ;                           ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_P28                   ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y90_N108        ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.040 ;   0.040  ; FF ; CELL ; 1      ; IOIBUF_X0_Y90_N108        ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.040 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1FB     ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.040 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1FB     ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.724 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1FB      ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.874 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1FB      ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.874 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1FB                  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.313 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1FB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                                                                                                                                                                                           ;
;   1.444 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1FB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                                                                                                                                                                               ;
;   1.444 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1FB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                                                                                                                                                                            ;
;   1.444 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1FB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                                                                                                                                                                                           ;
;   0.845 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1FB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                                                                                                                                                                               ;
;   1.305 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1FB                  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.760 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1FB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                                                                                                                                                                                     ;
;   1.835 ;   0.075  ; RR ; IC   ; 2      ; CLKCTRL_1F_R2_I0          ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.453 ;   0.618  ; RR ; CELL ; 4200   ; CLKCTRL_1F_R2_I0          ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                              ;
;   5.204 ;   2.751  ; RR ; IC   ; 14     ; HSSIRXPLDPCSINTERFACE_1E1 ; High Speed ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk                                                                                                                                                                                                                        ;
;   5.204 ;   0.000  ; RR ; CELL ; 1      ; HSSIRXPLDPCSINTERFACE_1E1 ;            ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_data_fifo                                                                                                                                                                                                                  ;
;   5.204 ;   0.000  ; RR ; CELL ; 40     ; HSSIRXPLDPCSINTERFACE_1E1 ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg          ;
; 8.694   ; 3.490    ;    ;      ;        ;                           ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   5.525 ;   0.321  ; RR ; uTco ; 1      ; HSSIRXPLDPCSINTERFACE_1E1 ;            ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_data[19]                                                                                                                                                                                                                   ;
;   5.525 ;   0.000  ; RR ; CELL ; 3      ; HSSIRXPLDPCSINTERFACE_1E1 ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~hssi_tile/ch1_pld_rx_data[19] ;
;   6.294 ;   0.769  ; RR ; IC   ; 1      ; LABCELL_X1_Y64_N30        ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|Mux28~0|datac                                                                                                                                                                                                                                                                                                                                                                     ;
;   6.451 ;   0.157  ; RR ; CELL ; 1      ; LABCELL_X1_Y64_N30        ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|Mux28~0|combout                                                                                                                                                                                                                                                                                                                                                                   ;
;   6.455 ;   0.004  ; RR ; CELL ; 4      ; LABCELL_X1_Y64_N30        ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_pattern_align:gen_lane[0].i_pattern_align|Mux28~0~la_lab/laboutb[0]                                                                                                                                                                                                                                   ;
;   6.646 ;   0.191  ; RR ; IC   ; 1      ; MLABCELL_X2_Y64_N24       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|Mux66~0|datad                                                                                                                                                                                                                                                                                                                                                                     ;
;   6.824 ;   0.178  ; RR ; CELL ; 1      ; MLABCELL_X2_Y64_N24       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|Mux66~0|combout                                                                                                                                                                                                                                                                                                                                                                   ;
;   6.830 ;   0.006  ; RR ; CELL ; 15     ; MLABCELL_X2_Y64_N24       ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_pattern_align:gen_lane[0].i_pattern_align|Mux66~0~la_mlab/laboutt[16]                                                                                                                                                                                                                                 ;
;   7.172 ;   0.342  ; RR ; IC   ; 1      ; LABCELL_X3_Y64_N6         ; Mixed      ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[2].i_dec|Mux0~0|dataa                                                                                                                                                                                                                                                                                                                                                                     ;
;   7.481 ;   0.309  ; RR ; CELL ; 1      ; LABCELL_X3_Y64_N6         ; Low Power  ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[2].i_dec|Mux0~0|combout                                                                                                                                                                                                                                                                                                                                                                   ;
;   7.485 ;   0.004  ; RR ; CELL ; 1      ; LABCELL_X3_Y64_N6         ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[2].i_dec|Mux0~0~la_lab/laboutt[4]                                                                                                                                                                                                                                   ;
;   7.713 ;   0.228  ; RR ; IC   ; 1      ; LABCELL_X3_Y64_N12        ; Low Power  ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[2].i_dec|out_notintable~2|datad                                                                                                                                                                                                                                                                                                                                                           ;
;   7.879 ;   0.166  ; RF ; CELL ; 1      ; LABCELL_X3_Y64_N12        ; Low Power  ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[2].i_dec|out_notintable~2|combout                                                                                                                                                                                                                                                                                                                                                         ;
;   7.883 ;   0.004  ; FF ; CELL ; 2      ; LABCELL_X3_Y64_N12        ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[2].i_dec|out_notintable~2~la_lab/laboutt[8]                                                                                                                                                                                                                         ;
;   8.092 ;   0.209  ; FF ; IC   ; 1      ; MLABCELL_X4_Y64_N54       ; Low Power  ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[2].i_dec|out_disperr~0|datae                                                                                                                                                                                                                                                                                                                                                              ;
;   8.221 ;   0.129  ; FF ; CELL ; 1      ; MLABCELL_X4_Y64_N54       ; Low Power  ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[2].i_dec|out_disperr~0|combout                                                                                                                                                                                                                                                                                                                                                            ;
;   8.227 ;   0.006  ; FF ; CELL ; 3      ; MLABCELL_X4_Y64_N54       ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[2].i_dec|out_disperr~0~la_mlab/laboutb[17]                                                                                                                                                                                                                          ;
;   8.546 ;   0.319  ; FF ; IC   ; 1      ; LABCELL_X3_Y65_N30        ; Mixed      ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[3].i_dec|out_disperr~0|datad                                                                                                                                                                                                                                                                                                                                                              ;
;   8.694 ;   0.148  ; FF ; CELL ; 1      ; LABCELL_X3_Y65_N30        ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[3].i_dec|out_disperr~0|combout                                                                                                                                                                                                                                                                                                                                                            ;
;   8.694 ;   0.000  ; FF ; CELL ; 1      ; FF_X3_Y65_N31             ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|disperr[3]|d                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   8.694 ;   0.000  ; FF ; CELL ; 1      ; FF_X3_Y65_N31             ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_3|disperr[3]                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+---------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                      ;
; 8.927   ; 4.927    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                           ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                       ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_P28               ;            ; rx_ref_clk                                                                                                                                           ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y90_N108    ;            ; rx_ref_clk~input|i                                                                                                                                   ;
;   4.040 ;   0.040  ; FF ; CELL ; 1      ; IOIBUF_X0_Y90_N108    ;            ; rx_ref_clk~input|o                                                                                                                                   ;
;   4.040 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1FB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                           ;
;   4.040 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1FB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                             ;
;   4.641 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1FB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                   ;
;   4.758 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1FB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                   ;
;   4.758 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1FB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                 ;
;   5.116 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                        ;
;   5.220 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                            ;
;   5.220 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                         ;
;   5.220 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                        ;
;   4.388 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                            ;
;   4.707 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                              ;
;   5.034 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1FB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]  ;
;   5.099 ;   0.065  ; RR ; IC   ; 2      ; CLKCTRL_1F_R2_I0      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                            ;
;   5.645 ;   0.546  ; RR ; CELL ; 4200   ; CLKCTRL_1F_R2_I0      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                           ;
;   7.942 ;   2.297  ; RR ; IC   ; 1      ; FF_X3_Y65_N31         ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|disperr[3]|clk                                                                                             ;
;   7.942 ;   0.000  ; RR ; CELL ; 1      ; FF_X3_Y65_N31         ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_3|disperr[3] ;
;   8.927 ;   0.985  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                              ;
; 8.853   ; -0.074   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                    ;
; 9.118   ; 0.265    ;    ; uTsu ; 1      ; FF_X3_Y65_N31         ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_3|disperr[3] ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 20 hold paths (0 violated).  Worst case slack is 0.048 

Tcl Command:
    report_timing -append -hold -file timing_impl.log -npaths 20 -detail full_path

Options:
    -hold 
    -npaths 20 
    -detail full_path 
    -file {timing_impl.log} 
    -append 

Delay Model:
    Slow 900mV 100C Model

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                     ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.048 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS   ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS   ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.000      ; 0.507      ;
; 0.049 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.000      ; 0.501      ;
; 0.050 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_axi_wready_int                                                                                                ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_axi_wready_int                                                                                                ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.000      ; 0.511      ;
; 0.050 ; system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|dmac_address_generator:i_addr_gen|enabled                                                                          ; system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|dmac_address_generator:i_addr_gen|enabled                                                                          ; i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk ; i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk ; 0.000        ; 0.000      ; 0.514      ;
; 0.050 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_pn_oos_int                                                                   ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_pn_oos_int                                                                   ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.001      ; 0.506      ;
; 0.051 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_axi_bvalid_int                                                                                                ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_axi_bvalid_int                                                                                                ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.000      ; 0.508      ;
; 0.051 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi|up_axi_arready_int                                                                                               ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi|up_axi_arready_int                                                                                               ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.000      ; 0.504      ;
; 0.051 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi|up_rcount[4]                                                                                                     ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi|up_rcount[4]                                                                                                     ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.000      ; 0.503      ;
; 0.051 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_adc_sync                                                                                        ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_adc_sync                                                                                        ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.001      ; 0.508      ;
; 0.053 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_040|altera_avalon_st_pipeline_base:core|full1                                                                             ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_040|altera_avalon_st_pipeline_base:core|full1                                                                             ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.000      ; 0.511      ;
; 0.053 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_core_s_axi_agent|address_taken                                                                                                   ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_core_s_axi_agent|address_taken                                                                                                   ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.000      ; 0.510      ;
; 0.054 ; system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_transfer_id_eot[1]                                                                                                                       ; system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_transfer_id_eot[1]                                                                                                                       ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.000      ; 0.485      ;
; 0.054 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_dma_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3]                        ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_dma_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3]                        ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.001      ; 0.493      ;
; 0.055 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_wcount[2]                                                                                                     ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_wcount[2]                                                                                                     ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.001      ; 0.488      ;
; 0.056 ; system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_transfer_id[1]                                                                                                                           ; system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_transfer_id[1]                                                                                                                           ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.000      ; 0.492      ;
; 0.056 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|up_axi:i_axi|up_axi_wready_int                                                                                                                                    ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|up_axi:i_axi|up_axi_wready_int                                                                                                                                    ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; -0.001     ; 0.516      ;
; 0.056 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi|up_rcount[2]                                                                                                     ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi|up_rcount[2]                                                                                                     ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.000      ; 0.493      ;
; 0.057 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_core_s_axi_agent|address_taken                                                                                                   ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_core_s_axi_agent|address_taken~DUPLICATE                                                                                         ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.000      ; 0.510      ;
; 0.057 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|ilas_config_addr[1]                                                                                                                   ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|ilas_config_addr[1]                                                                                                                   ; i_system_bd|ad9144_jesd204|link_pll|outclk0                        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                        ; 0.000        ; 0.000      ; 0.495      ;
; 0.057 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_wcount[0]                                                                                                     ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_wcount[0]                                                                                                     ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.001      ; 0.491      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+

Path #1: Hold slack is 0.048 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                   ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                     ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                            ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                            ;
; Data Arrival Time  ; 6.077                                                                                                                                                                                                                                                     ;
; Data Required Time ; 6.029                                                                                                                                                                                                                                                     ;
; Slack              ; 0.048                                                                                                                                                                                                                                                     ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.507 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.544       ; 64         ; 0.000 ; 2.218 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.309       ; 61         ; 0.000 ; 0.309 ;
;    uTco                ;       ; 1     ; 0.198       ; 39         ; 0.198 ; 0.198 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.158       ; 64         ; 0.000 ; 2.396 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                          ;
; 5.570   ; 5.570   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16              ;            ; sys_clk                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input|i                                                                                                                                                                                                                                           ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input|o                                                                                                                                                                                                                                           ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                        ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19      ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19      ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                               ;
;   5.570 ;   2.218 ; RR ; IC   ; 1      ; FF_X60_Y123_N13       ; High Speed ; i_system_bd|mm_interconnect_1|sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS|clk                                                                                                                ;
;   5.570 ;   0.000 ; RR ; CELL ; 1      ; FF_X60_Y123_N13       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS ;
; 6.077   ; 0.507   ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                                                                 ;
;   5.768 ;   0.198 ; FF ; uTco ; 2      ; FF_X60_Y123_N13       ;            ; i_system_bd|mm_interconnect_1|sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS|q                                                                                                                  ;
;   5.768 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X60_Y123_N12 ; High Speed ; i_system_bd|mm_interconnect_1|sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|state~12|datad                                                                                                                         ;
;   6.077 ;   0.309 ; FF ; CELL ; 1      ; MLABCELL_X60_Y123_N12 ; High Speed ; i_system_bd|mm_interconnect_1|sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|state~12|combout                                                                                                                       ;
;   6.077 ;   0.000 ; FF ; CELL ; 1      ; FF_X60_Y123_N13       ; High Speed ; i_system_bd|mm_interconnect_1|sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS|d                                                                                                                  ;
;   6.077 ;   0.000 ; FF ; CELL ; 1      ; FF_X60_Y123_N13       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS ;
+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                           ;
; 5.570   ; 5.570    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                           ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                           ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                        ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                               ;
;   6.510 ;   2.396  ; RR ; IC   ; 1      ; FF_X60_Y123_N13   ; High Speed ; i_system_bd|mm_interconnect_1|sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS|clk                                                                                                                ;
;   6.510 ;   0.000  ; RR ; CELL ; 1      ; FF_X60_Y123_N13   ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS ;
;   5.570 ;   -0.940 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                                   ;
; 5.570   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                         ;
; 6.029   ; 0.459    ;    ; uTh  ; 1      ; FF_X60_Y123_N13   ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS ;
+---------+----------+----+------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Hold slack is 0.049 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                     ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                       ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                              ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                              ;
; Data Arrival Time  ; 6.071                                                                                                                                                                                                                                                       ;
; Data Required Time ; 6.022                                                                                                                                                                                                                                                       ;
; Slack              ; 0.049                                                                                                                                                                                                                                                       ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.501 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.544       ; 64         ; 0.000 ; 2.218 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.309       ; 62         ; 0.000 ; 0.309 ;
;    uTco                ;       ; 1     ; 0.192       ; 38         ; 0.192 ; 0.192 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.158       ; 64         ; 0.000 ; 2.396 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                            ;
; 5.570   ; 5.570   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16              ;            ; sys_clk                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input|i                                                                                                                                                                                                                                             ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input|o                                                                                                                                                                                                                                             ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                          ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19      ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                  ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19      ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                 ;
;   5.570 ;   2.218 ; RR ; IC   ; 1      ; FF_X60_Y123_N43       ; High Speed ; i_system_bd|mm_interconnect_1|sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS|clk                                                                                                                ;
;   5.570 ;   0.000 ; RR ; CELL ; 1      ; FF_X60_Y123_N43       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS ;
; 6.071   ; 0.501   ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                                                                   ;
;   5.762 ;   0.192 ; FF ; uTco ; 2      ; FF_X60_Y123_N43       ;            ; i_system_bd|mm_interconnect_1|sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS|q                                                                                                                  ;
;   5.762 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X60_Y123_N42 ; High Speed ; i_system_bd|mm_interconnect_1|sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|state~15|datad                                                                                                                           ;
;   6.071 ;   0.309 ; FF ; CELL ; 1      ; MLABCELL_X60_Y123_N42 ; High Speed ; i_system_bd|mm_interconnect_1|sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|state~15|combout                                                                                                                         ;
;   6.071 ;   0.000 ; FF ; CELL ; 1      ; FF_X60_Y123_N43       ; High Speed ; i_system_bd|mm_interconnect_1|sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS|d                                                                                                                  ;
;   6.071 ;   0.000 ; FF ; CELL ; 1      ; FF_X60_Y123_N43       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                             ;
; 5.570   ; 5.570    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                             ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                             ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                          ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                  ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                 ;
;   6.510 ;   2.396  ; RR ; IC   ; 1      ; FF_X60_Y123_N43   ; High Speed ; i_system_bd|mm_interconnect_1|sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS|clk                                                                                                                ;
;   6.510 ;   0.000  ; RR ; CELL ; 1      ; FF_X60_Y123_N43   ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS ;
;   5.570 ;   -0.940 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                                     ;
; 5.570   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                           ;
; 6.022   ; 0.452    ;    ; uTh  ; 1      ; FF_X60_Y123_N43   ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS ;
+---------+----------+----+------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Hold slack is 0.050 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_axi_wready_int ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_axi_wready_int ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                               ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                               ;
; Data Arrival Time  ; 6.102                                                                                                                                                        ;
; Data Required Time ; 6.052                                                                                                                                                        ;
; Slack              ; 0.050                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.511 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.565       ; 64         ; 0.000 ; 2.239 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.311       ; 61         ; 0.000 ; 0.311 ;
;    uTco                ;       ; 1     ; 0.200       ; 39         ; 0.200 ; 0.200 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.181       ; 64         ; 0.000 ; 2.419 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                      ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;            ; launch edge time                                                                                                                                             ;
; 5.591   ; 5.591   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16             ;            ; sys_clk                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32    ;            ; sys_clk~input|i                                                                                                                                              ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32    ;            ; sys_clk~input|o                                                                                                                                              ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32    ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                           ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19     ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                   ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19     ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                  ;
;   5.591 ;   2.239 ; RR ; IC   ; 1      ; FF_X65_Y115_N7       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_axi_wready_int|clk                                                                            ;
;   5.591 ;   0.000 ; RR ; CELL ; 1      ; FF_X65_Y115_N7       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_axi_wready_int ;
; 6.102   ; 0.511   ;    ;      ;        ;                      ;            ; data path                                                                                                                                                    ;
;   5.791 ;   0.200 ; FF ; uTco ; 2      ; FF_X65_Y115_N7       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_axi_wready_int|q                                                                              ;
;   5.791 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X65_Y115_N6 ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_axi_wready_int~0|datad                                                                        ;
;   6.102 ;   0.311 ; FR ; CELL ; 1      ; MLABCELL_X65_Y115_N6 ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_axi_wready_int~0|combout                                                                      ;
;   6.102 ;   0.000 ; RR ; CELL ; 1      ; FF_X65_Y115_N7       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_axi_wready_int|d                                                                              ;
;   6.102 ;   0.000 ; RR ; CELL ; 1      ; FF_X65_Y115_N7       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_axi_wready_int ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                      ;
+---------+----------+----+------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                              ;
; 5.591   ; 5.591    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                              ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                              ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                           ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                   ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                  ;
;   6.533 ;   2.419  ; RR ; IC   ; 1      ; FF_X65_Y115_N7    ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_axi_wready_int|clk                                                                            ;
;   6.533 ;   0.000  ; RR ; CELL ; 1      ; FF_X65_Y115_N7    ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_axi_wready_int ;
;   5.591 ;   -0.942 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                      ;
; 5.591   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                            ;
; 6.052   ; 0.461    ;    ; uTh  ; 1      ; FF_X65_Y115_N7    ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_axi_wready_int ;
+---------+----------+----+------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Hold slack is 0.050 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                            ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                              ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|dmac_address_generator:i_addr_gen|enabled ;
; To Node            ; system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|dmac_address_generator:i_addr_gen|enabled ;
; Launch Clock       ; i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk                                                                                                                 ;
; Latch Clock        ; i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk                                                                                                                 ;
; Data Arrival Time  ; 3.366                                                                                                                                                                              ;
; Data Required Time ; 3.316                                                                                                                                                                              ;
; Slack              ; 0.050                                                                                                                                                                              ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.514 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 2.852       ; 100        ; 2.852 ; 2.852 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.313       ; 61         ; 0.000 ; 0.313 ;
;    uTco                ;       ; 1     ; 0.201       ; 39         ; 0.201 ; 0.201 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 3.116       ; 100        ; 3.116 ; 3.116 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                            ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                   ;
; 2.852   ; 2.852   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 5528   ; CLKCTRL_2L_G_I16    ;            ; i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|outclk                                                                                                                ;
;   2.852 ;   2.852 ; RR ; IC   ; 1      ; FF_X65_Y98_N8       ; High Speed ; i_system_bd|axi_ad9680_dma|i_transfer|i_request_arb|i_dest_dma_mm|i_addr_gen|enabled|clk                                                                                           ;
;   2.852 ;   0.000 ; RR ; CELL ; 1      ; FF_X65_Y98_N8       ; High Speed ; system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|dmac_address_generator:i_addr_gen|enabled ;
; 3.366   ; 0.514   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                          ;
;   3.053 ;   0.201 ; FF ; uTco ; 2      ; FF_X65_Y98_N8       ;            ; i_system_bd|axi_ad9680_dma|i_transfer|i_request_arb|i_dest_dma_mm|i_addr_gen|enabled|q                                                                                             ;
;   3.053 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X65_Y98_N6 ; High Speed ; i_system_bd|axi_ad9680_dma|i_transfer|i_request_arb|i_dest_dma_mm|i_addr_gen|enabled~0|datad                                                                                       ;
;   3.366 ;   0.313 ; FF ; CELL ; 1      ; MLABCELL_X65_Y98_N6 ; High Speed ; i_system_bd|axi_ad9680_dma|i_transfer|i_request_arb|i_dest_dma_mm|i_addr_gen|enabled~0|combout                                                                                     ;
;   3.366 ;   0.000 ; FF ; CELL ; 1      ; FF_X65_Y98_N8       ; High Speed ; i_system_bd|axi_ad9680_dma|i_transfer|i_request_arb|i_dest_dma_mm|i_addr_gen|enabled|d                                                                                             ;
;   3.366 ;   0.000 ; FF ; CELL ; 1      ; FF_X65_Y98_N8       ; High Speed ; system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|dmac_address_generator:i_addr_gen|enabled ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; HS/LP      ; Element                                                                                                                                                                            ;
+---------+----------+----+------+--------+------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ;            ; latch edge time                                                                                                                                                                    ;
; 2.852   ; 2.852    ;    ;      ;        ;                  ;            ; clock path                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ;            ; source latency                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 5528   ; CLKCTRL_2L_G_I16 ;            ; i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|outclk                                                                                                                ;
;   3.116 ;   3.116  ; RR ; IC   ; 1      ; FF_X65_Y98_N8    ; High Speed ; i_system_bd|axi_ad9680_dma|i_transfer|i_request_arb|i_dest_dma_mm|i_addr_gen|enabled|clk                                                                                           ;
;   3.116 ;   0.000  ; RR ; CELL ; 1      ; FF_X65_Y98_N8    ; High Speed ; system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|dmac_address_generator:i_addr_gen|enabled ;
;   2.852 ;   -0.264 ;    ;      ;        ;                  ;            ; clock pessimism removed                                                                                                                                                            ;
; 3.316   ; 0.464    ;    ; uTh  ; 1      ; FF_X65_Y98_N8    ;            ; system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|dmac_address_generator:i_addr_gen|enabled ;
+---------+----------+----+------+--------+------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Hold slack is 0.050 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                     ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_pn_oos_int ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_pn_oos_int ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                            ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                            ;
; Data Arrival Time  ; 6.104                                                                                                                                                                                     ;
; Data Required Time ; 6.054                                                                                                                                                                                     ;
; Slack              ; 0.050                                                                                                                                                                                     ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.506 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.572       ; 64         ; 0.000 ; 2.246 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.313       ; 62         ; 0.000 ; 0.313 ;
;    uTco                ;       ; 1     ; 0.193       ; 38         ; 0.193 ; 0.193 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.189       ; 64         ; 0.000 ; 2.427 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;            ; launch edge time                                                                                                                                                                          ;
; 5.598   ; 5.598   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16             ;            ; sys_clk                                                                                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32    ;            ; sys_clk~input|i                                                                                                                                                                           ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32    ;            ; sys_clk~input|o                                                                                                                                                                           ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32    ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                        ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19     ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19     ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                               ;
;   5.598 ;   2.246 ; RR ; IC   ; 1      ; FF_X60_Y93_N50       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_adc_pn_oos_int|clk                                                                                    ;
;   5.598 ;   0.000 ; RR ; CELL ; 1      ; FF_X60_Y93_N50       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_pn_oos_int ;
; 6.104   ; 0.506   ;    ;      ;        ;                      ;            ; data path                                                                                                                                                                                 ;
;   5.791 ;   0.193 ; FF ; uTco ; 2      ; FF_X60_Y93_N50       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_adc_pn_oos_int|q                                                                                      ;
;   5.791 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X60_Y93_N48 ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_adc_pn_oos_int~0|datad                                                                                ;
;   6.104 ;   0.313 ; FF ; CELL ; 1      ; MLABCELL_X60_Y93_N48 ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_adc_pn_oos_int~0|combout                                                                              ;
;   6.104 ;   0.000 ; FF ; CELL ; 1      ; FF_X60_Y93_N50       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_adc_pn_oos_int|d                                                                                      ;
;   6.104 ;   0.000 ; FF ; CELL ; 1      ; FF_X60_Y93_N50       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_pn_oos_int ;
+---------+---------+----+------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                                                           ;
; 5.599   ; 5.599    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                           ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                           ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                        ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                               ;
;   6.541 ;   2.427  ; RR ; IC   ; 1      ; FF_X60_Y93_N50    ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_adc_pn_oos_int|clk                                                                                    ;
;   6.541 ;   0.000  ; RR ; CELL ; 1      ; FF_X60_Y93_N50    ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_pn_oos_int ;
;   5.599 ;   -0.942 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                   ;
; 5.599   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                                                         ;
; 6.054   ; 0.455    ;    ; uTh  ; 1      ; FF_X60_Y93_N50    ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_pn_oos_int ;
+---------+----------+----+------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #6: Hold slack is 0.051 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_axi_bvalid_int ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_axi_bvalid_int ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                               ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                               ;
; Data Arrival Time  ; 6.099                                                                                                                                                        ;
; Data Required Time ; 6.048                                                                                                                                                        ;
; Slack              ; 0.051                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.508 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.565       ; 64         ; 0.000 ; 2.239 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.313       ; 62         ; 0.000 ; 0.313 ;
;    uTco                ;       ; 1     ; 0.195       ; 38         ; 0.195 ; 0.195 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.181       ; 64         ; 0.000 ; 2.419 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                      ;
+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                             ;
; 5.591   ; 5.591   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16              ;            ; sys_clk                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input|i                                                                                                                                              ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input|o                                                                                                                                              ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                           ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19      ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                   ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19      ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                  ;
;   5.591 ;   2.239 ; RR ; IC   ; 1      ; FF_X65_Y115_N38       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_axi_bvalid_int|clk                                                                            ;
;   5.591 ;   0.000 ; RR ; CELL ; 1      ; FF_X65_Y115_N38       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_axi_bvalid_int ;
; 6.099   ; 0.508   ;    ;      ;        ;                       ;            ; data path                                                                                                                                                    ;
;   5.786 ;   0.195 ; FF ; uTco ; 2      ; FF_X65_Y115_N38       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_axi_bvalid_int|q                                                                              ;
;   5.786 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X65_Y115_N36 ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_axi_bvalid_int~0|datad                                                                        ;
;   6.099 ;   0.313 ; FF ; CELL ; 1      ; MLABCELL_X65_Y115_N36 ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_axi_bvalid_int~0|combout                                                                      ;
;   6.099 ;   0.000 ; FF ; CELL ; 1      ; FF_X65_Y115_N38       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_axi_bvalid_int|d                                                                              ;
;   6.099 ;   0.000 ; FF ; CELL ; 1      ; FF_X65_Y115_N38       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_axi_bvalid_int ;
+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                      ;
+---------+----------+----+------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                              ;
; 5.591   ; 5.591    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                              ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                              ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                           ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                   ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                  ;
;   6.533 ;   2.419  ; RR ; IC   ; 1      ; FF_X65_Y115_N38   ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_axi_bvalid_int|clk                                                                            ;
;   6.533 ;   0.000  ; RR ; CELL ; 1      ; FF_X65_Y115_N38   ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_axi_bvalid_int ;
;   5.591 ;   -0.942 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                      ;
; 5.591   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                            ;
; 6.048   ; 0.457    ;    ; uTh  ; 1      ; FF_X65_Y115_N38   ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_axi_bvalid_int ;
+---------+----------+----+------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #7: Hold slack is 0.051 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi|up_axi_arready_int ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi|up_axi_arready_int ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                ;
; Data Arrival Time  ; 6.090                                                                                                                                                         ;
; Data Required Time ; 6.039                                                                                                                                                         ;
; Slack              ; 0.051                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.504 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.560       ; 64         ; 0.000 ; 2.234 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.311       ; 62         ; 0.000 ; 0.311 ;
;    uTco                ;       ; 1     ; 0.193       ; 38         ; 0.193 ; 0.193 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.175       ; 64         ; 0.000 ; 2.413 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                              ;
; 5.586   ; 5.586   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16              ;            ; sys_clk                                                                                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input|i                                                                                                                                               ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input|o                                                                                                                                               ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                            ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19      ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                    ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19      ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                   ;
;   5.586 ;   2.234 ; RR ; IC   ; 1      ; FF_X59_Y101_N37       ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_axi|up_axi_arready_int|clk                                                                            ;
;   5.586 ;   0.000 ; RR ; CELL ; 1      ; FF_X59_Y101_N37       ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi|up_axi_arready_int ;
; 6.090   ; 0.504   ;    ;      ;        ;                       ;            ; data path                                                                                                                                                     ;
;   5.779 ;   0.193 ; FF ; uTco ; 2      ; FF_X59_Y101_N37       ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_axi|up_axi_arready_int|q                                                                              ;
;   5.779 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X59_Y101_N36 ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_axi|up_axi_arready_int~0|datad                                                                        ;
;   6.090 ;   0.311 ; FR ; CELL ; 1      ; MLABCELL_X59_Y101_N36 ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_axi|up_axi_arready_int~0|combout                                                                      ;
;   6.090 ;   0.000 ; RR ; CELL ; 1      ; FF_X59_Y101_N37       ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_axi|up_axi_arready_int|d                                                                              ;
;   6.090 ;   0.000 ; RR ; CELL ; 1      ; FF_X59_Y101_N37       ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi|up_axi_arready_int ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                               ;
; 5.586   ; 5.586    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                               ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                               ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                            ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                    ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                   ;
;   6.527 ;   2.413  ; RR ; IC   ; 1      ; FF_X59_Y101_N37   ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_axi|up_axi_arready_int|clk                                                                            ;
;   6.527 ;   0.000  ; RR ; CELL ; 1      ; FF_X59_Y101_N37   ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi|up_axi_arready_int ;
;   5.586 ;   -0.941 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                       ;
; 5.586   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                             ;
; 6.039   ; 0.453    ;    ; uTh  ; 1      ; FF_X59_Y101_N37   ;            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi|up_axi_arready_int ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #8: Hold slack is 0.051 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi|up_rcount[4] ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi|up_rcount[4] ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                          ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                          ;
; Data Arrival Time  ; 6.089                                                                                                                                                   ;
; Data Required Time ; 6.038                                                                                                                                                   ;
; Slack              ; 0.051                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.503 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.560       ; 64         ; 0.000 ; 2.234 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.311       ; 62         ; 0.000 ; 0.311 ;
;    uTco                ;       ; 1     ; 0.192       ; 38         ; 0.192 ; 0.192 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.175       ; 64         ; 0.000 ; 2.413 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                        ;
; 5.586   ; 5.586   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16              ;            ; sys_clk                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input|i                                                                                                                                         ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input|o                                                                                                                                         ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                      ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19      ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                              ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19      ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                             ;
;   5.586 ;   2.234 ; RR ; IC   ; 1      ; FF_X59_Y101_N55       ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_axi|up_rcount[4]|clk                                                                            ;
;   5.586 ;   0.000 ; RR ; CELL ; 1      ; FF_X59_Y101_N55       ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi|up_rcount[4] ;
; 6.089   ; 0.503   ;    ;      ;        ;                       ;            ; data path                                                                                                                                               ;
;   5.778 ;   0.192 ; FF ; uTco ; 2      ; FF_X59_Y101_N55       ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_axi|up_rcount[4]|q                                                                              ;
;   5.778 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X59_Y101_N54 ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_axi|up_rcount[4]~0|datad                                                                        ;
;   6.089 ;   0.311 ; FF ; CELL ; 1      ; MLABCELL_X59_Y101_N54 ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_axi|up_rcount[4]~0|combout                                                                      ;
;   6.089 ;   0.000 ; FF ; CELL ; 1      ; FF_X59_Y101_N55       ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_axi|up_rcount[4]|d                                                                              ;
;   6.089 ;   0.000 ; FF ; CELL ; 1      ; FF_X59_Y101_N55       ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi|up_rcount[4] ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                         ;
; 5.586   ; 5.586    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                         ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                         ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                      ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                              ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                             ;
;   6.527 ;   2.413  ; RR ; IC   ; 1      ; FF_X59_Y101_N55   ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_axi|up_rcount[4]|clk                                                                            ;
;   6.527 ;   0.000  ; RR ; CELL ; 1      ; FF_X59_Y101_N55   ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi|up_rcount[4] ;
;   5.586 ;   -0.941 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                 ;
; 5.586   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                       ;
; 6.038   ; 0.452    ;    ; uTh  ; 1      ; FF_X59_Y101_N55   ;            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi|up_rcount[4] ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #9: Hold slack is 0.051 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                              ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_adc_sync ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_adc_sync ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                       ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                       ;
; Data Arrival Time  ; 6.106                                                                                                                                                                ;
; Data Required Time ; 6.055                                                                                                                                                                ;
; Slack              ; 0.051                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.508 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.572       ; 64         ; 0.000 ; 2.246 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.314       ; 62         ; 0.000 ; 0.314 ;
;    uTco                ;       ; 1     ; 0.194       ; 38         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.189       ; 64         ; 0.000 ; 2.427 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                              ;
+---------+---------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;            ; launch edge time                                                                                                                                                     ;
; 5.598   ; 5.598   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16             ;            ; sys_clk                                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32    ;            ; sys_clk~input|i                                                                                                                                                      ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32    ;            ; sys_clk~input|o                                                                                                                                                      ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32    ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                   ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19     ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                           ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19     ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                          ;
;   5.598 ;   2.246 ; RR ; IC   ; 1      ; FF_X60_Y93_N44       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|up_adc_sync|clk                                                                                   ;
;   5.598 ;   0.000 ; RR ; CELL ; 1      ; FF_X60_Y93_N44       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_adc_sync ;
; 6.106   ; 0.508   ;    ;      ;        ;                      ;            ; data path                                                                                                                                                            ;
;   5.792 ;   0.194 ; FF ; uTco ; 2      ; FF_X60_Y93_N44       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|up_adc_sync|q                                                                                     ;
;   5.792 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X60_Y93_N42 ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|up_adc_sync~0|datad                                                                               ;
;   6.106 ;   0.314 ; FF ; CELL ; 1      ; MLABCELL_X60_Y93_N42 ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|up_adc_sync~0|combout                                                                             ;
;   6.106 ;   0.000 ; FF ; CELL ; 1      ; FF_X60_Y93_N44       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|up_adc_sync|d                                                                                     ;
;   6.106 ;   0.000 ; FF ; CELL ; 1      ; FF_X60_Y93_N44       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_adc_sync ;
+---------+---------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                                      ;
; 5.599   ; 5.599    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                      ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                      ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                   ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                           ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                          ;
;   6.541 ;   2.427  ; RR ; IC   ; 1      ; FF_X60_Y93_N44    ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|up_adc_sync|clk                                                                                   ;
;   6.541 ;   0.000  ; RR ; CELL ; 1      ; FF_X60_Y93_N44    ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_adc_sync ;
;   5.599 ;   -0.942 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                              ;
; 5.599   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                                    ;
; 6.055   ; 0.456    ;    ; uTh  ; 1      ; FF_X60_Y93_N44    ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_adc_sync ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #10: Hold slack is 0.053 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_040|altera_avalon_st_pipeline_base:core|full1 ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_040|altera_avalon_st_pipeline_base:core|full1 ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                  ;
; Data Arrival Time  ; 6.077                                                                                                                                                                           ;
; Data Required Time ; 6.024                                                                                                                                                                           ;
; Slack              ; 0.053                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.511 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.540       ; 64         ; 0.000 ; 2.214 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.316       ; 62         ; 0.000 ; 0.316 ;
;    uTco                ;       ; 1     ; 0.195       ; 38         ; 0.195 ; 0.195 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.154       ; 64         ; 0.000 ; 2.392 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                         ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                ;
; 5.566   ; 5.566   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16              ;            ; sys_clk                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input|i                                                                                                                                                                 ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input|o                                                                                                                                                                 ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                              ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19      ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                      ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19      ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                     ;
;   5.566 ;   2.214 ; RR ; IC   ; 1      ; FF_X60_Y135_N56       ; High Speed ; i_system_bd|mm_interconnect_1|mux_pipeline_040|core|full1|clk                                                                                                                   ;
;   5.566 ;   0.000 ; RR ; CELL ; 1      ; FF_X60_Y135_N56       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_040|altera_avalon_st_pipeline_base:core|full1 ;
; 6.077   ; 0.511   ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                       ;
;   5.761 ;   0.195 ; FF ; uTco ; 2      ; FF_X60_Y135_N56       ;            ; i_system_bd|mm_interconnect_1|mux_pipeline_040|core|full1|q                                                                                                                     ;
;   5.761 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X60_Y135_N54 ; High Speed ; i_system_bd|mm_interconnect_1|mux_pipeline_040|core|full1~0|datad                                                                                                               ;
;   6.077 ;   0.316 ; FF ; CELL ; 2      ; MLABCELL_X60_Y135_N54 ; High Speed ; i_system_bd|mm_interconnect_1|mux_pipeline_040|core|full1~0|combout                                                                                                             ;
;   6.077 ;   0.000 ; FF ; CELL ; 1      ; FF_X60_Y135_N56       ; High Speed ; i_system_bd|mm_interconnect_1|mux_pipeline_040|core|full1|d                                                                                                                     ;
;   6.077 ;   0.000 ; FF ; CELL ; 1      ; FF_X60_Y135_N56       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_040|altera_avalon_st_pipeline_base:core|full1 ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                         ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                                                 ;
; 5.566   ; 5.566    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                 ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                 ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                              ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                      ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                     ;
;   6.506 ;   2.392  ; RR ; IC   ; 1      ; FF_X60_Y135_N56   ; High Speed ; i_system_bd|mm_interconnect_1|mux_pipeline_040|core|full1|clk                                                                                                                   ;
;   6.506 ;   0.000  ; RR ; CELL ; 1      ; FF_X60_Y135_N56   ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_040|altera_avalon_st_pipeline_base:core|full1 ;
;   5.566 ;   -0.940 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                                         ;
; 5.566   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                                               ;
; 6.024   ; 0.458    ;    ; uTh  ; 1      ; FF_X60_Y135_N56   ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_040|altera_avalon_st_pipeline_base:core|full1 ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #11: Hold slack is 0.053 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                   ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                     ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_core_s_axi_agent|address_taken ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_core_s_axi_agent|address_taken ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                            ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                            ;
; Data Arrival Time  ; 6.101                                                                                                                                                     ;
; Data Required Time ; 6.048                                                                                                                                                     ;
; Slack              ; 0.053                                                                                                                                                     ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.510 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.565       ; 64         ; 0.000 ; 2.239 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.316       ; 62         ; 0.000 ; 0.316 ;
;    uTco                ;       ; 1     ; 0.194       ; 38         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.181       ; 64         ; 0.000 ; 2.419 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                   ;
+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                          ;
; 5.591   ; 5.591   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16              ;            ; sys_clk                                                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input|i                                                                                                                                           ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input|o                                                                                                                                           ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                        ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19      ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19      ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                               ;
;   5.591 ;   2.239 ; RR ; IC   ; 1      ; FF_X65_Y115_N56       ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9680_core_s_axi_agent|address_taken|clk                                                                               ;
;   5.591 ;   0.000 ; RR ; CELL ; 1      ; FF_X65_Y115_N56       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_core_s_axi_agent|address_taken ;
; 6.101   ; 0.510   ;    ;      ;        ;                       ;            ; data path                                                                                                                                                 ;
;   5.785 ;   0.194 ; FF ; uTco ; 2      ; FF_X65_Y115_N56       ;            ; i_system_bd|mm_interconnect_1|axi_ad9680_core_s_axi_agent|address_taken|q                                                                                 ;
;   5.785 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X65_Y115_N54 ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9680_core_s_axi_agent|address_taken~0|datad                                                                           ;
;   6.101 ;   0.316 ; FF ; CELL ; 2      ; MLABCELL_X65_Y115_N54 ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9680_core_s_axi_agent|address_taken~0|combout                                                                         ;
;   6.101 ;   0.000 ; FF ; CELL ; 1      ; FF_X65_Y115_N56       ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9680_core_s_axi_agent|address_taken|d                                                                                 ;
;   6.101 ;   0.000 ; FF ; CELL ; 1      ; FF_X65_Y115_N56       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_core_s_axi_agent|address_taken ;
+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                   ;
+---------+----------+----+------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                           ;
; 5.591   ; 5.591    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                           ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                           ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                        ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                               ;
;   6.533 ;   2.419  ; RR ; IC   ; 1      ; FF_X65_Y115_N56   ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9680_core_s_axi_agent|address_taken|clk                                                                               ;
;   6.533 ;   0.000  ; RR ; CELL ; 1      ; FF_X65_Y115_N56   ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_core_s_axi_agent|address_taken ;
;   5.591 ;   -0.942 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                   ;
; 5.591   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                         ;
; 6.048   ; 0.457    ;    ; uTh  ; 1      ; FF_X65_Y115_N56   ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_core_s_axi_agent|address_taken ;
+---------+----------+----+------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #12: Hold slack is 0.054 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                               ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_transfer_id_eot[1] ;
; To Node            ; system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_transfer_id_eot[1] ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                        ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                        ;
; Data Arrival Time  ; 6.098                                                                                                                                 ;
; Data Required Time ; 6.044                                                                                                                                 ;
; Slack              ; 0.054                                                                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.485 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.587       ; 64         ; 0.000 ; 2.261 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.307       ; 63         ; 0.000 ; 0.307 ;
;    uTco                ;       ; 1     ; 0.178       ; 37         ; 0.178 ; 0.178 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.204       ; 64         ; 0.000 ; 2.442 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;            ; launch edge time                                                                                                                      ;
; 5.613   ; 5.613   ;    ;      ;        ;                      ;            ; clock path                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16             ;            ; sys_clk                                                                                                                               ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32    ;            ; sys_clk~input|i                                                                                                                       ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32    ;            ; sys_clk~input|o                                                                                                                       ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32    ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                    ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19     ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                            ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19     ;            ; sys_clk~inputCLKENA0|outclk                                                                                                           ;
;   5.613 ;   2.261 ; RR ; IC   ; 1      ; FF_X66_Y110_N55      ; High Speed ; i_system_bd|axi_ad9144_dma|i_regmap|i_regmap_request|up_transfer_id_eot[1]|clk                                                        ;
;   5.613 ;   0.000 ; RR ; CELL ; 1      ; FF_X66_Y110_N55      ; High Speed ; system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_transfer_id_eot[1] ;
; 6.098   ; 0.485   ;    ;      ;        ;                      ;            ; data path                                                                                                                             ;
;   5.791 ;   0.178 ; FF ; uTco ; 2      ; FF_X66_Y110_N55      ;            ; i_system_bd|axi_ad9144_dma|i_regmap|i_regmap_request|up_transfer_id_eot[1]|q                                                          ;
;   5.791 ;   0.000 ; FF ; CELL ; 1      ; LABCELL_X66_Y110_N54 ; High Speed ; i_system_bd|axi_ad9144_dma|i_regmap|i_regmap_request|Add1~0|datad                                                                     ;
;   6.098 ;   0.307 ; FF ; CELL ; 1      ; LABCELL_X66_Y110_N54 ; High Speed ; i_system_bd|axi_ad9144_dma|i_regmap|i_regmap_request|Add1~0|combout                                                                   ;
;   6.098 ;   0.000 ; FF ; CELL ; 1      ; FF_X66_Y110_N55      ; High Speed ; i_system_bd|axi_ad9144_dma|i_regmap|i_regmap_request|up_transfer_id_eot[1]|d                                                          ;
;   6.098 ;   0.000 ; FF ; CELL ; 1      ; FF_X66_Y110_N55      ; High Speed ; system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_transfer_id_eot[1] ;
+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                               ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                               ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                       ;
; 5.613   ; 5.613    ;    ;      ;        ;                   ;            ; clock path                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                       ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                       ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                    ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                            ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                           ;
;   6.556 ;   2.442  ; RR ; IC   ; 1      ; FF_X66_Y110_N55   ; High Speed ; i_system_bd|axi_ad9144_dma|i_regmap|i_regmap_request|up_transfer_id_eot[1]|clk                                                        ;
;   6.556 ;   0.000  ; RR ; CELL ; 1      ; FF_X66_Y110_N55   ; High Speed ; system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_transfer_id_eot[1] ;
;   5.613 ;   -0.943 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                               ;
; 5.613   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                     ;
; 6.044   ; 0.431    ;    ; uTh  ; 1      ; FF_X66_Y110_N55   ;            ; system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_transfer_id_eot[1] ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #13: Hold slack is 0.054 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                              ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_dma_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3] ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_dma_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3] ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                       ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                       ;
; Data Arrival Time  ; 6.078                                                                                                                                                                                                                                ;
; Data Required Time ; 6.024                                                                                                                                                                                                                                ;
; Slack              ; 0.054                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.493 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.559       ; 64         ; 0.000 ; 2.233 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.309       ; 63         ; 0.000 ; 0.309 ;
;    uTco                ;       ; 1     ; 0.184       ; 37         ; 0.184 ; 0.184 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.175       ; 64         ; 0.000 ; 2.413 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                     ;
; 5.585   ; 5.585   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16              ;            ; sys_clk                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input|i                                                                                                                                                                                                                      ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input|o                                                                                                                                                                                                                      ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                   ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19      ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                           ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19      ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                          ;
;   5.585 ;   2.233 ; RR ; IC   ; 1      ; FF_X60_Y104_N43       ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9680_dma_s_axi_agent|read_burst_uncompressor|burst_uncompress_byte_counter[3]|clk                                                                                                                ;
;   5.585 ;   0.000 ; RR ; CELL ; 1      ; FF_X60_Y104_N43       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_dma_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3] ;
; 6.078   ; 0.493   ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                                            ;
;   5.769 ;   0.184 ; FF ; uTco ; 2      ; FF_X60_Y104_N43       ;            ; i_system_bd|mm_interconnect_1|axi_ad9680_dma_s_axi_agent|read_burst_uncompressor|burst_uncompress_byte_counter[3]|q                                                                                                                  ;
;   5.769 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X60_Y104_N42 ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9680_dma_s_axi_agent|read_burst_uncompressor|burst_uncompress_byte_counter~5|datad                                                                                                               ;
;   6.078 ;   0.309 ; FF ; CELL ; 1      ; MLABCELL_X60_Y104_N42 ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9680_dma_s_axi_agent|read_burst_uncompressor|burst_uncompress_byte_counter~5|combout                                                                                                             ;
;   6.078 ;   0.000 ; FF ; CELL ; 1      ; FF_X60_Y104_N43       ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9680_dma_s_axi_agent|read_burst_uncompressor|burst_uncompress_byte_counter[3]|d                                                                                                                  ;
;   6.078 ;   0.000 ; FF ; CELL ; 1      ; FF_X60_Y104_N43       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_dma_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3] ;
+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                      ;
; 5.586   ; 5.586    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                      ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                      ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                   ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                           ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                          ;
;   6.527 ;   2.413  ; RR ; IC   ; 1      ; FF_X60_Y104_N43   ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9680_dma_s_axi_agent|read_burst_uncompressor|burst_uncompress_byte_counter[3]|clk                                                                                                                ;
;   6.527 ;   0.000  ; RR ; CELL ; 1      ; FF_X60_Y104_N43   ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_dma_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3] ;
;   5.586 ;   -0.941 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                              ;
; 5.586   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                    ;
; 6.024   ; 0.438    ;    ; uTh  ; 1      ; FF_X60_Y104_N43   ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_dma_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3] ;
+---------+----------+----+------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #14: Hold slack is 0.055 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_wcount[2] ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_wcount[2] ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                          ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                          ;
; Data Arrival Time  ; 6.064                                                                                                                                                   ;
; Data Required Time ; 6.009                                                                                                                                                   ;
; Slack              ; 0.055                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.488 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.550       ; 64         ; 0.000 ; 2.224 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.309       ; 63         ; 0.000 ; 0.309 ;
;    uTco                ;       ; 1     ; 0.179       ; 37         ; 0.179 ; 0.179 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.165       ; 64         ; 0.000 ; 2.403 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                        ;
; 5.576   ; 5.576   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16            ;            ; sys_clk                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32   ;            ; sys_clk~input|i                                                                                                                                         ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32   ;            ; sys_clk~input|o                                                                                                                                         ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32   ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                      ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19    ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                              ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                             ;
;   5.576 ;   2.224 ; RR ; IC   ; 1      ; FF_X75_Y69_N37      ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_wcount[2]|clk                                                                            ;
;   5.576 ;   0.000 ; RR ; CELL ; 1      ; FF_X75_Y69_N37      ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_wcount[2] ;
; 6.064   ; 0.488   ;    ;      ;        ;                     ;            ; data path                                                                                                                                               ;
;   5.755 ;   0.179 ; FF ; uTco ; 2      ; FF_X75_Y69_N37      ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_wcount[2]|q                                                                              ;
;   5.755 ;   0.000 ; FF ; CELL ; 1      ; LABCELL_X75_Y69_N36 ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_wcount~4|datad                                                                           ;
;   6.064 ;   0.309 ; FF ; CELL ; 1      ; LABCELL_X75_Y69_N36 ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_wcount~4|combout                                                                         ;
;   6.064 ;   0.000 ; FF ; CELL ; 1      ; FF_X75_Y69_N37      ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_wcount[2]|d                                                                              ;
;   6.064 ;   0.000 ; FF ; CELL ; 1      ; FF_X75_Y69_N37      ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_wcount[2] ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                         ;
; 5.577   ; 5.577    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                         ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                         ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                      ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                              ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                             ;
;   6.517 ;   2.403  ; RR ; IC   ; 1      ; FF_X75_Y69_N37    ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_wcount[2]|clk                                                                            ;
;   6.517 ;   0.000  ; RR ; CELL ; 1      ; FF_X75_Y69_N37    ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_wcount[2] ;
;   5.577 ;   -0.940 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                 ;
; 5.577   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                       ;
; 6.009   ; 0.432    ;    ; uTh  ; 1      ; FF_X75_Y69_N37    ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_wcount[2] ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #15: Hold slack is 0.056 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                           ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_transfer_id[1] ;
; To Node            ; system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_transfer_id[1] ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                    ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                    ;
; Data Arrival Time  ; 6.100                                                                                                                             ;
; Data Required Time ; 6.044                                                                                                                             ;
; Slack              ; 0.056                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.492 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.582       ; 64         ; 0.000 ; 2.256 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.312       ; 63         ; 0.000 ; 0.312 ;
;    uTco                ;       ; 1     ; 0.180       ; 37         ; 0.180 ; 0.180 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.199       ; 64         ; 0.000 ; 2.437 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;            ; launch edge time                                                                                                                  ;
; 5.608   ; 5.608   ;    ;      ;        ;                      ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16             ;            ; sys_clk                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32    ;            ; sys_clk~input|i                                                                                                                   ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32    ;            ; sys_clk~input|o                                                                                                                   ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32    ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19     ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                        ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19     ;            ; sys_clk~inputCLKENA0|outclk                                                                                                       ;
;   5.608 ;   2.256 ; RR ; IC   ; 1      ; FF_X67_Y103_N32      ; High Speed ; i_system_bd|axi_ad9680_dma|i_regmap|i_regmap_request|up_transfer_id[1]|clk                                                        ;
;   5.608 ;   0.000 ; RR ; CELL ; 1      ; FF_X67_Y103_N32      ; High Speed ; system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_transfer_id[1] ;
; 6.100   ; 0.492   ;    ;      ;        ;                      ;            ; data path                                                                                                                         ;
;   5.788 ;   0.180 ; FF ; uTco ; 2      ; FF_X67_Y103_N32      ;            ; i_system_bd|axi_ad9680_dma|i_regmap|i_regmap_request|up_transfer_id[1]|q                                                          ;
;   5.788 ;   0.000 ; FF ; CELL ; 1      ; LABCELL_X67_Y103_N30 ; High Speed ; i_system_bd|axi_ad9680_dma|i_regmap|i_regmap_request|Add0~0|datad                                                                 ;
;   6.100 ;   0.312 ; FF ; CELL ; 1      ; LABCELL_X67_Y103_N30 ; High Speed ; i_system_bd|axi_ad9680_dma|i_regmap|i_regmap_request|Add0~0|combout                                                               ;
;   6.100 ;   0.000 ; FF ; CELL ; 1      ; FF_X67_Y103_N32      ; High Speed ; i_system_bd|axi_ad9680_dma|i_regmap|i_regmap_request|up_transfer_id[1]|d                                                          ;
;   6.100 ;   0.000 ; FF ; CELL ; 1      ; FF_X67_Y103_N32      ; High Speed ; system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_transfer_id[1] ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                           ;
+---------+----------+----+------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                           ;
+---------+----------+----+------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                   ;
; 5.608   ; 5.608    ;    ;      ;        ;                   ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                   ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                   ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                        ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                       ;
;   6.551 ;   2.437  ; RR ; IC   ; 1      ; FF_X67_Y103_N32   ; High Speed ; i_system_bd|axi_ad9680_dma|i_regmap|i_regmap_request|up_transfer_id[1]|clk                                                        ;
;   6.551 ;   0.000  ; RR ; CELL ; 1      ; FF_X67_Y103_N32   ; High Speed ; system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_transfer_id[1] ;
;   5.608 ;   -0.943 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                           ;
; 5.608   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                 ;
; 6.044   ; 0.436    ;    ; uTh  ; 1      ; FF_X67_Y103_N32   ;            ; system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_transfer_id[1] ;
+---------+----------+----+------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #16: Hold slack is 0.056 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                  ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|up_axi:i_axi|up_axi_wready_int ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|up_axi:i_axi|up_axi_wready_int ;
; Launch Clock       ; sys_clk_100mhz                                                                                                           ;
; Latch Clock        ; sys_clk_100mhz                                                                                                           ;
; Data Arrival Time  ; 6.078                                                                                                                    ;
; Data Required Time ; 6.022                                                                                                                    ;
; Slack              ; 0.056                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.516  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.536       ; 64         ; 0.000 ; 2.210 ;
;    Cell                ;        ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    Cell                ;        ; 4     ; 0.317       ; 61         ; 0.000 ; 0.317 ;
;    uTco                ;        ; 1     ; 0.199       ; 39         ; 0.199 ; 0.199 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 4.149       ; 64         ; 0.000 ; 2.387 ;
;    Cell                ;        ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                      ;
+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                  ;
+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;            ; launch edge time                                                                                                         ;
; 5.562   ; 5.562   ;    ;      ;        ;                       ;            ; clock path                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16              ;            ; sys_clk                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input|i                                                                                                          ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input|o                                                                                                          ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                       ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19      ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                               ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19      ;            ; sys_clk~inputCLKENA0|outclk                                                                                              ;
;   5.562 ;   2.210 ; RR ; IC   ; 1      ; FF_X62_Y133_N20       ; High Speed ; i_system_bd|ad9144_jesd204|axi_xcvr|i_axi|up_axi_wready_int|clk                                                          ;
;   5.562 ;   0.000 ; RR ; CELL ; 1      ; FF_X62_Y133_N20       ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|up_axi:i_axi|up_axi_wready_int ;
; 6.078   ; 0.516   ;    ;      ;        ;                       ;            ; data path                                                                                                                ;
;   5.761 ;   0.199 ; FF ; uTco ; 2      ; FF_X62_Y133_N20       ;            ; i_system_bd|ad9144_jesd204|axi_xcvr|i_axi|up_axi_wready_int|q                                                            ;
;   5.761 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X62_Y133_N18 ; High Speed ; i_system_bd|ad9144_jesd204|axi_xcvr|i_axi|up_axi_wready_int~0|datad                                                      ;
;   6.078 ;   0.317 ; FR ; CELL ; 1      ; MLABCELL_X62_Y133_N18 ; High Speed ; i_system_bd|ad9144_jesd204|axi_xcvr|i_axi|up_axi_wready_int~0|combout                                                    ;
;   6.078 ;   0.000 ; RR ; CELL ; 1      ; FF_X62_Y133_N20       ; High Speed ; i_system_bd|ad9144_jesd204|axi_xcvr|i_axi|up_axi_wready_int|d                                                            ;
;   6.078 ;   0.000 ; RR ; CELL ; 1      ; FF_X62_Y133_N20       ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|up_axi:i_axi|up_axi_wready_int ;
+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                  ;
+---------+----------+----+------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                          ;
; 5.561   ; 5.561    ;    ;      ;        ;                   ;            ; clock path                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                          ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                          ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                       ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                               ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                              ;
;   6.501 ;   2.387  ; RR ; IC   ; 1      ; FF_X62_Y133_N20   ; High Speed ; i_system_bd|ad9144_jesd204|axi_xcvr|i_axi|up_axi_wready_int|clk                                                          ;
;   6.501 ;   0.000  ; RR ; CELL ; 1      ; FF_X62_Y133_N20   ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|up_axi:i_axi|up_axi_wready_int ;
;   5.561 ;   -0.940 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                  ;
; 5.561   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                        ;
; 6.022   ; 0.461    ;    ; uTh  ; 1      ; FF_X62_Y133_N20   ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|up_axi:i_axi|up_axi_wready_int ;
+---------+----------+----+------+--------+-------------------+------------+--------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #17: Hold slack is 0.056 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi|up_rcount[2] ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi|up_rcount[2] ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                          ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                          ;
; Data Arrival Time  ; 6.079                                                                                                                                                   ;
; Data Required Time ; 6.023                                                                                                                                                   ;
; Slack              ; 0.056                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.493 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.560       ; 64         ; 0.000 ; 2.234 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.309       ; 63         ; 0.000 ; 0.309 ;
;    uTco                ;       ; 1     ; 0.184       ; 37         ; 0.184 ; 0.184 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.175       ; 64         ; 0.000 ; 2.413 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                        ;
; 5.586   ; 5.586   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16              ;            ; sys_clk                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input|i                                                                                                                                         ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input|o                                                                                                                                         ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                      ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19      ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                              ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19      ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                             ;
;   5.586 ;   2.234 ; RR ; IC   ; 1      ; FF_X59_Y101_N19       ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_axi|up_rcount[2]|clk                                                                            ;
;   5.586 ;   0.000 ; RR ; CELL ; 1      ; FF_X59_Y101_N19       ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi|up_rcount[2] ;
; 6.079   ; 0.493   ;    ;      ;        ;                       ;            ; data path                                                                                                                                               ;
;   5.770 ;   0.184 ; FF ; uTco ; 2      ; FF_X59_Y101_N19       ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_axi|up_rcount[2]|q                                                                              ;
;   5.770 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X59_Y101_N18 ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_axi|up_rcount~4|datad                                                                           ;
;   6.079 ;   0.309 ; FF ; CELL ; 1      ; MLABCELL_X59_Y101_N18 ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_axi|up_rcount~4|combout                                                                         ;
;   6.079 ;   0.000 ; FF ; CELL ; 1      ; FF_X59_Y101_N19       ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_axi|up_rcount[2]|d                                                                              ;
;   6.079 ;   0.000 ; FF ; CELL ; 1      ; FF_X59_Y101_N19       ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi|up_rcount[2] ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                         ;
; 5.586   ; 5.586    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                         ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                         ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                      ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                              ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                             ;
;   6.527 ;   2.413  ; RR ; IC   ; 1      ; FF_X59_Y101_N19   ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_axi|up_rcount[2]|clk                                                                            ;
;   6.527 ;   0.000  ; RR ; CELL ; 1      ; FF_X59_Y101_N19   ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi|up_rcount[2] ;
;   5.586 ;   -0.941 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                 ;
; 5.586   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                       ;
; 6.023   ; 0.437    ;    ; uTh  ; 1      ; FF_X59_Y101_N19   ;            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi|up_rcount[2] ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #18: Hold slack is 0.057 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                             ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                               ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_core_s_axi_agent|address_taken           ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_core_s_axi_agent|address_taken~DUPLICATE ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                      ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                      ;
; Data Arrival Time  ; 6.101                                                                                                                                                               ;
; Data Required Time ; 6.044                                                                                                                                                               ;
; Slack              ; 0.057                                                                                                                                                               ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.510 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.565       ; 64         ; 0.000 ; 2.239 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.316       ; 62         ; 0.000 ; 0.316 ;
;    uTco                ;       ; 1     ; 0.194       ; 38         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.181       ; 64         ; 0.000 ; 2.419 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                    ;
; 5.591   ; 5.591   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16              ;            ; sys_clk                                                                                                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input|i                                                                                                                                                     ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input|o                                                                                                                                                     ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32     ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                  ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19      ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                          ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19      ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                         ;
;   5.591 ;   2.239 ; RR ; IC   ; 1      ; FF_X65_Y115_N56       ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9680_core_s_axi_agent|address_taken|clk                                                                                         ;
;   5.591 ;   0.000 ; RR ; CELL ; 1      ; FF_X65_Y115_N56       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_core_s_axi_agent|address_taken           ;
; 6.101   ; 0.510   ;    ;      ;        ;                       ;            ; data path                                                                                                                                                           ;
;   5.785 ;   0.194 ; FF ; uTco ; 2      ; FF_X65_Y115_N56       ;            ; i_system_bd|mm_interconnect_1|axi_ad9680_core_s_axi_agent|address_taken|q                                                                                           ;
;   5.785 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X65_Y115_N54 ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9680_core_s_axi_agent|address_taken~0|datad                                                                                     ;
;   6.101 ;   0.316 ; FF ; CELL ; 2      ; MLABCELL_X65_Y115_N54 ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9680_core_s_axi_agent|address_taken~0|combout                                                                                   ;
;   6.101 ;   0.000 ; FF ; CELL ; 1      ; FF_X65_Y115_N55       ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9680_core_s_axi_agent|address_taken~DUPLICATE|d                                                                                 ;
;   6.101 ;   0.000 ; FF ; CELL ; 1      ; FF_X65_Y115_N55       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_core_s_axi_agent|address_taken~DUPLICATE ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                                     ;
; 5.591   ; 5.591    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                     ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                     ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                  ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                          ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                         ;
;   6.533 ;   2.419  ; RR ; IC   ; 1      ; FF_X65_Y115_N55   ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9680_core_s_axi_agent|address_taken~DUPLICATE|clk                                                                               ;
;   6.533 ;   0.000  ; RR ; CELL ; 1      ; FF_X65_Y115_N55   ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_core_s_axi_agent|address_taken~DUPLICATE ;
;   5.591 ;   -0.942 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                             ;
; 5.591   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                                   ;
; 6.044   ; 0.453    ;    ; uTh  ; 1      ; FF_X65_Y115_N55   ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_core_s_axi_agent|address_taken~DUPLICATE ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #19: Hold slack is 0.057 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                     ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|ilas_config_addr[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|ilas_config_addr[1] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                               ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                               ;
; Data Arrival Time  ; 4.429                                                                                                                                     ;
; Data Required Time ; 4.372                                                                                                                                     ;
; Slack              ; 0.057                                                                                                                                     ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.495 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.443       ; 51         ; 0.000  ; 2.248  ;
;    Cell                ;       ; 13    ; 2.323       ; 49         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;       ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 4     ; 0.313       ; 63         ; 0.000  ; 0.313  ;
;    uTco                ;       ; 1     ; 0.182       ; 37         ; 0.182  ; 0.182  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.653       ; 48         ; 0.000  ; 2.432  ;
;    Cell                ;       ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;       ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                    ;
; 3.934   ; 3.934    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                          ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                  ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                  ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                          ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                            ;
;   0.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                  ;
;   0.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                  ;
;   0.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                ;
;   1.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                       ;
;   1.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                           ;
;   1.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                        ;
;   1.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                       ;
;   0.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                           ;
;   0.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                             ;
;   1.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0] ;
;   1.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                           ;
;   1.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                          ;
;   3.934 ;   2.248  ; RR ; IC   ; 1      ; FF_X41_Y87_N2         ; High Speed ; i_system_bd|ad9144_jesd204|jesd204_tx|i_tx_ctrl|ilas_config_addr[1]|clk                                                                             ;
;   3.934 ;   0.000  ; RR ; CELL ; 1      ; FF_X41_Y87_N2         ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|ilas_config_addr[1]           ;
; 4.429   ; 0.495    ;    ;      ;        ;                       ;            ; data path                                                                                                                                           ;
;   4.116 ;   0.182  ; FF ; uTco ; 2      ; FF_X41_Y87_N2         ;            ; i_system_bd|ad9144_jesd204|jesd204_tx|i_tx_ctrl|ilas_config_addr[1]|q                                                                               ;
;   4.116 ;   0.000  ; FF ; CELL ; 1      ; MLABCELL_X41_Y87_N0   ; High Speed ; i_system_bd|ad9144_jesd204|jesd204_tx|i_tx_ctrl|Add1~0|datad                                                                                        ;
;   4.429 ;   0.313  ; FF ; CELL ; 1      ; MLABCELL_X41_Y87_N0   ; High Speed ; i_system_bd|ad9144_jesd204|jesd204_tx|i_tx_ctrl|Add1~0|combout                                                                                      ;
;   4.429 ;   0.000  ; FF ; CELL ; 1      ; FF_X41_Y87_N2         ; High Speed ; i_system_bd|ad9144_jesd204|jesd204_tx|i_tx_ctrl|ilas_config_addr[1]|d                                                                               ;
;   4.429 ;   0.000  ; FF ; CELL ; 1      ; FF_X41_Y87_N2         ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|ilas_config_addr[1]           ;
+---------+----------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                     ;
; 3.934   ; 3.934    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                          ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                  ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                  ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                          ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                            ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                  ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                  ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                       ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                           ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                        ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                       ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                           ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                             ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0] ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                           ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                          ;
;   4.936 ;   2.432  ; RR ; IC   ; 1      ; FF_X41_Y87_N2         ; High Speed ; i_system_bd|ad9144_jesd204|jesd204_tx|i_tx_ctrl|ilas_config_addr[1]|clk                                                                             ;
;   4.936 ;   0.000  ; RR ; CELL ; 1      ; FF_X41_Y87_N2         ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|ilas_config_addr[1]           ;
;   3.934 ;   -1.002 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                             ;
; 3.934   ; 0.000    ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                   ;
; 4.372   ; 0.438    ;    ; uTh  ; 1      ; FF_X41_Y87_N2         ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|ilas_config_addr[1]           ;
+---------+----------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #20: Hold slack is 0.057 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_wcount[0] ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_wcount[0] ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                          ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                          ;
; Data Arrival Time  ; 6.067                                                                                                                                                   ;
; Data Required Time ; 6.010                                                                                                                                                   ;
; Slack              ; 0.057                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.491 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.550       ; 64         ; 0.000 ; 2.224 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.311       ; 63         ; 0.000 ; 0.311 ;
;    uTco                ;       ; 1     ; 0.180       ; 37         ; 0.180 ; 0.180 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.165       ; 64         ; 0.000 ; 2.403 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                        ;
; 5.576   ; 5.576   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16            ;            ; sys_clk                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32   ;            ; sys_clk~input|i                                                                                                                                         ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32   ;            ; sys_clk~input|o                                                                                                                                         ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32   ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                      ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19    ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                              ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                             ;
;   5.576 ;   2.224 ; RR ; IC   ; 1      ; FF_X75_Y69_N31      ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_wcount[0]|clk                                                                            ;
;   5.576 ;   0.000 ; RR ; CELL ; 1      ; FF_X75_Y69_N31      ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_wcount[0] ;
; 6.067   ; 0.491   ;    ;      ;        ;                     ;            ; data path                                                                                                                                               ;
;   5.756 ;   0.180 ; FF ; uTco ; 2      ; FF_X75_Y69_N31      ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_wcount[0]|q                                                                              ;
;   5.756 ;   0.000 ; FF ; CELL ; 1      ; LABCELL_X75_Y69_N30 ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_wcount~5|datad                                                                           ;
;   6.067 ;   0.311 ; FR ; CELL ; 1      ; LABCELL_X75_Y69_N30 ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_wcount~5|combout                                                                         ;
;   6.067 ;   0.000 ; RR ; CELL ; 1      ; FF_X75_Y69_N31      ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_wcount[0]|d                                                                              ;
;   6.067 ;   0.000 ; RR ; CELL ; 1      ; FF_X75_Y69_N31      ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_wcount[0] ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                         ;
; 5.577   ; 5.577    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                         ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                         ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                      ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                              ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                             ;
;   6.517 ;   2.403  ; RR ; IC   ; 1      ; FF_X75_Y69_N31    ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_wcount[0]|clk                                                                            ;
;   6.517 ;   0.000  ; RR ; CELL ; 1      ; FF_X75_Y69_N31    ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_wcount[0] ;
;   5.577 ;   -0.940 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                 ;
; 5.577   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                       ;
; 6.010   ; 0.433    ;    ; uTh  ; 1      ; FF_X75_Y69_N31    ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_wcount[0] ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 20 recovery paths (0 violated).  Worst case slack is 1.122 

Tcl Command:
    report_timing -append -recovery -file timing_impl.log -npaths 20 -detail full_path

Options:
    -recovery 
    -npaths 20 
    -detail full_path 
    -file {timing_impl.log} 
    -append 

Delay Model:
    Slow 900mV 100C Model

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                                                                  ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.122 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[45]  ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 4.000        ; -0.027     ; 2.681      ;
; 1.122 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[51]  ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 4.000        ; -0.027     ; 2.681      ;
; 1.124 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[50]  ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 4.000        ; -0.027     ; 2.681      ;
; 1.124 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[43]  ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 4.000        ; -0.027     ; 2.681      ;
; 1.124 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[41]  ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 4.000        ; -0.027     ; 2.681      ;
; 1.125 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[46]  ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 4.000        ; -0.027     ; 2.681      ;
; 1.127 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[49]  ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 4.000        ; -0.027     ; 2.681      ;
; 1.128 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[38]  ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 4.000        ; -0.027     ; 2.681      ;
; 1.129 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[48]  ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 4.000        ; -0.027     ; 2.681      ;
; 1.129 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[42]  ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 4.000        ; -0.027     ; 2.681      ;
; 1.154 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[36]  ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 4.000        ; -0.027     ; 2.681      ;
; 1.155 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[37]  ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 4.000        ; -0.027     ; 2.681      ;
; 1.155 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[39]  ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 4.000        ; -0.027     ; 2.681      ;
; 1.156 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[40]  ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 4.000        ; -0.027     ; 2.681      ;
; 1.159 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[47]  ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 4.000        ; -0.027     ; 2.681      ;
; 1.159 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[44]  ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 4.000        ; -0.027     ; 2.681      ;
; 1.166 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[124] ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 4.000        ; -0.026     ; 2.646      ;
; 1.169 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[99]  ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 4.000        ; -0.025     ; 2.655      ;
; 1.170 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[86]  ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 4.000        ; -0.025     ; 2.655      ;
; 1.175 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[119] ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 4.000        ; -0.025     ; 2.655      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+

Path #1: Recovery slack is 1.122 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[45] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 7.641                                                                                                                                                                                                                   ;
; Data Required Time ; 8.763                                                                                                                                                                                                                   ;
; Slack              ; 1.122                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.027 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.681  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;        ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.375       ; 89         ; 2.375  ; 2.375  ;
;    Cell                ;        ; 2     ; 0.085       ; 3          ; 0.000  ; 0.085  ;
;    uTco                ;        ; 1     ; 0.221       ; 8          ; 0.221  ; 0.221  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.489       ; 52         ; 0.000  ; 2.294  ;
;    Cell                ;        ; 13    ; 2.323       ; 48         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                        ;
; 4.960   ; 4.960    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; 7.641   ; 2.681    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                               ;
;   5.181 ;   0.221  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.266 ;   0.085  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]                  ;
;   7.641 ;   2.375  ; FF ; IC   ; 1      ; FF_X50_Y62_N14        ; Mixed      ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[45]|clrn                                                                                                 ;
;   7.641 ;   0.000  ; FF ; CELL ; 1      ; FF_X50_Y62_N14        ; Low Power  ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[45] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 8.933   ; 4.933    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;           ; tx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   7.980 ;   2.294  ; RR ; IC   ; 1      ; FF_X50_Y62_N14        ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[45]|clk                                                                                                  ;
;   7.980 ;   0.000  ; RR ; CELL ; 1      ; FF_X50_Y62_N14        ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[45] ;
;   8.933 ;   0.953  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 8.903   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.763   ; -0.140   ;    ; uTsu ; 1      ; FF_X50_Y62_N14        ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[45] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Recovery slack is 1.122 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[51] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 7.641                                                                                                                                                                                                                   ;
; Data Required Time ; 8.763                                                                                                                                                                                                                   ;
; Slack              ; 1.122                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.027 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.681  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;        ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.375       ; 89         ; 2.375  ; 2.375  ;
;    Cell                ;        ; 2     ; 0.085       ; 3          ; 0.000  ; 0.085  ;
;    uTco                ;        ; 1     ; 0.221       ; 8          ; 0.221  ; 0.221  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.489       ; 52         ; 0.000  ; 2.294  ;
;    Cell                ;        ; 13    ; 2.323       ; 48         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                        ;
; 4.960   ; 4.960    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; 7.641   ; 2.681    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                               ;
;   5.181 ;   0.221  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.266 ;   0.085  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]                  ;
;   7.641 ;   2.375  ; FF ; IC   ; 1      ; FF_X50_Y62_N2         ; Mixed      ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[51]|clrn                                                                                                 ;
;   7.641 ;   0.000  ; FF ; CELL ; 1      ; FF_X50_Y62_N2         ; Low Power  ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[51] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 8.933   ; 4.933    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;           ; tx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   7.980 ;   2.294  ; RR ; IC   ; 1      ; FF_X50_Y62_N2         ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[51]|clk                                                                                                  ;
;   7.980 ;   0.000  ; RR ; CELL ; 1      ; FF_X50_Y62_N2         ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[51] ;
;   8.933 ;   0.953  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 8.903   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.763   ; -0.140   ;    ; uTsu ; 1      ; FF_X50_Y62_N2         ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[51] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Recovery slack is 1.124 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[50] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 7.641                                                                                                                                                                                                                   ;
; Data Required Time ; 8.765                                                                                                                                                                                                                   ;
; Slack              ; 1.124                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.027 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.681  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;        ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.375       ; 89         ; 2.375  ; 2.375  ;
;    Cell                ;        ; 2     ; 0.085       ; 3          ; 0.000  ; 0.085  ;
;    uTco                ;        ; 1     ; 0.221       ; 8          ; 0.221  ; 0.221  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.489       ; 52         ; 0.000  ; 2.294  ;
;    Cell                ;        ; 13    ; 2.323       ; 48         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                        ;
; 4.960   ; 4.960    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; 7.641   ; 2.681    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                               ;
;   5.181 ;   0.221  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.266 ;   0.085  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]                  ;
;   7.641 ;   2.375  ; FF ; IC   ; 1      ; FF_X50_Y62_N17        ; Mixed      ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[50]|clrn                                                                                                 ;
;   7.641 ;   0.000  ; FF ; CELL ; 1      ; FF_X50_Y62_N17        ; Low Power  ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[50] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 8.933   ; 4.933    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;           ; tx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   7.980 ;   2.294  ; RR ; IC   ; 1      ; FF_X50_Y62_N17        ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[50]|clk                                                                                                  ;
;   7.980 ;   0.000  ; RR ; CELL ; 1      ; FF_X50_Y62_N17        ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[50] ;
;   8.933 ;   0.953  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 8.903   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.765   ; -0.138   ;    ; uTsu ; 1      ; FF_X50_Y62_N17        ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[50] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Recovery slack is 1.124 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[43] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 7.641                                                                                                                                                                                                                   ;
; Data Required Time ; 8.765                                                                                                                                                                                                                   ;
; Slack              ; 1.124                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.027 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.681  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;        ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.375       ; 89         ; 2.375  ; 2.375  ;
;    Cell                ;        ; 2     ; 0.085       ; 3          ; 0.000  ; 0.085  ;
;    uTco                ;        ; 1     ; 0.221       ; 8          ; 0.221  ; 0.221  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.489       ; 52         ; 0.000  ; 2.294  ;
;    Cell                ;        ; 13    ; 2.323       ; 48         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                        ;
; 4.960   ; 4.960    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; 7.641   ; 2.681    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                               ;
;   5.181 ;   0.221  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.266 ;   0.085  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]                  ;
;   7.641 ;   2.375  ; FF ; IC   ; 1      ; FF_X50_Y62_N32        ; Mixed      ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[43]|clrn                                                                                                 ;
;   7.641 ;   0.000  ; FF ; CELL ; 1      ; FF_X50_Y62_N32        ; Low Power  ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[43] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 8.933   ; 4.933    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;           ; tx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   7.980 ;   2.294  ; RR ; IC   ; 1      ; FF_X50_Y62_N32        ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[43]|clk                                                                                                  ;
;   7.980 ;   0.000  ; RR ; CELL ; 1      ; FF_X50_Y62_N32        ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[43] ;
;   8.933 ;   0.953  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 8.903   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.765   ; -0.138   ;    ; uTsu ; 1      ; FF_X50_Y62_N32        ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[43] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Recovery slack is 1.124 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[41] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 7.641                                                                                                                                                                                                                   ;
; Data Required Time ; 8.765                                                                                                                                                                                                                   ;
; Slack              ; 1.124                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.027 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.681  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;        ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.375       ; 89         ; 2.375  ; 2.375  ;
;    Cell                ;        ; 2     ; 0.085       ; 3          ; 0.000  ; 0.085  ;
;    uTco                ;        ; 1     ; 0.221       ; 8          ; 0.221  ; 0.221  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.489       ; 52         ; 0.000  ; 2.294  ;
;    Cell                ;        ; 13    ; 2.323       ; 48         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                        ;
; 4.960   ; 4.960    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; 7.641   ; 2.681    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                               ;
;   5.181 ;   0.221  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.266 ;   0.085  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]                  ;
;   7.641 ;   2.375  ; FF ; IC   ; 1      ; FF_X50_Y62_N44        ; Mixed      ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[41]|clrn                                                                                                 ;
;   7.641 ;   0.000  ; FF ; CELL ; 1      ; FF_X50_Y62_N44        ; Low Power  ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[41] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 8.933   ; 4.933    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;           ; tx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   7.980 ;   2.294  ; RR ; IC   ; 1      ; FF_X50_Y62_N44        ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[41]|clk                                                                                                  ;
;   7.980 ;   0.000  ; RR ; CELL ; 1      ; FF_X50_Y62_N44        ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[41] ;
;   8.933 ;   0.953  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 8.903   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.765   ; -0.138   ;    ; uTsu ; 1      ; FF_X50_Y62_N44        ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[41] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #6: Recovery slack is 1.125 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[46] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 7.641                                                                                                                                                                                                                   ;
; Data Required Time ; 8.766                                                                                                                                                                                                                   ;
; Slack              ; 1.125                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.027 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.681  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;        ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.375       ; 89         ; 2.375  ; 2.375  ;
;    Cell                ;        ; 2     ; 0.085       ; 3          ; 0.000  ; 0.085  ;
;    uTco                ;        ; 1     ; 0.221       ; 8          ; 0.221  ; 0.221  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.489       ; 52         ; 0.000  ; 2.294  ;
;    Cell                ;        ; 13    ; 2.323       ; 48         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                        ;
; 4.960   ; 4.960    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; 7.641   ; 2.681    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                               ;
;   5.181 ;   0.221  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.266 ;   0.085  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]                  ;
;   7.641 ;   2.375  ; FF ; IC   ; 1      ; FF_X50_Y62_N38        ; Mixed      ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[46]|clrn                                                                                                 ;
;   7.641 ;   0.000  ; FF ; CELL ; 1      ; FF_X50_Y62_N38        ; Low Power  ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[46] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 8.933   ; 4.933    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;           ; tx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   7.980 ;   2.294  ; RR ; IC   ; 1      ; FF_X50_Y62_N38        ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[46]|clk                                                                                                  ;
;   7.980 ;   0.000  ; RR ; CELL ; 1      ; FF_X50_Y62_N38        ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[46] ;
;   8.933 ;   0.953  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 8.903   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.766   ; -0.137   ;    ; uTsu ; 1      ; FF_X50_Y62_N38        ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[46] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #7: Recovery slack is 1.127 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[49] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 7.641                                                                                                                                                                                                                   ;
; Data Required Time ; 8.768                                                                                                                                                                                                                   ;
; Slack              ; 1.127                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.027 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.681  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;        ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.375       ; 89         ; 2.375  ; 2.375  ;
;    Cell                ;        ; 2     ; 0.085       ; 3          ; 0.000  ; 0.085  ;
;    uTco                ;        ; 1     ; 0.221       ; 8          ; 0.221  ; 0.221  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.489       ; 52         ; 0.000  ; 2.294  ;
;    Cell                ;        ; 13    ; 2.323       ; 48         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                        ;
; 4.960   ; 4.960    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; 7.641   ; 2.681    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                               ;
;   5.181 ;   0.221  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.266 ;   0.085  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]                  ;
;   7.641 ;   2.375  ; FF ; IC   ; 1      ; FF_X50_Y62_N5         ; Mixed      ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[49]|clrn                                                                                                 ;
;   7.641 ;   0.000  ; FF ; CELL ; 1      ; FF_X50_Y62_N5         ; Low Power  ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[49] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 8.933   ; 4.933    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;           ; tx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   7.980 ;   2.294  ; RR ; IC   ; 1      ; FF_X50_Y62_N5         ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[49]|clk                                                                                                  ;
;   7.980 ;   0.000  ; RR ; CELL ; 1      ; FF_X50_Y62_N5         ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[49] ;
;   8.933 ;   0.953  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 8.903   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.768   ; -0.135   ;    ; uTsu ; 1      ; FF_X50_Y62_N5         ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[49] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #8: Recovery slack is 1.128 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[38] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 7.641                                                                                                                                                                                                                   ;
; Data Required Time ; 8.769                                                                                                                                                                                                                   ;
; Slack              ; 1.128                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.027 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.681  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;        ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.375       ; 89         ; 2.375  ; 2.375  ;
;    Cell                ;        ; 2     ; 0.085       ; 3          ; 0.000  ; 0.085  ;
;    uTco                ;        ; 1     ; 0.221       ; 8          ; 0.221  ; 0.221  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.489       ; 52         ; 0.000  ; 2.294  ;
;    Cell                ;        ; 13    ; 2.323       ; 48         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                        ;
; 4.960   ; 4.960    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; 7.641   ; 2.681    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                               ;
;   5.181 ;   0.221  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.266 ;   0.085  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]                  ;
;   7.641 ;   2.375  ; FF ; IC   ; 1      ; FF_X50_Y62_N35        ; Mixed      ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[38]|clrn                                                                                                 ;
;   7.641 ;   0.000  ; FF ; CELL ; 1      ; FF_X50_Y62_N35        ; Low Power  ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[38] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 8.933   ; 4.933    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;           ; tx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   7.980 ;   2.294  ; RR ; IC   ; 1      ; FF_X50_Y62_N35        ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[38]|clk                                                                                                  ;
;   7.980 ;   0.000  ; RR ; CELL ; 1      ; FF_X50_Y62_N35        ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[38] ;
;   8.933 ;   0.953  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 8.903   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.769   ; -0.134   ;    ; uTsu ; 1      ; FF_X50_Y62_N35        ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[38] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #9: Recovery slack is 1.129 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[48] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 7.641                                                                                                                                                                                                                   ;
; Data Required Time ; 8.770                                                                                                                                                                                                                   ;
; Slack              ; 1.129                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.027 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.681  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;        ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.375       ; 89         ; 2.375  ; 2.375  ;
;    Cell                ;        ; 2     ; 0.085       ; 3          ; 0.000  ; 0.085  ;
;    uTco                ;        ; 1     ; 0.221       ; 8          ; 0.221  ; 0.221  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.489       ; 52         ; 0.000  ; 2.294  ;
;    Cell                ;        ; 13    ; 2.323       ; 48         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                        ;
; 4.960   ; 4.960    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; 7.641   ; 2.681    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                               ;
;   5.181 ;   0.221  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.266 ;   0.085  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]                  ;
;   7.641 ;   2.375  ; FF ; IC   ; 1      ; FF_X50_Y62_N41        ; Mixed      ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[48]|clrn                                                                                                 ;
;   7.641 ;   0.000  ; FF ; CELL ; 1      ; FF_X50_Y62_N41        ; Low Power  ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[48] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 8.933   ; 4.933    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;           ; tx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   7.980 ;   2.294  ; RR ; IC   ; 1      ; FF_X50_Y62_N41        ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[48]|clk                                                                                                  ;
;   7.980 ;   0.000  ; RR ; CELL ; 1      ; FF_X50_Y62_N41        ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[48] ;
;   8.933 ;   0.953  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 8.903   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.770   ; -0.133   ;    ; uTsu ; 1      ; FF_X50_Y62_N41        ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[48] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #10: Recovery slack is 1.129 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[42] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 7.641                                                                                                                                                                                                                   ;
; Data Required Time ; 8.770                                                                                                                                                                                                                   ;
; Slack              ; 1.129                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.027 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.681  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;        ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.375       ; 89         ; 2.375  ; 2.375  ;
;    Cell                ;        ; 2     ; 0.085       ; 3          ; 0.000  ; 0.085  ;
;    uTco                ;        ; 1     ; 0.221       ; 8          ; 0.221  ; 0.221  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.489       ; 52         ; 0.000  ; 2.294  ;
;    Cell                ;        ; 13    ; 2.323       ; 48         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                        ;
; 4.960   ; 4.960    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; 7.641   ; 2.681    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                               ;
;   5.181 ;   0.221  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.266 ;   0.085  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]                  ;
;   7.641 ;   2.375  ; FF ; IC   ; 1      ; FF_X50_Y62_N47        ; Mixed      ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[42]|clrn                                                                                                 ;
;   7.641 ;   0.000  ; FF ; CELL ; 1      ; FF_X50_Y62_N47        ; Low Power  ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[42] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 8.933   ; 4.933    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;           ; tx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   7.980 ;   2.294  ; RR ; IC   ; 1      ; FF_X50_Y62_N47        ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[42]|clk                                                                                                  ;
;   7.980 ;   0.000  ; RR ; CELL ; 1      ; FF_X50_Y62_N47        ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[42] ;
;   8.933 ;   0.953  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 8.903   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.770   ; -0.133   ;    ; uTsu ; 1      ; FF_X50_Y62_N47        ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[42] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #11: Recovery slack is 1.154 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[36] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 7.641                                                                                                                                                                                                                   ;
; Data Required Time ; 8.795                                                                                                                                                                                                                   ;
; Slack              ; 1.154                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.027 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.681  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;        ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.375       ; 89         ; 2.375  ; 2.375  ;
;    Cell                ;        ; 2     ; 0.085       ; 3          ; 0.000  ; 0.085  ;
;    uTco                ;        ; 1     ; 0.221       ; 8          ; 0.221  ; 0.221  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.489       ; 52         ; 0.000  ; 2.294  ;
;    Cell                ;        ; 13    ; 2.323       ; 48         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                        ;
; 4.960   ; 4.960    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; 7.641   ; 2.681    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                               ;
;   5.181 ;   0.221  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.266 ;   0.085  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]                  ;
;   7.641 ;   2.375  ; FF ; IC   ; 1      ; FF_X50_Y62_N34        ; Mixed      ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[36]|clrn                                                                                                 ;
;   7.641 ;   0.000  ; FF ; CELL ; 1      ; FF_X50_Y62_N34        ; Low Power  ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[36] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 8.933   ; 4.933    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;           ; tx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   7.980 ;   2.294  ; RR ; IC   ; 1      ; FF_X50_Y62_N34        ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[36]|clk                                                                                                  ;
;   7.980 ;   0.000  ; RR ; CELL ; 1      ; FF_X50_Y62_N34        ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[36] ;
;   8.933 ;   0.953  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 8.903   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.795   ; -0.108   ;    ; uTsu ; 1      ; FF_X50_Y62_N34        ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[36] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #12: Recovery slack is 1.155 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[37] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 7.641                                                                                                                                                                                                                   ;
; Data Required Time ; 8.796                                                                                                                                                                                                                   ;
; Slack              ; 1.155                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.027 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.681  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;        ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.375       ; 89         ; 2.375  ; 2.375  ;
;    Cell                ;        ; 2     ; 0.085       ; 3          ; 0.000  ; 0.085  ;
;    uTco                ;        ; 1     ; 0.221       ; 8          ; 0.221  ; 0.221  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.489       ; 52         ; 0.000  ; 2.294  ;
;    Cell                ;        ; 13    ; 2.323       ; 48         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                        ;
; 4.960   ; 4.960    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; 7.641   ; 2.681    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                               ;
;   5.181 ;   0.221  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.266 ;   0.085  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]                  ;
;   7.641 ;   2.375  ; FF ; IC   ; 1      ; FF_X50_Y62_N46        ; Mixed      ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[37]|clrn                                                                                                 ;
;   7.641 ;   0.000  ; FF ; CELL ; 1      ; FF_X50_Y62_N46        ; Low Power  ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[37] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 8.933   ; 4.933    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;           ; tx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   7.980 ;   2.294  ; RR ; IC   ; 1      ; FF_X50_Y62_N46        ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[37]|clk                                                                                                  ;
;   7.980 ;   0.000  ; RR ; CELL ; 1      ; FF_X50_Y62_N46        ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[37] ;
;   8.933 ;   0.953  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 8.903   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.796   ; -0.107   ;    ; uTsu ; 1      ; FF_X50_Y62_N46        ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[37] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #13: Recovery slack is 1.155 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[39] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 7.641                                                                                                                                                                                                                   ;
; Data Required Time ; 8.796                                                                                                                                                                                                                   ;
; Slack              ; 1.155                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.027 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.681  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;        ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.375       ; 89         ; 2.375  ; 2.375  ;
;    Cell                ;        ; 2     ; 0.085       ; 3          ; 0.000  ; 0.085  ;
;    uTco                ;        ; 1     ; 0.221       ; 8          ; 0.221  ; 0.221  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.489       ; 52         ; 0.000  ; 2.294  ;
;    Cell                ;        ; 13    ; 2.323       ; 48         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                        ;
; 4.960   ; 4.960    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; 7.641   ; 2.681    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                               ;
;   5.181 ;   0.221  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.266 ;   0.085  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]                  ;
;   7.641 ;   2.375  ; FF ; IC   ; 1      ; FF_X50_Y62_N13        ; Mixed      ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[39]|clrn                                                                                                 ;
;   7.641 ;   0.000  ; FF ; CELL ; 1      ; FF_X50_Y62_N13        ; Low Power  ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[39] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 8.933   ; 4.933    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;           ; tx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   7.980 ;   2.294  ; RR ; IC   ; 1      ; FF_X50_Y62_N13        ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[39]|clk                                                                                                  ;
;   7.980 ;   0.000  ; RR ; CELL ; 1      ; FF_X50_Y62_N13        ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[39] ;
;   8.933 ;   0.953  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 8.903   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.796   ; -0.107   ;    ; uTsu ; 1      ; FF_X50_Y62_N13        ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[39] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #14: Recovery slack is 1.156 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[40] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 7.641                                                                                                                                                                                                                   ;
; Data Required Time ; 8.797                                                                                                                                                                                                                   ;
; Slack              ; 1.156                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.027 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.681  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;        ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.375       ; 89         ; 2.375  ; 2.375  ;
;    Cell                ;        ; 2     ; 0.085       ; 3          ; 0.000  ; 0.085  ;
;    uTco                ;        ; 1     ; 0.221       ; 8          ; 0.221  ; 0.221  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.489       ; 52         ; 0.000  ; 2.294  ;
;    Cell                ;        ; 13    ; 2.323       ; 48         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                        ;
; 4.960   ; 4.960    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; 7.641   ; 2.681    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                               ;
;   5.181 ;   0.221  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.266 ;   0.085  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]                  ;
;   7.641 ;   2.375  ; FF ; IC   ; 1      ; FF_X50_Y62_N40        ; Mixed      ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[40]|clrn                                                                                                 ;
;   7.641 ;   0.000  ; FF ; CELL ; 1      ; FF_X50_Y62_N40        ; Low Power  ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[40] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 8.933   ; 4.933    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;           ; tx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   7.980 ;   2.294  ; RR ; IC   ; 1      ; FF_X50_Y62_N40        ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[40]|clk                                                                                                  ;
;   7.980 ;   0.000  ; RR ; CELL ; 1      ; FF_X50_Y62_N40        ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[40] ;
;   8.933 ;   0.953  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 8.903   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.797   ; -0.106   ;    ; uTsu ; 1      ; FF_X50_Y62_N40        ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[40] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #15: Recovery slack is 1.159 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[47] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 7.641                                                                                                                                                                                                                   ;
; Data Required Time ; 8.800                                                                                                                                                                                                                   ;
; Slack              ; 1.159                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.027 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.681  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;        ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.375       ; 89         ; 2.375  ; 2.375  ;
;    Cell                ;        ; 2     ; 0.085       ; 3          ; 0.000  ; 0.085  ;
;    uTco                ;        ; 1     ; 0.221       ; 8          ; 0.221  ; 0.221  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.489       ; 52         ; 0.000  ; 2.294  ;
;    Cell                ;        ; 13    ; 2.323       ; 48         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                        ;
; 4.960   ; 4.960    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; 7.641   ; 2.681    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                               ;
;   5.181 ;   0.221  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.266 ;   0.085  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]                  ;
;   7.641 ;   2.375  ; FF ; IC   ; 1      ; FF_X50_Y62_N43        ; Mixed      ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[47]|clrn                                                                                                 ;
;   7.641 ;   0.000  ; FF ; CELL ; 1      ; FF_X50_Y62_N43        ; Low Power  ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[47] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 8.933   ; 4.933    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;           ; tx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   7.980 ;   2.294  ; RR ; IC   ; 1      ; FF_X50_Y62_N43        ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[47]|clk                                                                                                  ;
;   7.980 ;   0.000  ; RR ; CELL ; 1      ; FF_X50_Y62_N43        ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[47] ;
;   8.933 ;   0.953  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 8.903   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.800   ; -0.103   ;    ; uTsu ; 1      ; FF_X50_Y62_N43        ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[47] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #16: Recovery slack is 1.159 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[44] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 7.641                                                                                                                                                                                                                   ;
; Data Required Time ; 8.800                                                                                                                                                                                                                   ;
; Slack              ; 1.159                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.027 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.681  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;        ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.375       ; 89         ; 2.375  ; 2.375  ;
;    Cell                ;        ; 2     ; 0.085       ; 3          ; 0.000  ; 0.085  ;
;    uTco                ;        ; 1     ; 0.221       ; 8          ; 0.221  ; 0.221  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.489       ; 52         ; 0.000  ; 2.294  ;
;    Cell                ;        ; 13    ; 2.323       ; 48         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                        ;
; 4.960   ; 4.960    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; 7.641   ; 2.681    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                               ;
;   5.181 ;   0.221  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.266 ;   0.085  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]                  ;
;   7.641 ;   2.375  ; FF ; IC   ; 1      ; FF_X50_Y62_N37        ; Mixed      ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[44]|clrn                                                                                                 ;
;   7.641 ;   0.000  ; FF ; CELL ; 1      ; FF_X50_Y62_N37        ; Low Power  ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[44] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 8.933   ; 4.933    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;           ; tx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;           ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   7.980 ;   2.294  ; RR ; IC   ; 1      ; FF_X50_Y62_N37        ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[44]|clk                                                                                                  ;
;   7.980 ;   0.000  ; RR ; CELL ; 1      ; FF_X50_Y62_N37        ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[44] ;
;   8.933 ;   0.953  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 8.903   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.800   ; -0.103   ;    ; uTsu ; 1      ; FF_X50_Y62_N37        ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[44] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #17: Recovery slack is 1.166 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                  ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                       ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[124] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                              ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                              ;
; Data Arrival Time  ; 7.606                                                                                                                                                                                                                    ;
; Data Required Time ; 8.772                                                                                                                                                                                                                    ;
; Slack              ; 1.166                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.026 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.646  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;        ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.340       ; 88         ; 2.340  ; 2.340  ;
;    Cell                ;        ; 2     ; 0.085       ; 3          ; 0.000  ; 0.085  ;
;    uTco                ;        ; 1     ; 0.221       ; 8          ; 0.221  ; 0.221  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.490       ; 52         ; 0.000  ; 2.295  ;
;    Cell                ;        ; 13    ; 2.323       ; 48         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                         ;
; 4.960   ; 4.960    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                                       ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                                       ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                               ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                 ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                       ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                       ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                     ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                            ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                             ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                            ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                  ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                      ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                               ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                                ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                       ;
; 7.606   ; 2.646    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                                ;
;   5.181 ;   0.221  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                  ;
;   5.266 ;   0.085  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]                   ;
;   7.606 ;   2.340  ; FF ; IC   ; 1      ; FF_X43_Y61_N14        ; Mixed      ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[124]|clrn                                                                                                 ;
;   7.606 ;   0.000  ; FF ; CELL ; 1      ; FF_X43_Y61_N14        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[124] ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                          ;
; 8.934   ; 4.934    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                               ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                                               ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                                       ;
;   4.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                                       ;
;   4.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                               ;
;   4.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                 ;
;   4.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                       ;
;   4.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                       ;
;   4.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                     ;
;   5.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                            ;
;   5.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                             ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                            ;
;   4.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                ;
;   4.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                  ;
;   5.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                      ;
;   5.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                ;
;   5.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                               ;
;   7.981 ;   2.295  ; RR ; IC   ; 1      ; FF_X43_Y61_N14        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[124]|clk                                                                                                  ;
;   7.981 ;   0.000  ; RR ; CELL ; 1      ; FF_X43_Y61_N14        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[124] ;
;   8.934 ;   0.953  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                  ;
; 8.904   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                        ;
; 8.772   ; -0.132   ;    ; uTsu ; 1      ; FF_X43_Y61_N14        ;            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[124] ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #18: Recovery slack is 1.169 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[99] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 7.615                                                                                                                                                                                                                   ;
; Data Required Time ; 8.784                                                                                                                                                                                                                   ;
; Slack              ; 1.169                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.025 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.655  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;        ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.349       ; 88         ; 2.349  ; 2.349  ;
;    Cell                ;        ; 2     ; 0.085       ; 3          ; 0.000  ; 0.085  ;
;    uTco                ;        ; 1     ; 0.221       ; 8          ; 0.221  ; 0.221  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.491       ; 52         ; 0.000  ; 2.296  ;
;    Cell                ;        ; 13    ; 2.323       ; 48         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                        ;
; 4.960   ; 4.960    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; 7.615   ; 2.655    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                               ;
;   5.181 ;   0.221  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.266 ;   0.085  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]                  ;
;   7.615 ;   2.349  ; FF ; IC   ; 1      ; FF_X42_Y61_N35        ; Mixed      ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[99]|clrn                                                                                                 ;
;   7.615 ;   0.000  ; FF ; CELL ; 1      ; FF_X42_Y61_N35        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[99] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                         ;
; 8.935   ; 4.935    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   7.982 ;   2.296  ; RR ; IC   ; 1      ; FF_X42_Y61_N35        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[99]|clk                                                                                                  ;
;   7.982 ;   0.000  ; RR ; CELL ; 1      ; FF_X42_Y61_N35        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[99] ;
;   8.935 ;   0.953  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                 ;
; 8.905   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                       ;
; 8.784   ; -0.121   ;    ; uTsu ; 1      ; FF_X42_Y61_N35        ;            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[99] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #19: Recovery slack is 1.170 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[86] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 7.615                                                                                                                                                                                                                   ;
; Data Required Time ; 8.785                                                                                                                                                                                                                   ;
; Slack              ; 1.170                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.025 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.655  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;        ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.349       ; 88         ; 2.349  ; 2.349  ;
;    Cell                ;        ; 2     ; 0.085       ; 3          ; 0.000  ; 0.085  ;
;    uTco                ;        ; 1     ; 0.221       ; 8          ; 0.221  ; 0.221  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.491       ; 52         ; 0.000  ; 2.296  ;
;    Cell                ;        ; 13    ; 2.323       ; 48         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                        ;
; 4.960   ; 4.960    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; 7.615   ; 2.655    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                               ;
;   5.181 ;   0.221  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.266 ;   0.085  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]                  ;
;   7.615 ;   2.349  ; FF ; IC   ; 1      ; FF_X42_Y61_N41        ; Mixed      ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[86]|clrn                                                                                                 ;
;   7.615 ;   0.000  ; FF ; CELL ; 1      ; FF_X42_Y61_N41        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[86] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                         ;
; 8.935   ; 4.935    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   7.982 ;   2.296  ; RR ; IC   ; 1      ; FF_X42_Y61_N41        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[86]|clk                                                                                                  ;
;   7.982 ;   0.000  ; RR ; CELL ; 1      ; FF_X42_Y61_N41        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[86] ;
;   8.935 ;   0.953  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                 ;
; 8.905   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                       ;
; 8.785   ; -0.120   ;    ; uTsu ; 1      ; FF_X42_Y61_N41        ;            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[86] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #20: Recovery slack is 1.175 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                  ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                       ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[119] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                              ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                              ;
; Data Arrival Time  ; 7.615                                                                                                                                                                                                                    ;
; Data Required Time ; 8.790                                                                                                                                                                                                                    ;
; Slack              ; 1.175                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.025 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.655  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;        ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.349       ; 88         ; 2.349  ; 2.349  ;
;    Cell                ;        ; 2     ; 0.085       ; 3          ; 0.000  ; 0.085  ;
;    uTco                ;        ; 1     ; 0.221       ; 8          ; 0.221  ; 0.221  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.491       ; 52         ; 0.000  ; 2.296  ;
;    Cell                ;        ; 13    ; 2.323       ; 48         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                         ;
; 4.960   ; 4.960    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                                       ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                                       ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                               ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                 ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                       ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                       ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                     ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                            ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                             ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                            ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                  ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                      ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                               ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                                ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                       ;
; 7.615   ; 2.655    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                                ;
;   5.181 ;   0.221  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                  ;
;   5.266 ;   0.085  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]                   ;
;   7.615 ;   2.349  ; FF ; IC   ; 1      ; FF_X42_Y61_N38        ; Mixed      ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[119]|clrn                                                                                                 ;
;   7.615 ;   0.000  ; FF ; CELL ; 1      ; FF_X42_Y61_N38        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[119] ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                          ;
; 8.935   ; 4.935    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                               ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                                               ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                                       ;
;   4.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                                       ;
;   4.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                               ;
;   4.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                 ;
;   4.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                       ;
;   4.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                       ;
;   4.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                     ;
;   5.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                            ;
;   5.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                             ;
;   5.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                            ;
;   4.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                ;
;   4.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                  ;
;   5.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                      ;
;   5.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                ;
;   5.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                               ;
;   7.982 ;   2.296  ; RR ; IC   ; 1      ; FF_X42_Y61_N38        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[119]|clk                                                                                                  ;
;   7.982 ;   0.000  ; RR ; CELL ; 1      ; FF_X42_Y61_N38        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[119] ;
;   8.935 ;   0.953  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                  ;
; 8.905   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                        ;
; 8.790   ; -0.115   ;    ; uTsu ; 1      ; FF_X42_Y61_N38        ;            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[119] ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 20 removal paths (0 violated).  Worst case slack is 0.304 

Tcl Command:
    report_timing -append -removal -file timing_impl.log -npaths 20 -detail full_path

Options:
    -removal 
    -npaths 20 
    -detail full_path 
    -file {timing_impl.log} 
    -append 

Delay Model:
    Slow 900mV 100C Model

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.304 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                                                                                                                                                                                                                              ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2                                                                                                                                                                           ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.305 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                                                                                                                                                                                                                              ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_m3                                                                                                                                                                       ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.306 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                                                                                                                                                                                                                              ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_m2                                                                                                                                                                       ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.308 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                                                                                                                                                                                                                              ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_m1                                                                                                                                                                       ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.309 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                                                                                                                                                                                                                              ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m1                                                                                                                                                                           ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.309 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                                                                                                                                                                                                                              ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m3                                                                                                                                                                           ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.309 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                                                                                                                                                                                                                              ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle                                                                                                                                                                          ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.407 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]       ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.020      ; 0.505      ;
; 0.407 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]       ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.020      ; 0.505      ;
; 0.407 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]       ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.020      ; 0.505      ;
; 0.408 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0] ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.020      ; 0.505      ;
; 0.410 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0]                ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.020      ; 0.505      ;
; 0.410 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]       ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.001      ; 0.493      ;
; 0.413 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0]                ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.001      ; 0.493      ;
; 0.414 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]       ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.001      ; 0.493      ;
; 0.415 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0] ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.001      ; 0.493      ;
; 0.416 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]       ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.001      ; 0.493      ;
; 0.419 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]       ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; -0.011     ; 0.486      ;
; 0.420 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]       ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; -0.011     ; 0.486      ;
; 0.422 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|twentynm_xcvr_avmm:xcvr_avmm_inst|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                                                                                                                                                                                                        ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|twentynm_xcvr_avmm:xcvr_avmm_inst|avmm_read_cycles_cnt[1]                                                                                                                                                                                                              ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.001      ; 0.512      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+

Path #1: Removal slack is 0.304 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst               ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2 ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                      ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                      ;
; Data Arrival Time  ; 4.346                                                                                                                                                                                            ;
; Data Required Time ; 4.042                                                                                                                                                                                            ;
; Slack              ; 0.304                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.389 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.466       ; 51         ; 0.000  ; 2.271  ;
;    Cell                ;       ; 13    ; 2.323       ; 49         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;       ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.146       ; 38         ; 0.146  ; 0.146  ;
;    Cell                ;       ; 2     ; 0.061       ; 16         ; 0.000  ; 0.061  ;
;    uTco                ;       ; 1     ; 0.182       ; 47         ; 0.182  ; 0.182  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;       ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;       ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                       ;
; 3.957   ; 3.957    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                     ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                     ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                             ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                               ;
;   0.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                     ;
;   0.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                     ;
;   0.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                   ;
;   1.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                          ;
;   1.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                              ;
;   1.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                           ;
;   1.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                          ;
;   0.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                              ;
;   0.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                ;
;   1.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                    ;
;   1.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                              ;
;   1.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                             ;
;   3.957 ;   2.271  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                              ;
;   3.957 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                     ;
; 4.346   ; 0.389    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                              ;
;   4.139 ;   0.182  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                ;
;   4.200 ;   0.061  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17] ;
;   4.346 ;   0.146  ; FF ; IC   ; 1      ; FF_X55_Y85_N47        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_clock_mon|d_count_run_m2|clrn                                                                                                     ;
;   4.346 ;   0.000  ; FF ; CELL ; 1      ; FF_X55_Y85_N47        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2       ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                  ;
; 3.957   ; 3.957    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                       ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                               ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                               ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                       ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                         ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                               ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                               ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                             ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                    ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                        ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                     ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                    ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                        ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                          ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                              ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                        ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                       ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N47        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_clock_mon|d_count_run_m2|clk                                                                                                ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N47        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2 ;
;   3.957 ;   -1.003 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                          ;
; 3.957   ; 0.000    ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                ;
; 4.042   ; 0.085    ;    ; uTh  ; 1      ; FF_X55_Y85_N47        ;            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2 ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Removal slack is 0.305 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                              ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                   ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_m3 ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                          ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                          ;
; Data Arrival Time  ; 4.346                                                                                                                                                                                                ;
; Data Required Time ; 4.041                                                                                                                                                                                                ;
; Slack              ; 0.305                                                                                                                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.389 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.466       ; 51         ; 0.000  ; 2.271  ;
;    Cell                ;       ; 13    ; 2.323       ; 49         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;       ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.146       ; 38         ; 0.146  ; 0.146  ;
;    Cell                ;       ; 2     ; 0.061       ; 16         ; 0.000  ; 0.061  ;
;    uTco                ;       ; 1     ; 0.182       ; 47         ; 0.182  ; 0.182  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;       ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;       ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                       ;
; 3.957   ; 3.957    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                     ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                     ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                             ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                               ;
;   0.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                     ;
;   0.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                     ;
;   0.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                   ;
;   1.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                          ;
;   1.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                              ;
;   1.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                           ;
;   1.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                          ;
;   0.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                              ;
;   0.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                ;
;   1.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                    ;
;   1.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                              ;
;   1.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                             ;
;   3.957 ;   2.271  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                              ;
;   3.957 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                     ;
; 4.346   ; 0.389    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                              ;
;   4.139 ;   0.182  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                ;
;   4.200 ;   0.061  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17] ;
;   4.346 ;   0.146  ; FF ; IC   ; 1      ; FF_X55_Y85_N53        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_xfer_cntrl|d_xfer_toggle_m3|clrn                                                                                                  ;
;   4.346 ;   0.000  ; FF ; CELL ; 1      ; FF_X55_Y85_N53        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_m3   ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                      ;
; 3.957   ; 3.957    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                   ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                   ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                           ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                             ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                   ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                   ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                 ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                        ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                            ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                         ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                        ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                            ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                              ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                  ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                            ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                           ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N53        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_xfer_cntrl|d_xfer_toggle_m3|clk                                                                                                 ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N53        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_m3 ;
;   3.957 ;   -1.003 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                              ;
; 3.957   ; 0.000    ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                    ;
; 4.041   ; 0.084    ;    ; uTh  ; 1      ; FF_X55_Y85_N53        ;            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_m3 ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Removal slack is 0.306 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                              ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                   ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_m2 ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                          ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                          ;
; Data Arrival Time  ; 4.346                                                                                                                                                                                                ;
; Data Required Time ; 4.040                                                                                                                                                                                                ;
; Slack              ; 0.306                                                                                                                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.389 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.466       ; 51         ; 0.000  ; 2.271  ;
;    Cell                ;       ; 13    ; 2.323       ; 49         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;       ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.146       ; 38         ; 0.146  ; 0.146  ;
;    Cell                ;       ; 2     ; 0.061       ; 16         ; 0.000  ; 0.061  ;
;    uTco                ;       ; 1     ; 0.182       ; 47         ; 0.182  ; 0.182  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;       ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;       ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                       ;
; 3.957   ; 3.957    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                     ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                     ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                             ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                               ;
;   0.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                     ;
;   0.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                     ;
;   0.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                   ;
;   1.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                          ;
;   1.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                              ;
;   1.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                           ;
;   1.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                          ;
;   0.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                              ;
;   0.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                ;
;   1.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                    ;
;   1.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                              ;
;   1.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                             ;
;   3.957 ;   2.271  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                              ;
;   3.957 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                     ;
; 4.346   ; 0.389    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                              ;
;   4.139 ;   0.182  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                ;
;   4.200 ;   0.061  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17] ;
;   4.346 ;   0.146  ; FF ; IC   ; 1      ; FF_X55_Y85_N20        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_xfer_cntrl|d_xfer_toggle_m2|clrn                                                                                                  ;
;   4.346 ;   0.000  ; FF ; CELL ; 1      ; FF_X55_Y85_N20        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_m2   ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                      ;
; 3.957   ; 3.957    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                   ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                   ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                           ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                             ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                   ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                   ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                 ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                        ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                            ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                         ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                        ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                            ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                              ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                  ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                            ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                           ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N20        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_xfer_cntrl|d_xfer_toggle_m2|clk                                                                                                 ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N20        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_m2 ;
;   3.957 ;   -1.003 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                              ;
; 3.957   ; 0.000    ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                    ;
; 4.040   ; 0.083    ;    ; uTh  ; 1      ; FF_X55_Y85_N20        ;            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_m2 ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Removal slack is 0.308 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                              ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                   ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_m1 ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                          ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                          ;
; Data Arrival Time  ; 4.346                                                                                                                                                                                                ;
; Data Required Time ; 4.038                                                                                                                                                                                                ;
; Slack              ; 0.308                                                                                                                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.389 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.466       ; 51         ; 0.000  ; 2.271  ;
;    Cell                ;       ; 13    ; 2.323       ; 49         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;       ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.146       ; 38         ; 0.146  ; 0.146  ;
;    Cell                ;       ; 2     ; 0.061       ; 16         ; 0.000  ; 0.061  ;
;    uTco                ;       ; 1     ; 0.182       ; 47         ; 0.182  ; 0.182  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;       ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;       ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                       ;
; 3.957   ; 3.957    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                     ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                     ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                             ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                               ;
;   0.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                     ;
;   0.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                     ;
;   0.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                   ;
;   1.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                          ;
;   1.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                              ;
;   1.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                           ;
;   1.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                          ;
;   0.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                              ;
;   0.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                ;
;   1.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                    ;
;   1.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                              ;
;   1.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                             ;
;   3.957 ;   2.271  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                              ;
;   3.957 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                     ;
; 4.346   ; 0.389    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                              ;
;   4.139 ;   0.182  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                ;
;   4.200 ;   0.061  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17] ;
;   4.346 ;   0.146  ; FF ; IC   ; 1      ; FF_X55_Y85_N19        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_xfer_cntrl|d_xfer_toggle_m1|clrn                                                                                                  ;
;   4.346 ;   0.000  ; FF ; CELL ; 1      ; FF_X55_Y85_N19        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_m1   ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                      ;
; 3.957   ; 3.957    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                   ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                   ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                           ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                             ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                   ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                   ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                 ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                        ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                            ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                         ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                        ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                            ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                              ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                  ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                            ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                           ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N19        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_xfer_cntrl|d_xfer_toggle_m1|clk                                                                                                 ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N19        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_m1 ;
;   3.957 ;   -1.003 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                              ;
; 3.957   ; 0.000    ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                    ;
; 4.038   ; 0.081    ;    ; uTh  ; 1      ; FF_X55_Y85_N19        ;            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_m1 ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Removal slack is 0.309 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst               ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m1 ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                      ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                      ;
; Data Arrival Time  ; 4.346                                                                                                                                                                                            ;
; Data Required Time ; 4.037                                                                                                                                                                                            ;
; Slack              ; 0.309                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.389 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.466       ; 51         ; 0.000  ; 2.271  ;
;    Cell                ;       ; 13    ; 2.323       ; 49         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;       ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.146       ; 38         ; 0.146  ; 0.146  ;
;    Cell                ;       ; 2     ; 0.061       ; 16         ; 0.000  ; 0.061  ;
;    uTco                ;       ; 1     ; 0.182       ; 47         ; 0.182  ; 0.182  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;       ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;       ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                       ;
; 3.957   ; 3.957    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                     ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                     ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                             ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                               ;
;   0.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                     ;
;   0.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                     ;
;   0.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                   ;
;   1.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                          ;
;   1.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                              ;
;   1.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                           ;
;   1.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                          ;
;   0.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                              ;
;   0.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                ;
;   1.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                    ;
;   1.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                              ;
;   1.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                             ;
;   3.957 ;   2.271  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                              ;
;   3.957 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                     ;
; 4.346   ; 0.389    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                              ;
;   4.139 ;   0.182  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                ;
;   4.200 ;   0.061  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17] ;
;   4.346 ;   0.146  ; FF ; IC   ; 1      ; FF_X55_Y85_N46        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_clock_mon|d_count_run_m1|clrn                                                                                                     ;
;   4.346 ;   0.000  ; FF ; CELL ; 1      ; FF_X55_Y85_N46        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m1       ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                  ;
; 3.957   ; 3.957    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                       ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                               ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                               ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                       ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                         ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                               ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                               ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                             ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                    ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                        ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                     ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                    ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                        ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                          ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                              ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                        ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                       ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N46        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_clock_mon|d_count_run_m1|clk                                                                                                ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N46        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m1 ;
;   3.957 ;   -1.003 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                          ;
; 3.957   ; 0.000    ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                ;
; 4.037   ; 0.080    ;    ; uTh  ; 1      ; FF_X55_Y85_N46        ;            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m1 ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #6: Removal slack is 0.309 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst               ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m3 ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                      ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                      ;
; Data Arrival Time  ; 4.346                                                                                                                                                                                            ;
; Data Required Time ; 4.037                                                                                                                                                                                            ;
; Slack              ; 0.309                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.389 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.466       ; 51         ; 0.000  ; 2.271  ;
;    Cell                ;       ; 13    ; 2.323       ; 49         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;       ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.146       ; 38         ; 0.146  ; 0.146  ;
;    Cell                ;       ; 2     ; 0.061       ; 16         ; 0.000  ; 0.061  ;
;    uTco                ;       ; 1     ; 0.182       ; 47         ; 0.182  ; 0.182  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;       ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;       ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                       ;
; 3.957   ; 3.957    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                     ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                     ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                             ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                               ;
;   0.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                     ;
;   0.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                     ;
;   0.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                   ;
;   1.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                          ;
;   1.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                              ;
;   1.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                           ;
;   1.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                          ;
;   0.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                              ;
;   0.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                ;
;   1.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                    ;
;   1.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                              ;
;   1.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                             ;
;   3.957 ;   2.271  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                              ;
;   3.957 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                     ;
; 4.346   ; 0.389    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                              ;
;   4.139 ;   0.182  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                ;
;   4.200 ;   0.061  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17] ;
;   4.346 ;   0.146  ; FF ; IC   ; 1      ; FF_X55_Y85_N22        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_clock_mon|d_count_run_m3|clrn                                                                                                     ;
;   4.346 ;   0.000  ; FF ; CELL ; 1      ; FF_X55_Y85_N22        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m3       ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                  ;
; 3.957   ; 3.957    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                       ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                               ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                               ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                       ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                         ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                               ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                               ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                             ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                    ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                        ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                     ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                    ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                        ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                          ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                              ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                        ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                       ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N22        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_clock_mon|d_count_run_m3|clk                                                                                                ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N22        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m3 ;
;   3.957 ;   -1.003 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                          ;
; 3.957   ; 0.000    ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                ;
; 4.037   ; 0.080    ;    ; uTh  ; 1      ; FF_X55_Y85_N22        ;            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m3 ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #7: Removal slack is 0.309 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                             ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                       ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                       ;
; Data Arrival Time  ; 4.346                                                                                                                                                                                             ;
; Data Required Time ; 4.037                                                                                                                                                                                             ;
; Slack              ; 0.309                                                                                                                                                                                             ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.389 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.466       ; 51         ; 0.000  ; 2.271  ;
;    Cell                ;       ; 13    ; 2.323       ; 49         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;       ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.146       ; 38         ; 0.146  ; 0.146  ;
;    Cell                ;       ; 2     ; 0.061       ; 16         ; 0.000  ; 0.061  ;
;    uTco                ;       ; 1     ; 0.182       ; 47         ; 0.182  ; 0.182  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.677       ; 48         ; 0.000  ; 2.456  ;
;    Cell                ;       ; 13    ; 2.882       ; 52         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;       ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                       ;
; 3.957   ; 3.957    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                     ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                     ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                             ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                               ;
;   0.631 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                     ;
;   0.748 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                     ;
;   0.748 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                   ;
;   1.106 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                          ;
;   1.210 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                              ;
;   1.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                           ;
;   1.210 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                          ;
;   0.378 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                              ;
;   0.697 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                ;
;   1.024 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                    ;
;   1.219 ;   0.195  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                              ;
;   1.686 ;   0.467  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                             ;
;   3.957 ;   2.271  ; RR ; IC   ; 1      ; FF_X55_Y85_N26        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                              ;
;   3.957 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                     ;
; 4.346   ; 0.389    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                              ;
;   4.139 ;   0.182  ; FF ; uTco ; 1      ; FF_X55_Y85_N26        ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                ;
;   4.200 ;   0.061  ; FF ; CELL ; 295    ; FF_X55_Y85_N26        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17] ;
;   4.346 ;   0.146  ; FF ; IC   ; 1      ; FF_X55_Y85_N49        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_xfer_cntrl|d_xfer_toggle|clrn                                                                                                     ;
;   4.346 ;   0.000  ; FF ; CELL ; 1      ; FF_X55_Y85_N49        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle      ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                           ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                   ;
; 3.957   ; 3.957    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_V28               ;            ; tx_ref_clk                                                                                                                                                                                        ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|i                                                                                                                                                                                ;
;   0.030 ;   0.030  ; FF ; CELL ; 1      ; IOIBUF_X0_Y63_N108    ;            ; tx_ref_clk~input|o                                                                                                                                                                                ;
;   0.030 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                        ;
;   0.030 ;   0.000  ; FF ; CELL ; 2      ; HSSIREFCLKDIVIDER_1EB ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                          ;
;   0.714 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                ;
;   0.864 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1EB  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                ;
;   0.864 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                              ;
;   1.303 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                     ;
;   1.434 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                         ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                      ;
;   1.434 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                     ;
;   0.835 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                         ;
;   1.295 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                           ;
;   1.750 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1EB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                               ;
;   1.971 ;   0.221  ; RR ; IC   ; 2      ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                         ;
;   2.504 ;   0.533  ; RR ; CELL ; 20477  ; CLKCTRL_1E_G_I4       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                        ;
;   4.960 ;   2.456  ; RR ; IC   ; 1      ; FF_X55_Y85_N49        ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_xfer_cntrl|d_xfer_toggle|clk                                                                                                 ;
;   4.960 ;   0.000  ; RR ; CELL ; 1      ; FF_X55_Y85_N49        ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle ;
;   3.957 ;   -1.003 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                           ;
; 3.957   ; 0.000    ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                 ;
; 4.037   ; 0.080    ;    ; uTh  ; 1      ; FF_X55_Y85_N49        ;            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #8: Removal slack is 0.407 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]                                                            ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 6.114                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 5.707                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.407                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.020 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.505 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.583       ; 64         ; 0.000 ; 2.257 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.194       ; 38         ; 0.194 ; 0.194 ;
;    Cell                ;       ; 2     ; 0.107       ; 21         ; 0.000 ; 0.107 ;
;    uTco                ;       ; 1     ; 0.204       ; 40         ; 0.204 ; 0.204 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.200       ; 64         ; 0.000 ; 2.438 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 5.609   ; 5.609   ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   5.609 ;   2.257 ; RR ; IC   ; 1      ; FF_X34_Y108_N14   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                                                                                                               ;
;   5.609 ;   0.000 ; RR ; CELL ; 1      ; FF_X34_Y108_N14   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                   ;
; 6.114   ; 0.505   ;    ;      ;        ;                   ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   5.813 ;   0.204 ; RR ; uTco ; 1      ; FF_X34_Y108_N14   ;            ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                                                                                                                 ;
;   5.920 ;   0.107 ; RR ; CELL ; 5      ; FF_X34_Y108_N14   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutt[9] ;
;   6.114 ;   0.194 ; RR ; IC   ; 1      ; FF_X33_Y108_N56   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]|clrn                                                                                                                                                                                                                                                                         ;
;   6.114 ;   0.000 ; RR ; CELL ; 1      ; FF_X33_Y108_N56   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]                                                                              ;
+---------+---------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 5.629   ; 5.629    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                      ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                      ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                                                                                                                                   ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   6.552 ;   2.438  ; RR ; IC   ; 1      ; FF_X33_Y108_N56   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]|clk                                                                                                                                                                                             ;
;   6.552 ;   0.000  ; RR ; CELL ; 1      ; FF_X33_Y108_N56   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1] ;
;   5.629 ;   -0.923 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                              ;
; 5.629   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                    ;
; 5.707   ; 0.078    ;    ; uTh  ; 1      ; FF_X33_Y108_N56   ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1] ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #9: Removal slack is 0.407 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]                                                            ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 6.114                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 5.707                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.407                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.020 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.505 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.583       ; 64         ; 0.000 ; 2.257 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.194       ; 38         ; 0.194 ; 0.194 ;
;    Cell                ;       ; 2     ; 0.107       ; 21         ; 0.000 ; 0.107 ;
;    uTco                ;       ; 1     ; 0.204       ; 40         ; 0.204 ; 0.204 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.200       ; 64         ; 0.000 ; 2.438 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 5.609   ; 5.609   ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   5.609 ;   2.257 ; RR ; IC   ; 1      ; FF_X34_Y108_N14   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                                                                                                               ;
;   5.609 ;   0.000 ; RR ; CELL ; 1      ; FF_X34_Y108_N14   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                   ;
; 6.114   ; 0.505   ;    ;      ;        ;                   ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   5.813 ;   0.204 ; RR ; uTco ; 1      ; FF_X34_Y108_N14   ;            ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                                                                                                                 ;
;   5.920 ;   0.107 ; RR ; CELL ; 5      ; FF_X34_Y108_N14   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutt[9] ;
;   6.114 ;   0.194 ; RR ; IC   ; 1      ; FF_X33_Y108_N29   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]|clrn                                                                                                                                                                                                                                                                         ;
;   6.114 ;   0.000 ; RR ; CELL ; 1      ; FF_X33_Y108_N29   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]                                                                              ;
+---------+---------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 5.629   ; 5.629    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                      ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                      ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                                                                                                                                   ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   6.552 ;   2.438  ; RR ; IC   ; 1      ; FF_X33_Y108_N29   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]|clk                                                                                                                                                                                             ;
;   6.552 ;   0.000  ; RR ; CELL ; 1      ; FF_X33_Y108_N29   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2] ;
;   5.629 ;   -0.923 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                              ;
; 5.629   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                    ;
; 5.707   ; 0.078    ;    ; uTh  ; 1      ; FF_X33_Y108_N29   ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2] ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #10: Removal slack is 0.407 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]                                                            ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 6.114                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 5.707                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.407                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.020 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.505 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.583       ; 64         ; 0.000 ; 2.257 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.194       ; 38         ; 0.194 ; 0.194 ;
;    Cell                ;       ; 2     ; 0.107       ; 21         ; 0.000 ; 0.107 ;
;    uTco                ;       ; 1     ; 0.204       ; 40         ; 0.204 ; 0.204 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.200       ; 64         ; 0.000 ; 2.438 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 5.609   ; 5.609   ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   5.609 ;   2.257 ; RR ; IC   ; 1      ; FF_X34_Y108_N14   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                                                                                                               ;
;   5.609 ;   0.000 ; RR ; CELL ; 1      ; FF_X34_Y108_N14   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                   ;
; 6.114   ; 0.505   ;    ;      ;        ;                   ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   5.813 ;   0.204 ; RR ; uTco ; 1      ; FF_X34_Y108_N14   ;            ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                                                                                                                 ;
;   5.920 ;   0.107 ; RR ; CELL ; 5      ; FF_X34_Y108_N14   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutt[9] ;
;   6.114 ;   0.194 ; RR ; IC   ; 1      ; FF_X33_Y108_N31   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]|clrn                                                                                                                                                                                                                                                                         ;
;   6.114 ;   0.000 ; RR ; CELL ; 1      ; FF_X33_Y108_N31   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]                                                                              ;
+---------+---------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 5.629   ; 5.629    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                      ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                      ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                                                                                                                                   ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   6.552 ;   2.438  ; RR ; IC   ; 1      ; FF_X33_Y108_N31   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]|clk                                                                                                                                                                                             ;
;   6.552 ;   0.000  ; RR ; CELL ; 1      ; FF_X33_Y108_N31   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0] ;
;   5.629 ;   -0.923 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                              ;
; 5.629   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                    ;
; 5.707   ; 0.078    ;    ; uTh  ; 1      ; FF_X33_Y108_N31   ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0] ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #11: Removal slack is 0.408 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0]                                                      ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 6.114                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 5.706                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.408                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.020 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.505 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.583       ; 64         ; 0.000 ; 2.257 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.194       ; 38         ; 0.194 ; 0.194 ;
;    Cell                ;       ; 2     ; 0.107       ; 21         ; 0.000 ; 0.107 ;
;    uTco                ;       ; 1     ; 0.204       ; 40         ; 0.204 ; 0.204 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.200       ; 64         ; 0.000 ; 2.438 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 5.609   ; 5.609   ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   5.609 ;   2.257 ; RR ; IC   ; 1      ; FF_X34_Y108_N14   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                                                                                                               ;
;   5.609 ;   0.000 ; RR ; CELL ; 1      ; FF_X34_Y108_N14   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                   ;
; 6.114   ; 0.505   ;    ;      ;        ;                   ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   5.813 ;   0.204 ; RR ; uTco ; 1      ; FF_X34_Y108_N14   ;            ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                                                                                                                 ;
;   5.920 ;   0.107 ; RR ; CELL ; 5      ; FF_X34_Y108_N14   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutt[9] ;
;   6.114 ;   0.194 ; RR ; IC   ; 1      ; FF_X33_Y108_N44   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0]|clrn                                                                                                                                                                                                                                                                   ;
;   6.114 ;   0.000 ; RR ; CELL ; 1      ; FF_X33_Y108_N44   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0]                                                                        ;
+---------+---------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                            ;
; 5.629   ; 5.629    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                            ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                            ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                                                                                                                                         ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                 ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                ;
;   6.552 ;   2.438  ; RR ; IC   ; 1      ; FF_X33_Y108_N44   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0]|clk                                                                                                                                                                                             ;
;   6.552 ;   0.000  ; RR ; CELL ; 1      ; FF_X33_Y108_N44   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0] ;
;   5.629 ;   -0.923 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                    ;
; 5.629   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                          ;
; 5.706   ; 0.077    ;    ; uTh  ; 1      ; FF_X33_Y108_N44   ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0] ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #12: Removal slack is 0.410 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0]                                                                     ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 6.114                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 5.704                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.410                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.020 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.505 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.583       ; 64         ; 0.000 ; 2.257 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.194       ; 38         ; 0.194 ; 0.194 ;
;    Cell                ;       ; 2     ; 0.107       ; 21         ; 0.000 ; 0.107 ;
;    uTco                ;       ; 1     ; 0.204       ; 40         ; 0.204 ; 0.204 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.200       ; 64         ; 0.000 ; 2.438 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 5.609   ; 5.609   ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   5.609 ;   2.257 ; RR ; IC   ; 1      ; FF_X34_Y108_N14   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                                                                                                               ;
;   5.609 ;   0.000 ; RR ; CELL ; 1      ; FF_X34_Y108_N14   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                   ;
; 6.114   ; 0.505   ;    ;      ;        ;                   ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   5.813 ;   0.204 ; RR ; uTco ; 1      ; FF_X34_Y108_N14   ;            ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                                                                                                                 ;
;   5.920 ;   0.107 ; RR ; CELL ; 5      ; FF_X34_Y108_N14   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutt[9] ;
;   6.114 ;   0.194 ; RR ; IC   ; 1      ; FF_X33_Y108_N14   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_r[0]|clrn                                                                                                                                                                                                                                                                                  ;
;   6.114 ;   0.000 ; RR ; CELL ; 1      ; FF_X33_Y108_N14   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0]                                                                                       ;
+---------+---------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                             ;
; 5.629   ; 5.629    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                             ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                             ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                                                                                                                          ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   6.552 ;   2.438  ; RR ; IC   ; 1      ; FF_X33_Y108_N14   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_r[0]|clk                                                                                                                                                                                             ;
;   6.552 ;   0.000  ; RR ; CELL ; 1      ; FF_X33_Y108_N14   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0] ;
;   5.629 ;   -0.923 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                     ;
; 5.629   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                           ;
; 5.704   ; 0.075    ;    ; uTh  ; 1      ; FF_X33_Y108_N14   ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0] ;
+---------+----------+----+------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #13: Removal slack is 0.410 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]                                                            ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 6.064                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 5.654                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.410                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.493 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.545       ; 64         ; 0.000 ; 2.219 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.183       ; 37         ; 0.183 ; 0.183 ;
;    Cell                ;       ; 2     ; 0.107       ; 22         ; 0.000 ; 0.107 ;
;    uTco                ;       ; 1     ; 0.203       ; 41         ; 0.203 ; 0.203 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.160       ; 64         ; 0.000 ; 2.398 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.571   ; 5.571   ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.571 ;   2.219 ; RR ; IC   ; 1      ; FF_X28_Y123_N26   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                                                                                                                ;
;   5.571 ;   0.000 ; RR ; CELL ; 1      ; FF_X28_Y123_N26   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                    ;
; 6.064   ; 0.493   ;    ;      ;        ;                   ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.774 ;   0.203 ; RR ; uTco ; 1      ; FF_X28_Y123_N26   ;            ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                                                                                                                  ;
;   5.881 ;   0.107 ; RR ; CELL ; 5      ; FF_X28_Y123_N26   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutt[17] ;
;   6.064 ;   0.183 ; RR ; IC   ; 1      ; FF_X28_Y123_N53   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]|clrn                                                                                                                                                                                                                                                                          ;
;   6.064 ;   0.000 ; RR ; CELL ; 1      ; FF_X28_Y123_N53   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]                                                                               ;
+---------+---------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 5.572   ; 5.572    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                      ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                      ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                                                                                                                                   ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   6.512 ;   2.398  ; RR ; IC   ; 1      ; FF_X28_Y123_N53   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]|clk                                                                                                                                                                                             ;
;   6.512 ;   0.000  ; RR ; CELL ; 1      ; FF_X28_Y123_N53   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2] ;
;   5.572 ;   -0.940 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                              ;
; 5.572   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                    ;
; 5.654   ; 0.082    ;    ; uTh  ; 1      ; FF_X28_Y123_N53   ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2] ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #14: Removal slack is 0.413 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0]                                                                     ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 6.064                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 5.651                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.413                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.493 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.545       ; 64         ; 0.000 ; 2.219 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.183       ; 37         ; 0.183 ; 0.183 ;
;    Cell                ;       ; 2     ; 0.107       ; 22         ; 0.000 ; 0.107 ;
;    uTco                ;       ; 1     ; 0.203       ; 41         ; 0.203 ; 0.203 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.160       ; 64         ; 0.000 ; 2.398 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.571   ; 5.571   ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.571 ;   2.219 ; RR ; IC   ; 1      ; FF_X28_Y123_N26   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                                                                                                                ;
;   5.571 ;   0.000 ; RR ; CELL ; 1      ; FF_X28_Y123_N26   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                    ;
; 6.064   ; 0.493   ;    ;      ;        ;                   ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.774 ;   0.203 ; RR ; uTco ; 1      ; FF_X28_Y123_N26   ;            ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                                                                                                                  ;
;   5.881 ;   0.107 ; RR ; CELL ; 5      ; FF_X28_Y123_N26   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutt[17] ;
;   6.064 ;   0.183 ; RR ; IC   ; 1      ; FF_X28_Y123_N38   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_r[0]|clrn                                                                                                                                                                                                                                                                                   ;
;   6.064 ;   0.000 ; RR ; CELL ; 1      ; FF_X28_Y123_N38   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0]                                                                                        ;
+---------+---------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                             ;
; 5.572   ; 5.572    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                             ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                             ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                                                                                                                          ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   6.512 ;   2.398  ; RR ; IC   ; 1      ; FF_X28_Y123_N38   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_r[0]|clk                                                                                                                                                                                             ;
;   6.512 ;   0.000  ; RR ; CELL ; 1      ; FF_X28_Y123_N38   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0] ;
;   5.572 ;   -0.940 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                     ;
; 5.572   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                           ;
; 5.651   ; 0.079    ;    ; uTh  ; 1      ; FF_X28_Y123_N38   ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0] ;
+---------+----------+----+------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #15: Removal slack is 0.414 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]                                                            ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 6.064                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 5.650                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.414                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.493 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.545       ; 64         ; 0.000 ; 2.219 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.183       ; 37         ; 0.183 ; 0.183 ;
;    Cell                ;       ; 2     ; 0.107       ; 22         ; 0.000 ; 0.107 ;
;    uTco                ;       ; 1     ; 0.203       ; 41         ; 0.203 ; 0.203 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.160       ; 64         ; 0.000 ; 2.398 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.571   ; 5.571   ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.571 ;   2.219 ; RR ; IC   ; 1      ; FF_X28_Y123_N26   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                                                                                                                ;
;   5.571 ;   0.000 ; RR ; CELL ; 1      ; FF_X28_Y123_N26   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                    ;
; 6.064   ; 0.493   ;    ;      ;        ;                   ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.774 ;   0.203 ; RR ; uTco ; 1      ; FF_X28_Y123_N26   ;            ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                                                                                                                  ;
;   5.881 ;   0.107 ; RR ; CELL ; 5      ; FF_X28_Y123_N26   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutt[17] ;
;   6.064 ;   0.183 ; RR ; IC   ; 1      ; FF_X28_Y123_N32   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]|clrn                                                                                                                                                                                                                                                                          ;
;   6.064 ;   0.000 ; RR ; CELL ; 1      ; FF_X28_Y123_N32   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]                                                                               ;
+---------+---------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 5.572   ; 5.572    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                      ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                      ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                                                                                                                                   ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   6.512 ;   2.398  ; RR ; IC   ; 1      ; FF_X28_Y123_N32   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]|clk                                                                                                                                                                                             ;
;   6.512 ;   0.000  ; RR ; CELL ; 1      ; FF_X28_Y123_N32   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0] ;
;   5.572 ;   -0.940 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                              ;
; 5.572   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                    ;
; 5.650   ; 0.078    ;    ; uTh  ; 1      ; FF_X28_Y123_N32   ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0] ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #16: Removal slack is 0.415 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0]                                                      ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 6.064                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 5.649                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.415                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.493 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.545       ; 64         ; 0.000 ; 2.219 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.183       ; 37         ; 0.183 ; 0.183 ;
;    Cell                ;       ; 2     ; 0.107       ; 22         ; 0.000 ; 0.107 ;
;    uTco                ;       ; 1     ; 0.203       ; 41         ; 0.203 ; 0.203 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.160       ; 64         ; 0.000 ; 2.398 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.571   ; 5.571   ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.571 ;   2.219 ; RR ; IC   ; 1      ; FF_X28_Y123_N26   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                                                                                                                ;
;   5.571 ;   0.000 ; RR ; CELL ; 1      ; FF_X28_Y123_N26   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                    ;
; 6.064   ; 0.493   ;    ;      ;        ;                   ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.774 ;   0.203 ; RR ; uTco ; 1      ; FF_X28_Y123_N26   ;            ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                                                                                                                  ;
;   5.881 ;   0.107 ; RR ; CELL ; 5      ; FF_X28_Y123_N26   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutt[17] ;
;   6.064 ;   0.183 ; RR ; IC   ; 1      ; FF_X28_Y123_N19   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0]|clrn                                                                                                                                                                                                                                                                    ;
;   6.064 ;   0.000 ; RR ; CELL ; 1      ; FF_X28_Y123_N19   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0]                                                                         ;
+---------+---------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                            ;
; 5.572   ; 5.572    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                            ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                            ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                                                                                                                                         ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                 ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                ;
;   6.512 ;   2.398  ; RR ; IC   ; 1      ; FF_X28_Y123_N19   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0]|clk                                                                                                                                                                                             ;
;   6.512 ;   0.000  ; RR ; CELL ; 1      ; FF_X28_Y123_N19   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0] ;
;   5.572 ;   -0.940 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                    ;
; 5.572   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                          ;
; 5.649   ; 0.077    ;    ; uTh  ; 1      ; FF_X28_Y123_N19   ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0] ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #17: Removal slack is 0.416 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]                                                            ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 6.064                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 5.648                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.416                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.493 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.545       ; 64         ; 0.000 ; 2.219 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.183       ; 37         ; 0.183 ; 0.183 ;
;    Cell                ;       ; 2     ; 0.107       ; 22         ; 0.000 ; 0.107 ;
;    uTco                ;       ; 1     ; 0.203       ; 41         ; 0.203 ; 0.203 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.160       ; 64         ; 0.000 ; 2.398 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.571   ; 5.571   ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.571 ;   2.219 ; RR ; IC   ; 1      ; FF_X28_Y123_N26   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                                                                                                                ;
;   5.571 ;   0.000 ; RR ; CELL ; 1      ; FF_X28_Y123_N26   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                    ;
; 6.064   ; 0.493   ;    ;      ;        ;                   ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.774 ;   0.203 ; RR ; uTco ; 1      ; FF_X28_Y123_N26   ;            ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                                                                                                                  ;
;   5.881 ;   0.107 ; RR ; CELL ; 5      ; FF_X28_Y123_N26   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutt[17] ;
;   6.064 ;   0.183 ; RR ; IC   ; 1      ; FF_X28_Y123_N13   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]|clrn                                                                                                                                                                                                                                                                          ;
;   6.064 ;   0.000 ; RR ; CELL ; 1      ; FF_X28_Y123_N13   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]                                                                               ;
+---------+---------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 5.572   ; 5.572    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                      ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                      ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                                                                                                                                   ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   6.512 ;   2.398  ; RR ; IC   ; 1      ; FF_X28_Y123_N13   ; Low Power  ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]|clk                                                                                                                                                                                             ;
;   6.512 ;   0.000  ; RR ; CELL ; 1      ; FF_X28_Y123_N13   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1] ;
;   5.572 ;   -0.940 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                              ;
; 5.572   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                    ;
; 5.648   ; 0.076    ;    ; uTh  ; 1      ; FF_X28_Y123_N13   ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1] ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #18: Removal slack is 0.419 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]                                                            ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 6.057                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 5.638                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.419                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.486  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.545       ; 64         ; 0.000 ; 2.219 ;
;    Cell                ;        ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.173       ; 36         ; 0.173 ; 0.173 ;
;    Cell                ;        ; 2     ; 0.108       ; 22         ; 0.000 ; 0.108 ;
;    uTco                ;        ; 1     ; 0.205       ; 42         ; 0.205 ; 0.205 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 4.129       ; 64         ; 0.000 ; 2.367 ;
;    Cell                ;        ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.571   ; 5.571   ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.571 ;   2.219 ; RR ; IC   ; 1      ; FF_X14_Y101_N56   ; Low Power  ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                                                                                                                ;
;   5.571 ;   0.000 ; RR ; CELL ; 1      ; FF_X14_Y101_N56   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                    ;
; 6.057   ; 0.486   ;    ;      ;        ;                   ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.776 ;   0.205 ; RR ; uTco ; 1      ; FF_X14_Y101_N56   ;            ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                                                                                                                  ;
;   5.884 ;   0.108 ; RR ; CELL ; 5      ; FF_X14_Y101_N56   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutb[17] ;
;   6.057 ;   0.173 ; RR ; IC   ; 1      ; FF_X13_Y101_N17   ; Mixed      ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]|clrn                                                                                                                                                                                                                                                                          ;
;   6.057 ;   0.000 ; RR ; CELL ; 1      ; FF_X13_Y101_N17   ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]                                                                               ;
+---------+---------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 5.560   ; 5.560    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                      ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                      ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                                                                                                                                   ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   6.481 ;   2.367  ; RR ; IC   ; 1      ; FF_X13_Y101_N17   ; High Speed ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]|clk                                                                                                                                                                                             ;
;   6.481 ;   0.000  ; RR ; CELL ; 1      ; FF_X13_Y101_N17   ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1] ;
;   5.560 ;   -0.921 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                              ;
; 5.560   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                    ;
; 5.638   ; 0.078    ;    ; uTh  ; 1      ; FF_X13_Y101_N17   ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1] ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #19: Removal slack is 0.420 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]                                                            ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 6.057                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 5.637                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.420                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.486  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.545       ; 64         ; 0.000 ; 2.219 ;
;    Cell                ;        ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.173       ; 36         ; 0.173 ; 0.173 ;
;    Cell                ;        ; 2     ; 0.108       ; 22         ; 0.000 ; 0.108 ;
;    uTco                ;        ; 1     ; 0.205       ; 42         ; 0.205 ; 0.205 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 4.129       ; 64         ; 0.000 ; 2.367 ;
;    Cell                ;        ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.571   ; 5.571   ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.571 ;   2.219 ; RR ; IC   ; 1      ; FF_X14_Y101_N56   ; Low Power  ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                                                                                                                ;
;   5.571 ;   0.000 ; RR ; CELL ; 1      ; FF_X14_Y101_N56   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                    ;
; 6.057   ; 0.486   ;    ;      ;        ;                   ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.776 ;   0.205 ; RR ; uTco ; 1      ; FF_X14_Y101_N56   ;            ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                                                                                                                  ;
;   5.884 ;   0.108 ; RR ; CELL ; 5      ; FF_X14_Y101_N56   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutb[17] ;
;   6.057 ;   0.173 ; RR ; IC   ; 1      ; FF_X13_Y101_N31   ; Mixed      ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]|clrn                                                                                                                                                                                                                                                                          ;
;   6.057 ;   0.000 ; RR ; CELL ; 1      ; FF_X13_Y101_N31   ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]                                                                               ;
+---------+---------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 5.560   ; 5.560    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                      ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                      ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                                                                                                                                                   ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   6.481 ;   2.367  ; RR ; IC   ; 1      ; FF_X13_Y101_N31   ; High Speed ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]|clk                                                                                                                                                                                             ;
;   6.481 ;   0.000  ; RR ; CELL ; 1      ; FF_X13_Y101_N31   ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0] ;
;   5.560 ;   -0.921 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                              ;
; 5.560   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                    ;
; 5.637   ; 0.077    ;    ; uTh  ; 1      ; FF_X13_Y101_N31   ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0] ;
+---------+----------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #20: Removal slack is 0.422 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                  ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|twentynm_xcvr_avmm:xcvr_avmm_inst|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|twentynm_xcvr_avmm:xcvr_avmm_inst|avmm_read_cycles_cnt[1]                                                            ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                           ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                           ;
; Data Arrival Time  ; 6.083                                                                                                                                                                                                                    ;
; Data Required Time ; 5.661                                                                                                                                                                                                                    ;
; Slack              ; 0.422                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.512 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.545       ; 64         ; 0.000 ; 2.219 ;
;    Cell                ;       ; 4     ; 2.026       ; 36         ; 0.000 ; 1.105 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.201       ; 39         ; 0.201 ; 0.201 ;
;    Cell                ;       ; 2     ; 0.104       ; 20         ; 0.000 ; 0.104 ;
;    uTco                ;       ; 1     ; 0.207       ; 40         ; 0.207 ; 0.207 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 4.160       ; 64         ; 0.000 ; 2.398 ;
;    Cell                ;       ; 4     ; 2.352       ; 36         ; 0.000 ; 1.378 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                             ;
; 5.571   ; 5.571   ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                              ;
;   0.550 ;   0.550 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                              ;
;   1.655 ;   1.105 ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                                                                                                           ;
;   2.981 ;   1.326 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                   ;
;   3.352 ;   0.371 ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                  ;
;   5.571 ;   2.219 ; RR ; IC   ; 1      ; FF_X27_Y123_N46   ; Low Power  ; i_system_bd|ad9680_jesd204|link_pll|xcvr_avmm_inst|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                    ;
;   5.571 ;   0.000 ; RR ; CELL ; 1      ; FF_X27_Y123_N46   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|twentynm_xcvr_avmm:xcvr_avmm_inst|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                     ;
; 6.083   ; 0.512   ;    ;      ;        ;                   ;            ; data path                                                                                                                                                                                                                                    ;
;   5.778 ;   0.207 ; RR ; uTco ; 1      ; FF_X27_Y123_N46   ;            ; i_system_bd|ad9680_jesd204|link_pll|xcvr_avmm_inst|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                      ;
;   5.882 ;   0.104 ; RR ; CELL ; 4      ; FF_X27_Y123_N46   ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|twentynm_xcvr_avmm:xcvr_avmm_inst|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_mlab/laboutb[10] ;
;   6.083 ;   0.201 ; RR ; IC   ; 1      ; FF_X27_Y123_N5    ; Low Power  ; i_system_bd|ad9680_jesd204|link_pll|xcvr_avmm_inst|avmm_read_cycles_cnt[1]|clrn                                                                                                                                                              ;
;   6.083 ;   0.000 ; RR ; CELL ; 1      ; FF_X27_Y123_N5    ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|twentynm_xcvr_avmm:xcvr_avmm_inst|avmm_read_cycles_cnt[1]                                                                                ;
+---------+---------+----+------+--------+-------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                               ;
; 5.572   ; 5.572    ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AK16          ;            ; sys_clk                                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|i                                                                                                                                               ;
;   0.550 ;   0.550  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input|o                                                                                                                                               ;
;   1.928 ;   1.378  ; RR ; CELL ; 1      ; IOIBUF_X78_Y7_N32 ;            ; sys_clk~input~io_48_lvds_tile_hps/cdata_pb13_in[0]                                                                                                            ;
;   3.690 ;   1.762  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I19  ; High Speed ; sys_clk~inputCLKENA0|inclk                                                                                                                                    ;
;   4.114 ;   0.424  ; RR ; CELL ; 18372  ; CLKCTRL_2A_G_I19  ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                   ;
;   6.512 ;   2.398  ; RR ; IC   ; 1      ; FF_X27_Y123_N5    ; Low Power  ; i_system_bd|ad9680_jesd204|link_pll|xcvr_avmm_inst|avmm_read_cycles_cnt[1]|clk                                                                                ;
;   6.512 ;   0.000  ; RR ; CELL ; 1      ; FF_X27_Y123_N5    ; Low Power  ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|twentynm_xcvr_avmm:xcvr_avmm_inst|avmm_read_cycles_cnt[1] ;
;   5.572 ;   -0.940 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                       ;
; 5.572   ; 0.000    ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                             ;
; 5.661   ; 0.089    ;    ; uTh  ; 1      ; FF_X27_Y123_N5    ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|twentynm_xcvr_avmm:xcvr_avmm_inst|avmm_read_cycles_cnt[1] ;
+---------+----------+----+------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


