<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: -6 (means success: 0)
should_fail_because: this test imported from yosys repository contains intentional syntax error
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/ccx.v.html" target="file-frame">third_party/tests/utd-sv/ccx.v</a>
defines: 
time_elapsed: 0.008s
ram usage: 9956 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tests/utd-sv/ccx.v.html" target="file-frame">third_party/tests/utd-sv/ccx.v</a>
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Warning::PARSE_ARGS Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: ccx.v
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tests/utd-sv/ccx.v.html" target="file-frame">third_party/tests/utd-sv/ccx.v</a> to parse list
Adding file &#34;sys.h&#34; to parse list
Warning::UTIL sys.h:1 File (/tmpfs/src/github/sv-tests/third_party/tests/utd-sv/sys.h) has an unsupported extension (.h), Odin only supports {  .v .vh }
Adding file &#34;iop.h&#34; to parse list
Warning::UTIL iop.h:1 File (/tmpfs/src/github/sv-tests/third_party/tests/utd-sv/iop.h) has an unsupported extension (.h), Odin only supports {  .v .vh }
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: 	ccx
==========================
Error::AST ccx.v:317 Can&#39;t find module name bw_clk_cl_ccx_cmp
317: 			       .cluster_cken(clk_ccx_cken));	 // Templated
/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/odin_ii_1594197711127/work/ODIN_II/SRC/ast_elaborate.cpp:930: ast_node_t* build_hierarchy(ast_node_t*, ast_node_t*, int, sc_hierarchy*, bool, bool, e_data*): Fatal error

</pre>
</body>