{"auto_keywords": [{"score": 0.022759703560610627, "phrase": "umc"}, {"score": 0.00481495049065317, "phrase": "threshold_voltage_tuning"}, {"score": 0.004690305164360866, "phrase": "faster_activation"}, {"score": 0.004568871736067739, "phrase": "lower_noise"}, {"score": 0.004450568197899267, "phrase": "tri-mode_mtcmos_circuits"}, {"score": 0.004278807087784626, "phrase": "new_threshold_voltage_tuning_methodology"}, {"score": 0.003703611021999795, "phrase": "smaller_sleep_transistors"}, {"score": 0.0032908057622663732, "phrase": "threshold_voltage_tuning_strategy"}, {"score": 0.0031636612155559267, "phrase": "activation_noise"}, {"score": 0.0030414140732789186, "phrase": "activation_delay"}, {"score": 0.0027741761880779535, "phrase": "additional_sleep_transistors"}, {"score": 0.0022777800735119405, "phrase": "previously_published_noise-aware_mtcmos_circuit"}, {"score": 0.002218668420806254, "phrase": "standard_zero-body-biased_high_threshold_voltage_sleep_transistors"}], "paper_keywords": ["Activation delay", " forward body bias", " leakage power", " SLEEP to ACTIVE mode transition noise"], "paper_abstract": "A new threshold voltage tuning methodology is explored in this paper to minimize the peak power/ground bouncing noise with smaller sleep transistors in multi-threshold CMOS (MTCMOS) circuits. Different circuit techniques with the threshold voltage tuning strategy lower the activation noise, the activation delay, and the size of the additional sleep transistors by up to 27.76%, 32.66%, and 85.71%, respectively, as compared to a previously published noise-aware MTCMOS circuit with standard zero-body-biased high threshold voltage sleep transistors in a UMC 80-nm CMOS technology.", "paper_title": "Threshold Voltage Tuning for Faster Activation With Lower Noise in Tri-Mode MTCMOS Circuits", "paper_id": "WOS:000302085300015"}