{
	"author": ["Bo Yang", "Amit Sanghani", "Shantanu Sarangi", "Chunsheng Liu"],
	"booktitle": "DATE",
	"crossref": "conf/date/2011",
	"dblpkey": "conf/date/YangSSL11",
	"ee": "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5763042",
	"pages": "197-203",
	"publisher": "IEEE",
	"stemmed": ["a", "clock", "gate", "base", "captur", "power", "droop", "reduct", "methodolog", "for", "at", "speed", "scan", "test"],
	"tag": ["reduction", "testing"],
	"title": "A clock-gating based capture power droop reduction methodology for at-speed scan testing",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2011
}