bank
banks
subbank
subbanks
queue
buffering
cycle
port
logical
mp
lbr
unbuffered
streams
efficiency
cray
interconnection
processor
reference
stride
ports
conflicts
bailey
register
processors
references
stream
strides
loading
buffered
latency
logical bank
bank cycle
cycle time
logical banks
reference streams
the bank
bank model
the logical
y mp
cray y
the efficiency
queue size
of banks
the lbr
the unbuffered
efficiency is
the cray
the subbank
a reference
interconnection network
the processor
successful reference
unbuffered case
per logical
vector simulation
a queue
the vector
vector register
lbr is
the interconnection
bank cycle time
the logical bank
the bank cycle
logical bank model
cray y mp
number of banks
the cray y
the efficiency is
cycle time is
a logical bank
queue size of
a queue size
per logical bank
cycle time and
of reference streams
the unbuffered case
a successful reference
independent reference streams
with a queue
number of reference
the number of
size of four
the bailey model
of logical banks
cycle time the
the efficiency in
cycle time of
the lbr is
subbanks per logical
smith and taylor
