{
    "DESIGN_NAME": "top_ew_algofoogle",
    "ROUTING_CORES": 6,
    "KLAYOUT_XOR_THREADS": 6,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/raybox-zero/src/rtl/top_ew_algofoogle.v",
        "dir::../../verilog/rtl/raybox-zero/src/rtl/debug_overlay.v",
        "dir::../../verilog/rtl/raybox-zero/src/rtl/fixed_point_params.v",
        "dir::../../verilog/rtl/raybox-zero/src/rtl/helpers.v",
        "dir::../../verilog/rtl/raybox-zero/src/rtl/lzc.v",
        "dir::../../verilog/rtl/raybox-zero/src/rtl/map_overlay.v",
        "dir::../../verilog/rtl/raybox-zero/src/rtl/map_rom.v",
        "dir::../../verilog/rtl/raybox-zero/src/rtl/pov.v",
        "dir::../../verilog/rtl/raybox-zero/src/rtl/rbzero.v",
        "dir::../../verilog/rtl/raybox-zero/src/rtl/reciprocal.v",
        "dir::../../verilog/rtl/raybox-zero/src/rtl/row_render.v",
        "dir::../../verilog/rtl/raybox-zero/src/rtl/spi_registers.v",
        "dir::../../verilog/rtl/raybox-zero/src/rtl/vga_mux.v",
        "dir::../../verilog/rtl/raybox-zero/src/rtl/vga_sync.v",
        "dir::../../verilog/rtl/raybox-zero/src/rtl/wall_tracer.v"
    ],
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 600 600",
    "CLOCK_PORT": "i_clk",
    "CLOCK_NET": "top_ew_algofoogle.i_clk",
    "CLOCK_PERIOD": 40.0,
    "DESIGN_IS_CORE": 0,
    "RT_MAX_LAYER": "met4",
    "PL_TARGET_DENSITY": 0.5,
    "VDD_NETS": ["vccd1"],
    "GND_NETS": ["vssd1"],
    "RUN_CVC": 1,
    "PL_BASIC_PLACEMENT": 0
}
