# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do 4bits_RCA_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jh730/Documents/ECE_550/Lab_2 {C:/Users/jh730/Documents/ECE_550/Lab_2/RCA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:51 on Sep 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jh730/Documents/ECE_550/Lab_2" C:/Users/jh730/Documents/ECE_550/Lab_2/RCA.v 
# -- Compiling module RCA
# 
# Top level modules:
# 	RCA
# End time: 11:40:51 on Sep 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jh730/Documents/ECE_550/Lab_2 {C:/Users/jh730/Documents/ECE_550/Lab_2/fa.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:51 on Sep 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jh730/Documents/ECE_550/Lab_2" C:/Users/jh730/Documents/ECE_550/Lab_2/fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 11:40:51 on Sep 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jh730/Documents/ECE_550/Lab_2 {C:/Users/jh730/Documents/ECE_550/Lab_2/RCA_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:51 on Sep 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jh730/Documents/ECE_550/Lab_2" C:/Users/jh730/Documents/ECE_550/Lab_2/RCA_tb.v 
# -- Compiling module RCA_tb
# 
# Top level modules:
# 	RCA_tb
# End time: 11:40:51 on Sep 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  RCA_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" RCA_tb 
# Start time: 11:40:51 on Sep 06,2024
# Loading work.RCA_tb
# Loading work.RCA
# Loading work.fa
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 simulation start
# ** Note: $stop    : C:/Users/jh730/Documents/ECE_550/Lab_2/RCA_tb.v(58)
#    Time: 100 ns  Iteration: 1  Instance: /RCA_tb
# Break in Module RCA_tb at C:/Users/jh730/Documents/ECE_550/Lab_2/RCA_tb.v line 58
# End time: 11:58:46 on Sep 06,2024, Elapsed time: 0:17:55
# Errors: 0, Warnings: 0
