// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.3
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ==============================================================

// cpuControl
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 : Data signal of C0
//        bit 31~0 - C0[31:0] (Read/Write)
// 0x14 : reserved
// 0x18 : Data signal of rep
//        bit 31~0 - rep[31:0] (Read/Write)
// 0x1c : reserved
// 0x20 : Data signal of inc
//        bit 31~0 - inc[31:0] (Read/Write)
// 0x24 : reserved
// 0x28 : Data signal of index
//        bit 31~0 - index[31:0] (Read)
// 0x2c : Control signal of index
//        bit 0  - index_ap_vld (Read/COR)
//        others - reserved
// 0x30 : Data signal of counter
//        bit 31~0 - counter[31:0] (Read)
// 0x34 : Control signal of counter
//        bit 0  - counter_ap_vld (Read/COR)
//        others - reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XGPIO_BRAM_HLS_CPUCONTROL_ADDR_AP_CTRL      0x00
#define XGPIO_BRAM_HLS_CPUCONTROL_ADDR_GIE          0x04
#define XGPIO_BRAM_HLS_CPUCONTROL_ADDR_IER          0x08
#define XGPIO_BRAM_HLS_CPUCONTROL_ADDR_ISR          0x0c
#define XGPIO_BRAM_HLS_CPUCONTROL_ADDR_C0_DATA      0x10
#define XGPIO_BRAM_HLS_CPUCONTROL_BITS_C0_DATA      32
#define XGPIO_BRAM_HLS_CPUCONTROL_ADDR_REP_DATA     0x18
#define XGPIO_BRAM_HLS_CPUCONTROL_BITS_REP_DATA     32
#define XGPIO_BRAM_HLS_CPUCONTROL_ADDR_INC_DATA     0x20
#define XGPIO_BRAM_HLS_CPUCONTROL_BITS_INC_DATA     32
#define XGPIO_BRAM_HLS_CPUCONTROL_ADDR_INDEX_DATA   0x28
#define XGPIO_BRAM_HLS_CPUCONTROL_BITS_INDEX_DATA   32
#define XGPIO_BRAM_HLS_CPUCONTROL_ADDR_INDEX_CTRL   0x2c
#define XGPIO_BRAM_HLS_CPUCONTROL_ADDR_COUNTER_DATA 0x30
#define XGPIO_BRAM_HLS_CPUCONTROL_BITS_COUNTER_DATA 32
#define XGPIO_BRAM_HLS_CPUCONTROL_ADDR_COUNTER_CTRL 0x34

