#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002b799e0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0000000002bfa880_0 .var "Clk", 0 0;
v0000000002bfa060_0 .var "Reset", 0 0;
v0000000002bfa740_0 .var "Start", 0 0;
v0000000002bf9700_0 .var "address", 26 0;
v0000000002bf97a0_0 .var/i "counter", 31 0;
v0000000002bfa7e0_0 .net "cpu_mem_addr", 31 0, L_0000000002bf8760;  1 drivers
v0000000002bf8d00_0 .net "cpu_mem_data", 255 0, L_0000000002c44210;  1 drivers
v0000000002bfa4c0_0 .net "cpu_mem_enable", 0 0, L_0000000002c44a60;  1 drivers
v0000000002bf88a0_0 .net "cpu_mem_write", 0 0, L_0000000002c44f30;  1 drivers
v0000000002bf8c60_0 .var "flag", 0 0;
v0000000002bf8120_0 .var/i "i", 31 0;
v0000000002bf8ee0_0 .var "index", 4 0;
v0000000002bf92a0_0 .net "mem_cpu_ack", 0 0, L_0000000002c44600;  1 drivers
v0000000002bf9160_0 .net "mem_cpu_data", 255 0, v0000000002bfb8c0_0;  1 drivers
v0000000002bf9ca0_0 .var/i "outfile", 31 0;
v0000000002bfa2e0_0 .var/i "outfile2", 31 0;
v0000000002bf81c0_0 .var "tag", 23 0;
S_0000000002b7e170 .scope module, "CPU" "CPU" 2 23, 3 1 0, S_0000000002b799e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 256 "mem_data_i"
    .port_info 4 /INPUT 1 "mem_ack_i"
    .port_info 5 /OUTPUT 256 "mem_data_o"
    .port_info 6 /OUTPUT 32 "mem_addr_o"
    .port_info 7 /OUTPUT 1 "mem_enable_o"
    .port_info 8 /OUTPUT 1 "mem_write_o"
L_0000000002c44fa0 .functor OR 1, v0000000002be3b40_0, L_00000000027510a0, C4<0>, C4<0>;
L_0000000002c45010 .functor OR 1, v0000000002be3960_0, L_00000000027510a0, C4<0>, C4<0>;
L_0000000002c44b40 .functor OR 1, L_0000000002c44980, v0000000002b6e8b0_0, C4<0>, C4<0>;
v0000000002bf6a90_0 .net "ALURtSrc", 31 0, L_0000000002c58540;  1 drivers
v0000000002bf6270_0 .net "ALUresult", 31 0, v00000000027ae6d0_0;  1 drivers
v0000000002bf64f0_0 .net "EXMEMRegWrite_o", 0 0, v0000000002be2ce0_0;  1 drivers
v0000000002bf66d0_0 .net "EXMEM_RDaddr", 4 0, v0000000002be3e60_0;  1 drivers
v0000000002bf6770_0 .net "IDEX_RTaddr", 4 0, v0000000002be5b50_0;  1 drivers
v0000000002bf69f0_0 .net "IFIDEnable", 0 0, L_0000000002c45010;  1 drivers
v0000000002bf6b30_0 .net "IFIDaddr_o", 31 0, v0000000002be51f0_0;  1 drivers
v0000000002bf6c70_0 .net "IOperand", 31 0, v0000000002be5bf0_0;  1 drivers
v0000000002bf6d10_0 .net "MEMWBRegWrite_o", 0 0, v0000000002be5290_0;  1 drivers
v0000000002bf50f0_0 .net "MEMWB_RDaddr", 4 0, v0000000002be47f0_0;  1 drivers
v0000000002bf5230_0 .net "MUX8_data1", 7 0, L_0000000002c582c0;  1 drivers
v0000000002bf52d0_0 .net "MemRead_out", 0 0, v0000000002be29c0_0;  1 drivers
v0000000002bf5370_0 .net "RegRSdata_o", 31 0, L_0000000002c444b0;  1 drivers
v0000000002bf5410_0 .net "RegRTdata_o", 31 0, L_0000000002c44520;  1 drivers
v0000000002bfb000_0 .net "RegSrc", 31 0, L_0000000002c580e0;  1 drivers
L_0000000002bfc480 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000002bfb960_0 .net/2u *"_s16", 3 0, L_0000000002bfc480;  1 drivers
v0000000002bfbd20_0 .net *"_s19", 25 0, L_0000000002bf8f80;  1 drivers
v0000000002bfbb40_0 .net *"_s20", 25 0, L_0000000002bf8b20;  1 drivers
v0000000002bfb3c0_0 .net *"_s22", 23 0, L_0000000002bf8800;  1 drivers
L_0000000002bfc4c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002bfaba0_0 .net *"_s24", 1 0, L_0000000002bfc4c8;  1 drivers
v0000000002bfb280_0 .net *"_s26", 29 0, L_0000000002bf90c0;  1 drivers
L_0000000002bfc510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002bfb460_0 .net *"_s31", 1 0, L_0000000002bfc510;  1 drivers
v0000000002bfaa60_0 .net *"_s6", 29 0, L_0000000002bf9660;  1 drivers
L_0000000002bfc360 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002bfba00_0 .net *"_s8", 1 0, L_0000000002bfc360;  1 drivers
v0000000002bfbdc0_0 .net "addpc_out", 31 0, L_0000000002bf8bc0;  1 drivers
v0000000002bfad80_0 .net "branch", 0 0, L_0000000002c44980;  1 drivers
v0000000002bfb140_0 .net "branch_pc", 31 0, L_0000000002bfa100;  1 drivers
v0000000002bfb0a0_0 .net "clk_i", 0 0, v0000000002bfa880_0;  1 drivers
v0000000002bface0_0 .net "inst", 31 0, v0000000002be44d0_0;  1 drivers
v0000000002bfac40_0 .net "inst_addr", 31 0, v0000000002beeaf0_0;  1 drivers
v0000000002bfa9c0_0 .net "jump", 0 0, v0000000002b6e8b0_0;  1 drivers
v0000000002bfbe60_0 .net "mem_ack_i", 0 0, L_0000000002c44600;  alias, 1 drivers
v0000000002bfb780_0 .net "mem_addr_o", 31 0, L_0000000002bf8760;  alias, 1 drivers
v0000000002bfae20_0 .net "mem_data_i", 255 0, v0000000002bfb8c0_0;  alias, 1 drivers
v0000000002bfbaa0_0 .net "mem_data_o", 255 0, L_0000000002c44210;  alias, 1 drivers
v0000000002bfb320_0 .net "mem_enable_o", 0 0, L_0000000002c44a60;  alias, 1 drivers
v0000000002bfb500_0 .net "mem_stall", 0 0, L_00000000027510a0;  1 drivers
v0000000002bfb5a0_0 .net "mem_write_o", 0 0, L_0000000002c44f30;  alias, 1 drivers
v0000000002bfbbe0_0 .net "rst_i", 0 0, v0000000002bfa060_0;  1 drivers
v0000000002bfbf00_0 .net "signedextend_out", 31 0, L_0000000002c57a00;  1 drivers
v0000000002bfa920_0 .net "start_i", 0 0, v0000000002bfa740_0;  1 drivers
L_0000000002bf8e40 .part v0000000002be44d0_0, 26, 6;
L_0000000002bf9660 .part L_0000000002c57a00, 0, 30;
L_0000000002bf9de0 .concat [ 2 30 0 0], L_0000000002bfc360, L_0000000002bf9660;
L_0000000002bf9fc0 .part v0000000002be44d0_0, 21, 5;
L_0000000002bf8a80 .part v0000000002be44d0_0, 16, 5;
L_0000000002bf8f80 .part v0000000002be44d0_0, 0, 26;
L_0000000002bf8800 .part L_0000000002bf8f80, 0, 24;
L_0000000002bf8b20 .concat [ 2 24 0 0], L_0000000002bfc4c8, L_0000000002bf8800;
L_0000000002bf90c0 .concat [ 26 4 0 0], L_0000000002bf8b20, L_0000000002bfc480;
L_0000000002bfa100 .concat [ 30 2 0 0], L_0000000002bf90c0, L_0000000002bfc510;
L_0000000002c58860 .part v0000000002be44d0_0, 0, 16;
L_0000000002c57aa0 .part v0000000002be5bf0_0, 0, 6;
L_0000000002c58900 .part v0000000002be44d0_0, 21, 5;
L_0000000002c58c20 .part v0000000002be44d0_0, 16, 5;
L_0000000002c58cc0 .part v0000000002be44d0_0, 11, 5;
LS_0000000002c582c0_0_0 .concat [ 1 2 1 1], v0000000002b6d870_0, v0000000002b6e1d0_0, v0000000002b6d9b0_0, v0000000002b6e3b0_0;
LS_0000000002c582c0_0_4 .concat [ 1 1 1 0], v0000000002b6e310_0, v0000000002b6d690_0, v0000000002b6e590_0;
L_0000000002c582c0 .concat [ 5 3 0 0], LS_0000000002c582c0_0_0, LS_0000000002c582c0_0_4;
L_0000000002c57960 .part v0000000002be44d0_0, 21, 5;
L_0000000002c57500 .part v0000000002be44d0_0, 16, 5;
S_0000000002b7e2f0 .scope module, "ALU" "ALU" 3 212, 4 1 0, S_0000000002b7e170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
v0000000002b6e6d0_0 .net "ALUCtrl_i", 2 0, v0000000002b6ed10_0;  1 drivers
v0000000002b6d370_0 .var "Zero_o", 0 0;
v0000000002b6e770_0 .net "data1_i", 31 0, L_0000000002c584a0;  1 drivers
v0000000002b6d0f0_0 .net "data2_i", 31 0, L_0000000002c58ae0;  1 drivers
v0000000002b6deb0_0 .var "data_o", 31 0;
E_0000000002b5e240 .event edge, v0000000002b6e6d0_0, v0000000002b6e770_0, v0000000002b6d0f0_0, v0000000002b6deb0_0;
S_000000000275cb70 .scope module, "ALU_Control" "ALU_Control" 3 222, 5 1 0, S_0000000002b7e170;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
v0000000002b6ed10_0 .var "ALUCtrl_o", 2 0;
v0000000002b6d910_0 .net "ALUOp_i", 1 0, v0000000002be31e0_0;  1 drivers
v0000000002b6df50_0 .net "funct_i", 5 0, L_0000000002c57aa0;  1 drivers
E_0000000002b5e780 .event edge, v0000000002b6d910_0, v0000000002b6df50_0;
S_000000000275ccf0 .scope module, "AND_Branch" "AND" 3 177, 6 1 0, S_0000000002b7e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data1_i"
    .port_info 1 /INPUT 1 "data2_i"
    .port_info 2 /OUTPUT 1 "data_o"
L_0000000002c44980 .functor AND 1, v0000000002b6e090_0, L_0000000002c57e60, C4<1>, C4<1>;
v0000000002b6e130_0 .net "data1_i", 0 0, v0000000002b6e090_0;  1 drivers
v0000000002b6dff0_0 .net "data2_i", 0 0, L_0000000002c57e60;  1 drivers
v0000000002b6d7d0_0 .net "data_o", 0 0, L_0000000002c44980;  alias, 1 drivers
S_0000000002755e90 .scope module, "Add_PC" "Adder" 3 83, 7 1 0, S_0000000002b7e170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0000000002b6d410_0 .net "data1_in", 31 0, v0000000002beeaf0_0;  alias, 1 drivers
L_0000000002bfc318 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002b6d190_0 .net "data2_in", 31 0, L_0000000002bfc318;  1 drivers
v0000000002b6d550_0 .net "data_o", 31 0, L_0000000002bf8bc0;  alias, 1 drivers
L_0000000002bf8bc0 .arith/sum 32, v0000000002beeaf0_0, L_0000000002bfc318;
S_0000000002756010 .scope module, "Control" "Control" 3 68, 8 1 0, S_0000000002b7e170;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op_i"
    .port_info 1 /OUTPUT 1 "RegWrite_o"
    .port_info 2 /OUTPUT 1 "MemtoReg_o"
    .port_info 3 /OUTPUT 1 "Branch_o"
    .port_info 4 /OUTPUT 1 "MemRead_o"
    .port_info 5 /OUTPUT 1 "MemWrite_o"
    .port_info 6 /OUTPUT 1 "RegDst_o"
    .port_info 7 /OUTPUT 2 "ALUOp_o"
    .port_info 8 /OUTPUT 1 "ALUSrc_o"
    .port_info 9 /OUTPUT 1 "Jump_o"
v0000000002b6e1d0_0 .var "ALUOp_o", 1 0;
v0000000002b6d870_0 .var "ALUSrc_o", 0 0;
v0000000002b6e090_0 .var "Branch_o", 0 0;
v0000000002b6e8b0_0 .var "Jump_o", 0 0;
v0000000002b6e310_0 .var "MemRead_o", 0 0;
v0000000002b6e3b0_0 .var "MemWrite_o", 0 0;
v0000000002b6d690_0 .var "MemtoReg_o", 0 0;
v0000000002b6e4f0_0 .net "Op_i", 5 0, L_0000000002bf8e40;  1 drivers
v0000000002b6d9b0_0 .var "RegDst_o", 0 0;
v0000000002b6e590_0 .var "RegWrite_o", 0 0;
E_0000000002b5e080 .event edge, v0000000002b6e4f0_0;
S_00000000027535d0 .scope module, "EQ_Regdata" "EQ" 3 183, 9 1 0, S_0000000002b7e170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 1 "data_o"
v0000000002b6d4b0_0 .net *"_s0", 0 0, L_0000000002c57dc0;  1 drivers
L_0000000002bfc558 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000000002b6e630_0 .net/2s *"_s2", 1 0, L_0000000002bfc558;  1 drivers
L_0000000002bfc5a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002b6d730_0 .net/2s *"_s4", 1 0, L_0000000002bfc5a0;  1 drivers
v0000000002b4c9e0_0 .net *"_s6", 1 0, L_0000000002c58180;  1 drivers
v0000000002b4ca80_0 .net "data1_i", 31 0, L_0000000002c444b0;  alias, 1 drivers
v0000000002b4cc60_0 .net "data2_i", 31 0, L_0000000002c44520;  alias, 1 drivers
v0000000002b4cda0_0 .net "data_o", 0 0, L_0000000002c57e60;  alias, 1 drivers
L_0000000002c57dc0 .cmp/eq 32, L_0000000002c444b0, L_0000000002c44520;
L_0000000002c58180 .functor MUXZ 2, L_0000000002bfc5a0, L_0000000002bfc558, L_0000000002c57dc0, C4<>;
L_0000000002c57e60 .part L_0000000002c58180, 0, 1;
S_0000000002753750 .scope module, "EXMEM" "EXMEM" 3 274, 10 1 0, S_0000000002b7e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "start_i"
    .port_info 2 /INPUT 1 "RegWrite_i"
    .port_info 3 /INPUT 1 "MemtoReg_i"
    .port_info 4 /INPUT 1 "MemRead_i"
    .port_info 5 /INPUT 1 "MemWrite_i"
    .port_info 6 /INPUT 1 "ALUzero_i"
    .port_info 7 /INPUT 32 "ALUdata_i"
    .port_info 8 /INPUT 5 "RegWaddr_i"
    .port_info 9 /INPUT 32 "MemWdata_i"
    .port_info 10 /INPUT 1 "EXMEMEnable_i"
    .port_info 11 /OUTPUT 1 "RegWrite_o"
    .port_info 12 /OUTPUT 1 "MemtoReg_o"
    .port_info 13 /OUTPUT 1 "MemRead_o"
    .port_info 14 /OUTPUT 1 "MemWrite_o"
    .port_info 15 /OUTPUT 1 "ALUzero_o"
    .port_info 16 /OUTPUT 32 "ALUdata_o"
    .port_info 17 /OUTPUT 5 "RegWaddr_o"
    .port_info 18 /OUTPUT 32 "MemWdata_o"
v00000000027ae3b0_0 .net "ALUdata_i", 31 0, v0000000002b6deb0_0;  1 drivers
v00000000027ae6d0_0 .var "ALUdata_o", 31 0;
o0000000002b87218 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002766800_0 .net "ALUzero_i", 0 0, o0000000002b87218;  0 drivers
v0000000002be3280_0 .var "ALUzero_o", 0 0;
v0000000002be24c0_0 .net "EXMEMEnable_i", 0 0, L_00000000027510a0;  alias, 1 drivers
v0000000002be3aa0_0 .net "MemRead_i", 0 0, v0000000002be29c0_0;  alias, 1 drivers
v0000000002be21a0_0 .var "MemRead_o", 0 0;
v0000000002be2f60_0 .net "MemWdata_i", 31 0, L_0000000002c58540;  alias, 1 drivers
v0000000002be2380_0 .var "MemWdata_o", 31 0;
v0000000002be2420_0 .net "MemWrite_i", 0 0, v0000000002be2ba0_0;  1 drivers
v0000000002be3640_0 .var "MemWrite_o", 0 0;
v0000000002be3d20_0 .net "MemtoReg_i", 0 0, v0000000002be3460_0;  1 drivers
v0000000002be2a60_0 .var "MemtoReg_o", 0 0;
v0000000002be2560_0 .net "RegWaddr_i", 4 0, L_0000000002c57d20;  1 drivers
v0000000002be3e60_0 .var "RegWaddr_o", 4 0;
v0000000002be2240_0 .net "RegWrite_i", 0 0, v0000000002be5150_0;  1 drivers
v0000000002be2ce0_0 .var "RegWrite_o", 0 0;
v0000000002be36e0_0 .net "clk_i", 0 0, v0000000002bfa880_0;  alias, 1 drivers
v0000000002be3780_0 .net "start_i", 0 0, v0000000002bfa740_0;  alias, 1 drivers
E_0000000002b5e100/0 .event negedge, v0000000002be3780_0;
E_0000000002b5e100/1 .event posedge, v0000000002be36e0_0;
E_0000000002b5e100 .event/or E_0000000002b5e100/0, E_0000000002b5e100/1;
S_0000000002797ec0 .scope module, "Forwarding_Unit" "Forwarding_Unit" 3 310, 11 1 0, S_0000000002b7e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EXMEMRegWrite_i"
    .port_info 1 /INPUT 1 "MEMWBRegWrite_i"
    .port_info 2 /INPUT 5 "IDEXRs_i"
    .port_info 3 /INPUT 5 "IDEXRt_i"
    .port_info 4 /INPUT 5 "EXMEMRd_i"
    .port_info 5 /INPUT 5 "MEMWBRd_i"
    .port_info 6 /OUTPUT 2 "ForwardA_o"
    .port_info 7 /OUTPUT 2 "ForwardB_o"
v0000000002be3320_0 .net "EXMEMRd_i", 4 0, v0000000002be3e60_0;  alias, 1 drivers
v0000000002be3a00_0 .net "EXMEMRegWrite_i", 0 0, v0000000002be2ce0_0;  alias, 1 drivers
v0000000002be3c80_0 .var "ForwardA_o", 1 0;
v0000000002be3140_0 .var "ForwardB_o", 1 0;
v0000000002be33c0_0 .net "IDEXRs_i", 4 0, v0000000002be35a0_0;  1 drivers
v0000000002be3000_0 .net "IDEXRt_i", 4 0, v0000000002be5b50_0;  alias, 1 drivers
v0000000002be22e0_0 .net "MEMWBRd_i", 4 0, v0000000002be47f0_0;  alias, 1 drivers
v0000000002be3820_0 .net "MEMWBRegWrite_i", 0 0, v0000000002be5290_0;  alias, 1 drivers
E_0000000002b62080/0 .event edge, v0000000002be2ce0_0, v0000000002be3e60_0, v0000000002be33c0_0, v0000000002be3820_0;
E_0000000002b62080/1 .event edge, v0000000002be22e0_0, v0000000002be3000_0;
E_0000000002b62080 .event/or E_0000000002b62080/0, E_0000000002b62080/1;
S_0000000002797460 .scope module, "HazardDetection_Unit" "HazardDetection_Unit" 3 337, 12 1 0, S_0000000002b7e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IDEXMemRead_i"
    .port_info 1 /INPUT 5 "IDEXRt_i"
    .port_info 2 /INPUT 5 "IFIDRs_i"
    .port_info 3 /INPUT 5 "IFIDRt_i"
    .port_info 4 /OUTPUT 1 "PCWrite_o"
    .port_info 5 /OUTPUT 1 "IFIDWrite_o"
    .port_info 6 /OUTPUT 1 "ControlSrc_o"
v0000000002be3dc0_0 .var "ControlSrc_o", 0 0;
v0000000002be2ec0_0 .net "IDEXMemRead_i", 0 0, v0000000002be29c0_0;  alias, 1 drivers
v0000000002be38c0_0 .net "IDEXRt_i", 4 0, v0000000002be5b50_0;  alias, 1 drivers
v0000000002be27e0_0 .net "IFIDRs_i", 4 0, L_0000000002c57960;  1 drivers
v0000000002be30a0_0 .net "IFIDRt_i", 4 0, L_0000000002c57500;  1 drivers
v0000000002be3960_0 .var "IFIDWrite_o", 0 0;
v0000000002be3b40_0 .var "PCWrite_o", 0 0;
E_0000000002b62bc0 .event edge, v0000000002be3aa0_0, v0000000002be3000_0, v0000000002be27e0_0, v0000000002be30a0_0;
S_00000000027975e0 .scope module, "IAdd" "Adder" 3 89, 7 1 0, S_0000000002b7e170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0000000002be26a0_0 .net "data1_in", 31 0, v0000000002be51f0_0;  alias, 1 drivers
v0000000002be2600_0 .net "data2_in", 31 0, L_0000000002bf9de0;  1 drivers
v0000000002be2740_0 .net "data_o", 31 0, L_0000000002bf9980;  1 drivers
L_0000000002bf9980 .arith/sum 32, v0000000002be51f0_0, L_0000000002bf9de0;
S_00000000027849e0 .scope module, "IDEX" "IDEX" 3 241, 13 1 0, S_0000000002b7e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "start_i"
    .port_info 2 /INPUT 1 "RegWrite_i"
    .port_info 3 /OUTPUT 1 "RegWrite_o"
    .port_info 4 /INPUT 1 "MemtoReg_i"
    .port_info 5 /OUTPUT 1 "MemtoReg_o"
    .port_info 6 /INPUT 1 "MemRead_i"
    .port_info 7 /OUTPUT 1 "MemRead_o"
    .port_info 8 /INPUT 1 "MemWrite_i"
    .port_info 9 /OUTPUT 1 "MemWrite_o"
    .port_info 10 /INPUT 1 "RegDst_i"
    .port_info 11 /OUTPUT 1 "RegDst_o"
    .port_info 12 /INPUT 2 "ALUOp_i"
    .port_info 13 /OUTPUT 2 "ALUOp_o"
    .port_info 14 /INPUT 1 "ALUSrc_i"
    .port_info 15 /OUTPUT 1 "ALUSrc_o"
    .port_info 16 /INPUT 32 "addr_i"
    .port_info 17 /OUTPUT 32 "addr_o"
    .port_info 18 /INPUT 32 "RSdata_i"
    .port_info 19 /OUTPUT 32 "RSdata_o"
    .port_info 20 /INPUT 32 "RTdata_i"
    .port_info 21 /OUTPUT 32 "RTdata_o"
    .port_info 22 /INPUT 32 "Sign_Extend_i"
    .port_info 23 /OUTPUT 32 "Sign_Extend_o"
    .port_info 24 /INPUT 5 "RSaddr_i"
    .port_info 25 /OUTPUT 5 "RSaddr_o"
    .port_info 26 /INPUT 5 "RTaddr_i"
    .port_info 27 /OUTPUT 5 "RTaddr_o"
    .port_info 28 /INPUT 5 "RDaddr_i"
    .port_info 29 /OUTPUT 5 "RDaddr_o"
    .port_info 30 /INPUT 1 "IDEXEnable_i"
v0000000002be3f00_0 .net "ALUOp_i", 1 0, L_0000000002c57b40;  1 drivers
v0000000002be31e0_0 .var "ALUOp_o", 1 0;
v0000000002be2880_0 .net "ALUSrc_i", 0 0, L_0000000002c58040;  1 drivers
v0000000002be2060_0 .var "ALUSrc_o", 0 0;
v0000000002be2100_0 .net "IDEXEnable_i", 0 0, L_00000000027510a0;  alias, 1 drivers
v0000000002be2920_0 .net "MemRead_i", 0 0, L_0000000002c585e0;  1 drivers
v0000000002be29c0_0 .var "MemRead_o", 0 0;
v0000000002be2b00_0 .net "MemWrite_i", 0 0, L_0000000002c58a40;  1 drivers
v0000000002be2ba0_0 .var "MemWrite_o", 0 0;
v0000000002be2c40_0 .net "MemtoReg_i", 0 0, L_0000000002c58b80;  1 drivers
v0000000002be3460_0 .var "MemtoReg_o", 0 0;
v0000000002be2d80_0 .net "RDaddr_i", 4 0, L_0000000002c58cc0;  1 drivers
v0000000002be3500_0 .var "RDaddr_o", 4 0;
v0000000002be2e20_0 .net "RSaddr_i", 4 0, L_0000000002c58900;  1 drivers
v0000000002be35a0_0 .var "RSaddr_o", 4 0;
v00000000027aeb30_0 .net "RSdata_i", 31 0, L_0000000002c444b0;  alias, 1 drivers
v0000000002be58d0_0 .var "RSdata_o", 31 0;
v0000000002be4110_0 .net "RTaddr_i", 4 0, L_0000000002c58c20;  1 drivers
v0000000002be5b50_0 .var "RTaddr_o", 4 0;
v0000000002be4930_0 .net "RTdata_i", 31 0, L_0000000002c44520;  alias, 1 drivers
v0000000002be4e30_0 .var "RTdata_o", 31 0;
v0000000002be5510_0 .net "RegDst_i", 0 0, L_0000000002c58fe0;  1 drivers
v0000000002be46b0_0 .var "RegDst_o", 0 0;
v0000000002be5d30_0 .net "RegWrite_i", 0 0, L_0000000002c58220;  1 drivers
v0000000002be5150_0 .var "RegWrite_o", 0 0;
v0000000002be5c90_0 .net "Sign_Extend_i", 31 0, L_0000000002c57a00;  alias, 1 drivers
v0000000002be5bf0_0 .var "Sign_Extend_o", 31 0;
v0000000002be5dd0_0 .net "addr_i", 31 0, v0000000002be51f0_0;  alias, 1 drivers
v0000000002be5e70_0 .var "addr_o", 31 0;
v0000000002be49d0_0 .net "clk_i", 0 0, v0000000002bfa880_0;  alias, 1 drivers
v0000000002be55b0_0 .net "start_i", 0 0, v0000000002bfa740_0;  alias, 1 drivers
S_00000000027836e0 .scope module, "IFID" "IFID" 3 230, 14 1 0, S_0000000002b7e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "start_i"
    .port_info 2 /INPUT 32 "addr_i"
    .port_info 3 /INPUT 32 "inst_i"
    .port_info 4 /INPUT 1 "IFIDWrite_i"
    .port_info 5 /INPUT 1 "Flush_i"
    .port_info 6 /OUTPUT 32 "addr_o"
    .port_info 7 /OUTPUT 32 "inst_o"
v0000000002be41b0_0 .net "Flush_i", 0 0, L_0000000002c44b40;  1 drivers
v0000000002be4430_0 .net "IFIDWrite_i", 0 0, L_0000000002c45010;  alias, 1 drivers
v0000000002be5f10_0 .net "addr_i", 31 0, L_0000000002bf8bc0;  alias, 1 drivers
v0000000002be51f0_0 .var "addr_o", 31 0;
v0000000002be56f0_0 .net "clk_i", 0 0, v0000000002bfa880_0;  alias, 1 drivers
v0000000002be4a70_0 .net "inst_i", 31 0, L_0000000002c44c20;  1 drivers
v0000000002be44d0_0 .var "inst_o", 31 0;
v0000000002be5010_0 .net "start_i", 0 0, v0000000002bfa740_0;  alias, 1 drivers
S_00000000027801b0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 106, 15 1 0, S_0000000002b7e170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0000000002c44c20 .functor BUFZ 32, L_0000000002bf9a20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000002be5a10_0 .net *"_s0", 31 0, L_0000000002bf9a20;  1 drivers
v0000000002be4390_0 .net *"_s2", 31 0, L_0000000002bf9ac0;  1 drivers
v0000000002be4250_0 .net *"_s4", 29 0, L_0000000002bf84e0;  1 drivers
L_0000000002bfc3a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002be4b10_0 .net *"_s6", 1 0, L_0000000002bfc3a8;  1 drivers
v0000000002be4750_0 .net "addr_i", 31 0, v0000000002beeaf0_0;  alias, 1 drivers
v0000000002be4570_0 .net "instr_o", 31 0, L_0000000002c44c20;  alias, 1 drivers
v0000000002be4cf0 .array "memory", 255 0, 31 0;
L_0000000002bf9a20 .array/port v0000000002be4cf0, L_0000000002bf9ac0;
L_0000000002bf84e0 .part v0000000002beeaf0_0, 2, 30;
L_0000000002bf9ac0 .concat [ 30 2 0 0], L_0000000002bf84e0, L_0000000002bfc3a8;
S_0000000002780330 .scope module, "MEMWB" "MEMWB" 3 294, 16 1 0, S_0000000002b7e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "start_i"
    .port_info 2 /INPUT 1 "RegWrite_i"
    .port_info 3 /INPUT 1 "MemtoReg_i"
    .port_info 4 /INPUT 32 "ReadData_i"
    .port_info 5 /INPUT 32 "ALUdata_i"
    .port_info 6 /INPUT 5 "RegWaddr_i"
    .port_info 7 /INPUT 1 "MEMWBEnable_i"
    .port_info 8 /OUTPUT 1 "RegWrite_o"
    .port_info 9 /OUTPUT 1 "MemtoReg_o"
    .port_info 10 /OUTPUT 32 "ReadData_o"
    .port_info 11 /OUTPUT 32 "ALUdata_o"
    .port_info 12 /OUTPUT 5 "RegWaddr_o"
v0000000002be4ed0_0 .net "ALUdata_i", 31 0, v00000000027ae6d0_0;  alias, 1 drivers
v0000000002be4070_0 .var "ALUdata_o", 31 0;
v0000000002be4f70_0 .net "MEMWBEnable_i", 0 0, L_00000000027510a0;  alias, 1 drivers
v0000000002be4c50_0 .net "MemtoReg_i", 0 0, v0000000002be2a60_0;  1 drivers
v0000000002be4bb0_0 .var "MemtoReg_o", 0 0;
v0000000002be42f0_0 .net "ReadData_i", 31 0, L_0000000002750e00;  1 drivers
v0000000002be4610_0 .var "ReadData_o", 31 0;
v0000000002be5650_0 .net "RegWaddr_i", 4 0, v0000000002be3e60_0;  alias, 1 drivers
v0000000002be47f0_0 .var "RegWaddr_o", 4 0;
v0000000002be5790_0 .net "RegWrite_i", 0 0, v0000000002be2ce0_0;  alias, 1 drivers
v0000000002be5290_0 .var "RegWrite_o", 0 0;
v0000000002be4d90_0 .net "clk_i", 0 0, v0000000002bfa880_0;  alias, 1 drivers
v0000000002be4890_0 .net "start_i", 0 0, v0000000002bfa740_0;  alias, 1 drivers
S_0000000002735570 .scope module, "MUX8" "MUX8" 3 331, 17 1 0, S_0000000002b7e170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1_i"
    .port_info 1 /INPUT 8 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 8 "data_o"
v0000000002be5830_0 .net *"_s8", 0 0, L_0000000002c58d60;  1 drivers
v0000000002be50b0_0 .net "data1_i", 7 0, L_0000000002c582c0;  alias, 1 drivers
L_0000000002bfc750 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000000002be53d0_0 .net "data2_i", 7 0, L_0000000002bfc750;  1 drivers
v0000000002be5330_0 .net "data_o", 7 0, L_0000000002c58e00;  1 drivers
v0000000002be5470_0 .net "select_i", 0 0, v0000000002be3dc0_0;  1 drivers
L_0000000002c58220 .part L_0000000002c58e00, 7, 1;
L_0000000002c58b80 .part L_0000000002c58e00, 6, 1;
L_0000000002c585e0 .part L_0000000002c58e00, 5, 1;
L_0000000002c58a40 .part L_0000000002c58e00, 4, 1;
L_0000000002c58fe0 .part L_0000000002c58e00, 3, 1;
L_0000000002c57b40 .part L_0000000002c58e00, 1, 2;
L_0000000002c58040 .part L_0000000002c58e00, 0, 1;
L_0000000002c58d60 .reduce/nor v0000000002be3dc0_0;
L_0000000002c58e00 .functor MUXZ 8, L_0000000002bfc750, L_0000000002c582c0, L_0000000002c58d60, C4<>;
S_0000000002bec6a0 .scope module, "MUX_ALURsSrc" "MUX32_3I" 3 189, 18 1 0, S_0000000002b7e170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
L_0000000002bfc5e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002be5970_0 .net/2u *"_s0", 1 0, L_0000000002bfc5e8;  1 drivers
v0000000002be5ab0_0 .net *"_s2", 0 0, L_0000000002c58ea0;  1 drivers
L_0000000002bfc630 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000000002bed8d0_0 .net/2u *"_s4", 1 0, L_0000000002bfc630;  1 drivers
v0000000002bed650_0 .net *"_s6", 0 0, L_0000000002c58400;  1 drivers
v0000000002bee0f0_0 .net *"_s8", 31 0, L_0000000002c57f00;  1 drivers
v0000000002bee2d0_0 .net "data1_i", 31 0, v0000000002be58d0_0;  1 drivers
v0000000002bee7d0_0 .net "data2_i", 31 0, v00000000027ae6d0_0;  alias, 1 drivers
v0000000002bee690_0 .net "data3_i", 31 0, L_0000000002c580e0;  alias, 1 drivers
v0000000002beed70_0 .net "data_o", 31 0, L_0000000002c584a0;  alias, 1 drivers
v0000000002bee910_0 .net "select_i", 1 0, v0000000002be3c80_0;  1 drivers
L_0000000002c58ea0 .cmp/eq 2, v0000000002be3c80_0, L_0000000002bfc5e8;
L_0000000002c58400 .cmp/eq 2, v0000000002be3c80_0, L_0000000002bfc630;
L_0000000002c57f00 .functor MUXZ 32, L_0000000002c580e0, v00000000027ae6d0_0, L_0000000002c58400, C4<>;
L_0000000002c584a0 .functor MUXZ 32, L_0000000002c57f00, v0000000002be58d0_0, L_0000000002c58ea0, C4<>;
S_0000000002bec3a0 .scope module, "MUX_ALURtSrc" "MUX32_3I" 3 197, 18 1 0, S_0000000002b7e170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
L_0000000002bfc678 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002bed5b0_0 .net/2u *"_s0", 1 0, L_0000000002bfc678;  1 drivers
v0000000002bed6f0_0 .net *"_s2", 0 0, L_0000000002c57fa0;  1 drivers
L_0000000002bfc6c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000000002bed510_0 .net/2u *"_s4", 1 0, L_0000000002bfc6c0;  1 drivers
v0000000002bee230_0 .net *"_s6", 0 0, L_0000000002c57be0;  1 drivers
v0000000002beec30_0 .net *"_s8", 31 0, L_0000000002c58f40;  1 drivers
v0000000002beda10_0 .net "data1_i", 31 0, v0000000002be4e30_0;  1 drivers
v0000000002bed790_0 .net "data2_i", 31 0, v00000000027ae6d0_0;  alias, 1 drivers
v0000000002bed970_0 .net "data3_i", 31 0, L_0000000002c580e0;  alias, 1 drivers
v0000000002beeb90_0 .net "data_o", 31 0, L_0000000002c58540;  alias, 1 drivers
v0000000002bee550_0 .net "select_i", 1 0, v0000000002be3140_0;  1 drivers
L_0000000002c57fa0 .cmp/eq 2, v0000000002be3140_0, L_0000000002bfc678;
L_0000000002c57be0 .cmp/eq 2, v0000000002be3140_0, L_0000000002bfc6c0;
L_0000000002c58f40 .functor MUXZ 32, L_0000000002c580e0, v00000000027ae6d0_0, L_0000000002c57be0, C4<>;
L_0000000002c58540 .functor MUXZ 32, L_0000000002c58f40, v0000000002be4e30_0, L_0000000002c57fa0, C4<>;
S_0000000002bece20 .scope module, "MUX_ALUSrc" "MUX32" 3 170, 19 1 0, S_0000000002b7e170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0000000002bee370_0 .net *"_s1", 0 0, L_0000000002c587c0;  1 drivers
v0000000002bed830_0 .net "data1_i", 31 0, L_0000000002c58540;  alias, 1 drivers
v0000000002bed1f0_0 .net "data2_i", 31 0, v0000000002be5bf0_0;  alias, 1 drivers
v0000000002bed330_0 .net "data_o", 31 0, L_0000000002c58ae0;  alias, 1 drivers
v0000000002bedf10_0 .net "select_i", 0 0, v0000000002be2060_0;  1 drivers
L_0000000002c587c0 .reduce/nor v0000000002be2060_0;
L_0000000002c58ae0 .functor MUXZ 32, v0000000002be5bf0_0, L_0000000002c58540, L_0000000002c587c0, C4<>;
S_0000000002bec520 .scope module, "MUX_Adderdata" "MUX32" 3 155, 19 1 0, S_0000000002b7e170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0000000002bee190_0 .net *"_s1", 0 0, L_0000000002c58680;  1 drivers
v0000000002beeeb0_0 .net "data1_i", 31 0, L_0000000002bf8bc0;  alias, 1 drivers
v0000000002bedab0_0 .net "data2_i", 31 0, L_0000000002bf9980;  alias, 1 drivers
v0000000002bedb50_0 .net "data_o", 31 0, L_0000000002c58720;  1 drivers
v0000000002bedbf0_0 .net "select_i", 0 0, L_0000000002c44980;  alias, 1 drivers
L_0000000002c58680 .reduce/nor L_0000000002c44980;
L_0000000002c58720 .functor MUXZ 32, L_0000000002bf9980, L_0000000002bf8bc0, L_0000000002c58680, C4<>;
S_0000000002bec820 .scope module, "MUX_PCSrc" "MUX32" 3 140, 19 1 0, S_0000000002b7e170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0000000002bedc90_0 .net *"_s1", 0 0, L_0000000002bfa1a0;  1 drivers
v0000000002bedd30_0 .net "data1_i", 31 0, L_0000000002c58720;  alias, 1 drivers
v0000000002beddd0_0 .net "data2_i", 31 0, L_0000000002bfa100;  alias, 1 drivers
v0000000002bee730_0 .net "data_o", 31 0, L_0000000002c57c80;  1 drivers
v0000000002beecd0_0 .net "select_i", 0 0, v0000000002b6e8b0_0;  alias, 1 drivers
L_0000000002bfa1a0 .reduce/nor v0000000002b6e8b0_0;
L_0000000002c57c80 .functor MUXZ 32, L_0000000002bfa100, L_0000000002c58720, L_0000000002bfa1a0, C4<>;
S_0000000002bec220 .scope module, "MUX_RegDst" "MUX5" 3 162, 20 1 0, S_0000000002b7e170;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
v0000000002bee410_0 .net *"_s1", 0 0, L_0000000002c589a0;  1 drivers
v0000000002bed290_0 .net "data1_i", 4 0, v0000000002be5b50_0;  alias, 1 drivers
v0000000002bede70_0 .net "data2_i", 4 0, v0000000002be3500_0;  1 drivers
v0000000002bee870_0 .net "data_o", 4 0, L_0000000002c57d20;  alias, 1 drivers
v0000000002beee10_0 .net "select_i", 0 0, v0000000002be46b0_0;  1 drivers
L_0000000002c589a0 .reduce/nor v0000000002be46b0_0;
L_0000000002c57d20 .functor MUXZ 5, v0000000002be3500_0, v0000000002be5b50_0, L_0000000002c589a0, C4<>;
S_0000000002bec9a0 .scope module, "MUX_RegSrc" "MUX32" 3 148, 19 1 0, S_0000000002b7e170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0000000002beea50_0 .net *"_s1", 0 0, L_0000000002c58360;  1 drivers
v0000000002beef50_0 .net "data1_i", 31 0, v0000000002be4070_0;  1 drivers
v0000000002bed0b0_0 .net "data2_i", 31 0, v0000000002be4610_0;  1 drivers
v0000000002bee9b0_0 .net "data_o", 31 0, L_0000000002c580e0;  alias, 1 drivers
v0000000002bedfb0_0 .net "select_i", 0 0, v0000000002be4bb0_0;  1 drivers
L_0000000002c58360 .reduce/nor v0000000002be4bb0_0;
L_0000000002c580e0 .functor MUXZ 32, v0000000002be4610_0, v0000000002be4070_0, L_0000000002c58360, C4<>;
S_0000000002becca0 .scope module, "PC" "PC" 3 97, 21 1 0, S_0000000002b7e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /INPUT 1 "PCWrite_i"
    .port_info 5 /OUTPUT 32 "pc_o"
v0000000002bee4b0_0 .net "PCWrite_i", 0 0, L_0000000002c44fa0;  1 drivers
v0000000002bee050_0 .net "clk_i", 0 0, v0000000002bfa880_0;  alias, 1 drivers
v0000000002bee5f0_0 .net "pc_i", 31 0, L_0000000002c57c80;  alias, 1 drivers
v0000000002beeaf0_0 .var "pc_o", 31 0;
v0000000002bed150_0 .net "rst_i", 0 0, v0000000002bfa060_0;  alias, 1 drivers
v0000000002bed3d0_0 .net "start_i", 0 0, v0000000002bfa740_0;  alias, 1 drivers
E_0000000002b62140/0 .event negedge, v0000000002bed150_0;
E_0000000002b62140/1 .event posedge, v0000000002be36e0_0;
E_0000000002b62140 .event/or E_0000000002b62140/0, E_0000000002b62140/1;
S_0000000002bec0a0 .scope module, "Registers" "Registers" 3 118, 22 1 0, S_0000000002b7e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0000000002c444b0 .functor BUFZ 32, L_0000000002bf8580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002c44520 .functor BUFZ 32, L_0000000002bf86c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000002bed470_0 .net "RDaddr_i", 4 0, v0000000002be47f0_0;  alias, 1 drivers
v0000000002bf1ad0_0 .net "RDdata_i", 31 0, L_0000000002c580e0;  alias, 1 drivers
v0000000002bf24d0_0 .net "RSaddr_i", 4 0, L_0000000002bf9fc0;  1 drivers
v0000000002bf2570_0 .net "RSdata_o", 31 0, L_0000000002c444b0;  alias, 1 drivers
v0000000002bf1670_0 .net "RTaddr_i", 4 0, L_0000000002bf8a80;  1 drivers
v0000000002bf2610_0 .net "RTdata_o", 31 0, L_0000000002c44520;  alias, 1 drivers
v0000000002bf17b0_0 .net "RegWrite_i", 0 0, v0000000002be5290_0;  alias, 1 drivers
v0000000002bf27f0_0 .net *"_s0", 31 0, L_0000000002bf8580;  1 drivers
v0000000002bf26b0_0 .net *"_s10", 6 0, L_0000000002bf9b60;  1 drivers
L_0000000002bfc438 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002bf1e90_0 .net *"_s13", 1 0, L_0000000002bfc438;  1 drivers
v0000000002bf2930_0 .net *"_s2", 6 0, L_0000000002bf8620;  1 drivers
L_0000000002bfc3f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002bf1170_0 .net *"_s5", 1 0, L_0000000002bfc3f0;  1 drivers
v0000000002bf2bb0_0 .net *"_s8", 31 0, L_0000000002bf86c0;  1 drivers
v0000000002bf1990_0 .net "clk_i", 0 0, v0000000002bfa880_0;  alias, 1 drivers
v0000000002bf2c50 .array "register", 31 0, 31 0;
v0000000002bf2c50_0 .array/port v0000000002bf2c50, 0;
E_0000000002b620c0/0 .event edge, v0000000002be3820_0, v0000000002bee690_0, v0000000002be22e0_0, v0000000002bf2c50_0;
v0000000002bf2c50_1 .array/port v0000000002bf2c50, 1;
v0000000002bf2c50_2 .array/port v0000000002bf2c50, 2;
v0000000002bf2c50_3 .array/port v0000000002bf2c50, 3;
v0000000002bf2c50_4 .array/port v0000000002bf2c50, 4;
E_0000000002b620c0/1 .event edge, v0000000002bf2c50_1, v0000000002bf2c50_2, v0000000002bf2c50_3, v0000000002bf2c50_4;
v0000000002bf2c50_5 .array/port v0000000002bf2c50, 5;
v0000000002bf2c50_6 .array/port v0000000002bf2c50, 6;
v0000000002bf2c50_7 .array/port v0000000002bf2c50, 7;
v0000000002bf2c50_8 .array/port v0000000002bf2c50, 8;
E_0000000002b620c0/2 .event edge, v0000000002bf2c50_5, v0000000002bf2c50_6, v0000000002bf2c50_7, v0000000002bf2c50_8;
v0000000002bf2c50_9 .array/port v0000000002bf2c50, 9;
v0000000002bf2c50_10 .array/port v0000000002bf2c50, 10;
v0000000002bf2c50_11 .array/port v0000000002bf2c50, 11;
v0000000002bf2c50_12 .array/port v0000000002bf2c50, 12;
E_0000000002b620c0/3 .event edge, v0000000002bf2c50_9, v0000000002bf2c50_10, v0000000002bf2c50_11, v0000000002bf2c50_12;
v0000000002bf2c50_13 .array/port v0000000002bf2c50, 13;
v0000000002bf2c50_14 .array/port v0000000002bf2c50, 14;
v0000000002bf2c50_15 .array/port v0000000002bf2c50, 15;
v0000000002bf2c50_16 .array/port v0000000002bf2c50, 16;
E_0000000002b620c0/4 .event edge, v0000000002bf2c50_13, v0000000002bf2c50_14, v0000000002bf2c50_15, v0000000002bf2c50_16;
v0000000002bf2c50_17 .array/port v0000000002bf2c50, 17;
v0000000002bf2c50_18 .array/port v0000000002bf2c50, 18;
v0000000002bf2c50_19 .array/port v0000000002bf2c50, 19;
v0000000002bf2c50_20 .array/port v0000000002bf2c50, 20;
E_0000000002b620c0/5 .event edge, v0000000002bf2c50_17, v0000000002bf2c50_18, v0000000002bf2c50_19, v0000000002bf2c50_20;
v0000000002bf2c50_21 .array/port v0000000002bf2c50, 21;
v0000000002bf2c50_22 .array/port v0000000002bf2c50, 22;
v0000000002bf2c50_23 .array/port v0000000002bf2c50, 23;
v0000000002bf2c50_24 .array/port v0000000002bf2c50, 24;
E_0000000002b620c0/6 .event edge, v0000000002bf2c50_21, v0000000002bf2c50_22, v0000000002bf2c50_23, v0000000002bf2c50_24;
v0000000002bf2c50_25 .array/port v0000000002bf2c50, 25;
v0000000002bf2c50_26 .array/port v0000000002bf2c50, 26;
v0000000002bf2c50_27 .array/port v0000000002bf2c50, 27;
v0000000002bf2c50_28 .array/port v0000000002bf2c50, 28;
E_0000000002b620c0/7 .event edge, v0000000002bf2c50_25, v0000000002bf2c50_26, v0000000002bf2c50_27, v0000000002bf2c50_28;
v0000000002bf2c50_29 .array/port v0000000002bf2c50, 29;
v0000000002bf2c50_30 .array/port v0000000002bf2c50, 30;
v0000000002bf2c50_31 .array/port v0000000002bf2c50, 31;
E_0000000002b620c0/8 .event edge, v0000000002bf2c50_29, v0000000002bf2c50_30, v0000000002bf2c50_31;
E_0000000002b620c0 .event/or E_0000000002b620c0/0, E_0000000002b620c0/1, E_0000000002b620c0/2, E_0000000002b620c0/3, E_0000000002b620c0/4, E_0000000002b620c0/5, E_0000000002b620c0/6, E_0000000002b620c0/7, E_0000000002b620c0/8;
L_0000000002bf8580 .array/port v0000000002bf2c50, L_0000000002bf8620;
L_0000000002bf8620 .concat [ 5 2 0 0], L_0000000002bf9fc0, L_0000000002bfc3f0;
L_0000000002bf86c0 .array/port v0000000002bf2c50, L_0000000002bf9b60;
L_0000000002bf9b60 .concat [ 5 2 0 0], L_0000000002bf8a80, L_0000000002bfc438;
S_0000000002becb20 .scope module, "Sign_Extend" "Sign_Extend" 3 205, 23 1 0, S_0000000002b7e170;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
L_0000000002bfc708 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002bf1530_0 .net/2u *"_s0", 15 0, L_0000000002bfc708;  1 drivers
v0000000002bf2890_0 .net "data_i", 15 0, L_0000000002c58860;  1 drivers
v0000000002bf2f70_0 .net "data_o", 31 0, L_0000000002c57a00;  alias, 1 drivers
L_0000000002c57a00 .concat [ 16 16 0 0], L_0000000002c58860, L_0000000002bfc708;
S_0000000002bf30e0 .scope module, "dcache" "dcache_top" 3 45, 24 2 0, S_0000000002b7e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 256 "mem_data_i"
    .port_info 3 /INPUT 1 "mem_ack_i"
    .port_info 4 /OUTPUT 256 "mem_data_o"
    .port_info 5 /OUTPUT 32 "mem_addr_o"
    .port_info 6 /OUTPUT 1 "mem_enable_o"
    .port_info 7 /OUTPUT 1 "mem_write_o"
    .port_info 8 /INPUT 32 "p1_data_i"
    .port_info 9 /INPUT 32 "p1_addr_i"
    .port_info 10 /INPUT 1 "p1_MemRead_i"
    .port_info 11 /INPUT 1 "p1_MemWrite_i"
    .port_info 12 /OUTPUT 32 "p1_data_o"
    .port_info 13 /OUTPUT 1 "p1_stall_o"
P_0000000002b52490 .param/l "STATE_IDLE" 0 24 69, C4<000>;
P_0000000002b524c8 .param/l "STATE_MISS" 0 24 73, C4<100>;
P_0000000002b52500 .param/l "STATE_READMISS" 0 24 70, C4<001>;
P_0000000002b52538 .param/l "STATE_READMISSOK" 0 24 71, C4<010>;
P_0000000002b52570 .param/l "STATE_WRITEBACK" 0 24 72, C4<011>;
L_0000000002b39240 .functor OR 1, v0000000002be21a0_0, v0000000002be3640_0, C4<0>, C4<0>;
L_0000000002751500 .functor NOT 1, L_0000000002c44d00, C4<0>, C4<0>, C4<0>;
L_00000000027510a0 .functor AND 1, L_0000000002751500, L_0000000002b39240, C4<1>, C4<1>;
L_0000000002750e00 .functor BUFZ 32, v0000000002bf6950_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002750f50 .functor BUFZ 5, L_0000000002bf83a0, C4<00000>, C4<00000>, C4<00000>;
L_0000000002750fc0 .functor BUFZ 1, L_0000000002b39240, C4<0>, C4<0>, C4<0>;
L_00000000027840b0 .functor OR 1, v0000000002bf5690_0, L_0000000002c44440, C4<0>, C4<0>;
L_0000000002c44a60 .functor BUFZ 1, v0000000002bf54b0_0, C4<0>, C4<0>, C4<0>;
L_0000000002c44210 .functor BUFZ 256, L_0000000002bfa420, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000000002c44f30 .functor BUFZ 1, v0000000002bf6590_0, C4<0>, C4<0>, C4<0>;
L_0000000002c44440 .functor AND 1, L_0000000002c44d00, v0000000002be3640_0, C4<1>, C4<1>;
L_0000000002c44ad0 .functor BUFZ 1, L_0000000002c44440, C4<0>, C4<0>, C4<0>;
L_0000000002c44d00 .functor AND 1, L_0000000002bf9520, L_0000000002bf9200, C4<1>, C4<1>;
L_0000000002bfc0d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002bf1df0_0 .net/2u *"_s26", 0 0, L_0000000002bfc0d8;  1 drivers
L_0000000002bfc120 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000000002bf1cb0_0 .net/2u *"_s34", 4 0, L_0000000002bfc120;  1 drivers
v0000000002bf1d50_0 .net *"_s36", 31 0, L_0000000002bf9f20;  1 drivers
L_0000000002bfc168 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000000002bf2390_0 .net/2u *"_s38", 4 0, L_0000000002bfc168;  1 drivers
v0000000002bf2ed0_0 .net *"_s40", 31 0, L_0000000002bf9d40;  1 drivers
v0000000002bf13f0_0 .net *"_s52", 0 0, L_0000000002bf9520;  1 drivers
L_0000000002bfc1b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002bf29d0_0 .net/2u *"_s56", 255 0, L_0000000002bfc1b0;  1 drivers
v0000000002bf2a70_0 .net *"_s8", 0 0, L_0000000002751500;  1 drivers
v0000000002bf12b0_0 .net "cache_dirty", 0 0, L_0000000002c44ad0;  1 drivers
v0000000002bf2d90_0 .net "cache_sram_data", 255 0, L_0000000002bf9840;  1 drivers
v0000000002bf2e30_0 .net "cache_sram_enable", 0 0, L_0000000002750fc0;  1 drivers
v0000000002bf5cd0_0 .net "cache_sram_index", 4 0, L_0000000002750f50;  1 drivers
v0000000002bf63b0_0 .net "cache_sram_tag", 23 0, L_0000000002bf93e0;  1 drivers
v0000000002bf6ef0_0 .net "cache_sram_write", 0 0, L_00000000027840b0;  1 drivers
v0000000002bf5690_0 .var "cache_we", 0 0;
v0000000002bf6130_0 .net "clk_i", 0 0, v0000000002bfa880_0;  alias, 1 drivers
v0000000002bf5870_0 .net "hit", 0 0, L_0000000002c44d00;  1 drivers
v0000000002bf6810_0 .net "mem_ack_i", 0 0, L_0000000002c44600;  alias, 1 drivers
v0000000002bf6310_0 .net "mem_addr_o", 31 0, L_0000000002bf8760;  alias, 1 drivers
v0000000002bf5730_0 .net "mem_data_i", 255 0, v0000000002bfb8c0_0;  alias, 1 drivers
v0000000002bf57d0_0 .net "mem_data_o", 255 0, L_0000000002c44210;  alias, 1 drivers
v0000000002bf54b0_0 .var "mem_enable", 0 0;
v0000000002bf5190_0 .net "mem_enable_o", 0 0, L_0000000002c44a60;  alias, 1 drivers
v0000000002bf6590_0 .var "mem_write", 0 0;
v0000000002bf5550_0 .net "mem_write_o", 0 0, L_0000000002c44f30;  alias, 1 drivers
v0000000002bf59b0_0 .net "p1_MemRead_i", 0 0, v0000000002be21a0_0;  1 drivers
v0000000002bf5910_0 .net "p1_MemWrite_i", 0 0, v0000000002be3640_0;  1 drivers
v0000000002bf55f0_0 .net "p1_addr_i", 31 0, v00000000027ae6d0_0;  alias, 1 drivers
v0000000002bf6950_0 .var "p1_data", 31 0;
v0000000002bf6db0_0 .net "p1_data_i", 31 0, v0000000002be2380_0;  1 drivers
v0000000002bf5b90_0 .net "p1_data_o", 31 0, L_0000000002750e00;  alias, 1 drivers
v0000000002bf6090_0 .net "p1_index", 4 0, L_0000000002bf83a0;  1 drivers
v0000000002bf6e50_0 .net "p1_offset", 4 0, L_0000000002bf8300;  1 drivers
v0000000002bf5e10_0 .net "p1_req", 0 0, L_0000000002b39240;  1 drivers
v0000000002bf5a50_0 .net "p1_stall_o", 0 0, L_00000000027510a0;  alias, 1 drivers
v0000000002bf5af0_0 .net "p1_tag", 21 0, L_0000000002bfa560;  1 drivers
v0000000002bf6f90_0 .net "r_hit_data", 255 0, L_0000000002bf9020;  1 drivers
v0000000002bf5c30_0 .net "rst_i", 0 0, v0000000002bfa060_0;  alias, 1 drivers
v0000000002bf6630_0 .net "sram_cache_data", 255 0, L_0000000002bfa420;  1 drivers
v0000000002bf6bd0_0 .net "sram_cache_tag", 23 0, L_0000000002bf89e0;  1 drivers
v0000000002bf5eb0_0 .net "sram_dirty", 0 0, L_0000000002bf9e80;  1 drivers
v0000000002bf5d70_0 .net "sram_tag", 21 0, L_0000000002bf9340;  1 drivers
v0000000002bf5f50_0 .net "sram_valid", 0 0, L_0000000002bf9200;  1 drivers
v0000000002bf6450_0 .var "state", 2 0;
v0000000002bf5ff0_0 .var "w_hit_data", 255 0;
v0000000002bf68b0_0 .var "write_back", 0 0;
v0000000002bf61d0_0 .net "write_hit", 0 0, L_0000000002c44440;  1 drivers
E_0000000002b62d40 .event edge, v0000000002be2380_0, v0000000002bf6f90_0, v0000000002bf6e50_0;
E_0000000002b62300 .event edge, v0000000002bf6f90_0, v0000000002bf6e50_0;
L_0000000002bf8300 .part v00000000027ae6d0_0, 0, 5;
L_0000000002bf83a0 .part v00000000027ae6d0_0, 5, 5;
L_0000000002bfa560 .part v00000000027ae6d0_0, 10, 22;
L_0000000002bf9200 .part L_0000000002bf89e0, 23, 1;
L_0000000002bf9e80 .part L_0000000002bf89e0, 22, 1;
L_0000000002bf9340 .part L_0000000002bf89e0, 0, 22;
L_0000000002bf93e0 .concat [ 22 1 1 0], L_0000000002bfa560, L_0000000002c44ad0, L_0000000002bfc0d8;
L_0000000002bf9840 .functor MUXZ 256, v0000000002bfb8c0_0, v0000000002bf5ff0_0, L_0000000002c44d00, C4<>;
L_0000000002bf9f20 .concat [ 5 5 22 0], L_0000000002bfc120, L_0000000002bf83a0, L_0000000002bf9340;
L_0000000002bf9d40 .concat [ 5 5 22 0], L_0000000002bfc168, L_0000000002bf83a0, L_0000000002bfa560;
L_0000000002bf8760 .functor MUXZ 32, L_0000000002bf9d40, L_0000000002bf9f20, v0000000002bf68b0_0, C4<>;
L_0000000002bf9520 .cmp/eq 22, L_0000000002bfa560, L_0000000002bf9340;
L_0000000002bf9020 .functor MUXZ 256, L_0000000002bfc1b0, L_0000000002bfa420, L_0000000002c44d00, C4<>;
S_0000000002bf3260 .scope module, "dcache_data_sram" "dcache_data_sram" 24 241, 25 1 0, S_0000000002bf30e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "addr_i"
    .port_info 2 /INPUT 256 "data_i"
    .port_info 3 /INPUT 1 "enable_i"
    .port_info 4 /INPUT 1 "write_i"
    .port_info 5 /OUTPUT 256 "data_o"
v0000000002bf1c10_0 .net *"_s0", 255 0, L_0000000002bfa240;  1 drivers
v0000000002bf15d0_0 .net *"_s2", 6 0, L_0000000002bfa380;  1 drivers
L_0000000002bfc288 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002bf1710_0 .net *"_s5", 1 0, L_0000000002bfc288;  1 drivers
L_0000000002bfc2d0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002bf22f0_0 .net/2u *"_s6", 255 0, L_0000000002bfc2d0;  1 drivers
v0000000002bf1850_0 .net "addr_i", 4 0, L_0000000002750f50;  alias, 1 drivers
v0000000002bf2cf0_0 .net "clk_i", 0 0, v0000000002bfa880_0;  alias, 1 drivers
v0000000002bf18f0_0 .net "data_i", 255 0, L_0000000002bf9840;  alias, 1 drivers
v0000000002bf21b0_0 .net "data_o", 255 0, L_0000000002bfa420;  alias, 1 drivers
v0000000002bf2430_0 .net "enable_i", 0 0, L_0000000002750fc0;  alias, 1 drivers
v0000000002bf1210 .array "memory", 31 0, 255 0;
v0000000002bf2070_0 .net "write_i", 0 0, L_00000000027840b0;  alias, 1 drivers
E_0000000002b62c00 .event posedge, v0000000002be36e0_0;
L_0000000002bfa240 .array/port v0000000002bf1210, L_0000000002bfa380;
L_0000000002bfa380 .concat [ 5 2 0 0], L_0000000002750f50, L_0000000002bfc288;
L_0000000002bfa420 .functor MUXZ 256, L_0000000002bfc2d0, L_0000000002bfa240, L_0000000002750fc0, C4<>;
S_0000000002bf33e0 .scope module, "dcache_tag_sram" "dcache_tag_sram" 24 228, 26 1 0, S_0000000002bf30e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "addr_i"
    .port_info 2 /INPUT 24 "data_i"
    .port_info 3 /INPUT 1 "enable_i"
    .port_info 4 /INPUT 1 "write_i"
    .port_info 5 /OUTPUT 24 "data_o"
v0000000002bf10d0_0 .net *"_s0", 23 0, L_0000000002bf8440;  1 drivers
v0000000002bf1490_0 .net *"_s2", 6 0, L_0000000002bf9480;  1 drivers
L_0000000002bfc1f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002bf2750_0 .net *"_s5", 1 0, L_0000000002bfc1f8;  1 drivers
L_0000000002bfc240 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002bf2110_0 .net/2u *"_s6", 23 0, L_0000000002bfc240;  1 drivers
v0000000002bf1fd0_0 .net "addr_i", 4 0, L_0000000002750f50;  alias, 1 drivers
v0000000002bf1a30_0 .net "clk_i", 0 0, v0000000002bfa880_0;  alias, 1 drivers
v0000000002bf2250_0 .net "data_i", 23 0, L_0000000002bf93e0;  alias, 1 drivers
v0000000002bf1b70_0 .net "data_o", 23 0, L_0000000002bf89e0;  alias, 1 drivers
v0000000002bf2b10_0 .net "enable_i", 0 0, L_0000000002750fc0;  alias, 1 drivers
v0000000002bf1f30 .array "memory", 31 0, 23 0;
v0000000002bf1350_0 .net "write_i", 0 0, L_00000000027840b0;  alias, 1 drivers
L_0000000002bf8440 .array/port v0000000002bf1f30, L_0000000002bf9480;
L_0000000002bf9480 .concat [ 5 2 0 0], L_0000000002750f50, L_0000000002bfc1f8;
L_0000000002bf89e0 .functor MUXZ 24, L_0000000002bfc240, L_0000000002bf8440, L_0000000002750fc0, C4<>;
S_0000000002bf3560 .scope module, "Data_Memory" "Data_Memory" 2 36, 27 1 0, S_0000000002b799e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "addr_i"
    .port_info 3 /INPUT 256 "data_i"
    .port_info 4 /INPUT 1 "enable_i"
    .port_info 5 /INPUT 1 "write_i"
    .port_info 6 /OUTPUT 1 "ack_o"
    .port_info 7 /OUTPUT 256 "data_o"
P_0000000002797760 .param/l "STATE_ACK" 0 27 34, C4<010>;
P_0000000002797798 .param/l "STATE_FINISH" 0 27 35, C4<011>;
P_00000000027977d0 .param/l "STATE_IDLE" 0 27 32, C4<000>;
P_0000000002797808 .param/l "STATE_WAIT" 0 27 33, C4<001>;
L_0000000002c44600 .functor BUFZ 1, v0000000002bfbc80_0, C4<0>, C4<0>, C4<0>;
v0000000002bfaec0_0 .net *"_s2", 31 0, L_0000000002c561a0;  1 drivers
v0000000002bfaf60_0 .net *"_s4", 26 0, L_0000000002c55f20;  1 drivers
L_0000000002bfc798 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000000002bfbfa0_0 .net *"_s6", 4 0, L_0000000002bfc798;  1 drivers
v0000000002bfbc80_0 .var "ack", 0 0;
v0000000002bfb1e0_0 .net "ack_o", 0 0, L_0000000002c44600;  alias, 1 drivers
v0000000002bfb640_0 .net "addr", 26 0, L_0000000002c55ac0;  1 drivers
v0000000002bfb6e0_0 .net "addr_i", 31 0, L_0000000002bf8760;  alias, 1 drivers
v0000000002bfb820_0 .net "clk_i", 0 0, v0000000002bfa880_0;  alias, 1 drivers
v0000000002bfab00_0 .var "count", 3 0;
v0000000002bfb8c0_0 .var "data", 255 0;
v0000000002bf9c00_0 .net "data_i", 255 0, L_0000000002c44210;  alias, 1 drivers
v0000000002bf95c0_0 .net "data_o", 255 0, v0000000002bfb8c0_0;  alias, 1 drivers
v0000000002bf98e0_0 .net "enable_i", 0 0, L_0000000002c44a60;  alias, 1 drivers
v0000000002bf8da0 .array "memory", 511 0, 255 0;
v0000000002bfa600_0 .var "ok", 0 0;
v0000000002bf8940_0 .net "rst_i", 0 0, v0000000002bfa060_0;  alias, 1 drivers
v0000000002bfa6a0_0 .var "state", 1 0;
v0000000002bf8260_0 .net "write_i", 0 0, L_0000000002c44f30;  alias, 1 drivers
L_0000000002c55f20 .part L_0000000002bf8760, 5, 27;
L_0000000002c561a0 .concat [ 27 5 0 0], L_0000000002c55f20, L_0000000002bfc798;
L_0000000002c55ac0 .part L_0000000002c561a0, 0, 27;
    .scope S_0000000002bf33e0;
T_0 ;
    %wait E_0000000002b62c00;
    %load/vec4 v0000000002bf2b10_0;
    %load/vec4 v0000000002bf1350_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000000002bf2250_0;
    %load/vec4 v0000000002bf1fd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002bf1f30, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000002bf3260;
T_1 ;
    %wait E_0000000002b62c00;
    %load/vec4 v0000000002bf2430_0;
    %load/vec4 v0000000002bf2070_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000000002bf18f0_0;
    %load/vec4 v0000000002bf1850_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002bf1210, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000002bf30e0;
T_2 ;
    %wait E_0000000002b62300;
    %load/vec4 v0000000002bf6e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %load/vec4 v0000000002bf6f90_0;
    %parti/s 32, 224, 9;
    %assign/vec4 v0000000002bf6950_0, 0;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0000000002bf6f90_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000000002bf6950_0, 0;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0000000002bf6f90_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000000002bf6950_0, 0;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0000000002bf6f90_0;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000000002bf6950_0, 0;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0000000002bf6f90_0;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000000002bf6950_0, 0;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0000000002bf6f90_0;
    %parti/s 32, 128, 9;
    %assign/vec4 v0000000002bf6950_0, 0;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0000000002bf6f90_0;
    %parti/s 32, 160, 9;
    %assign/vec4 v0000000002bf6950_0, 0;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0000000002bf6f90_0;
    %parti/s 32, 192, 9;
    %assign/vec4 v0000000002bf6950_0, 0;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0000000002bf6f90_0;
    %parti/s 32, 224, 9;
    %assign/vec4 v0000000002bf6950_0, 0;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000002bf30e0;
T_3 ;
    %wait E_0000000002b62d40;
    %load/vec4 v0000000002bf6e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %load/vec4 v0000000002bf6db0_0;
    %load/vec4 v0000000002bf6f90_0;
    %parti/s 224, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002bf5ff0_0, 0;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v0000000002bf6f90_0;
    %parti/s 224, 32, 7;
    %load/vec4 v0000000002bf6db0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002bf5ff0_0, 0;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v0000000002bf6f90_0;
    %parti/s 192, 64, 8;
    %load/vec4 v0000000002bf6db0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002bf6f90_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002bf5ff0_0, 0;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v0000000002bf6f90_0;
    %parti/s 160, 96, 8;
    %load/vec4 v0000000002bf6db0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002bf6f90_0;
    %parti/s 64, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002bf5ff0_0, 0;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v0000000002bf6f90_0;
    %parti/s 128, 128, 9;
    %load/vec4 v0000000002bf6db0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002bf6f90_0;
    %parti/s 96, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002bf5ff0_0, 0;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v0000000002bf6f90_0;
    %parti/s 96, 160, 9;
    %load/vec4 v0000000002bf6db0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002bf6f90_0;
    %parti/s 128, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002bf5ff0_0, 0;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0000000002bf6f90_0;
    %parti/s 64, 192, 9;
    %load/vec4 v0000000002bf6db0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002bf6f90_0;
    %parti/s 160, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002bf5ff0_0, 0;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v0000000002bf6f90_0;
    %parti/s 32, 224, 9;
    %load/vec4 v0000000002bf6db0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002bf6f90_0;
    %parti/s 192, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002bf5ff0_0, 0;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0000000002bf6db0_0;
    %load/vec4 v0000000002bf6f90_0;
    %parti/s 224, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002bf5ff0_0, 0;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000002bf30e0;
T_4 ;
    %wait E_0000000002b62140;
    %load/vec4 v0000000002bf5c30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000002bf6450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002bf54b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002bf6590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002bf5690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002bf68b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000002bf6450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0000000002bf5e10_0;
    %load/vec4 v0000000002bf5870_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000000002bf6450_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000002bf6450_0, 0;
T_4.9 ;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0000000002bf5eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002bf68b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002bf6590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002bf54b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000002bf6450_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002bf54b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000002bf6450_0, 0;
T_4.11 ;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0000000002bf6810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002bf54b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002bf5690_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000002bf6450_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000002bf6450_0, 0;
T_4.13 ;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002bf5690_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000002bf6450_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0000000002bf6810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002bf6590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002bf68b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000002bf6450_0, 0;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000002bf6450_0, 0;
T_4.15 ;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000002756010;
T_5 ;
    %wait E_0000000002b5e080;
    %load/vec4 v0000000002b6e4f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %vpi_call 8 95 "$display", "Invalid Op signal" {0 0 0};
    %jmp T_5.7;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b6e590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6d690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6e090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6e310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6e3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b6d9b0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000000002b6e1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6d870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6e8b0_0, 0;
    %jmp T_5.7;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b6e590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6d690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6e090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6e310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6e3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6d9b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002b6e1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b6d870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6e8b0_0, 0;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b6e590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b6d690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6e090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b6e310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6e3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6d9b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002b6e1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b6d870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6e8b0_0, 0;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6e590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6d690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6e090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6e310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b6e3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6d9b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002b6e1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b6d870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6e8b0_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6e590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6d690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b6e090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6e310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6e3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6d9b0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000002b6e1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6d870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6e8b0_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6e590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6d690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6e090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6e310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6e3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6d9b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002b6e1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b6d870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b6e8b0_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000002becca0;
T_6 ;
    %wait E_0000000002b62140;
    %load/vec4 v0000000002bed150_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002beeaf0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000002bee4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000000002beeaf0_0;
    %assign/vec4 v0000000002beeaf0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000000002bed3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0000000002bee5f0_0;
    %assign/vec4 v0000000002beeaf0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0000000002beeaf0_0;
    %assign/vec4 v0000000002beeaf0_0, 0;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000002bec0a0;
T_7 ;
    %wait E_0000000002b620c0;
    %load/vec4 v0000000002bf17b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000000002bf1ad0_0;
    %load/vec4 v0000000002bed470_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002bf2c50, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000002bed470_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002bf2c50, 4;
    %load/vec4 v0000000002bed470_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002bf2c50, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000002b7e2f0;
T_8 ;
    %wait E_0000000002b5e240;
    %load/vec4 v0000000002b6e6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %load/vec4 v0000000002b6e770_0;
    %load/vec4 v0000000002b6d0f0_0;
    %add;
    %store/vec4 v0000000002b6deb0_0, 0, 32;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v0000000002b6e770_0;
    %load/vec4 v0000000002b6d0f0_0;
    %add;
    %store/vec4 v0000000002b6deb0_0, 0, 32;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v0000000002b6e770_0;
    %load/vec4 v0000000002b6d0f0_0;
    %sub;
    %store/vec4 v0000000002b6deb0_0, 0, 32;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0000000002b6e770_0;
    %load/vec4 v0000000002b6d0f0_0;
    %mul;
    %store/vec4 v0000000002b6deb0_0, 0, 32;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0000000002b6e770_0;
    %load/vec4 v0000000002b6d0f0_0;
    %and;
    %store/vec4 v0000000002b6deb0_0, 0, 32;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0000000002b6e770_0;
    %load/vec4 v0000000002b6d0f0_0;
    %or;
    %store/vec4 v0000000002b6deb0_0, 0, 32;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %load/vec4 v0000000002b6deb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b6d370_0, 0, 1;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b6d370_0, 0, 1;
T_8.8 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000275cb70;
T_9 ;
    %wait E_0000000002b5e780;
    %load/vec4 v0000000002b6d910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.5;
T_9.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002b6ed10_0, 0, 3;
    %jmp T_9.5;
T_9.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002b6ed10_0, 0, 3;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002b6ed10_0, 0, 3;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0000000002b6df50_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002b6ed10_0, 0, 3;
    %jmp T_9.12;
T_9.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002b6ed10_0, 0, 3;
    %jmp T_9.12;
T_9.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002b6ed10_0, 0, 3;
    %jmp T_9.12;
T_9.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002b6ed10_0, 0, 3;
    %jmp T_9.12;
T_9.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000002b6ed10_0, 0, 3;
    %jmp T_9.12;
T_9.10 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002b6ed10_0, 0, 3;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000000027836e0;
T_10 ;
    %wait E_0000000002b5e100;
    %load/vec4 v0000000002be5010_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002be51f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002be44d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000000002be41b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002be51f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002be44d0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000000002be4430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0000000002be51f0_0;
    %assign/vec4 v0000000002be51f0_0, 0;
    %load/vec4 v0000000002be44d0_0;
    %assign/vec4 v0000000002be44d0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0000000002be5f10_0;
    %assign/vec4 v0000000002be51f0_0, 0;
    %load/vec4 v0000000002be4a70_0;
    %assign/vec4 v0000000002be44d0_0, 0;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000027849e0;
T_11 ;
    %wait E_0000000002b5e100;
    %load/vec4 v0000000002be55b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be5150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be3460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be29c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be2ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be46b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be2060_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002be31e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002be35a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002be5b50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002be3500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002be5e70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002be5bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002be58d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002be4e30_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000000002be2100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000000002be5150_0;
    %assign/vec4 v0000000002be5150_0, 0;
    %load/vec4 v0000000002be3460_0;
    %assign/vec4 v0000000002be3460_0, 0;
    %load/vec4 v0000000002be29c0_0;
    %assign/vec4 v0000000002be29c0_0, 0;
    %load/vec4 v0000000002be2ba0_0;
    %assign/vec4 v0000000002be2ba0_0, 0;
    %load/vec4 v0000000002be46b0_0;
    %assign/vec4 v0000000002be46b0_0, 0;
    %load/vec4 v0000000002be2060_0;
    %assign/vec4 v0000000002be2060_0, 0;
    %load/vec4 v0000000002be31e0_0;
    %assign/vec4 v0000000002be31e0_0, 0;
    %load/vec4 v0000000002be35a0_0;
    %assign/vec4 v0000000002be35a0_0, 0;
    %load/vec4 v0000000002be5b50_0;
    %assign/vec4 v0000000002be5b50_0, 0;
    %load/vec4 v0000000002be3500_0;
    %assign/vec4 v0000000002be3500_0, 0;
    %load/vec4 v0000000002be5e70_0;
    %assign/vec4 v0000000002be5e70_0, 0;
    %load/vec4 v0000000002be5bf0_0;
    %assign/vec4 v0000000002be5bf0_0, 0;
    %load/vec4 v0000000002be58d0_0;
    %assign/vec4 v0000000002be58d0_0, 0;
    %load/vec4 v0000000002be4e30_0;
    %assign/vec4 v0000000002be4e30_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000000002be5d30_0;
    %assign/vec4 v0000000002be5150_0, 0;
    %load/vec4 v0000000002be2c40_0;
    %assign/vec4 v0000000002be3460_0, 0;
    %load/vec4 v0000000002be2920_0;
    %assign/vec4 v0000000002be29c0_0, 0;
    %load/vec4 v0000000002be2b00_0;
    %assign/vec4 v0000000002be2ba0_0, 0;
    %load/vec4 v0000000002be5510_0;
    %assign/vec4 v0000000002be46b0_0, 0;
    %load/vec4 v0000000002be2880_0;
    %assign/vec4 v0000000002be2060_0, 0;
    %load/vec4 v0000000002be3f00_0;
    %assign/vec4 v0000000002be31e0_0, 0;
    %load/vec4 v0000000002be2e20_0;
    %assign/vec4 v0000000002be35a0_0, 0;
    %load/vec4 v0000000002be4110_0;
    %assign/vec4 v0000000002be5b50_0, 0;
    %load/vec4 v0000000002be2d80_0;
    %assign/vec4 v0000000002be3500_0, 0;
    %load/vec4 v0000000002be5dd0_0;
    %assign/vec4 v0000000002be5e70_0, 0;
    %load/vec4 v0000000002be5c90_0;
    %assign/vec4 v0000000002be5bf0_0, 0;
    %load/vec4 v00000000027aeb30_0;
    %assign/vec4 v0000000002be58d0_0, 0;
    %load/vec4 v0000000002be4930_0;
    %assign/vec4 v0000000002be4e30_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000002753750;
T_12 ;
    %wait E_0000000002b5e100;
    %load/vec4 v0000000002be3780_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be2ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be2a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be21a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be3640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be3280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000027ae6d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002be3e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002be2380_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000000002be24c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000000002be2ce0_0;
    %assign/vec4 v0000000002be2ce0_0, 0;
    %load/vec4 v0000000002be2a60_0;
    %assign/vec4 v0000000002be2a60_0, 0;
    %load/vec4 v0000000002be21a0_0;
    %assign/vec4 v0000000002be21a0_0, 0;
    %load/vec4 v0000000002be3640_0;
    %assign/vec4 v0000000002be3640_0, 0;
    %load/vec4 v0000000002be3280_0;
    %assign/vec4 v0000000002be3280_0, 0;
    %load/vec4 v00000000027ae6d0_0;
    %assign/vec4 v00000000027ae6d0_0, 0;
    %load/vec4 v0000000002be3e60_0;
    %assign/vec4 v0000000002be3e60_0, 0;
    %load/vec4 v0000000002be2380_0;
    %assign/vec4 v0000000002be2380_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0000000002be2240_0;
    %assign/vec4 v0000000002be2ce0_0, 0;
    %load/vec4 v0000000002be3d20_0;
    %assign/vec4 v0000000002be2a60_0, 0;
    %load/vec4 v0000000002be3aa0_0;
    %assign/vec4 v0000000002be21a0_0, 0;
    %load/vec4 v0000000002be2420_0;
    %assign/vec4 v0000000002be3640_0, 0;
    %load/vec4 v0000000002766800_0;
    %assign/vec4 v0000000002be3280_0, 0;
    %load/vec4 v00000000027ae3b0_0;
    %assign/vec4 v00000000027ae6d0_0, 0;
    %load/vec4 v0000000002be2560_0;
    %assign/vec4 v0000000002be3e60_0, 0;
    %load/vec4 v0000000002be2f60_0;
    %assign/vec4 v0000000002be2380_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000002780330;
T_13 ;
    %wait E_0000000002b5e100;
    %load/vec4 v0000000002be4890_0;
    %inv;
    %flag_set/vec4 8;
    %load/vec4 v0000000002be4f70_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be5290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be4bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002be4610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002be4070_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002be47f0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000000002be5790_0;
    %assign/vec4 v0000000002be5290_0, 0;
    %load/vec4 v0000000002be4c50_0;
    %assign/vec4 v0000000002be4bb0_0, 0;
    %load/vec4 v0000000002be42f0_0;
    %assign/vec4 v0000000002be4610_0, 0;
    %load/vec4 v0000000002be4ed0_0;
    %assign/vec4 v0000000002be4070_0, 0;
    %load/vec4 v0000000002be5650_0;
    %assign/vec4 v0000000002be47f0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000002797ec0;
T_14 ;
    %wait E_0000000002b62080;
    %load/vec4 v0000000002be3a00_0;
    %load/vec4 v0000000002be3320_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0000000002be3320_0;
    %load/vec4 v0000000002be33c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000002be3c80_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000000002be3820_0;
    %load/vec4 v0000000002be22e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0000000002be22e0_0;
    %load/vec4 v0000000002be33c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000002be3c80_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002be3c80_0, 0;
T_14.3 ;
T_14.1 ;
    %load/vec4 v0000000002be3a00_0;
    %load/vec4 v0000000002be3320_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0000000002be3320_0;
    %load/vec4 v0000000002be3000_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000002be3140_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0000000002be3820_0;
    %load/vec4 v0000000002be22e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0000000002be22e0_0;
    %load/vec4 v0000000002be3000_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000002be3140_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002be3140_0, 0;
T_14.7 ;
T_14.5 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000002797460;
T_15 ;
    %wait E_0000000002b62bc0;
    %load/vec4 v0000000002be2ec0_0;
    %load/vec4 v0000000002be38c0_0;
    %load/vec4 v0000000002be27e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002be3b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002be3960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002be3dc0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000000002be2ec0_0;
    %load/vec4 v0000000002be38c0_0;
    %load/vec4 v0000000002be30a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002be3b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002be3960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002be3dc0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be3b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be3960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002be3dc0_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000002bf3560;
T_16 ;
    %wait E_0000000002b62140;
    %load/vec4 v0000000002bf8940_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002bfab00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002bfa600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002bfbc80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002bfa6a0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000000002bfa6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %jmp T_16.6;
T_16.2 ;
    %load/vec4 v0000000002bf98e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %load/vec4 v0000000002bfab00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000002bfab00_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000002bfa6a0_0, 0;
    %jmp T_16.8;
T_16.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002bfa6a0_0, 0;
T_16.8 ;
    %jmp T_16.6;
T_16.3 ;
    %load/vec4 v0000000002bfab00_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_16.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002bfa600_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000002bfa6a0_0, 0;
    %jmp T_16.10;
T_16.9 ;
    %load/vec4 v0000000002bfab00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000002bfab00_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000002bfa6a0_0, 0;
T_16.10 ;
    %jmp T_16.6;
T_16.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002bfab00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002bfa600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002bfbc80_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000000002bfa6a0_0, 0;
    %jmp T_16.6;
T_16.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002bfbc80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002bfa6a0_0, 0;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000002bf3560;
T_17 ;
    %wait E_0000000002b62c00;
    %load/vec4 v0000000002bfa600_0;
    %load/vec4 v0000000002bf8260_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %ix/getv 4, v0000000002bfb640_0;
    %load/vec4a v0000000002bf8da0, 4;
    %store/vec4 v0000000002bfb8c0_0, 0, 256;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000002bf3560;
T_18 ;
    %wait E_0000000002b62c00;
    %load/vec4 v0000000002bfa600_0;
    %load/vec4 v0000000002bf8260_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000000002bf9c00_0;
    %ix/getv 3, v0000000002bfb640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002bf8da0, 0, 4;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000002b799e0;
T_19 ;
    %delay 25, 0;
    %load/vec4 v0000000002bfa880_0;
    %inv;
    %store/vec4 v0000000002bfa880_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000002b799e0;
T_20 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002bf97a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002bf8120_0, 0, 32;
T_20.0 ;
    %load/vec4 v0000000002bf8120_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000000002bf8120_0;
    %store/vec4a v0000000002be4cf0, 4, 0;
    %load/vec4 v0000000002bf8120_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002bf8120_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002bf8120_0, 0, 32;
T_20.2 ;
    %load/vec4 v0000000002bf8120_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0000000002bf8120_0;
    %store/vec4a v0000000002bf8da0, 4, 0;
    %load/vec4 v0000000002bf8120_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002bf8120_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002bf8120_0, 0, 32;
T_20.4 ;
    %load/vec4 v0000000002bf8120_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.5, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0000000002bf8120_0;
    %store/vec4a v0000000002bf1f30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0000000002bf8120_0;
    %store/vec4a v0000000002bf1210, 4, 0;
    %load/vec4 v0000000002bf8120_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002bf8120_0, 0, 32;
    %jmp T_20.4;
T_20.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002bf8120_0, 0, 32;
T_20.6 ;
    %load/vec4 v0000000002bf8120_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000000002bf8120_0;
    %store/vec4a v0000000002bf2c50, 4, 0;
    %load/vec4 v0000000002bf8120_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002bf8120_0, 0, 32;
    %jmp T_20.6;
T_20.7 ;
    %vpi_call 2 73 "$readmemb", "instruction.txt", v0000000002be4cf0 {0 0 0};
    %vpi_func 2 76 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0000000002bf9ca0_0, 0, 32;
    %vpi_func 2 77 "$fopen" 32, "cache.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0000000002bfa2e0_0, 0, 32;
    %pushi/vec4 5, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002bf8da0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002bfa880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002bfa060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002bfa740_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002bfa060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002bfa740_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0000000002b799e0;
T_21 ;
    %wait E_0000000002b62c00;
    %load/vec4 v0000000002bf97a0_0;
    %cmpi/e 150, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 2 96 "$fdisplay", v0000000002bf9ca0_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002bf8120_0, 0, 32;
T_21.2 ;
    %load/vec4 v0000000002bf8120_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_21.3, 5;
    %ix/getv/s 4, v0000000002bf8120_0;
    %load/vec4a v0000000002bf1f30, 4;
    %store/vec4 v0000000002bf81c0_0, 0, 24;
    %load/vec4 v0000000002bf8120_0;
    %pad/s 5;
    %store/vec4 v0000000002bf8ee0_0, 0, 5;
    %load/vec4 v0000000002bf81c0_0;
    %parti/s 22, 0, 2;
    %load/vec4 v0000000002bf8ee0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002bf9700_0, 0, 27;
    %ix/getv/s 4, v0000000002bf8120_0;
    %load/vec4a v0000000002bf1210, 4;
    %ix/getv 4, v0000000002bf9700_0;
    %store/vec4a v0000000002bf8da0, 4, 0;
    %load/vec4 v0000000002bf8120_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002bf8120_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
T_21.0 ;
    %pushi/vec4 150, 0, 32;
    %load/vec4 v0000000002bf97a0_0;
    %cmp/s;
    %jmp/0xz  T_21.4, 5;
    %vpi_call 2 105 "$stop" {0 0 0};
T_21.4 ;
    %vpi_call 2 108 "$fdisplay", v0000000002bf9ca0_0, "cycle = %d, Start = %b", v0000000002bf97a0_0, v0000000002bfa740_0 {0 0 0};
    %vpi_call 2 110 "$fdisplay", v0000000002bf9ca0_0, "PC = %d", v0000000002beeaf0_0 {0 0 0};
    %vpi_call 2 113 "$fdisplay", v0000000002bf9ca0_0, "Registers" {0 0 0};
    %vpi_call 2 114 "$fdisplay", v0000000002bf9ca0_0, "R0(r0) = %h, R8 (t0) = %h, R16(s0) = %h, R24(t8) = %h", &A<v0000000002bf2c50, 0>, &A<v0000000002bf2c50, 8>, &A<v0000000002bf2c50, 16>, &A<v0000000002bf2c50, 24> {0 0 0};
    %vpi_call 2 115 "$fdisplay", v0000000002bf9ca0_0, "R1(at) = %h, R9 (t1) = %h, R17(s1) = %h, R25(t9) = %h", &A<v0000000002bf2c50, 1>, &A<v0000000002bf2c50, 9>, &A<v0000000002bf2c50, 17>, &A<v0000000002bf2c50, 25> {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0000000002bf9ca0_0, "R2(v0) = %h, R10(t2) = %h, R18(s2) = %h, R26(k0) = %h", &A<v0000000002bf2c50, 2>, &A<v0000000002bf2c50, 10>, &A<v0000000002bf2c50, 18>, &A<v0000000002bf2c50, 26> {0 0 0};
    %vpi_call 2 117 "$fdisplay", v0000000002bf9ca0_0, "R3(v1) = %h, R11(t3) = %h, R19(s3) = %h, R27(k1) = %h", &A<v0000000002bf2c50, 3>, &A<v0000000002bf2c50, 11>, &A<v0000000002bf2c50, 19>, &A<v0000000002bf2c50, 27> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0000000002bf9ca0_0, "R4(a0) = %h, R12(t4) = %h, R20(s4) = %h, R28(gp) = %h", &A<v0000000002bf2c50, 4>, &A<v0000000002bf2c50, 12>, &A<v0000000002bf2c50, 20>, &A<v0000000002bf2c50, 28> {0 0 0};
    %vpi_call 2 119 "$fdisplay", v0000000002bf9ca0_0, "R5(a1) = %h, R13(t5) = %h, R21(s5) = %h, R29(sp) = %h", &A<v0000000002bf2c50, 5>, &A<v0000000002bf2c50, 13>, &A<v0000000002bf2c50, 21>, &A<v0000000002bf2c50, 29> {0 0 0};
    %vpi_call 2 120 "$fdisplay", v0000000002bf9ca0_0, "R6(a2) = %h, R14(t6) = %h, R22(s6) = %h, R30(s8) = %h", &A<v0000000002bf2c50, 6>, &A<v0000000002bf2c50, 14>, &A<v0000000002bf2c50, 22>, &A<v0000000002bf2c50, 30> {0 0 0};
    %vpi_call 2 121 "$fdisplay", v0000000002bf9ca0_0, "R7(a3) = %h, R15(t7) = %h, R23(s7) = %h, R31(ra) = %h", &A<v0000000002bf2c50, 7>, &A<v0000000002bf2c50, 15>, &A<v0000000002bf2c50, 23>, &A<v0000000002bf2c50, 31> {0 0 0};
    %vpi_call 2 124 "$fdisplay", v0000000002bf9ca0_0, "Data Memory: 0x0000 = %h", &A<v0000000002bf8da0, 0> {0 0 0};
    %vpi_call 2 125 "$fdisplay", v0000000002bf9ca0_0, "Data Memory: 0x0020 = %h", &A<v0000000002bf8da0, 1> {0 0 0};
    %vpi_call 2 126 "$fdisplay", v0000000002bf9ca0_0, "Data Memory: 0x0040 = %h", &A<v0000000002bf8da0, 2> {0 0 0};
    %vpi_call 2 127 "$fdisplay", v0000000002bf9ca0_0, "Data Memory: 0x0060 = %h", &A<v0000000002bf8da0, 3> {0 0 0};
    %vpi_call 2 128 "$fdisplay", v0000000002bf9ca0_0, "Data Memory: 0x0080 = %h", &A<v0000000002bf8da0, 4> {0 0 0};
    %vpi_call 2 129 "$fdisplay", v0000000002bf9ca0_0, "Data Memory: 0x00A0 = %h", &A<v0000000002bf8da0, 5> {0 0 0};
    %vpi_call 2 130 "$fdisplay", v0000000002bf9ca0_0, "Data Memory: 0x00C0 = %h", &A<v0000000002bf8da0, 6> {0 0 0};
    %vpi_call 2 131 "$fdisplay", v0000000002bf9ca0_0, "Data Memory: 0x00E0 = %h", &A<v0000000002bf8da0, 7> {0 0 0};
    %vpi_call 2 132 "$fdisplay", v0000000002bf9ca0_0, "Data Memory: 0x0400 = %h", &A<v0000000002bf8da0, 32> {0 0 0};
    %vpi_call 2 134 "$fdisplay", v0000000002bf9ca0_0, "\012" {0 0 0};
    %load/vec4 v0000000002bf5a50_0;
    %load/vec4 v0000000002bf6450_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0000000002bf5eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.8, 8;
    %load/vec4 v0000000002bf5910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.10, 8;
    %vpi_call 2 140 "$fdisplay", v0000000002bfa2e0_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0000000002bf97a0_0, v0000000002bf55f0_0, v0000000002bf6db0_0 {0 0 0};
    %jmp T_21.11;
T_21.10 ;
    %load/vec4 v0000000002bf59b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %vpi_call 2 142 "$fdisplay", v0000000002bfa2e0_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0000000002bf97a0_0, v0000000002bf55f0_0, v0000000002bf5b90_0 {0 0 0};
T_21.12 ;
T_21.11 ;
    %jmp T_21.9;
T_21.8 ;
    %load/vec4 v0000000002bf5910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.14, 8;
    %vpi_call 2 146 "$fdisplay", v0000000002bfa2e0_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0000000002bf97a0_0, v0000000002bf55f0_0, v0000000002bf6db0_0 {0 0 0};
    %jmp T_21.15;
T_21.14 ;
    %load/vec4 v0000000002bf59b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.16, 8;
    %vpi_call 2 148 "$fdisplay", v0000000002bfa2e0_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0000000002bf97a0_0, v0000000002bf55f0_0, v0000000002bf5b90_0 {0 0 0};
T_21.16 ;
T_21.15 ;
T_21.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002bf8c60_0, 0, 1;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0000000002bf5a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.18, 8;
    %load/vec4 v0000000002bf8c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.20, 8;
    %load/vec4 v0000000002bf5910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.22, 8;
    %vpi_call 2 155 "$fdisplay", v0000000002bfa2e0_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0000000002bf97a0_0, v0000000002bf55f0_0, v0000000002bf6db0_0 {0 0 0};
    %jmp T_21.23;
T_21.22 ;
    %load/vec4 v0000000002bf59b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.24, 8;
    %vpi_call 2 157 "$fdisplay", v0000000002bfa2e0_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0000000002bf97a0_0, v0000000002bf55f0_0, v0000000002bf5b90_0 {0 0 0};
T_21.24 ;
T_21.23 ;
T_21.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002bf8c60_0, 0, 1;
T_21.18 ;
T_21.7 ;
    %load/vec4 v0000000002bf97a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002bf97a0_0, 0, 32;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 28;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "AND.v";
    "Adder.v";
    "Control.v";
    "EQ.v";
    "EXMEM.v";
    "Forwarding_Unit.v";
    "HazardDetection_Unit.v";
    "IDEX.v";
    "IFID.v";
    "Instruction_Memory.v";
    "MEMWB.v";
    "MUX8.v";
    "MUX32_3I.v";
    "MUX32.v";
    "MUX5.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
    "dcache_top.v";
    "dcache_data_sram.v";
    "dcache_tag_sram.v";
    "Data_Memory.v";
