// Seed: 2942750572
module module_0;
  assign module_2.type_24 = 0;
  assign id_1 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  xor primCall (id_2, id_3, id_4, id_5);
  assign id_2 = 1 == "" ? id_3 : id_5;
  module_0 modCall_1 ();
  assign id_5 = 1'b0;
  wire id_6;
  always @(posedge 1) id_5 = -id_2;
endmodule
module module_2 (
    input wor id_0
    , id_16,
    input wand id_1,
    output tri id_2,
    input wand id_3,
    output supply1 id_4,
    input uwire id_5,
    input tri1 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input tri id_9,
    input tri0 id_10,
    input tri1 id_11,
    output supply0 id_12,
    input tri0 id_13,
    output tri1 id_14
);
  wire id_17;
  assign id_16 = 1;
  module_0 modCall_1 ();
  wire id_18 = id_9;
endmodule
