FIFO_8X8192_2CLK.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/FIFO_8X8192_2CLK/sim/FIFO_8X8192_2CLK.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
