INFO-FLOW: Workspace /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1 opened at Wed Dec 04 13:25:55 EST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu50-fsvh2104-2-e 
Execute       create_platform xcu50-fsvh2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
Command       create_platform done; 1.9 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.04 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
Execute     create_platform xcu50-fsvh2104-2-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'SA_propagating/src/mmult_explicit.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling SA_propagating/src/mmult_explicit.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang SA_propagating/src/mmult_explicit.cpp -foptimization-record-file=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 > /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.cpp.clang.out.log 2> /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top mmult -name=mmult 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 > /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/clang.out.log 2> /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.19 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.13 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.26 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.14 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.31 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.35 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.13 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 > /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.pp.0.cpp.clang.out.log 2> /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.16 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.73 seconds. CPU system time: 0.46 seconds. Elapsed time: 1.52 seconds; current allocated memory: 462.602 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_explicit.g.bc -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.0.bc > /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.17 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.17 sec.
Execute       run_link_or_opt -opt -out /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mmult -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mmult -reflow-float-conversion -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.78 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.78 sec.
Execute       run_link_or_opt -out /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mmult 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mmult -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=mmult -mllvm -hls-db-dir -mllvm /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 > /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 2.98 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_117_6' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:117:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_118_7' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:118:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_123_8' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:123:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_124_9' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:124:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_132_10' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:132:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_139_11' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:139:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_148_12' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:148:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_149_13' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:149:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_1' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:64:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_6' (SA_propagating/src/mmult_explicit.cpp:117:20) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_118_7' (SA_propagating/src/mmult_explicit.cpp:118:22) in function 'mmult' completely with a factor of 15 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_8' (SA_propagating/src/mmult_explicit.cpp:123:21) in function 'mmult' completely with a factor of 15 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_9' (SA_propagating/src/mmult_explicit.cpp:124:22) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_132_10' (SA_propagating/src/mmult_explicit.cpp:132:22) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_11' (SA_propagating/src/mmult_explicit.cpp:139:22) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_12' (SA_propagating/src/mmult_explicit.cpp:148:22) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_149_13' (SA_propagating/src/mmult_explicit.cpp:149:23) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_1' (SA_propagating/src/mmult_explicit.cpp:64:19) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'localA': Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:44:9)
INFO: [HLS 214-248] Applying array_partition to 'localB': Complete partitioning on dimension 1. (SA_propagating/src/mmult_explicit.cpp:47:6)
INFO: [HLS 214-248] Applying array_partition to 'localC': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:50:6)
INFO: [HLS 214-248] Applying array_partition to 'inA': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:54:6)
INFO: [HLS 214-248] Applying array_partition to 'inB': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:57:6)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.84 seconds. CPU system time: 0.56 seconds. Elapsed time: 6.42 seconds; current allocated memory: 463.582 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.582 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top mmult -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.0.bc -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.74 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.73 seconds. CPU system time: 0 seconds. Elapsed time: 1.74 seconds; current allocated memory: 484.508 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.1.bc -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.7 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 487.289 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.g.1.bc to /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.o.1.bc -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'readA' (SA_propagating/src/mmult_explicit.cpp:74) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'readB' (SA_propagating/src/mmult_explicit.cpp:93) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'writeC' (SA_propagating/src/mmult_explicit.cpp:158) in function 'mmult' automatically.
Command         transform done; 2.73 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SA_propagating/src/mmult_explicit.cpp:113:9) to (SA_propagating/src/mmult_explicit.cpp:112:2) in function 'mmult'... converting 65 basic blocks.
Command         transform done; 0.29 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.02 seconds; current allocated memory: 526.340 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.o.2.bc -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'localA' (SA_propagating/src/mmult_explicit.cpp:81:22)
INFO: [HLS 200-472] Inferring partial write operation for 'localB' (SA_propagating/src/mmult_explicit.cpp:100:22)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem2' (SA_propagating/src/mmult_explicit.cpp:164:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem1' (SA_propagating/src/mmult_explicit.cpp:100:24). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem0' (SA_propagating/src/mmult_explicit.cpp:81:24). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command         transform done; 0.98 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 577.289 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 6.47 sec.
Command     elaborate done; 14.42 sec.
Execute     ap_eval exec zip -j /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
Execute       ap_set_top_model mmult 
Execute       get_model_list mmult -filter all-wo-channel -topdown 
Execute       preproc_iomode -model mmult 
Execute       preproc_iomode -model mmult_Pipeline_writeC 
Execute       preproc_iomode -model mmult_Pipeline_systolic1 
Execute       preproc_iomode -model mmult_Pipeline_readB 
Execute       preproc_iomode -model mmult_Pipeline_readA 
Execute       preproc_iomode -model mmult_Pipeline_init 
Execute       get_model_list mmult -filter all-wo-channel 
INFO-FLOW: Model list for configure: mmult_Pipeline_init mmult_Pipeline_readA mmult_Pipeline_readB mmult_Pipeline_systolic1 mmult_Pipeline_writeC mmult
INFO-FLOW: Configuring Module : mmult_Pipeline_init ...
Execute       set_default_model mmult_Pipeline_init 
Execute       apply_spec_resource_limit mmult_Pipeline_init 
INFO-FLOW: Configuring Module : mmult_Pipeline_readA ...
Execute       set_default_model mmult_Pipeline_readA 
Execute       apply_spec_resource_limit mmult_Pipeline_readA 
INFO-FLOW: Configuring Module : mmult_Pipeline_readB ...
Execute       set_default_model mmult_Pipeline_readB 
Execute       apply_spec_resource_limit mmult_Pipeline_readB 
INFO-FLOW: Configuring Module : mmult_Pipeline_systolic1 ...
Execute       set_default_model mmult_Pipeline_systolic1 
Execute       apply_spec_resource_limit mmult_Pipeline_systolic1 
INFO-FLOW: Configuring Module : mmult_Pipeline_writeC ...
Execute       set_default_model mmult_Pipeline_writeC 
Execute       apply_spec_resource_limit mmult_Pipeline_writeC 
INFO-FLOW: Configuring Module : mmult ...
Execute       set_default_model mmult 
Execute       apply_spec_resource_limit mmult 
INFO-FLOW: Model list for preprocess: mmult_Pipeline_init mmult_Pipeline_readA mmult_Pipeline_readB mmult_Pipeline_systolic1 mmult_Pipeline_writeC mmult
INFO-FLOW: Preprocessing Module: mmult_Pipeline_init ...
Execute       set_default_model mmult_Pipeline_init 
Execute       cdfg_preprocess -model mmult_Pipeline_init 
Execute       rtl_gen_preprocess mmult_Pipeline_init 
INFO-FLOW: Preprocessing Module: mmult_Pipeline_readA ...
Execute       set_default_model mmult_Pipeline_readA 
Execute       cdfg_preprocess -model mmult_Pipeline_readA 
Execute       rtl_gen_preprocess mmult_Pipeline_readA 
INFO-FLOW: Preprocessing Module: mmult_Pipeline_readB ...
Execute       set_default_model mmult_Pipeline_readB 
Execute       cdfg_preprocess -model mmult_Pipeline_readB 
Execute       rtl_gen_preprocess mmult_Pipeline_readB 
INFO-FLOW: Preprocessing Module: mmult_Pipeline_systolic1 ...
Execute       set_default_model mmult_Pipeline_systolic1 
Execute       cdfg_preprocess -model mmult_Pipeline_systolic1 
Command       cdfg_preprocess done; 2.46 sec.
Execute       rtl_gen_preprocess mmult_Pipeline_systolic1 
INFO-FLOW: Preprocessing Module: mmult_Pipeline_writeC ...
Execute       set_default_model mmult_Pipeline_writeC 
Execute       cdfg_preprocess -model mmult_Pipeline_writeC 
Execute       rtl_gen_preprocess mmult_Pipeline_writeC 
INFO-FLOW: Preprocessing Module: mmult ...
Execute       set_default_model mmult 
Execute       cdfg_preprocess -model mmult 
Command       cdfg_preprocess done; 0.11 sec.
Execute       rtl_gen_preprocess mmult 
INFO-FLOW: Model list for synthesis: mmult_Pipeline_init mmult_Pipeline_readA mmult_Pipeline_readB mmult_Pipeline_systolic1 mmult_Pipeline_writeC mmult
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmult_Pipeline_init 
Execute       schedule -model mmult_Pipeline_init 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'init'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.69 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.79 seconds; current allocated memory: 582.090 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_init.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_init.sched.adb -f 
INFO-FLOW: Finish scheduling mmult_Pipeline_init.
Execute       set_default_model mmult_Pipeline_init 
Execute       bind -model mmult_Pipeline_init 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 582.090 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_init.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_init.bind.adb -f 
INFO-FLOW: Finish binding mmult_Pipeline_init.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmult_Pipeline_readA 
Execute       schedule -model mmult_Pipeline_readA 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readA'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'readA'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 583.273 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_readA.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_readA.sched.adb -f 
INFO-FLOW: Finish scheduling mmult_Pipeline_readA.
Execute       set_default_model mmult_Pipeline_readA 
Execute       bind -model mmult_Pipeline_readA 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 583.273 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_readA.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_readA.bind.adb -f 
INFO-FLOW: Finish binding mmult_Pipeline_readA.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmult_Pipeline_readB 
Execute       schedule -model mmult_Pipeline_readB 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readB'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'readB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 584.098 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_readB.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_readB.sched.adb -f 
INFO-FLOW: Finish scheduling mmult_Pipeline_readB.
Execute       set_default_model mmult_Pipeline_readB 
Execute       bind -model mmult_Pipeline_readB 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 584.098 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_readB.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_readB.bind.adb -f 
INFO-FLOW: Finish binding mmult_Pipeline_readB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmult_Pipeline_systolic1 
Execute       schedule -model mmult_Pipeline_systolic1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'systolic1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'systolic1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.08 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.14 seconds; current allocated memory: 622.629 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_systolic1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.37 sec.
Execute       db_write -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_systolic1.sched.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling mmult_Pipeline_systolic1.
Execute       set_default_model mmult_Pipeline_systolic1 
Execute       bind -model mmult_Pipeline_systolic1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.57 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.08 seconds. CPU system time: 0 seconds. Elapsed time: 2.07 seconds; current allocated memory: 622.629 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_systolic1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.55 sec.
Execute       db_write -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_systolic1.bind.adb -f 
Command       db_write done; 0.16 sec.
INFO-FLOW: Finish binding mmult_Pipeline_systolic1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_writeC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmult_Pipeline_writeC 
Execute       schedule -model mmult_Pipeline_writeC 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'writeC'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.16 seconds; current allocated memory: 622.629 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_writeC.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_writeC.sched.adb -f 
INFO-FLOW: Finish scheduling mmult_Pipeline_writeC.
Execute       set_default_model mmult_Pipeline_writeC 
Execute       bind -model mmult_Pipeline_writeC 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 622.629 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_writeC.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_writeC.bind.adb -f 
INFO-FLOW: Finish binding mmult_Pipeline_writeC.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmult 
Execute       schedule -model mmult 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.61 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.66 seconds; current allocated memory: 628.648 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.65 sec.
Execute       db_write -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.sched.adb -f 
INFO-FLOW: Finish scheduling mmult.
Execute       set_default_model mmult 
Execute       bind -model mmult 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.03 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.72 seconds; current allocated memory: 628.648 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.85 sec.
Execute       db_write -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.bind.adb -f 
INFO-FLOW: Finish binding mmult.
Execute       get_model_list mmult -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess mmult_Pipeline_init 
Execute       rtl_gen_preprocess mmult_Pipeline_readA 
Execute       rtl_gen_preprocess mmult_Pipeline_readB 
Execute       rtl_gen_preprocess mmult_Pipeline_systolic1 
Execute       rtl_gen_preprocess mmult_Pipeline_writeC 
Execute       rtl_gen_preprocess mmult 
INFO-FLOW: Model list for RTL generation: mmult_Pipeline_init mmult_Pipeline_readA mmult_Pipeline_readB mmult_Pipeline_systolic1 mmult_Pipeline_writeC mmult
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mmult_Pipeline_init -top_prefix mmult_ -sub_prefix mmult_ -mg_file /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_init.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_init'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.94 seconds; current allocated memory: 628.648 MB.
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmult_Pipeline_init -style xilinx -f -lang vhdl -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/syn/vhdl/mmult_mmult_Pipeline_init 
Execute       gen_rtl mmult_Pipeline_init -style xilinx -f -lang vlog -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/syn/verilog/mmult_mmult_Pipeline_init 
Execute       syn_report -csynth -model mmult_Pipeline_init -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/syn/report/mmult_Pipeline_init_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mmult_Pipeline_init -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/syn/report/mmult_Pipeline_init_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mmult_Pipeline_init -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_init.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mmult_Pipeline_init -f -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_init.adb 
Execute       db_write -model mmult_Pipeline_init -bindview -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mmult_Pipeline_init -p /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_init 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mmult_Pipeline_readA -top_prefix mmult_ -sub_prefix mmult_ -mg_file /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_readA.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_readA'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 630.590 MB.
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmult_Pipeline_readA -style xilinx -f -lang vhdl -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/syn/vhdl/mmult_mmult_Pipeline_readA 
Execute       gen_rtl mmult_Pipeline_readA -style xilinx -f -lang vlog -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/syn/verilog/mmult_mmult_Pipeline_readA 
Execute       syn_report -csynth -model mmult_Pipeline_readA -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/syn/report/mmult_Pipeline_readA_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mmult_Pipeline_readA -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/syn/report/mmult_Pipeline_readA_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mmult_Pipeline_readA -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_readA.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mmult_Pipeline_readA -f -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_readA.adb 
Execute       db_write -model mmult_Pipeline_readA -bindview -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mmult_Pipeline_readA -p /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_readA 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mmult_Pipeline_readB -top_prefix mmult_ -sub_prefix mmult_ -mg_file /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_readB.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_readB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 633.016 MB.
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmult_Pipeline_readB -style xilinx -f -lang vhdl -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/syn/vhdl/mmult_mmult_Pipeline_readB 
Execute       gen_rtl mmult_Pipeline_readB -style xilinx -f -lang vlog -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/syn/verilog/mmult_mmult_Pipeline_readB 
Execute       syn_report -csynth -model mmult_Pipeline_readB -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/syn/report/mmult_Pipeline_readB_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mmult_Pipeline_readB -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/syn/report/mmult_Pipeline_readB_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mmult_Pipeline_readB -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_readB.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mmult_Pipeline_readB -f -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_readB.adb 
Execute       db_write -model mmult_Pipeline_readB -bindview -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mmult_Pipeline_readB -p /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_readB 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mmult_Pipeline_systolic1 -top_prefix mmult_ -sub_prefix mmult_ -mg_file /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_systolic1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_systolic1' pipeline 'systolic1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'mmult_Pipeline_systolic1' is 23558, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1), ((icmp_ln112_fu_14872_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_166_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_systolic1'.
Command       create_rtl_model done; 0.59 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 660.332 MB.
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmult_Pipeline_systolic1 -style xilinx -f -lang vhdl -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/syn/vhdl/mmult_mmult_Pipeline_systolic1 
Execute       gen_rtl mmult_Pipeline_systolic1 -style xilinx -f -lang vlog -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/syn/verilog/mmult_mmult_Pipeline_systolic1 
Execute       syn_report -csynth -model mmult_Pipeline_systolic1 -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/syn/report/mmult_Pipeline_systolic1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.93 sec.
Execute       syn_report -rtlxml -model mmult_Pipeline_systolic1 -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/syn/report/mmult_Pipeline_systolic1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.44 sec.
Execute       syn_report -verbosereport -model mmult_Pipeline_systolic1 -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_systolic1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.07 sec.
Execute       db_write -model mmult_Pipeline_systolic1 -f -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_systolic1.adb 
Command       db_write done; 0.61 sec.
Execute       db_write -model mmult_Pipeline_systolic1 -bindview -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.44 sec.
Execute       gen_tb_info mmult_Pipeline_systolic1 -p /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_systolic1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_writeC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mmult_Pipeline_writeC -top_prefix mmult_ -sub_prefix mmult_ -mg_file /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_writeC.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_1632_32_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_writeC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.02 seconds. CPU system time: 0.09 seconds. Elapsed time: 5.13 seconds; current allocated memory: 741.066 MB.
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmult_Pipeline_writeC -style xilinx -f -lang vhdl -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/syn/vhdl/mmult_mmult_Pipeline_writeC 
Execute       gen_rtl mmult_Pipeline_writeC -style xilinx -f -lang vlog -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/syn/verilog/mmult_mmult_Pipeline_writeC 
Execute       syn_report -csynth -model mmult_Pipeline_writeC -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/syn/report/mmult_Pipeline_writeC_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mmult_Pipeline_writeC -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/syn/report/mmult_Pipeline_writeC_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mmult_Pipeline_writeC -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_writeC.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mmult_Pipeline_writeC -f -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_writeC.adb 
Execute       db_write -model mmult_Pipeline_writeC -bindview -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mmult_Pipeline_writeC -p /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_writeC 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mmult -top_prefix  -sub_prefix mmult_ -mg_file /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/a_row' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/a_col' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/b_col' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'a', 'b', 'c', 'a_row', 'a_col', 'b_col' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult'.
Command       create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.52 seconds; current allocated memory: 749.105 MB.
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmult -istop -style xilinx -f -lang vhdl -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/syn/vhdl/mmult 
Command       gen_rtl done; 0.32 sec.
Execute       gen_rtl mmult -istop -style xilinx -f -lang vlog -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/syn/verilog/mmult 
Command       gen_rtl done; 0.17 sec.
Execute       syn_report -csynth -model mmult -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/syn/report/mmult_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       syn_report -rtlxml -model mmult -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/syn/report/mmult_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       syn_report -verbosereport -model mmult -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.39 sec.
Execute       db_write -model mmult -f -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.adb 
Command       db_write done; 0.19 sec.
Execute       db_write -model mmult -bindview -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mmult -p /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult 
Execute       export_constraint_db -f -tool general -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.constraint.tcl 
Execute       syn_report -designview -model mmult -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.design.xml 
Command       syn_report done; 1.27 sec.
Execute       syn_report -csynthDesign -model mmult -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model mmult -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model mmult -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks mmult 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain mmult 
INFO-FLOW: Model list for RTL component generation: mmult_Pipeline_init mmult_Pipeline_readA mmult_Pipeline_readB mmult_Pipeline_systolic1 mmult_Pipeline_writeC mmult
INFO-FLOW: Handling components in module [mmult_Pipeline_init] ... 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_init.compgen.tcl 
INFO-FLOW: Found component mmult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mmult_Pipeline_readA] ... 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_readA.compgen.tcl 
INFO-FLOW: Handling components in module [mmult_Pipeline_readB] ... 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_readB.compgen.tcl 
INFO-FLOW: Handling components in module [mmult_Pipeline_systolic1] ... 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_systolic1.compgen.tcl 
INFO-FLOW: Found component mmult_mux_166_32_1_1.
INFO-FLOW: Append model mmult_mux_166_32_1_1
INFO-FLOW: Found component mmult_mux_164_32_1_1.
INFO-FLOW: Append model mmult_mux_164_32_1_1
INFO-FLOW: Found component mmult_mul_32s_32s_32_1_1.
INFO-FLOW: Append model mmult_mul_32s_32s_32_1_1
INFO-FLOW: Found component mmult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mmult_Pipeline_writeC] ... 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_writeC.compgen.tcl 
INFO-FLOW: Found component mmult_mux_1632_32_1_1.
INFO-FLOW: Append model mmult_mux_1632_32_1_1
INFO-FLOW: Handling components in module [mmult] ... 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.compgen.tcl 
INFO-FLOW: Found component mmult_localA_RAM_AUTO_1R1W.
INFO-FLOW: Append model mmult_localA_RAM_AUTO_1R1W
INFO-FLOW: Found component mmult_gmem0_m_axi.
INFO-FLOW: Append model mmult_gmem0_m_axi
INFO-FLOW: Found component mmult_gmem1_m_axi.
INFO-FLOW: Append model mmult_gmem1_m_axi
INFO-FLOW: Found component mmult_gmem2_m_axi.
INFO-FLOW: Append model mmult_gmem2_m_axi
INFO-FLOW: Found component mmult_control_s_axi.
INFO-FLOW: Append model mmult_control_s_axi
INFO-FLOW: Append model mmult_Pipeline_init
INFO-FLOW: Append model mmult_Pipeline_readA
INFO-FLOW: Append model mmult_Pipeline_readB
INFO-FLOW: Append model mmult_Pipeline_systolic1
INFO-FLOW: Append model mmult_Pipeline_writeC
INFO-FLOW: Append model mmult
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: mmult_flow_control_loop_pipe_sequential_init mmult_mux_166_32_1_1 mmult_mux_164_32_1_1 mmult_mul_32s_32s_32_1_1 mmult_flow_control_loop_pipe_sequential_init mmult_mux_1632_32_1_1 mmult_localA_RAM_AUTO_1R1W mmult_gmem0_m_axi mmult_gmem1_m_axi mmult_gmem2_m_axi mmult_control_s_axi mmult_Pipeline_init mmult_Pipeline_readA mmult_Pipeline_readB mmult_Pipeline_systolic1 mmult_Pipeline_writeC mmult
INFO-FLOW: Generating /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mmult_mux_166_32_1_1
INFO-FLOW: To file: write model mmult_mux_164_32_1_1
INFO-FLOW: To file: write model mmult_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mmult_mux_1632_32_1_1
INFO-FLOW: To file: write model mmult_localA_RAM_AUTO_1R1W
INFO-FLOW: To file: write model mmult_gmem0_m_axi
INFO-FLOW: To file: write model mmult_gmem1_m_axi
INFO-FLOW: To file: write model mmult_gmem2_m_axi
INFO-FLOW: To file: write model mmult_control_s_axi
INFO-FLOW: To file: write model mmult_Pipeline_init
INFO-FLOW: To file: write model mmult_Pipeline_readA
INFO-FLOW: To file: write model mmult_Pipeline_readB
INFO-FLOW: To file: write model mmult_Pipeline_systolic1
INFO-FLOW: To file: write model mmult_Pipeline_writeC
INFO-FLOW: To file: write model mmult
INFO-FLOW: Generating /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/vhdl' dstVlogDir='/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/vlog' tclDir='/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db' modelList='mmult_flow_control_loop_pipe_sequential_init
mmult_mux_166_32_1_1
mmult_mux_164_32_1_1
mmult_mul_32s_32s_32_1_1
mmult_flow_control_loop_pipe_sequential_init
mmult_mux_1632_32_1_1
mmult_localA_RAM_AUTO_1R1W
mmult_gmem0_m_axi
mmult_gmem1_m_axi
mmult_gmem2_m_axi
mmult_control_s_axi
mmult_Pipeline_init
mmult_Pipeline_readA
mmult_Pipeline_readB
mmult_Pipeline_systolic1
mmult_Pipeline_writeC
mmult
' expOnly='0'
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_init.compgen.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_readA.compgen.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_readB.compgen.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_systolic1.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_writeC.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'mmult_localA_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.2 seconds; current allocated memory: 779.363 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='mmult_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='mmult_flow_control_loop_pipe_sequential_init
mmult_mux_166_32_1_1
mmult_mux_164_32_1_1
mmult_mul_32s_32s_32_1_1
mmult_flow_control_loop_pipe_sequential_init
mmult_mux_1632_32_1_1
mmult_localA_RAM_AUTO_1R1W
mmult_gmem0_m_axi
mmult_gmem1_m_axi
mmult_gmem2_m_axi
mmult_control_s_axi
mmult_Pipeline_init
mmult_Pipeline_readA
mmult_Pipeline_readB
mmult_Pipeline_systolic1
mmult_Pipeline_writeC
mmult
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.compgen.dataonly.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_init.tbgen.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_readA.tbgen.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_readB.tbgen.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_systolic1.tbgen.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult_Pipeline_writeC.tbgen.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.constraint.tcl 
Execute       sc_get_clocks mmult 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE mmult LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} MODULE mmult LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE mmult LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE mmult LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST mmult MODULE2INSTS {mmult mmult mmult_Pipeline_init grp_mmult_Pipeline_init_fu_5882 mmult_Pipeline_readA grp_mmult_Pipeline_readA_fu_5934 mmult_Pipeline_readB grp_mmult_Pipeline_readB_fu_5960 mmult_Pipeline_systolic1 grp_mmult_Pipeline_systolic1_fu_5986 mmult_Pipeline_writeC grp_mmult_Pipeline_writeC_fu_6870} INST2MODULE {mmult mmult grp_mmult_Pipeline_init_fu_5882 mmult_Pipeline_init grp_mmult_Pipeline_readA_fu_5934 mmult_Pipeline_readA grp_mmult_Pipeline_readB_fu_5960 mmult_Pipeline_readB grp_mmult_Pipeline_systolic1_fu_5986 mmult_Pipeline_systolic1 grp_mmult_Pipeline_writeC_fu_6870 mmult_Pipeline_writeC} INSTDATA {mmult {DEPTH 1 CHILDREN {grp_mmult_Pipeline_init_fu_5882 grp_mmult_Pipeline_readA_fu_5934 grp_mmult_Pipeline_readB_fu_5960 grp_mmult_Pipeline_systolic1_fu_5986 grp_mmult_Pipeline_writeC_fu_6870}} grp_mmult_Pipeline_init_fu_5882 {DEPTH 2 CHILDREN {}} grp_mmult_Pipeline_readA_fu_5934 {DEPTH 2 CHILDREN {}} grp_mmult_Pipeline_readB_fu_5960 {DEPTH 2 CHILDREN {}} grp_mmult_Pipeline_systolic1_fu_5986 {DEPTH 2 CHILDREN {}} grp_mmult_Pipeline_writeC_fu_6870 {DEPTH 2 CHILDREN {}}} MODULEDATA {mmult_Pipeline_init {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_698_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:62 VARIABLE add_ln62 LOOP init BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mmult_Pipeline_readA {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_408_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:74 VARIABLE add_ln74 LOOP readA BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_453_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:78 VARIABLE add_ln78 LOOP readA BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_6_fu_434_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:74 VARIABLE j_6 LOOP readA BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mmult_Pipeline_readB {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_408_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:93 VARIABLE add_ln93 LOOP readB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_430_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:97 VARIABLE add_ln97 LOOP readB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_3_fu_476_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:93 VARIABLE j_3 LOOP readB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mmult_Pipeline_systolic1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_14878_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:112 VARIABLE add_ln112 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U123 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_17034_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U124 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_1 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_1_fu_17046_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_1 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U125 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_2 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_2_fu_17058_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_2 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U126 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_3 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_3_fu_17070_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_3 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U127 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_4 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_4_fu_17082_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_4 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U128 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_5 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_5_fu_17094_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_5 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U129 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_6 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_6_fu_17106_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_6 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U130 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_7 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_7_fu_17118_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_7 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U131 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_8 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_8_fu_17130_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_8 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U132 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_9 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_9_fu_17142_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_9 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U133 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_10 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_10_fu_17154_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_10 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U134 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_11 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_11_fu_17166_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_11 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U135 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_12 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_12_fu_17178_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_12 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U136 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_13 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_13_fu_17190_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_13 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U137 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_14 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_14_fu_17202_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_14 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U138 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_15 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_15_fu_17214_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_15 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U139 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_16 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_16_fu_17226_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_16 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U140 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_17 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_17_fu_17238_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_17 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U141 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_18 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_18_fu_17250_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_18 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U142 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_19 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_19_fu_17262_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_19 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U143 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_20 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_20_fu_17274_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_20 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U144 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_21 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_21_fu_17286_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_21 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U145 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_22 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_22_fu_17298_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_22 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U146 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_23 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_23_fu_17310_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_23 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U147 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_24 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_24_fu_17322_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_24 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U148 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_25 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_25_fu_17334_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_25 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U149 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_26 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_26_fu_17346_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_26 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U150 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_27 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_27_fu_17358_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_27 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U151 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_28 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_28_fu_17370_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_28 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U152 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_29 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_29_fu_17382_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_29 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U153 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_30 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_30_fu_17394_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_30 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U154 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_31 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_31_fu_17406_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_31 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U155 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_32 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_32_fu_17418_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_32 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U156 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_33 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_33_fu_17430_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_33 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U157 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_34 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_34_fu_17442_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_34 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U158 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_35 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_35_fu_17454_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_35 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U159 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_36 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_36_fu_17466_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_36 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U160 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_37 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_37_fu_17478_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_37 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U161 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_38 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_38_fu_17490_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_38 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U162 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_39 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_39_fu_17502_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_39 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U163 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_40 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_40_fu_17514_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_40 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U164 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_41 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_41_fu_17526_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_41 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U165 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_42 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_42_fu_17538_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_42 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U166 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_43 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_43_fu_17550_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_43 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U167 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_44 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_44_fu_17562_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_44 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U168 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_45 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_45_fu_17574_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_45 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U169 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_46 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_46_fu_17586_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_46 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U170 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_47 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_47_fu_17598_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_47 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U171 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_48 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_48_fu_17610_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_48 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U172 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_49 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_49_fu_17622_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_49 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U173 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_50 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_50_fu_17634_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_50 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U174 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_51 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_51_fu_17646_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_51 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U175 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_52 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_52_fu_17658_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_52 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U176 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_53 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_53_fu_17670_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_53 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U177 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_54 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_54_fu_17682_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_54 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U178 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_55 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_55_fu_17694_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_55 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U179 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_56 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_56_fu_17706_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_56 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U180 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_57 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_57_fu_17718_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_57 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U181 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_58 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_58_fu_17730_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_58 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U182 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_59 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_59_fu_17742_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_59 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U183 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_60 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_60_fu_17754_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_60 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U184 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_61 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_61_fu_17766_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_61 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U185 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_62 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_62_fu_17778_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_62 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U186 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_63 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_63_fu_17790_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_63 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U187 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_64 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_64_fu_17802_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_64 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U188 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_65 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_65_fu_17814_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_65 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U189 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_66 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_66_fu_17826_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_66 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U190 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_67 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_67_fu_17838_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_67 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U191 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_68 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_68_fu_17850_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_68 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U192 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_69 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_69_fu_17862_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_69 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U193 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_70 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_70_fu_17874_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_70 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U194 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_71 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_71_fu_17886_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_71 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U195 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_72 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_72_fu_17898_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_72 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U196 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_73 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_73_fu_17910_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_73 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U197 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_74 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_74_fu_17922_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_74 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U198 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_75 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_75_fu_17934_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_75 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U199 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_76 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_76_fu_17946_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_76 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U200 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_77 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_77_fu_17958_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_77 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U201 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_78 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_78_fu_17970_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_78 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U202 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_79 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_79_fu_17982_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_79 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U203 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_80 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_80_fu_17994_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_80 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U204 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_81 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_81_fu_18006_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_81 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U205 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_82 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_82_fu_18018_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_82 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U206 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_83 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_83_fu_18030_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_83 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U207 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_84 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_84_fu_18042_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_84 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U208 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_85 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_85_fu_18054_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_85 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U209 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_86 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_86_fu_18066_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_86 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U210 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_87 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_87_fu_18078_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_87 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U211 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_88 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_88_fu_18090_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_88 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U212 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_89 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_89_fu_18102_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_89 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U213 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_90 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_90_fu_18114_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_90 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U214 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_91 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_91_fu_18126_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_91 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U215 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_92 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_92_fu_18138_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_92 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U216 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_93 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_93_fu_18150_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_93 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U217 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_94 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_94_fu_18162_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_94 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U218 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_95 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_95_fu_18174_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_95 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U219 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_96 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_96_fu_18186_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_96 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U220 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_97 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_97_fu_18198_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_97 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U221 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_98 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_98_fu_18210_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_98 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U222 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_99 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_99_fu_18222_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_99 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U223 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_100 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_100_fu_18234_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_100 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U224 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_101 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_101_fu_18246_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_101 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U225 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_102 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_102_fu_18258_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_102 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U226 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_103 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_103_fu_18270_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_103 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U227 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_104 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_104_fu_18282_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_104 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U228 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_105 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_105_fu_18294_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_105 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U229 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_106 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_106_fu_18306_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_106 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U230 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_107 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_107_fu_18318_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_107 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U231 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_108 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_108_fu_18330_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_108 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U232 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_109 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_109_fu_18342_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_109 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U233 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_110 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_110_fu_18354_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_110 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U234 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_111 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_111_fu_18366_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_111 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U235 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_112 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_112_fu_18378_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_112 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U236 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_113 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_113_fu_18390_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_113 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U237 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_114 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_114_fu_18402_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_114 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U238 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_115 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_115_fu_18414_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_115 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U239 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_116 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_116_fu_18426_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_116 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U240 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_117 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_117_fu_18438_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_117 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U241 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_118 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_118_fu_18450_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_118 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U242 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_119 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_119_fu_18462_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_119 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U243 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_120 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_120_fu_18474_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_120 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U244 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_121 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_121_fu_18486_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_121 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U245 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_122 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_122_fu_18498_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_122 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U246 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_123 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_123_fu_18510_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_123 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U247 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_124 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_124_fu_18522_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_124 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U248 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_125 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_125_fu_18534_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_125 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U249 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_126 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_126_fu_18546_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_126 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U250 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_127 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_127_fu_18558_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_127 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U251 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_128 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_128_fu_18570_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_128 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U252 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_129 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_129_fu_18582_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_129 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U253 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_130 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_130_fu_18594_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_130 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U254 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_131 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_131_fu_18606_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_131 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U255 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_132 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_132_fu_18618_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_132 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U256 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_133 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_133_fu_18630_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_133 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U257 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_134 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_134_fu_18642_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_134 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U258 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_135 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_135_fu_18654_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_135 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U259 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_136 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_136_fu_18666_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_136 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U260 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_137 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_137_fu_18678_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_137 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U261 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_138 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_138_fu_18690_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_138 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U262 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_139 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_139_fu_18702_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_139 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U263 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_140 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_140_fu_18714_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_140 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U264 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_141 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_141_fu_18726_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_141 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U265 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_142 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_142_fu_18738_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_142 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U266 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_143 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_143_fu_18750_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_143 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U267 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_144 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_144_fu_18762_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_144 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U268 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_145 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_145_fu_18774_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_145 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U269 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_146 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_146_fu_18786_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_146 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U270 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_147 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_147_fu_18798_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_147 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U271 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_148 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_148_fu_18810_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_148 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U272 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_149 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_149_fu_18822_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_149 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U273 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_150 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_150_fu_18834_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_150 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U274 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_151 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_151_fu_18846_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_151 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U275 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_152 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_152_fu_18858_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_152 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U276 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_153 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_153_fu_18870_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_153 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U277 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_154 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_154_fu_18882_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_154 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U278 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_155 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_155_fu_18894_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_155 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U279 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_156 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_156_fu_18906_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_156 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U280 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_157 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_157_fu_18918_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_157 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U281 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_158 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_158_fu_18930_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_158 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U282 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_159 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_159_fu_18942_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_159 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U283 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_160 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_160_fu_18954_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_160 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U284 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_161 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_161_fu_18966_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_161 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U285 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_162 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_162_fu_18978_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_162 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U286 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_163 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_163_fu_18990_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_163 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U287 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_164 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_164_fu_19002_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_164 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U288 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_165 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_165_fu_19014_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_165 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U289 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_166 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_166_fu_19026_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_166 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U290 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_167 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_167_fu_19038_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_167 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U291 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_168 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_168_fu_19050_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_168 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U292 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_169 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_169_fu_19062_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_169 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U293 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_170 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_170_fu_19074_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_170 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U294 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_171 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_171_fu_19086_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_171 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U295 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_172 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_172_fu_19098_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_172 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U296 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_173 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_173_fu_19110_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_173 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U297 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_174 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_174_fu_19122_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_174 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U298 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_175 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_175_fu_19134_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_175 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U299 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_176 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_176_fu_19146_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_176 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U300 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_177 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_177_fu_19158_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_177 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U301 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_178 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_178_fu_19170_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_178 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U302 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_179 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_179_fu_19182_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_179 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U303 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_180 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_180_fu_19194_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_180 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U304 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_181 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_181_fu_19206_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_181 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U305 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_182 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_182_fu_19218_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_182 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U306 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_183 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_183_fu_19230_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_183 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U307 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_184 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_184_fu_19242_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_184 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U308 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_185 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_185_fu_19254_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_185 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U309 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_186 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_186_fu_19266_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_186 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U310 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_187 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_187_fu_19278_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_187 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U311 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_188 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_188_fu_19290_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_188 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U312 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_189 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_189_fu_19302_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_189 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U313 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_190 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_190_fu_19314_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_190 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U314 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_191 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_191_fu_19326_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_191 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U315 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_192 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_192_fu_19338_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_192 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U316 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_193 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_193_fu_19350_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_193 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U317 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_194 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_194_fu_19362_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_194 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U318 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_195 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_195_fu_19374_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_195 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U319 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_196 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_196_fu_19386_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_196 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U320 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_197 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_197_fu_19398_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_197 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U321 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_198 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_198_fu_19410_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_198 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U322 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_199 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_199_fu_19422_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_199 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U323 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_200 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_200_fu_19434_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_200 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U324 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_201 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_201_fu_19446_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_201 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U325 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_202 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_202_fu_19458_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_202 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U326 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_203 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_203_fu_19470_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_203 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U327 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_204 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_204_fu_19482_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_204 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U328 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_205 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_205_fu_19494_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_205 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U329 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_206 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_206_fu_19506_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_206 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U330 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_207 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_207_fu_19518_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_207 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U331 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_208 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_208_fu_19530_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_208 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U332 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_209 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_209_fu_19542_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_209 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U333 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_210 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_210_fu_19554_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_210 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U334 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_211 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_211_fu_19566_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_211 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U335 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_212 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_212_fu_19578_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_212 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U336 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_213 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_213_fu_19590_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_213 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U337 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_214 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_214_fu_19602_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_214 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U338 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_215 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_215_fu_19614_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_215 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U339 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_216 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_216_fu_19626_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_216 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U340 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_217 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_217_fu_19638_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_217 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U341 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_218 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_218_fu_19650_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_218 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U342 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_219 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_219_fu_19662_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_219 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U343 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_220 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_220_fu_19674_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_220 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U344 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_221 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_221_fu_19686_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_221 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U345 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_222 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_222_fu_19698_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_222 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U346 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_223 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_223_fu_19710_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_223 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U347 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_224 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_224_fu_19722_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_224 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U348 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_225 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_225_fu_19734_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_225 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U349 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_226 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_226_fu_19746_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_226 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U350 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_227 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_227_fu_19758_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_227 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U351 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_228 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_228_fu_19770_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_228 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U352 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_229 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_229_fu_19782_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_229 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U353 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_230 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_230_fu_19794_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_230 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U354 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_231 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_231_fu_19806_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_231 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U355 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_232 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_232_fu_19818_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_232 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U356 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_233 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_233_fu_19830_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_233 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U357 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_234 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_234_fu_19842_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_234 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U358 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_235 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_235_fu_19854_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_235 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U359 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_236 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_236_fu_19866_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_236 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U360 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_237 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_237_fu_19878_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_237 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U361 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_238 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_238_fu_19890_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_238 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U362 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_239 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_239_fu_19902_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_239 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U363 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_240 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_240_fu_19914_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_240 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U364 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_241 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_241_fu_19926_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_241 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U365 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_242 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_242_fu_19938_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_242 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U366 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_243 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_243_fu_19950_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_243 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U367 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_244 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_244_fu_19962_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_244 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U368 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_245 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_245_fu_19974_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_245 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U369 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_246 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_246_fu_19986_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_246 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U370 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_247 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_247_fu_19998_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_247 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U371 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_248 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_248_fu_20010_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_248 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U372 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_249 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_249_fu_20022_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_249 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U373 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_250 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_250_fu_20034_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_250 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U374 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_251 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_251_fu_20046_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_251 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U375 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_252 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_252_fu_20058_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_252 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U376 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_253 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_253_fu_20070_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_253 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U377 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_254 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_254_fu_20082_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_254 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U378 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE mul_ln150_255 LOOP systolic1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_255_fu_20094_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:150 VARIABLE add_ln150_255 LOOP systolic1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 768 BRAM 0 URAM 0}} mmult_Pipeline_writeC {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_fu_2190_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:158 VARIABLE add_ln158 LOOP writeC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_2207_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:161 VARIABLE add_ln161 LOOP writeC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_2619_p2 SOURCE SA_propagating/src/mmult_explicit.cpp:158 VARIABLE j_2 LOOP writeC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mmult {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localA_U SOURCE SA_propagating/src/mmult_explicit.cpp:44 VARIABLE localA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localA_1_U SOURCE SA_propagating/src/mmult_explicit.cpp:44 VARIABLE localA_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localA_2_U SOURCE SA_propagating/src/mmult_explicit.cpp:44 VARIABLE localA_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localA_3_U SOURCE SA_propagating/src/mmult_explicit.cpp:44 VARIABLE localA_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localA_4_U SOURCE SA_propagating/src/mmult_explicit.cpp:44 VARIABLE localA_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localA_5_U SOURCE SA_propagating/src/mmult_explicit.cpp:44 VARIABLE localA_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localA_6_U SOURCE SA_propagating/src/mmult_explicit.cpp:44 VARIABLE localA_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localA_7_U SOURCE SA_propagating/src/mmult_explicit.cpp:44 VARIABLE localA_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localA_8_U SOURCE SA_propagating/src/mmult_explicit.cpp:44 VARIABLE localA_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localA_9_U SOURCE SA_propagating/src/mmult_explicit.cpp:44 VARIABLE localA_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localA_10_U SOURCE SA_propagating/src/mmult_explicit.cpp:44 VARIABLE localA_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localA_11_U SOURCE SA_propagating/src/mmult_explicit.cpp:44 VARIABLE localA_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localA_12_U SOURCE SA_propagating/src/mmult_explicit.cpp:44 VARIABLE localA_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localA_13_U SOURCE SA_propagating/src/mmult_explicit.cpp:44 VARIABLE localA_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localA_14_U SOURCE SA_propagating/src/mmult_explicit.cpp:44 VARIABLE localA_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localA_15_U SOURCE SA_propagating/src/mmult_explicit.cpp:44 VARIABLE localA_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localB_U SOURCE SA_propagating/src/mmult_explicit.cpp:47 VARIABLE localB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localB_1_U SOURCE SA_propagating/src/mmult_explicit.cpp:47 VARIABLE localB_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localB_2_U SOURCE SA_propagating/src/mmult_explicit.cpp:47 VARIABLE localB_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localB_3_U SOURCE SA_propagating/src/mmult_explicit.cpp:47 VARIABLE localB_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localB_4_U SOURCE SA_propagating/src/mmult_explicit.cpp:47 VARIABLE localB_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localB_5_U SOURCE SA_propagating/src/mmult_explicit.cpp:47 VARIABLE localB_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localB_6_U SOURCE SA_propagating/src/mmult_explicit.cpp:47 VARIABLE localB_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localB_7_U SOURCE SA_propagating/src/mmult_explicit.cpp:47 VARIABLE localB_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localB_8_U SOURCE SA_propagating/src/mmult_explicit.cpp:47 VARIABLE localB_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localB_9_U SOURCE SA_propagating/src/mmult_explicit.cpp:47 VARIABLE localB_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localB_10_U SOURCE SA_propagating/src/mmult_explicit.cpp:47 VARIABLE localB_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localB_11_U SOURCE SA_propagating/src/mmult_explicit.cpp:47 VARIABLE localB_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localB_12_U SOURCE SA_propagating/src/mmult_explicit.cpp:47 VARIABLE localB_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localB_13_U SOURCE SA_propagating/src/mmult_explicit.cpp:47 VARIABLE localB_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localB_14_U SOURCE SA_propagating/src/mmult_explicit.cpp:47 VARIABLE localB_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME localB_15_U SOURCE SA_propagating/src/mmult_explicit.cpp:47 VARIABLE localB_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1477 SOURCE {} VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1478 SOURCE {} VARIABLE mul60 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1479 SOURCE {} VARIABLE mul237 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 777 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.91 seconds; current allocated memory: 797.008 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult.
Execute       syn_report -model mmult -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 34.78 sec.
Command   csynth_design done; 49.24 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 48.06 seconds. CPU system time: 1.65 seconds. Elapsed time: 49.24 seconds; current allocated memory: -699.250 MB.
Command ap_source done; 51.41 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1 opened at Wed Dec 04 13:26:58 EST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu50-fsvh2104-2-e 
Execute       create_platform xcu50-fsvh2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
Command       create_platform done; 2.24 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.34 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.36 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
Execute     create_platform xcu50-fsvh2104-2-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/src/mmultTester.cpp /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/./sim/autowrap/testbench/mmultTester.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/./sim/autowrap/testbench/mmultTester.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/./sim/autowrap/testbench/mmultTester.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.28 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/src/mmult_explicit.cpp /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/./sim/autowrap/testbench/mmult_explicit.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/./sim/autowrap/testbench/mmult_explicit.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/./sim/autowrap/testbench/mmult_explicit.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.23 sec.
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.11 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_propagating/solution1/.autopilot/db/mmult.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 16.04 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 20.62 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 45.32 seconds. CPU system time: 5.68 seconds. Elapsed time: 20.62 seconds; current allocated memory: -1025.609 MB.
Command ap_source done; 23.11 sec.
Execute cleanup_all 
