Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto cac8322e6dbf47de92a0fa031943d143 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_cpu_behav xil_defaultlib.testbench_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/cpu.sv" Line 30. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regm.sv" Line 27. Module regm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/control.SV" Line 6. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/alu_control.sv" Line 24. Module alu_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/alu.sv" Line 17. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/dm.sv" Line 21. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/AluCtrlSig_pkg.sv" Line 5. Module AluCtrlSig_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/cpu.sv" Line 30. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regm.sv" Line 27. Module regm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/control.SV" Line 6. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/alu_control.sv" Line 24. Module alu_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/alu.sv" Line 17. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/dm.sv" Line 21. Module dm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" Line 31. Module regr(N=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/AluCtrlSig_pkg.sv" Line 5. Module AluCtrlSig_pkg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regr(N=32)
Compiling module xil_defaultlib.regm
Compiling module xil_defaultlib.regr(N=5)
Compiling module xil_defaultlib.regr(N=64)
Compiling module xil_defaultlib.regr(N=10)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regr(N=8)
Compiling module xil_defaultlib.regr(N=2)
Compiling module xil_defaultlib.regr
Compiling module xil_defaultlib.regr(N=4)
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.testbench_cpu
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.AluCtrlSig_pkg
Built simulation snapshot testbench_cpu_behav
