# verilog-seq-fulladder-modular-tb
Verilog RTL design for a full adder implemented sequentially useing half adders and an or gate on verilog, and a modular testbench (structured with a generator, driver, monitor, scoreboard) in SystemVerilog.
