Analysis & Synthesis report for mimasuo240401
Thu Mar 19 21:51:17 2015
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |mimasuo240401|jianpan:u1|state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for jianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated
 16. Parameter Settings for Inferred Entity Instance: jianpan:u1|altsyncram:WideOr2_rtl_0
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "jianpan:u1"
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 19 21:51:17 2015         ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Full Version ;
; Revision Name                      ; mimasuo240401                                 ;
; Top-level Entity Name              ; mimasuo240401                                 ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 372                                           ;
;     Total combinational functions  ; 288                                           ;
;     Dedicated logic registers      ; 244                                           ;
; Total registers                    ; 244                                           ;
; Total pins                         ; 39                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 1,280                                         ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C5Q208C8        ;                    ;
; Top-level entity name                                        ; mimasuo240401      ; mimasuo240401      ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                     ;
+--------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                              ;
+--------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------+
; mimasuo240401.v                      ; yes             ; User Verilog HDL File                                 ; C:/Users/hp/Desktop/1102404-eda/1102404/110240401/mimasuo240401.v                         ;
; Verilog2.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog2.v                              ;
; Verilog3.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog3.v                              ;
; Verilog4.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog4.v                              ;
; Verilog5.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog5.v                              ;
; Verilog6.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/hp/Desktop/1102404-eda/1102404/110240401/Verilog6.v                              ;
; altsyncram.tdf                       ; yes             ; Megafunction                                          ; e:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf                               ;
; stratix_ram_block.inc                ; yes             ; Megafunction                                          ; e:/altera/90/quartus/libraries/megafunctions/stratix_ram_block.inc                        ;
; lpm_mux.inc                          ; yes             ; Megafunction                                          ; e:/altera/90/quartus/libraries/megafunctions/lpm_mux.inc                                  ;
; lpm_decode.inc                       ; yes             ; Megafunction                                          ; e:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc                               ;
; aglobal90.inc                        ; yes             ; Megafunction                                          ; e:/altera/90/quartus/libraries/megafunctions/aglobal90.inc                                ;
; a_rdenreg.inc                        ; yes             ; Megafunction                                          ; e:/altera/90/quartus/libraries/megafunctions/a_rdenreg.inc                                ;
; altrom.inc                           ; yes             ; Megafunction                                          ; e:/altera/90/quartus/libraries/megafunctions/altrom.inc                                   ;
; altram.inc                           ; yes             ; Megafunction                                          ; e:/altera/90/quartus/libraries/megafunctions/altram.inc                                   ;
; altdpram.inc                         ; yes             ; Megafunction                                          ; e:/altera/90/quartus/libraries/megafunctions/altdpram.inc                                 ;
; altqpram.inc                         ; yes             ; Megafunction                                          ; e:/altera/90/quartus/libraries/megafunctions/altqpram.inc                                 ;
; db/altsyncram_tr01.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/hp/Desktop/1102404-eda/1102404/110240401/db/altsyncram_tr01.tdf                  ;
; mimasuo240401.mimasuo2404010.rtl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/hp/Desktop/1102404-eda/1102404/110240401/db/mimasuo240401.mimasuo2404010.rtl.mif ;
+--------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 372                 ;
;                                             ;                     ;
; Total combinational functions               ; 288                 ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 118                 ;
;     -- 3 input functions                    ; 22                  ;
;     -- <=2 input functions                  ; 148                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 198                 ;
;     -- arithmetic mode                      ; 90                  ;
;                                             ;                     ;
; Total registers                             ; 244                 ;
;     -- Dedicated logic registers            ; 244                 ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 39                  ;
; Total memory bits                           ; 1280                ;
; Maximum fan-out node                        ; jianpan:u1|key_flag ;
; Maximum fan-out                             ; 97                  ;
; Total fan-out                               ; 1586                ;
; Average fan-out                             ; 2.75                ;
+---------------------------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                      ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                               ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------+--------------+
; |mimasuo240401                            ; 288 (18)          ; 244 (17)     ; 1280        ; 0            ; 0       ; 0         ; 39   ; 0            ; |mimasuo240401                                                                    ; work         ;
;    |bee:u5|                               ; 67 (67)           ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mimasuo240401|bee:u5                                                             ; work         ;
;    |jianpan:u1|                           ; 62 (62)           ; 46 (46)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mimasuo240401|jianpan:u1                                                         ; work         ;
;       |altsyncram:WideOr2_rtl_0|          ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mimasuo240401|jianpan:u1|altsyncram:WideOr2_rtl_0                                ; work         ;
;          |altsyncram_tr01:auto_generated| ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mimasuo240401|jianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated ; work         ;
;    |keylogic:u2|                          ; 5 (5)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mimasuo240401|keylogic:u2                                                        ; work         ;
;    |newshumaguan:u3|                      ; 49 (49)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mimasuo240401|newshumaguan:u3                                                    ; work         ;
;    |password:u4|                          ; 87 (87)           ; 75 (75)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mimasuo240401|password:u4                                                        ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                      ;
+-------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------------+
; Name                                                                          ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                  ;
+-------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------------+
; jianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 5            ; --           ; --           ; 1280 ; mimasuo240401.mimasuo2404010.rtl.mif ;
+-------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |mimasuo240401|jianpan:u1|state                                   ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; state.101 ; state.100 ; state.011 ; state.010 ; state.001 ; state.000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; state.000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; state.001 ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; state.010 ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; state.011 ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; state.100 ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; state.101 ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; newshumaguan:u3|segDataReg[4..7]       ; Stuck at GND due to stuck port data_in ;
; newshumaguan:u3|cnt1ms[0]              ; Merged with bee:u5|cnt1ms[0]           ;
; password:u4|cnt1ms[0]                  ; Merged with bee:u5|cnt1ms[0]           ;
; newshumaguan:u3|cnt1ms[1]              ; Merged with bee:u5|cnt1ms[1]           ;
; password:u4|cnt1ms[1]                  ; Merged with bee:u5|cnt1ms[1]           ;
; newshumaguan:u3|cnt1ms[2]              ; Merged with bee:u5|cnt1ms[2]           ;
; password:u4|cnt1ms[2]                  ; Merged with bee:u5|cnt1ms[2]           ;
; newshumaguan:u3|cnt1ms[3]              ; Merged with bee:u5|cnt1ms[3]           ;
; password:u4|cnt1ms[3]                  ; Merged with bee:u5|cnt1ms[3]           ;
; newshumaguan:u3|cnt1ms[4]              ; Merged with bee:u5|cnt1ms[4]           ;
; password:u4|cnt1ms[4]                  ; Merged with bee:u5|cnt1ms[4]           ;
; newshumaguan:u3|cnt1ms[5]              ; Merged with bee:u5|cnt1ms[5]           ;
; password:u4|cnt1ms[5]                  ; Merged with bee:u5|cnt1ms[5]           ;
; newshumaguan:u3|cnt1ms[6]              ; Merged with bee:u5|cnt1ms[6]           ;
; password:u4|cnt1ms[6]                  ; Merged with bee:u5|cnt1ms[6]           ;
; newshumaguan:u3|cnt1ms[7]              ; Merged with bee:u5|cnt1ms[7]           ;
; password:u4|cnt1ms[7]                  ; Merged with bee:u5|cnt1ms[7]           ;
; newshumaguan:u3|cnt1ms[8]              ; Merged with bee:u5|cnt1ms[8]           ;
; password:u4|cnt1ms[8]                  ; Merged with bee:u5|cnt1ms[8]           ;
; newshumaguan:u3|cnt1ms[9]              ; Merged with bee:u5|cnt1ms[9]           ;
; password:u4|cnt1ms[9]                  ; Merged with bee:u5|cnt1ms[9]           ;
; newshumaguan:u3|cnt1ms[10]             ; Merged with bee:u5|cnt1ms[10]          ;
; password:u4|cnt1ms[10]                 ; Merged with bee:u5|cnt1ms[10]          ;
; newshumaguan:u3|cnt1ms[11]             ; Merged with bee:u5|cnt1ms[11]          ;
; password:u4|cnt1ms[11]                 ; Merged with bee:u5|cnt1ms[11]          ;
; newshumaguan:u3|cnt1ms[12]             ; Merged with bee:u5|cnt1ms[12]          ;
; password:u4|cnt1ms[12]                 ; Merged with bee:u5|cnt1ms[12]          ;
; newshumaguan:u3|cnt1ms[13]             ; Merged with bee:u5|cnt1ms[13]          ;
; password:u4|cnt1ms[13]                 ; Merged with bee:u5|cnt1ms[13]          ;
; newshumaguan:u3|cnt1ms[14]             ; Merged with bee:u5|cnt1ms[14]          ;
; password:u4|cnt1ms[14]                 ; Merged with bee:u5|cnt1ms[14]          ;
; newshumaguan:u3|cnt1ms[15]             ; Merged with bee:u5|cnt1ms[15]          ;
; password:u4|cnt1ms[15]                 ; Merged with bee:u5|cnt1ms[15]          ;
; password:u4|password_input_4[4]        ; Stuck at GND due to stuck port data_in ;
; password:u4|password_change_4[4]       ; Stuck at GND due to stuck port data_in ;
; password:u4|password_input_3[4]        ; Stuck at GND due to stuck port data_in ;
; password:u4|password_change_3[4]       ; Stuck at GND due to stuck port data_in ;
; password:u4|password_input_2[4]        ; Stuck at GND due to stuck port data_in ;
; password:u4|password_change_2[4]       ; Stuck at GND due to stuck port data_in ;
; password:u4|password_4[4]              ; Stuck at GND due to stuck port data_in ;
; password:u4|password_3[4]              ; Stuck at GND due to stuck port data_in ;
; password:u4|password_2[4]              ; Stuck at GND due to stuck port data_in ;
; password:u4|password_input_1[4]        ; Stuck at GND due to stuck port data_in ;
; password:u4|password_change_1[4]       ; Stuck at GND due to stuck port data_in ;
; password:u4|password_1[4]              ; Stuck at GND due to stuck port data_in ;
; jianpan:u1|state~17                    ; Lost fanout                            ;
; jianpan:u1|state~18                    ; Lost fanout                            ;
; jianpan:u1|state~19                    ; Lost fanout                            ;
; cnt[17..18]                            ; Lost fanout                            ;
; Total Number of Removed Registers = 53 ;                                        ;
+----------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                   ;
+---------------------------------+---------------------------+---------------------------------------------------------------------------------+
; Register name                   ; Reason for Removal        ; Registers Removed due to This Register                                          ;
+---------------------------------+---------------------------+---------------------------------------------------------------------------------+
; password:u4|password_input_4[4] ; Stuck at GND              ; password:u4|password_3[4], password:u4|password_2[4], password:u4|password_1[4] ;
;                                 ; due to stuck port data_in ;                                                                                 ;
+---------------------------------+---------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 244   ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 35    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 117   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; password:u4|flag_time[0]               ; 7       ;
; password:u4|password_3[3]              ; 1       ;
; password:u4|password_2[3]              ; 1       ;
; password:u4|password_4[3]              ; 1       ;
; password:u4|password_1[3]              ; 1       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions          ;
+-------------------------+----------------------+------+
; Register Name           ; Megafunction         ; Type ;
+-------------------------+----------------------+------+
; jianpan:u1|key_value[4] ; jianpan:u1|WideOr2~0 ; ROM  ;
; jianpan:u1|key_value[3] ; jianpan:u1|WideOr2~0 ; ROM  ;
; jianpan:u1|key_value[2] ; jianpan:u1|WideOr2~0 ; ROM  ;
; jianpan:u1|key_value[1] ; jianpan:u1|WideOr2~0 ; ROM  ;
; jianpan:u1|key_value[0] ; jianpan:u1|WideOr2~0 ; ROM  ;
+-------------------------+----------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |mimasuo240401|newshumaguan:u3|segDataReg[1] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |mimasuo240401|bee:u5|count_20[0]            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |mimasuo240401|keylogic:u2|lednum[8]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |mimasuo240401|bee:u5|count_05[1]            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |mimasuo240401|password:u4|count_15[9]       ;
; 16:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |mimasuo240401|newshumaguan:u3|segData[3]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |mimasuo240401|password:u4|led_1             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |mimasuo240401|keylogic:u2|lednum[1]         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mimasuo240401|password:u4|flag_time[2]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for jianpan:u1|altsyncram:WideOr2_rtl_0|altsyncram_tr01:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jianpan:u1|altsyncram:WideOr2_rtl_0       ;
+------------------------------------+--------------------------------------+----------------+
; Parameter Name                     ; Value                                ; Type           ;
+------------------------------------+--------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped        ;
; OPERATION_MODE                     ; ROM                                  ; Untyped        ;
; WIDTH_A                            ; 5                                    ; Untyped        ;
; WIDTHAD_A                          ; 8                                    ; Untyped        ;
; NUMWORDS_A                         ; 256                                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped        ;
; WIDTH_B                            ; 1                                    ; Untyped        ;
; WIDTHAD_B                          ; 1                                    ; Untyped        ;
; NUMWORDS_B                         ; 1                                    ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped        ;
; BYTE_SIZE                          ; 8                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped        ;
; INIT_FILE                          ; mimasuo240401.mimasuo2404010.rtl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_tr01                      ; Untyped        ;
+------------------------------------+--------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                ;
+-------------------------------------------+-------------------------------------+
; Name                                      ; Value                               ;
+-------------------------------------------+-------------------------------------+
; Number of entity instances                ; 1                                   ;
; Entity Instance                           ; jianpan:u1|altsyncram:WideOr2_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                 ;
;     -- WIDTH_A                            ; 5                                   ;
;     -- NUMWORDS_A                         ; 256                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                        ;
;     -- WIDTH_B                            ; 1                                   ;
;     -- NUMWORDS_B                         ; 1                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ;
+-------------------------------------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jianpan:u1"                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; lemp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Mar 19 21:50:57 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mimasuo240401 -c mimasuo240401
Info: Found 1 design units, including 1 entities, in source file mimasuo240401.v
    Info: Found entity 1: mimasuo240401
Warning (10229): Verilog HDL Expression warning at Verilog2.v(47): truncated literal to match 15 bits
Info: Found 1 design units, including 1 entities, in source file Verilog2.v
    Info: Found entity 1: jianpan
Info: Found 1 design units, including 1 entities, in source file Verilog3.v
    Info: Found entity 1: keylogic
Info: Found 1 design units, including 1 entities, in source file Verilog4.v
    Info: Found entity 1: newshumaguan
Info: Found 1 design units, including 1 entities, in source file Verilog5.v
    Info: Found entity 1: password
Info: Found 1 design units, including 1 entities, in source file Verilog6.v
    Info: Found entity 1: bee
Warning (10236): Verilog HDL Implicit Net warning at mimasuo240401.v(40): created implicit net for "key_ready"
Warning (10236): Verilog HDL Implicit Net warning at mimasuo240401.v(45): created implicit net for "lemp"
Warning (10236): Verilog HDL Implicit Net warning at mimasuo240401.v(64): created implicit net for "k1"
Info: Elaborating entity "mimasuo240401" for the top level hierarchy
Info: Elaborating entity "keylogic" for hierarchy "keylogic:u2"
Warning (10036): Verilog HDL or VHDL warning at Verilog3.v(18): object "keypressdone" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Verilog3.v(19): object "keycode1" assigned a value but never read
Info: Elaborating entity "jianpan" for hierarchy "jianpan:u1"
Warning (10036): Verilog HDL or VHDL warning at Verilog2.v(30): object "jud_flag" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at Verilog2.v(46): truncated value with size 32 to match size of target (16)
Warning (10235): Verilog HDL Always Construct warning at Verilog2.v(127): variable "keynum_1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Verilog2.v(127): variable "outcol_reg" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Verilog2.v(127): variable "inrow_reg" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Verilog2.v(134): variable "outcol_reg" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Verilog2.v(134): variable "inrow_reg" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at Verilog2.v(125): inferring latch(es) for variable "keynum_1", which holds its previous value in one or more paths through the always construct
Warning (10034): Output port "lemp" at Verilog2.v(15) has no driver
Info: Elaborating entity "newshumaguan" for hierarchy "newshumaguan:u3"
Info: Elaborating entity "password" for hierarchy "password:u4"
Warning (10230): Verilog HDL assignment warning at Verilog5.v(61): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Verilog5.v(91): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Verilog5.v(126): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "bee" for hierarchy "bee:u5"
Warning (10230): Verilog HDL assignment warning at Verilog6.v(36): truncated value with size 32 to match size of target (16)
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "jianpan:u1|WideOr2~0"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 5
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to mimasuo240401.mimasuo2404010.rtl.mif
Info: Elaborated megafunction instantiation "jianpan:u1|altsyncram:WideOr2_rtl_0"
Info: Instantiated megafunction "jianpan:u1|altsyncram:WideOr2_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "5"
    Info: Parameter "WIDTHAD_A" = "8"
    Info: Parameter "NUMWORDS_A" = "256"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "INIT_FILE" = "mimasuo240401.mimasuo2404010.rtl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tr01.tdf
    Info: Found entity 1: altsyncram_tr01
Info: 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below.
    Info: Register "jianpan:u1|state~17" lost all its fanouts during netlist optimizations.
    Info: Register "jianpan:u1|state~18" lost all its fanouts during netlist optimizations.
    Info: Register "jianpan:u1|state~19" lost all its fanouts during netlist optimizations.
    Info: Register "cnt[17]" lost all its fanouts during netlist optimizations.
    Info: Register "cnt[18]" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/Users/hp/Desktop/1102404-eda/1102404/110240401/mimasuo240401.map.smsg
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rst"
Info: Implemented 417 device resources after synthesis - the final resource count might be different
    Info: Implemented 6 input pins
    Info: Implemented 33 output pins
    Info: Implemented 373 logic cells
    Info: Implemented 5 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 215 megabytes
    Info: Processing ended: Thu Mar 19 21:51:17 2015
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/hp/Desktop/1102404-eda/1102404/110240401/mimasuo240401.map.smsg.


