Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework1/ChampSim/ipc1_public/server_002.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3581202 heartbeat IPC: 2.79236 cumulative IPC: 2.79236 (Simulation time: 0 hr 1 min 31 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 7170044 heartbeat IPC: 2.78641 cumulative IPC: 2.78938 (Simulation time: 0 hr 3 min 30 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 10710768 heartbeat IPC: 2.82428 cumulative IPC: 2.80092 (Simulation time: 0 hr 5 min 26 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14261013 heartbeat IPC: 2.81671 cumulative IPC: 2.80485 (Simulation time: 0 hr 7 min 18 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17808784 heartbeat IPC: 2.81867 cumulative IPC: 2.8076 (Simulation time: 0 hr 9 min 12 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 17808784 (Simulation time: 0 hr 9 min 12 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 24247741 heartbeat IPC: 1.55305 cumulative IPC: 1.55305 (Simulation time: 0 hr 11 min 3 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 30681461 heartbeat IPC: 1.55431 cumulative IPC: 1.55368 (Simulation time: 0 hr 12 min 53 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 37117933 heartbeat IPC: 1.55365 cumulative IPC: 1.55367 (Simulation time: 0 hr 14 min 43 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 43552023 heartbeat IPC: 1.55422 cumulative IPC: 1.55381 (Simulation time: 0 hr 16 min 14 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 49985970 heartbeat IPC: 1.55426 cumulative IPC: 1.5539 (Simulation time: 0 hr 17 min 5 sec) 
Finished CPU 0 instructions: 50000002 cycles: 32177186 cumulative IPC: 1.5539 (Simulation time: 0 hr 17 min 5 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.5539 instructions: 50000002 cycles: 32177186
L1D TOTAL     ACCESS:   21520811  HIT:   21520002  MISS:        809
L1D LOAD      ACCESS:    6600034  HIT:    6599657  MISS:        377
L1D RFO       ACCESS:    8433009  HIT:    8432897  MISS:        112
L1D PREFETCH  ACCESS:    6487768  HIT:    6487448  MISS:        320
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6600086  ISSUED:    6495138  USEFUL:         90  USELESS:        231
L1D AVERAGE MISS LATENCY: 36.8133 cycles
L1I TOTAL     ACCESS:   19247523  HIT:   15461211  MISS:    3786312
L1I LOAD      ACCESS:    9932057  HIT:    9915324  MISS:      16733
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    9315466  HIT:    5545887  MISS:    3769579
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    9677339  ISSUED:    9563934  USEFUL:    2336786  USELESS:    1432781
L1I AVERAGE MISS LATENCY: 14.3722 cycles
L2C TOTAL     ACCESS:    5296078  HIT:    5295755  MISS:        323
L2C LOAD      ACCESS:      17063  HIT:      16992  MISS:         71
L2C RFO       ACCESS:        112  HIT:        107  MISS:          5
L2C PREFETCH  ACCESS:    5278567  HIT:    5278321  MISS:        246
L2C WRITEBACK ACCESS:        336  HIT:        335  MISS:          1
L2C PREFETCH  REQUESTED:    3466514  ISSUED:    3466478  USEFUL:        119  USELESS:        132
L2C AVERAGE MISS LATENCY: 112.387 cycles
LLC TOTAL     ACCESS:     602350  HIT:     601674  MISS:        676
LLC LOAD      ACCESS:         71  HIT:         59  MISS:         12
LLC RFO       ACCESS:          5  HIT:          3  MISS:          2
LLC PREFETCH  ACCESS:     602173  HIT:     601513  MISS:        660
LLC WRITEBACK ACCESS:        101  HIT:         99  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:         14  USELESS:        202
LLC AVERAGE MISS LATENCY: 305.503 cycles
Major fault: 0 Minor fault: 1873
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        111  ROW_BUFFER_MISS:        563
 DBUS_CONGESTED:        382
 WQ ROW_BUFFER_HIT:         72  ROW_BUFFER_MISS:        341  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.8789% MPKI: 0.20388 Average ROB Occupancy at Mispredict: 268.539

Branch types
NOT_BRANCH: 41580696 83.1614%
BRANCH_DIRECT_JUMP: 461630 0.92326%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 5376439 10.7529%
BRANCH_DIRECT_CALL: 1175775 2.35155%
BRANCH_INDIRECT_CALL: 114840 0.22968%
BRANCH_RETURN: 1290625 2.58125%
BRANCH_OTHER: 0 0%

