





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="rbint-style.css">
    <title>Ralf Brown » Lists » CMOS</title>
    <meta name="description" content="Ralf Brown">
    <link rel="prev" href="rbint-215215.html">
    <link rel="next" href="rbint-233576.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="rbint-about.html">About</a></li>


          

<li><a href="rbint-215215.html">Previous</a></li>


          

<li><a href="rbint-180090.html">Up</a></li>


          

<li><a href="rbint-233576.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>Lists</li>
            <ul>
              <li><a href="index.html">Comments</a></li>
              <li><a href="rbint-7995.html">Interrupts</a></li>
              <li><a href="rbint-15401.html">Glossary</a></li>
              <li><a href="rbint-64347.html">Memory</a></li>
              <li><a href="rbint-180090.html">CMOS</a></li>
              <li><a href="rbint-250757.html">86 Bugs</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br /><span class="line"><span class="ngu">Accessing the CMOS  <span class="ngb">(Cont.)</span></span></span><br /><span class="line"></span><br /><span class="line">Bitfields for AWARD configuration bits:</span><br /><span class="line">Bit(s) Description (Table C045)</span><br /><span class="line"> 4-7   Screen Colors Used in Setup (see #C046)</span><br /><span class="line"> 3 ??? Default = 0</span><br /><span class="line"> 2 ??? Default = 0</span><br /><span class="line"> 1 ??? Default = 1</span><br /><span class="line"> 0 Enable External Cache</span><br /><span class="line"></span><br /><span class="line">(Table C046)</span><br /><span class="line">Values for AWARD setup colors:</span><br /><span class="line"> 0000  Yellow/White on Blue (Default)</span><br /><span class="line"> 0001  Magenta/White on Blue</span><br /><span class="line"> 0010  Yellow/Black on Green</span><br /><span class="line"> 0011  Yellow/Green on Cyan</span><br /><span class="line"> 0100  Black/Yellow on Cyan</span><br /><span class="line"> 0101  Brown/White on Cyan</span><br /><span class="line"> 0110  White/Green on Red</span><br /><span class="line"> 0111  White/White on Red</span><br /><span class="line"> 1000  Green/White on Magenta</span><br /><span class="line"> 1001  Yellow/Red on Magenta</span><br /><span class="line"> 1010  Red/White on Grey</span><br /><span class="line"> 1011  Yellow/White on Grey</span><br /><span class="line"> 1100  Cyan/White on Grey</span><br /><span class="line"> 1101  Cyan/Yellow on Black</span><br /><span class="line"> 1110  White on Black (Monochrome)</span><br /><span class="line"> 1111  Green/Red on Black</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #C045</span><br /><span class="line">----------R3C--------------------------------</span><br /><span class="line">CMOS 3Ch - PHOENIX - Second user defined hard disk (type 48) Sectors per track</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">Note:</span>  used only when PS/2 style password is NOT in effect.</span><br /><span class="line">----------R3C--------------------------------</span><br /><span class="line">CMOS 3Ch - AWARD - Boot Configuration Bits</span><br /><span class="line"></span><br /><span class="line">Bitfields for AWARD boot configuration bits:</span><br /><span class="line">Bit(s) Description (Table C047)</span><br /><span class="line"> 7 disable virus warning on boot</span><br /><span class="line"> 6,5   ???</span><br /><span class="line"> 4 Quick POST Enabled</span><br /><span class="line"> 3,2   ???</span><br /><span class="line"> 1 Enable Turbo Switch Input</span><br /><span class="line"> 0 0 = Boot from A, then C</span><br /><span class="line">   1 = Boot from C, then A</span><br /><span class="line">----------R3C--------------------------------</span><br /><span class="line">CMOS 3Ch - Quadtel HT12 BIOS 03.05.03 - TOTAL MEMORY (low byte)</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> CMOS 3Dh&#34;Quadtel&#34;</span><br /><span class="line">----------R3D--------------------------------</span><br /><span class="line">CMOS 3Dh - AWARD - ???</span><br /><span class="line">----------R3D--------------------------------</span><br /><span class="line">CMOS 3Dh - Phoenix - ???</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">Note:</span>  bit 3 = base memsize 512K/640K</span><br /><span class="line">----------R3D--------------------------------</span><br /><span class="line">CMOS 3Dh - Quadtel HT12 BIOS 03.05.03 - TOTAL MEMORY (high byte)</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> CMOS 3Ch&#34;Quadtel&#34;</span><br /><span class="line">----------R3E--------------------------------</span><br /><span class="line">CMOS 3Eh - AMI - Extended CMOS Checksum, High Byte</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">Note:</span>  this checksum covers locations 34h - 3Dh, but is not used by some</span><br /><span class="line">     later AMI BIOSes</span><br /><span class="line">----------R3E--------------------------------</span><br /><span class="line">CMOS 3Eh - AWARD - BOOT CONFIGURATION BITS</span><br /><span class="line"></span><br /><span class="line">Bitfields for AWARD boot configuration bits:</span><br /><span class="line">Bit(s) Description (Table C048)</span><br /><span class="line"> 7 Shadow Video BIOS at C000h</span><br /><span class="line"> 6,5   ???</span><br /><span class="line"> 4 Swap Floppy Drive</span><br /><span class="line"> 3 ???</span><br /><span class="line"> 2 Don&#39;t Halt on Diskette Errors at Boot</span><br /><span class="line"> 1 Don&#39;t Halt on Keyboard Errors at Boot</span><br /><span class="line"> 0 Never Halt for any error at Boot</span><br /><span class="line">----------R3E--------------------------------</span><br /><span class="line">CMOS 3Eh - Quadtel HT12 BIOS 03.05.03 - ???</span><br /><span class="line"></span><br /><span class="line">Bitfields for Quadtel ???:</span><br /><span class="line">Bit(s) Description (Table C049)</span><br /><span class="line"> 2 system error occurred ?? (timer/RTC)</span><br /><span class="line"> 0 =0 extended system configuration loaded</span><br /><span class="line">   =1 checksum error</span><br /><span class="line">----------R3E--------------------------------</span><br /><span class="line">CMOS 3Eh - Phoenix - SHADOWING CONTROL</span><br /><span class="line"></span><br /><span class="line">Bitfields for Phoenix shadowing control:</span><br /><span class="line">Bit(s) Description (Table C050)</span><br /><span class="line"> 7 relocate enable</span><br /><span class="line"> 1 shadow video enable</span><br /><span class="line"> 0 shadow BIOS enable</span><br /><span class="line">----------R3F--------------------------------</span><br /><span class="line">CMOS 3Fh - AMI - Extended CMOS Checksum, Low Byte</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">Note:</span>  this checksum covers locations 34h - 3Dh, but is not used by some</span><br /><span class="line">     later AMI BIOSes</span><br /><span class="line">----------R3F--------------------------------</span><br /><span class="line">CMOS 3Fh - AWARD - ???</span><br /><span class="line">---------------------------------------------</span><br /><span class="line"></span><br /><span class="line"> End of original 64 CMOS RAM bytes. Many modern chips now contain 128</span><br /><span class="line"> bytes and the IBM PS/2 has provision for 2k of &#34;Expansion CMOS&#34;.</span><br /><span class="line"> The AMI HI-FLEX description is below. If the chip does have only</span><br /><span class="line"> 64 bytes, addresses will wrap so that requests for bytes 40h-7Fh will</span><br /><span class="line"> return the same values as 00h-3Fh.</span><br /><span class="line"></span><br /><span class="line">----------R40--------------------------------</span><br /><span class="line">CMOS 40h - AMI 1990 Hyundai super-NB368S notebook - POWER-SAVE CONFIGURATION</span><br /><span class="line"></span><br /><span class="line">Bitfields for Hyundai power-save configuration:</span><br /><span class="line">Bit(s) Description (Table C051)</span><br /><span class="line"> 7 power save enabled</span><br /><span class="line"> 6-0   HD power save wait, units of 1 minute (0-20)</span><br /><span class="line">----------R40--------------------------------</span><br /><span class="line">CMOS 40h - AWARD - Motherboard Chipset (SiS 85C501/85C502 shown)</span><br /><span class="line"></span><br /><span class="line">Bitfields for AWARD motherboard chipset:</span><br /><span class="line">Bit(s) Description (Table C052)</span><br /><span class="line"> 7-1   ???</span><br /><span class="line"> 0 Automatic Configuration Enabled (Default: 1=enabled)</span><br /><span class="line">----------R4055------------------------------</span><br /><span class="line">CMOS 40h-55h - AMI WinBIOS - PCI BIOS setup data</span><br /><span class="line">----------R41--------------------------------</span><br /><span class="line">CMOS 41h - AMI - WAIT STATE CONFIGURATION</span><br /><span class="line"></span><br /><span class="line">Bitfields for AMI wait state configuration:</span><br /><span class="line">Bit(s) Description (Table C053)</span><br /><span class="line"> 7-6   IOR/IOW Wait states</span><br /><span class="line"> 5-4   16-bit DMA Wait States</span><br /><span class="line"> 3-2   8-bit DMA Wait States</span><br /><span class="line"> 1 EMR bit</span><br /><span class="line"> 0 DMA Clock Source</span><br /><span class="line">----------R4243------------------------------</span><br /><span class="line">CMOS 42h-43h - ???</span><br /><span class="line">----------R4244------------------------------</span><br /><span class="line">CMOS 42h-44h - AWARD - ??? chipset setup ???</span><br /><span class="line">----------R44--------------------------------</span><br /><span class="line">CMOS 44h - AMI - NMI CONTROL</span><br /><span class="line"></span><br /><span class="line">Bitfields for AMI NMI control:</span><br /><span class="line">Bit(s) Description (Table C054)</span><br /><span class="line"> 4 NMI Power Fail Warning</span><br /><span class="line"> 3 NMI Local Bus Timeout</span><br /><span class="line">----------R45--------------------------------</span><br /><span class="line">CMOS 45h - AMI - BUS DELAYS</span><br /><span class="line"></span><br /><span class="line">Bitfields for AMI bus delays:</span><br /><span class="line">Bit(s) Description (Table C055)</span><br /><span class="line"> 7-6   AT Bus 32-Bit Delay</span><br /><span class="line"> 5-4   AT Bus 16-Bit Delay</span><br /><span class="line"> 3-2   AT Bus 8-Bit Delay</span><br /><span class="line"> 1-0   AT Bus I/O Delay</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #C058</span><br /><span class="line">----------R45--------------------------------</span><br /><span class="line">CMOS 45h - AMI (Saturn) - CACHE TAGS</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> CMOS 46h&#34;Saturn&#34;</span><br /><span class="line"></span><br /><span class="line">Bitfields for AMI (Saturn) cache tags:</span><br /><span class="line">Bit(s) Description (Table C056)</span><br /><span class="line"> 7 base memory 640K instead of 512K</span><br /><span class="line"> 4-3   external cache tag width</span><br /><span class="line">   00 8 bits</span><br /><span class="line">   01 9 bits</span><br /><span class="line">   10 7 bits</span><br /><span class="line">   11 7 bits</span><br /><span class="line">----------R45--------------------------------</span><br /><span class="line">CMOS 45h - AWARD - Motherboard Chipset (SiS 85C501/85C502 shown)</span><br /><span class="line"></span><br /><span class="line">Bitfields for AWARD motherboard chipset:</span><br /><span class="line">Bit(s) Description (Table C057)</span><br /><span class="line"> 7 System BIOS Cacheable (Default: 1=enabled)</span><br /><span class="line"> 6 Video BIOS Cacheable  (Default: 1=enabled)</span><br /><span class="line"> 5-0   ???</span><br /><span class="line">----------R46--------------------------------</span><br /><span class="line">CMOS 46h - AMI - BUS WAIT STATES</span><br /><span class="line"></span><br /><span class="line">Bitfields for AMI bus wait states:</span><br /><span class="line">Bit(s) Description (Table C058)</span><br /><span class="line"> 7-6   AT Bus 32 Bit Wait States</span><br /><span class="line"> 5-4   AT Bus 16 Bit Wait States</span><br /><span class="line"> 3-2   AT Bus  8 Bit Wait States</span><br /><span class="line"> 1-0   AT Bus Clock Source</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #C055</span><br /><span class="line">----------R46--------------------------------</span><br /><span class="line">CMOS 46h - AMI (Saturn) - SHADOW RAM CONTROL 1</span><br /><span class="line"></span><br /><span class="line">Bitfields for AMI (Saturn) shadow RAM control 1:</span><br /><span class="line">Bit(s) Description (Table C059)</span><br /><span class="line"> 7-6   D000h-D3FFh shadow RAM</span><br /><span class="line">   00 don&#39;t shadow</span><br /><span class="line">   01 absent</span><br /><span class="line">   10 shadow</span><br /><span class="line">   11 reserved</span><br /><span class="line"> 5-4   CC00h-CFFFh shadow RAM (as for D000h-D3FFh)</span><br /><span class="line"> 3-2   C800h-CBFFh shadow RAM (as for D000h-D3FFh)</span><br /><span class="line"> 1-0   C000h-C7FFh shadow RAM (as for D000h-D3FFh)</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #C060</span><br /><span class="line">----------R4647------------------------------</span><br /><span class="line">CMOS 46h-47h - AWARD - ??? chipset setup ???</span><br /><span class="line">----------R47--------------------------------</span><br /><span class="line">CMOS 47h - AMI (Saturn) - SHADOW RAM CONTROL 2</span><br /><span class="line"></span><br /><span class="line">Bitfields for AMI (Saturn) shadow RAM control 2:</span><br /><span class="line">Bit(s) Description (Table C060)</span><br /><span class="line"> 7-6   DC00h-DFFFh shadow RAM</span><br /><span class="line">   00 don&#39;t shadow</span><br /><span class="line">   01 absent</span><br /><span class="line">   10 shadow</span><br /><span class="line">   11 reserved</span><br /><span class="line"> 5-4   D800h-DBFFh shadow RAM (as for DC00h-DFFFh)</span><br /><span class="line"> 3-2   D400h-D7FFh shadow RAM (as for DC00h-DFFFh)</span><br /><span class="line"> 0 PCI VGA palette snooping</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #C059</span><br /><span class="line">----------R4750------------------------------</span><br /><span class="line">CMOS 47h-50h - ???</span><br /><span class="line">----------R484F------------------------------</span><br /><span class="line">CMOS 48h-4Fh - AWARD - ??? unused ???  Defaults to all FFh&#39;s.</span><br /><span class="line">----------R48--------------------------------</span><br /><span class="line">CMOS 48h - AMI (Saturn) - EXTERNAL CACHE</span><br /><span class="line"></span><br /><span class="line">Bitfields for AMI (Saturn) external cache:</span><br /><span class="line">Bit(s) Description (Table C061)</span><br /><span class="line"> 5 external cache write-back instead of write-through</span><br /><span class="line">----------R49--------------------------------</span><br /><span class="line">CMOS 49h - AMI (Saturn) - PERFORMANCE</span><br /><span class="line"></span><br /><span class="line">Bitfields for AMI (Saturn) performance:</span><br /><span class="line">Bit(s) Description (Table C062)</span><br /><span class="line"> 1 DRAM enhanced performance mode</span><br /><span class="line"> 0 ISA/DMA enhanced performance mode</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #C063</span><br /><span class="line">----------R4A--------------------------------</span><br /><span class="line">CMOS 4Ah - AMI (Saturn) - BUS CONFIGURATION</span><br /><span class="line"></span><br /><span class="line">Bitfields for AMI (Saturn) bus configuration:</span><br /><span class="line">Bit(s) Description (Table C063)</span><br /><span class="line"> 7 ISA enhanced performance mode</span><br /><span class="line"> 6 ISA bus master installed</span><br /><span class="line"> 5-4   PCI slot IRQ</span><br /><span class="line">   00 IRQ5</span><br /><span class="line">   01 IRQ9</span><br /><span class="line">   10 IRQ15</span><br /><span class="line">   11 IRQ15</span><br /><span class="line"> 3 PCI on-board SCSI controller enabled</span><br /><span class="line"> 1-0   ISA frame buffer</span><br /><span class="line">   00 disabled</span><br /><span class="line">   01 1MB at 15MB</span><br /><span class="line">   10 2MB at 14MB</span><br /><span class="line">   11 4MB at 12MB</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #C062</span><br /><span class="line">----------R4B--------------------------------</span><br /><span class="line">CMOS 4Bh - AMI (Saturn) - ON-BOARD PERIPHERALS</span><br /><span class="line"></span><br /><span class="line">Bitfields for AMI (Saturn) on-board peripherals:</span><br /><span class="line">Bit(s) Description (Table C064)</span><br /><span class="line"> 4 onboard FDC enabled</span><br /><span class="line"> 0 onboard IDE enabled</span><br /><span class="line">----------R4C--------------------------------</span><br /><span class="line">CMOS 4Ch - AMI (Saturn) - PARALLEL PORT</span><br /></pre>
  
  
  


      </article>

    </section>

  </body>

</html>

