# ç›®å½•

## 1 åœ¨ä¸ƒæ®µæ•°ç ç®¡ä¸Šæ˜¾ç¤ºè‡ªå·±çš„æœ€åä¸‰ä½å­¦å·æ•°å­—

### 1.1 å®éªŒåŸç†

### 1.2 ç¨‹åºåŠŸèƒ½æµç¨‹å›¾

### 1.3 è®¾è®¡åŠå†…éƒ¨ç»“æ„

### 1.4 VHDLæºä»£ç åŠè§£é‡Š

### 1.5 ä»¿çœŸç»“æœå±•ç¤º

### 1.6 FPGAå®éªŒæˆªå›¾

### 1.7 é—®é¢˜æè¿°åŠè§£å†³æ–¹æ¡ˆ

## 2 åœ¨ç‚¹é˜µä¸Šæ˜¾ç¤ºè‡ªå·±çš„åå­—

### 2.1 å®éªŒåŸç†

### 2.2 ç¨‹åºåŠŸèƒ½æµç¨‹å›¾

### 2.3 è®¾è®¡åŠå†…éƒ¨ç»“æ„

### 2.4 VHDLæºä»£ç åŠè§£é‡Š

### 2.5 ä»¿çœŸç»“æœå±•ç¤º

### 2.6 FPGAå®éªŒæˆªå›¾

### 2.7 é—®é¢˜æè¿°åŠè§£å†³æ–¹æ¡ˆ

## 3 å°è£…/è°ƒç”¨è‡ªå·±çš„IP Core

### 3.1 å®éªŒåŸç†

### 3.2 ç¨‹åºåŠŸèƒ½æµç¨‹å›¾

### 3.3 è®¾è®¡åŠå†…éƒ¨ç»“æ„

### 3.4 VHDLæºä»£ç åŠè§£é‡Š

### 3.5 ä»¿çœŸç»“æœå±•ç¤º

### 3.6 FPGAå®éªŒæˆªå›¾

### 3.7 é—®é¢˜æè¿°åŠè§£å†³æ–¹æ¡ˆ

## 4 åºåˆ—æ£€æµ‹å™¨

### 4.1 å®éªŒåŸç†

### 4.2 ç¨‹åºåŠŸèƒ½æµç¨‹å›¾

### 4.3 è®¾è®¡åŠå†…éƒ¨ç»“æ„

### 4.4 VHDLæºä»£ç åŠè§£é‡Š

### 4.5 ä»¿çœŸç»“æœå±•ç¤º

### 4.6 FPGAå®éªŒæˆªå›¾

### 4.7 é—®é¢˜æè¿°åŠè§£å†³æ–¹æ¡ˆ

## 5 CPUå®éªŒæŠ¥å‘Š

### 5.1 å®éªŒåŸç†

### 5.2 ç¨‹åºåŠŸèƒ½æµç¨‹å›¾

### 5.3 è®¾è®¡åŠå†…éƒ¨ç»“æ„

### 5.4 VHDLæºä»£ç åŠè§£é‡Š

### 5.5 ä»¿çœŸç»“æœå±•ç¤º

### 5.6 FPGAå®éªŒæˆªå›¾

### 5.7 é—®é¢˜æè¿°åŠè§£å†³æ–¹æ¡ˆ

<div style="page-break-after: always;"></div>

# ç¬¬ä¸€éƒ¨åˆ† å®éªŒæŠ¥å‘Š

## 1 åœ¨ä¸ƒæ®µæ•°ç ç®¡ä¸Šæ˜¾ç¤ºè‡ªå·±çš„æœ€åä¸‰ä½å­¦å·æ•°å­—

### 1.1 å®éªŒåŸç†

ä¸ƒæ®µæ•°ç ç®¡æ˜¯ç”µå­å¼€å‘è¿‡ç¨‹ä¸­å¸¸ç”¨çš„è¾“å‡ºæ˜¾ç¤ºè®¾å¤‡ï¼Œå…¶æ˜¾ç¤ºåŸç†å›¾ç±»ä¼¼äºï¼š

```shell
          0
	 ____
    5   |    |   1
         ____  6
    4   |    |   2
         ____
          3	     * dp
```

ç”±a-få…±7ä½æ•°ç ç®¡è¾“å‡ºæ¥æ”¶åˆ°çš„è¾“å…¥æ§åˆ¶ä¿¡å·çš„å›¾åƒï¼Œhä¸ºenå³æ˜¯å¦è¿›è¡Œå›¾åƒæ˜¾ç¤ºçš„æ§åˆ¶æ¥å£ã€‚æ•°ç ç®¡å’Œæ¥å£ä»…æœ‰0/1ï¼ˆå³low/highç”µå¹³ï¼‰ä¸¤ç§æ¨¡å¼ï¼Œç”±äºä¸ƒæ®µæ•°ç ç®¡å…¬å…±ç«¯è¿æ¥åˆ°GNDï¼ˆå…±é˜´æï¼‰ï¼Œå½“æ•°ç ç®¡å½“ä¸­æŸä¸€æ®µè¢«è¾“å…¥ä½ç”µå¹³ï¼Œåˆ™è¿™ä¸€æ®µè¢«ç‚¹äº®ã€‚

![7seg_TF](https://user-images.githubusercontent.com/73683961/188805379-edc99e4e-b80d-473a-969b-c8f8384e78c5.svg)

### 1.2 ç¨‹åºåŠŸèƒ½æµç¨‹å›¾

```mermaid
graph LR
Begin ---> Clock_Update
Clock_Update ---> Display_first_bit
Clock_Update ---> Display_second_bit
Clock_Update ---> Display_third_bit
Display_first_bit ---> End
Display_second_bit ---> End
Display_third_bit ---> End
```

### 1.3 è®¾è®¡åŠå†…éƒ¨ç»“æ„

<img width="783" alt="schematic" src="https://user-images.githubusercontent.com/73683961/188805441-4a9f60fe-ded3-4054-8a3c-9e8f2e4876a9.png">

### 1.4 VHDLæºä»£ç åŠè§£é‡Š

> code.v

```verilog
`timescale 1ns / 1ps

/*
        ____    1
    0   |  |    2
        ----    6
    5   |  |    3
        ----    4
*/

module assignment_1 (
  input clk,
  output reg[2:0] sel,
  output reg[7:0] seg
);

initial begin
  sel = 3'b000;
end

always @(posedge clk)
  begin
    case(sel)
      3'b000 : begin seg = 8'b00000110; end  // 1
      3'b001 : begin seg = 8'b00111111; end  // 0
      3'b010 : begin seg = 8'b00000110; end  // 1
    endcase
    #1000

    sel = sel + 1'd1;
    if (sel > 3'd2) begin
      sel = 3'd0;
    end
    #1000;
  end

endmodule
```

> sim.v

```verilog
`timescale 1ns / 1ps

module assignment_1_tb ();

reg clk;
wire[7:0] seg;
wire[2:0] sel;

assignment_1 run (
  .clk(clk),
  .sel(sel),
  .seg(seg)
);

initial begin
  clk = 0;
end

always #10 clk = ~clk;

endmodule
```

### 1.5 ä»¿çœŸç»“æœå±•ç¤º

<img width="819" alt="sim" src="https://user-images.githubusercontent.com/73683961/188805515-e7e5367d-0b48-4a9a-ba8e-99d498380753.png">

### 1.6 FPGAå®éªŒæˆªå›¾

<img width="819" alt="sim" src="https://user-images.githubusercontent.com/73683961/188805554-5474a4c1-05a5-47f7-bbce-83d7a4e85f5e.png">

### 1.7 é—®é¢˜æè¿°åŠè§£å†³æ–¹æ¡ˆ

èµ·åˆä½æ•°é¡ºåºå¼„æ··ï¼Œå¯¼è‡´è¾“å‡ºç»“æœå‡ºç°æ··ä¹±ï¼Œæ‰¾åˆ°ä¸Šè¿°æ•°ç ç®¡æ’åˆ—é¡ºåºèµ„æ–™åè¿›è¡Œä¿®æ”¹ï¼Œå³äº®/ç­çš„é¡ºåºä¸º $C_6, C_5, ..., C_0$ ï¼›ç¼–å†™ç¨‹åºæ—¶å¿˜è®°ä½ç”µå¹³æ˜¾ç¤ºï¼Œé«˜ç”µå¹³ä¸æ˜¾ç¤ºï¼Œä¹Ÿå¯¼è‡´ç»“æœå‡ºç°æ··ä¹±ï¼Œæœ€ç»ˆå’Œä¸Šè¿°é—®é¢˜ä¸€èµ·å¾—åˆ°çº æ­£å’Œä¿®æ”¹ï¼Œæœ€ç»ˆé€šè¿‡æµ‹è¯•âœ…ï¼›

å®éªŒç®±ä¸­çš„ä½æ•°å¯¹åº”æœ‰é”™ä½ï¼Œå› æ­¤åœ¨è®¾è®¡æ—¶ï¼Œæƒ³è¾“å‡ºçš„æ•°æ®éœ€è¦è¿›è¡Œç›¸åº”é¡ºåºçš„è°ƒæ¢ï¼Œä¾‹å¦‚æœ¬äººå­¦å·æœ«å°¾ä¸‰ä½æ•°ä¸º `110`ï¼Œåœ¨è®¾è®¡æ—¶åº”è¯¥è®¾è®¡ä¸º `101` ï¼›

åœ¨æµ‹è¯•æ—¶å‘ç°å®éªŒç®±çš„æ•°ç ç®¡ä¸ºé«˜ç”µå¹³ï¼ˆ1ï¼‰äº®ä½ç”µå¹³ï¼ˆ0ï¼‰ä¸äº®ï¼Œæˆ‘çš„è®¾è®¡ç›¸åå¯¼è‡´æ˜¾ç¤ºå¼‚å¸¸ï¼Œå› æ­¤æˆ‘å†™äº†ä¸€æ®µç¨‹åºè§£å†³æ­¤é—®é¢˜ï¼Œå³å°†åŸé¡ºåºè¾“å…¥ï¼Œæ–°é¡ºåºä½œä¸ºè¾“å‡ºï¼š

> invert.cpp

```cpp
/**
 *    author: Jingbo Su
 *    created: 05.09.2022 10:30:43
**/
#include <bits/stdc++.h>

using namespace std;

int main() {
  string s;
  while (getline(cin, s)) {
    int n = (int) s.size();
    string xs = "";
    for (int i = 0; i < n; i++) {
      if (s[i] == 'b') {
        xs = s.substr(i + 2, 7);
        for (int j = 0; j < (int) xs.size(); j++) {
          xs[j] ^= 1;
        }
        cout << "b0" + xs + ";" << '\n';
        break;
      }
      cout << s[i];
    }
  }
  return 0;
}
```

## 2 åœ¨ç‚¹é˜µä¸Šæ˜¾ç¤ºè‡ªå·±çš„åå­—

### 2.1 å®éªŒåŸç†

$16\times 16$ æ‰«æLEDç‚¹é˜µå·¥ä½œåŸç†ä¸7æ®µæ•°ç ç®¡ç›¸ä¼¼ï¼Œç”± $16\times 16=256$ ä¸ªLEDé€šè¿‡æ’åˆ—ç»„åˆè€Œæˆï¼Œä¿—ç§° $16\times 16$ ç‚¹é˜µã€‚å¯¹äºå•ä¸ªLEDç”µè·¯å½“ $R_n <- High$ åŒæ—¶ $C_n <- Low$ ç”µè·¯å½¢æˆloopï¼ŒLEDç‚¹äº®ã€‚æ¯ä¸€è¡Œæ‰€æœ‰LED $R_n$ ç«¯å¹¶è”ï¼Œæ¯ä¸€åˆ—æ‰€æœ‰LED $C_n$ ç«¯å¹¶è”ã€‚é€šè¿‡ç»™ $R_n$ ç«¯é«˜ç”µå¹³ï¼Œè¿™æ—¶åªè¦æŸä¸ª $C_n$ ç«¯ç»™å‡ºä½ç”µå¹³ï¼Œå¯¹åº”LEDè¢«ç‚¹äº®ã€‚

æ˜¾ç¤ºç¬¦å·/æ±‰å­—ï¼šé€šè¿‡æ±‰å­—ç”Ÿæˆå™¨ç”Ÿæˆå§“åå¯¹åº”çš„ç‚¹é˜µå›¾ï¼ŒåæŒ‰ç…§å…¶ç”Ÿæˆçš„æ’å¸ƒé¡ºåºï¼Œè¾“å…¥åœ¨ç¨‹åºä¸­æ¨¡æ‹Ÿ  $16\times 16$ ç‚¹é˜µã€‚æŒ‰ç…§å†…éƒ¨æ¨¡æ‹Ÿçš„æ—¶é’Ÿä¿¡å·é€è¡Œåˆ·æ–°ï¼Œåˆ‡æ¢è¾“å…¥å­—ï¼›æ˜¾ç¤ºå®Œæ•´çš„å­—å½¢çš„åŸç†æ˜¯åˆ©ç”¨äººçœ¼çš„è§†è§‰æ®‹ç•™ã€‚

### 2.2 ç¨‹åºåŠŸèƒ½æµç¨‹å›¾

```mermaid
graph LR
Begin ---> Clock_Update
Clock_Update ---> Display_first_word
Clock_Update ---> Display_second_word
Clock_Update ---> Display_third_word
Display_first_word ---> End
Display_second_word ---> End
Display_third_word ---> End
```

### 2.3 è®¾è®¡åŠå†…éƒ¨ç»“æ„

<img width="829" alt="schematic" src="https://user-images.githubusercontent.com/73683961/188806039-3be37f5e-6d40-4d70-8104-7b8d6388f9ac.png">

### 2.4 VHDLæºä»£ç åŠè§£é‡Š

> code.v

```verilog
`timescale 1ns/1ps

module assignment_2 (
  input clk,
  output reg[15:0] row,
  output reg[3:0] column
);

reg [15:0] row;
reg [3:0] column = 0;

integer total = 0;  // word library number
integer counter = 0; // counter for analog clock signal

always @(posedge clk) begin
  counter = counter + 1;
  if (counter == 5000) begin  // 0.5s
    counter = 0;
    total = total + 1;
  end
  if (total == 3) begin
    total = 0;
  end
end

always @(negedge clk) begin
  case (total)
    0: begin
      case (column)
        4'd0: begin row =  16'b00001000_00100000; end
        4'd1: begin row =  16'b00001000_00101000; end
        4'd2: begin row =  16'b11111111_11111110; end
        4'd3: begin row =  16'b00001000_00100000; end
        4'd4: begin row =  16'b00001010_00100000; end
        4'd5: begin row =  16'b00000010_00010000; end
        4'd6: begin row =  16'b00111111_11111000; end
        4'd7: begin row =  16'b00000010_00010000; end
        4'd8: begin row =  16'b00000010_00010000; end
        4'd9: begin row =  16'b00100010_00011000; end
        4'd10: begin row = 16'b00100100_00010110; end
        4'd11: begin row = 16'b01000100_00010010; end
        4'd12: begin row = 16'b00001000_00010000; end
        4'd13: begin row = 16'b00010000_00010000; end
        4'd14: begin row = 16'b00100000_01010000; end
        4'd15: begin row = 16'b01000000_00100000; end
      endcase
    end

    1: begin
      case (column)
        4'd0: begin row =  16'b00100000_01000000; end
        4'd1: begin row =  16'b00010000_01001000; end
        4'd2: begin row =  16'b00010011_11111100; end
        4'd3: begin row =  16'b11111100_01000000; end
        4'd4: begin row =  16'b00000011_11111000; end
        4'd5: begin row =  16'b01001000_01000000; end
        4'd6: begin row =  16'b01001111_11111110; end
        4'd7: begin row =  16'b01001000_00001000; end
        4'd8: begin row =  16'b01001011_11111100; end
        4'd9: begin row =  16'b00010010_00001000; end
        4'd10: begin row = 16'b00010011_11111000; end
        4'd11: begin row = 16'b00011110_00001000; end
        4'd12: begin row = 16'b11100011_11111000; end
        4'd13: begin row = 16'b01000010_00001000; end
        4'd14: begin row = 16'b00000010_00101000; end
        4'd15: begin row = 16'b00000010_00010000; end
      endcase
    end

    2: begin
      case (column)
      4'd0: begin row =  16'b00100000_01010000; end
      4'd1: begin row =  16'b00100000_01001000; end
      4'd2: begin row =  16'b00101111_11111110; end
      4'd3: begin row =  16'b00100000_01000000; end
      4'd4: begin row =  16'b00100111_11111100; end
      4'd5: begin row =  16'b11111100_01000100; end
      4'd6: begin row =  16'b00100111_11111100; end
      4'd7: begin row =  16'b00100100_01000100; end
      4'd8: begin row =  16'b00100111_11111100; end
      4'd9: begin row =  16'b00100100_01000100; end
      4'd10: begin row = 16'b00100000_00010000; end
      4'd11: begin row = 16'b00101111_11111110; end
      4'd12: begin row = 16'b00100010_00010000; end
      4'd13: begin row = 16'b00100001_00010000; end
      4'd14: begin row = 16'b00100000_01010000; end
      4'd15: begin row = 16'b00100000_00100000; end
      endcase
    end
  endcase
  
  column = column + 4'd1;
  if (column == 4'd16) begin
    column = 4'd0;
  end
end

endmodule
```

> sim.v

```verilog
`timescale 1ns / 1ps

module assignment_2_tb();

wire[15:0] row;
wire[3:0] column;
reg clk;

assignment_2 run(
  .clk(clk),
  .row(row),
  .column(column)
);

initial begin
  clk=0;
end

always #0.1 clk=~clk;

endmodule
```

### 2.5 ä»¿çœŸç»“æœå±•ç¤º

![name](https://user-images.githubusercontent.com/73683961/188806095-01108b19-d797-45e6-930a-6800564ff5c8.png)

### 2.6 FPGAå®éªŒæˆªå›¾

ğŸ˜…

### 2.7 é—®é¢˜æè¿°åŠè§£å†³æ–¹æ¡ˆ

ç”±äºé€‰æ‹©çš„æ˜¯è¡Œåˆ·æ–°æ–¹å¼ï¼Œå¯¼è‡´åå­—æ±‰å­—æ¨ªåœ¨å±å¹•ä¸Šè¾“å‡ºï¼Œä½†ç»“æœæ˜¯æ­£ç¡®çš„ï¼Œæ— ä¼¤å¤§é›…ï¼›

å¦‚æœå®éªŒç®±ä¸Šçš„é¢‘ç‡é€‰æ‹©ä¸åˆé€‚ï¼Œä¼šå¯¼è‡´æ‹ç…§ä¸å®Œæ•´/å½•åƒæ—¶æ˜æ˜¾çœ‹å‡ºåˆ·æ–°è¿¹è±¡ï¼Œå¯ä»¥é€šè¿‡è°ƒèŠ‚å®éªŒç®±é¢‘ç‡ä»¥è·å¾—æœ€ä½³æ‹ç…§é¢‘ç‡å®Œæˆæ‹ç…§âœ…ï¼›

å¯ä»¥é€šè¿‡è°ƒèŠ‚å®éªŒç®±é¢‘ç‡ä»¥è·å¾—æœ€ä½³æ‹ç…§é¢‘ç‡å®Œæˆæ‹ç…§âœ…ï¼›

åˆæ¬¡è®¾è®¡æ—¶æŒ‰ç…§æ±‰å­—ç”Ÿæˆå™¨ç”Ÿæˆçš„ç‚¹é˜µæ’å¸ƒè¾“å‡ºçš„åå­—æ˜¯é•œåƒçš„ï¼Œä¸æ˜¯å¾ˆæ¸…æ¥šåŸå› ä¸è¿‡å†™äº†ä¸€æ®µç¨‹åºå°†å­—ç¬¦ä¸²ç‰¹å®šéƒ¨åˆ†è¿›è¡Œreverseå°±æˆåŠŸåœ°æ­£ç¡®æ˜¾ç¤ºäº†âœ…;

> reverse.cpp

```cpp
/**
 *    author: Jingbo Su
 *    created: 08.08.2022 15:14:56
**/
#include <bits/stdc++.h>

using namespace std;

int main() {
  string s;
  while (getline(cin, s)) {
    bool b = false;
    int n = (int) s.size();
    for (int i = 0; i < n; i++) {
      string xs = "";
      if (s[i] == 'b' && !b) {
        cout << s[i];
        b = true;
        continue;
      }
      if (b && s[i] == 'b') {
        xs = s.substr(i + 1, 17);
        reverse(xs.begin(), xs.end());
        cout << 'b' << xs;
        i += 17;
        continue;
      }
      cout << s[i];
    }
    cout << endl;
  }
  return 0;
}
```


## 3 å°è£…/è°ƒç”¨è‡ªå·±çš„IP Core

### 3.1 å®éªŒåŸç†

- å®éªŒè¦æ±‚ï¼šè°ƒç”¨è‡ªç¼–å†™å¹¶å°è£…çš„ä¸¤ä½æ•°äºŒè¿›åˆ¶åŠ æ³•å™¨çš„IPæ ¸ï¼Œç”Ÿæˆå¤šä½æ•°çš„åŠ æ³•å™¨

é¦–å…ˆå°è£…äºŒè¿›åˆ¶åŠ æ³•å™¨IP Coreï¼Œæˆ‘ä½¿ç”¨äº†å‰16é“é¢˜ä¸­çš„äºŒè¿›åˆ¶åŠ æ³•å™¨ï¼Œå°†å…¶å°è£…åï¼Œåˆ©ç”¨ **Vivado** ä¸­ **Wrapper** æ¨¡å—è¿›è¡Œæ‰‹åŠ¨æŒ‰ç…§ç›¸åº”æ‰©å±•é€»è¾‘ï¼Œå°†å››ä¸ªç›¸åŒ2-bitäºŒè¿›åˆ¶åŠ æ³•å™¨IP Coreè¿æ¥æˆä¸€ä¸ª8-bitï¼ˆå¤šä½ï¼‰äºŒè¿›åˆ¶åŠ æ³•å™¨ï¼Œæœ€ç»ˆé€šè¿‡æµ‹è¯•ã€‚

### 3.2 ç¨‹åºåŠŸèƒ½æµç¨‹å›¾

```mermaid
graph LR
å°è£…2ä½äºŒè¿›åˆ¶åŠ æ³•å™¨IP_Core ---> è¿æ¥ç”µè·¯å›¾
è¿æ¥ç”µè·¯å›¾ ---> ç®¡è„šç»‘å®š
ç®¡è„šç»‘å®š ---> å¼€å…³è¾“å…¥/LEDæ˜¾ç¤ºç»“æœ
```

### 3.3 è®¾è®¡åŠå†…éƒ¨ç»“æ„

<img width="429" alt="GUI" src="https://user-images.githubusercontent.com/73683961/188806688-519d8bdd-c568-473b-aa60-9d751f934846.png">

<img width="782" alt="schematic" src="https://user-images.githubusercontent.com/73683961/188806706-5b94a38e-9d9e-41d8-b940-0df5729533e6.png">

### 3.4 VHDLæºä»£ç åŠè§£é‡Š

> code.v

```verilog
//Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
//--------------------------------------------------------------------------------
//Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
//Date        : Sun Sep  4 08:33:41 2022
//Host        : DESKTOP-D18RA48 running 64-bit major release  (build 9200)
//Command     : generate_target design_1_wrapper.bd
//Design      : design_1_wrapper
//Purpose     : IP block netlist
//--------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module design_1_wrapper
   (a_0,
    a_1,
    b_0,
    b_1,
    c_0,
    carry_0,
    sum_0,
    sum_1);
  input a_0;
  input a_1;
  input b_0;
  input b_1;
  input c_0;
  output carry_0;
  output sum_0;
  output sum_1;

  wire a_0;
  wire a_1;
  wire b_0;
  wire b_1;
  wire c_0;
  wire carry_0;
  wire sum_0;
  wire sum_1;

  design_1 design_1_i
       (.a_0(a_0),
        .a_1(a_1),
        .b_0(b_0),
        .b_1(b_1),
        .c_0(c_0),
        .carry_0(carry_0),
        .sum_0(sum_0),
        .sum_1(sum_1));
endmodule
```

> sim.v

```verilog
`timescale 1ns / 1ps

module sim_tb;

reg [1:0] a, b;
reg c;

wire [1:0] s;
wire co;

design_1_wrapper adder(
  .a_0(a[0]),
  .a_1(a[1]),
  .b_0(b[0]),
  .b_1(b[1]),
  .c_0(c),
  .sum_0(s[0]),
  .sum_1(s[1]),
  .carry_0(co)
);

  initial
  begin
    {a, b, c} = 5'b0;
    #1000 $finish;
  end

  always
  begin
    #10
    {a, b, c} = {a, b, c} + 1'b1;
  end

endmodule
```

### 3.5 ä»¿çœŸç»“æœå±•ç¤º

<img width="953" alt="sim" src="https://user-images.githubusercontent.com/73683961/188806762-6990297e-77f5-491f-af10-72e3b3d1ef26.png">

### 3.6 FPGAå®éªŒæˆªå›¾

![fig_0](https://user-images.githubusercontent.com/73683961/188806807-397d3955-876e-4dfc-832a-be1109ce21ff.jpg)
![fig_1](https://user-images.githubusercontent.com/73683961/188806821-cf348f2e-f6f6-4524-8c42-1e20e3dae88a.jpg)
![fig_2](https://user-images.githubusercontent.com/73683961/188806829-d430765e-a4a3-4367-83b8-16d17b23c299.jpg)
![fig_3](https://user-images.githubusercontent.com/73683961/188806835-96a3f957-162b-45a1-b716-64c124df2c9b.jpg)
![fig_4](https://user-images.githubusercontent.com/73683961/188806840-6bdb238c-0e5d-4605-82c2-3ab8033341b4.jpg)

### 3.7 é—®é¢˜æè¿°åŠè§£å†³æ–¹æ¡ˆ

é€šè¿‡æŸ¥é˜…èµ„æ–™å­¦ä¹ åˆ°äº†IP Coreçš„å°è£…ä¸è°ƒç”¨ä»¥åŠWrapperçš„ä½¿ç”¨ã€‚çœ‹åˆ°èƒ½é€šè¿‡ç”»é€»è¾‘ç”µè·¯å›¾ä½¿è½¯ä»¶è‡ªåŠ¨ç”Ÿæˆä»£ç æ„Ÿè§‰åˆ°éå¸¸ç¥å¥‡ğŸ¤—ã€‚

## 4 åºåˆ—æ£€æµ‹å™¨

### 4.1 å®éªŒåŸç†

- **Why Finite State Machine?**
    1. æœ‰é™çŠ¶æ€æœºå…‹æœäº†çº¯ç¡¬ä»¶æ•°å­—ç³»ç»Ÿé¡ºåºæ–¹å¼æ§åˆ¶ä¸çµæ´»çš„ç¼ºç‚¹
    2. è®¾è®¡æ–¹æ¡ˆç›¸å¯¹å›ºå®šï¼Œç»“æ„æ¨¡å¼ç®€å•ï¼Œå¯å®šä¹‰ç¬¦å·åŒ–æšä¸¾ç±»å‹çš„çŠ¶æ€
    3. çŠ¶æ€æœºçš„Verilogæè¿°å±‚æ¬¡åˆ†æ˜ï¼Œç»“æ„æ¸…æ™°ï¼Œæœ‰åŠ©äºé˜…è¯»å’Œç†è§£
    4. åŸºäºæœ‰é™çŠ¶æ€æœºæŠ€æœ¯è®¾è®¡çš„æ§åˆ¶å™¨å…¶å¯é æ€§ä¼˜äºCPU
    5. åŸºäºæœ‰é™çŠ¶æ€æœºæŠ€æœ¯è®¾è®¡çš„æ§åˆ¶å™¨å…¶å·¥ä½œé€Ÿåº¦å¤§å¤§ä¼˜äºCPU
    6. çŠ¶æ€æœºæ˜¯ä¸€ç±»å¾ˆé‡è¦çš„æ—¶åºç”µè·¯ï¼Œç›¸å½“äºä¸€ä¸ªæ§åˆ¶å™¨ï¼Œå®ƒå°†ä¸€é¡¹åŠŸèƒ½çš„å®Œæˆåˆ†è§£ä¸ºè‹¥å¹²æ­¥ï¼Œæ¯ä¸€æ­¥å¯¹åº”äº *äºŒè¿›åˆ¶* çš„ä¸€ä¸ªçŠ¶æ€ï¼Œé€šè¿‡é¢„å…ˆè®¾è®¡çš„é¡ºåºåœ¨å„çŠ¶æ€ä¹‹é—´è¿›è¡Œè½¬æ¢ï¼Œ*çŠ¶æ€è½¬æ¢* çš„è¿‡ç¨‹å°±æ˜¯å®ç°é€»è¾‘åŠŸèƒ½çš„è¿‡ç¨‹

### 4.2 ç¨‹åºåŠŸèƒ½æµç¨‹å›¾

```mermaid
graph LR
Begin ---> Input
Input ---> Repeat
Repeat --Yes/No--> Zero
Zero --0--> One
One --0--> Two
Two --1--> Counter++
Two --0--> One
One --1--> Zero
Zero --1--> Zero
Counter++ --position--> LED_ON
LED_ON --END?--> End
```

### 4.3 è®¾è®¡åŠå†…éƒ¨ç»“æ„

> çŠ¶æ€æœº(State Machine) ç»„æˆä»¥åŠçŠ¶æ€çš„è½¬æ¢æ˜¯æœ¬å®éªŒçš„æ ¸å¿ƒå†…å®¹ï¼Œå°†ç»“æœåœ¨ä¸ƒæ®µæ•°ç ç®¡ä¸Šæ˜¾ç¤ºæ˜¯å®éªŒçš„è¾…åŠ©ï¼Œé”¦ä¸Šæ·»èŠ±ã€‚

```mermaid
graph LR
Input ---> #0
#0 --0--> #1
#1 --0--> #2
#2 --1/Counter++--> #0
#2 --0--> #2
#1 --1--> #0
#0 --1--> #0
```

<img width="687" alt="schematic" src="https://user-images.githubusercontent.com/73683961/188807064-35acdfd9-6870-490c-a98f-0892c43f3034.png">

### 4.4 VHDLæºä»£ç åŠè§£é‡Š

> code.v

```verilog
`timescale 1ns / 1ps

module assignment_4 (
  input clk,
  input rst,
  input [7:0] in,
  output [7:0] seg,
  output [2:0] sel,
  output [7:0] out
);

reg[7:0] seg, out = 8'b00000000;
reg state;
reg[2:0] counter = 0;

assign sel = 0;

reg[1:0] current, next;
reg seq; // read sequence number

integer i;
// state
parameter Zero = 2'b00;
parameter One = 2'b01;
parameter Two = 2'b11;

// Update state
always @(posedge clk) begin
  counter = 0;
  if (rst == 1) begin
    current = next;
    i = 0;
  end
  else begin
    current = Zero;
    for(i = 0; i <= 7; i = i + 1) begin
      seq = in[i];  
      case (current)
        // State Zero
        Zero: begin
          if (seq == 0) begin
            next = One;
            state = 0;
          end
          else begin
            next = Zero;  // self loop
            state = 0;
          end
        end
        // State One
        One: begin
          if (seq == 0) begin
            next = Two;
            state = 0;
          end
          else begin
            next = Zero;
            state = 0;
          end
        end
        // State Two
        Two: begin
          if (seq == 1) begin
            next = Zero;
            state = 1;
            counter = counter + 1;
          end
          else begin
            next = Two; // self loop
            state = 0;
          end
        end
      endcase
      current = next;
      out[i] = state;
    end
    case (counter) // seven segment digit display
      3'd0: seg <= 8'b00111111;
      3'd1: seg <= 8'b00000110;
      3'd2: seg <= 8'b01011011;
      3'd3: seg <= 8'b01001111;
      3'd4: seg <= 8'b01100110;
      3'd5: seg <= 8'b01101101;
      3'd6: seg <= 8'b01111101;
      3'd7: seg <= 8'b00000111;
      default: seg <= 8'b00000000;
    endcase
  end
end

endmodule
```

> sim.v

```verilog
`timescale 1ns / 1ps

module assignment_4_tb();

reg clk;
reg rst = 0;
reg [7:0] in;
wire [7:0] seg;
wire [2:0] sel;
wire [7:0] out;

assignment_4 run (
  .clk(clk),
  .rst(rst),
  .in(in),
  .seg(seg),
  .sel(sel),
  .out(out)
);

initial begin
  clk = 1'b0;
  forever #10 clk = ~clk;
end
    
initial begin
  #100 in <= 8'b00100011;
  #100 rst = 1'b1;
  #50 rst = 1'b0;
  #100 rst = 1'b1;
  #50 rst = 1'b0;
  #100 $stop;
end

endmodule
```

### 4.5 ä»¿çœŸç»“æœå±•ç¤º

<img width="821" alt="sim" src="https://user-images.githubusercontent.com/73683961/188807223-b931b412-a575-4346-85ea-1e9837327f14.png">

### 4.6 FPGAå®éªŒæˆªå›¾

![serial](https://user-images.githubusercontent.com/73683961/188807268-08511ab5-a6d7-4b95-b4e0-8c9f9bb89f66.jpg)

### 4.7 é—®é¢˜æè¿°åŠè§£å†³æ–¹æ¡ˆ

èµ·åˆæœªåŠ ä¸ƒæ®µæ•°ç ç®¡ä½œä¸ºè¾“å‡ºï¼Œè€Œæ˜¯ç›´æ¥è¿”å›å¯„å­˜å™¨ä¸­å€¼ï¼›ä¹Ÿæœªè®¾è®¡Input Switchï¼Œæ— æ³•åœ¨å®éªŒæ—¶è¿›è¡ŒåŠ¨æ€è¾“å…¥ï¼Œå®éªŒåªèƒ½è¿›è¡Œå›ºå®šçš„ã€é™æ€çš„æ•°æ®æµ‹è¯•ï¼Œç»è¿‡çº¿ä¸ŠéªŒæœºæé˜³è€å¸ˆçš„å»ºè®®å’ŒæŒ‡å¯¼ï¼ŒåæœŸç»è¿‡æŸ¥è¯¢èµ„æ–™å¯¹å…¶è¿›è¡Œäº†æ”¹è¿›ã€‚æ”¹è¿›åçš„æ‰¹æ³¨å¦‚ä¸Šå›¾æ‰€ç¤ºã€‚

## 5 CPUå®éªŒæŠ¥å‘Š

### 5.1 å®éªŒåŸç†

<img width="1052" alt="ins_1" src="https://user-images.githubusercontent.com/73683961/188807541-9578417d-d9b6-4a00-9cf1-ff57270d7e39.png">
<img width="1052" alt="ins_2" src="https://user-images.githubusercontent.com/73683961/188807556-34b90330-4b29-4228-b11b-a6b1c713074c.png">
<img width="1052" alt="ins_3" src="https://user-images.githubusercontent.com/73683961/188807559-df8798fe-c96c-47b1-a187-d96a6c31464f.png">

#### 5.1.1 å¯¹CPUçš„æ“ä½œç è¿›è¡Œè¯¦ç»†çš„æè¿°

> æ“ä½œç æŒ‡è®¡ç®—æœºç¨‹åºä¸­æ‰€è§„å®šçš„è¦æ‰§è¡Œæ“ä½œçš„é‚£ä¸€éƒ¨åˆ†æŒ‡ä»¤æˆ–å­—æ®µ(é€šå¸¸ç”¨ä»£ç è¡¨ç¤º)ï¼Œå…¶å®å°±æ˜¯æŒ‡ä»¤åºåˆ—å·ï¼Œç”¨æ¥å‘Šè¯‰CPUéœ€è¦æ‰§è¡Œå“ªä¸€æ¡æŒ‡ä»¤ã€‚

#### 5.1.2 å¯¹CPUçš„åŠŸèƒ½ç è¿›è¡Œè¯¦ç»†çš„æè¿°

> åŠŸèƒ½ç ç”¨äºæ ‡æ˜ä¸€ä¸ªModbusä¿¡æ¯å¸§çš„ç”¨é€”ï¼Œå¦‚åŠŸèƒ½ç 01ä¸ºè¯»å–çº¿åœˆçŠ¶æ€ï¼Œ02ä¸ºè¯»å–è¾“å…¥çŠ¶æ€ç­‰ã€‚å½“ä¸»è®¾å¤‡å‘ä»è®¾å¤‡å‘é€ä¿¡æ¯æ—¶ï¼ŒåŠŸèƒ½ç å°†å‘Šè¯‰ä»è®¾å¤‡éœ€è¦æ‰§è¡Œå“ªäº›è¡Œä¸ºã€‚ä¾‹å¦‚ï¼Œå»è¯»å–è¾“å…¥çš„å¼€å…³çŠ¶æ€ã€è¯»ä¸€ç»„å¯„å­˜å™¨çš„æ•°æ®å†…å®¹ç­‰ã€‚å½“ä»è®¾å¤‡å“åº”æ—¶ï¼Œä½¿ç”¨åŠŸèƒ½ç ç”¨äºæŒ‡ç¤ºæ˜¯æ­£å¸¸å“åº”(æ— è¯¯)è¿˜æ˜¯æœ‰æŸç§é”™è¯¯å‘ç”Ÿ(ç§°ä½œå¼‚è®®å›åº”)ã€‚æ­£å¸¸åº”ç­”æ—¶ï¼Œä¸»æœºå‘é€çš„åŠŸèƒ½ç ç­‰äºä»æœºåº”ç­”çš„åŠŸèƒ½ç .

#### 5.1.3 å¯¹CPUçš„æŒ‡ä»¤åŠæ“ä½œç è¿›è¡Œåˆ†ç±»

1. $R-type$ Instruction

    **op: [000000]**

    1. ALU (`add(u), sub(u), and, or, xor, nor`)

        ```verilog
        func[5] = 1
        
        control_a <= 0;   // from reg_1
        control_b <= 0;   // from reg_2
        mem_write <= 0;   // no need to write to memory
        reg_write <= 1;   // write into reg
        mem_to_data <= 0; // don't access memory
        sign_ext <= 0;    // don't extend sign
        dest <= 1;        // to rd
        jal <= 0;
        next_op <= 2'b00;
        
        case (func[3:0])
          4'b0000: alu_op <= 4'b0000;   // add
          4'b0001: alu_op <= 4'b0000;   // addu
          4'b0010: alu_op <= 4'b0001;   // sub
          4'b0011: alu_op <= 4'b0001;   // subu
          4'b0100: alu_op <= 4'b0010;   // and
          4'b0101: alu_op <= 4'b0011;   // or
          4'b0110: alu_op <= 4'b0100;   // xor
          4'b0111: alu_op <= 4'b0101;   // nor
          4'b1010: alu_op <= 4'b0110;   // slt
          4'b1011: alu_op <= 4'b0110;   // sltu
          default: alu_op <= 4'b1111;
        endcase
        ```

    2. $jr$ instruction (`jr`)  [001000]

        ```verilog
        func[5] = 0
        func[3] = 1
        
        control_a <= 0;
        control_b <= 0;
        mem_write <= 0;
        reg_write <= 0; // do not write data
        mem_to_data <= 0;
        sign_ext <= 0;
        dest <= 0;  // rd
        jal <= 0;
        next_op <= 2'b11; // jump
        alu_op <= 4'b1111;  // do nothing
        ```

    3. $shift$ instruction (`slt(u), sll(v), srl(v), sra(v)`)

        ```verilog
        func[5:3] = 3'b000
        func[2] = 0: incorporate shamt
        func[2] = 1: without shamt
        
        control_b <= 0;
        mem_write <= 0;
        reg_write <= 1;   // write into reg
        mem_to_data <= 0;
        sign_ext <= 0;
        dest <= 1;  // rd
        jal <= 0;
        next_op <= 2'b00;
        
        case (func[1:0])
          2'b00: alu_op <= 4'b0111; // sll & sllv
          2'b10: alu_op <= 4'b1000; // srl & srlv
          2'b11: alu_op <= 4'b1001; // sra & srav
         endcase
        ```

2. $J-type$ Instruction (`j, jal`)

    **op[5:1] = [00001]**

    ```verilog
    op[0] = 1
    
    // jal instruction
    control_a <= 0;
    control_b <= 0;
    mem_write <= 0;
    reg_write <= 1; // write into rs
    mem_to_data <= 0;
    sign_ext <= 0;
    dest <= 0;  // rt
    jal <= 1;
    next_op <= 2'b10; // j & jal
    alu_op <= 4'b1111;  // do nothing
    
    // j instruction
    control_a <= 0;
    control_b <= 0;
    mem_write <= 0;
    reg_write <= 0;
    mem_to_data <= 0;
    sign_ext <= 0;
    dest <= 0;  // rd
    jal <= 0;
    next_op <= 2'b10; // j & jal
    alu_op <= 4'b1111;  // do nothing
    ```

3. $I-type$ Instruction

    **op[5:3] = [001]**

    ```verilog
    control_a <= 0;
    control_b <= 1; // $ext_imm instead of reg_2
    mem_write <= 0;
    reg_write <= 1; // write into reg
    mem_to_data <= 0;
    dest <= 0;  // rd
    jal <= 0;
    next_op <= 2'b00;
    ```

    ```verilog
    case (op[2:0])
        // addi
        3'b000: begin
          alu_op <= 4'b0000;
          sign_ext <= 1;
        end
        // addiu
        3'b001: begin
          alu_op <= 4'b0000;
          sign_ext <= 1;
        end
        // andi
        3'b100: begin
          alu_op <= 4'b0010;
          sign_ext <= 0;
        end
        // ori
        3'b101: begin
          alu_op <= 4'b0011;
          sign_ext <= 0;
        end
        // xori
        3'b110: begin
          alu_op <= 4'b0100;
          sign_ext <= 0;
        end
        // lui
        3'b111: begin
          alu_op <= 4'b1010;
          sign_ext <= 0;
        end
        // slti
        3'b010: begin
          alu_op <= 4'b0110;
          sign_ext <= 1;
        end
        // sltiu
        3'b011: begin
          alu_op <= 4'b0110;
          sign_ext <= 0;
        end
    endcase
    ```

4. $Load$ and $Store$ Instruction (`lw, sw`)

    **Require to access memory!**

    **op[5:4] = [10] && op[2:0] = [011]**

    ```verilog
    control_a <= 0;
    control_b <= 1; // $imm instead of rd
    mem_write <= 0;
    sign_ext <= 1;
    dest <= 0;  // rd
    jal <= 0;
    next_op <= 2'b00; // j & jal
    alu_op <= 4'b0000;  // do nothing
    ```

    ```verilog
    op[3] = 1
    mem_write <= 1;
    reg_write <= 0;
    
    op[3] = 0
    mem_write <= 0;
    reg_write <= 1;
    ```

5. $Condition\ Statement$ Instruction (`beq, bne`)

    **op[5:1] = [00010]**

    ```verilog
    control_a <= 0;
    control_b <= 0;
    mem_write <= 0;
    reg_write <= 0;
    mem_to_data <= 0;
    sign_ext <= 0;
    dest <= 0;
    jal <= 0;
    alu_op <= 4'b0001;
    ```

    ```verilog
    // bne: if rt != rs, then (PC)<-(PC) + 4 + (sign-extend-offset << 2)
    op[0] = 1
      if (eq) next_op <= 2'b00;
      else next_op <= 2'b01;  // not equal
    
    op[0] = 0
      if (eq) next_op <= 2'b01; // equal
      else next_op <= 2'b00;
    ```

### 5.2 ç¨‹åºåŠŸèƒ½æµç¨‹å›¾

```mermaid
graph LR
Next/PC ---> Fetch
Fetch ---> Decode
Decode ---> Execute
Execute ---> Write_Back
Write_Back ---> Next/PC
```

### 5.3 è®¾è®¡åŠå†…éƒ¨ç»“æ„

![CPU](https://user-images.githubusercontent.com/73683961/188808507-685e8c21-e8d1-4e0c-aa6f-15577d3dd5a1.jpg)

### 5.4 VHDLæºä»£ç åŠè§£é‡Š

#### alu.v

```verilog
/*
    file: alu.v
    author: Jingbo Su
    created: August 2022
*/

module ALU(
  output reg[31:0] alu_result,
  output wire eq,
  input wire[31:0] a,
  input wire[31:0] b,
  input wire[3:0] alu_op
);

reg[32:0] val;

always @(a or b or alu_op) begin
  case (alu_op)
    4'b0000: alu_result = a + b;    // add
    4'b0001: alu_result = a - b;    // sub
    4'b0010: alu_result = a & b;    // and
    4'b0011: alu_result = a | b;    // or
    4'b0100: alu_result = a ^ b;    // xor
    4'b0101: alu_result = !(a | b); // nor
    4'b0110: begin                  // slt: select less
      val = {a[31], a} - {b[31], b};// {ex-sign, 32-bit val}
      alu_result = 32'd0 | val[32];
    end
    4'b0111: alu_result = b << a;   // sll, sllv
    4'b1000: alu_result = b >> a;   // srl, srlv
    4'b1001: alu_result = b >>> a;  // sal, srav
    4'b1010: alu_result = b << 16;  // lui
    4'b1111:;
  endcase
end
assign eq = (a == b ? 1 : 0);

endmodule
```

#### controller.v

```verilog
/*
    file: controller.v
    author: Jingbo Su
    created: August 2022
*/

module Controller (
  output reg control_a,   // control_a: 0: reg_1, 1: shamt shift
  output reg control_b,   // control_b: 0: reg_2, 1: immediate extend
  output reg mem_write,   // enable write to memory
  output reg reg_write,   // enable write to register
  output reg mem_to_data, // pass data as memory to Data Memory
  output reg sign_ext,    // extend sign or not
  output reg dest,    // destination register, 1: rd 0: rt
  output reg jal,
  output reg[3:0] alu_op,
  output reg[1:0] next_op,

  input wire[5:0] op,
  input wire[5:0] func,
  input wire eq
);

always @(op or func or eq) begin
  // R type instruction (op = [000000])
  if (op == 6'b000000) begin
    // ALU
    if (func[5]) begin
      control_a <= 0;   // from reg_1
      control_b <= 0;   // from reg_2
      mem_write <= 0;   // no need to write to memory
      reg_write <= 1;   // write into reg
      mem_to_data <= 0; // don't access memory
      sign_ext <= 0;    // don't extend sign
      dest <= 1;        // to rd
      jal <= 0;
      next_op <= 2'b00;

      case (func[3:0])
        4'b0000: alu_op <= 4'b0000;   // add
        4'b0001: alu_op <= 4'b0000;   // addu
        4'b0010: alu_op <= 4'b0001;   // sub
        4'b0011: alu_op <= 4'b0001;   // subu
        4'b0100: alu_op <= 4'b0010;   // and
        4'b0101: alu_op <= 4'b0011;   // or
        4'b0110: alu_op <= 4'b0100;   // xor
        4'b0111: alu_op <= 4'b0101;   // nor
        4'b1010: alu_op <= 4'b0110;   // slt
        4'b1011: alu_op <= 4'b0110;   // sltu
        default: alu_op <= 4'b1111;
      endcase
    end
    else begin
      // jr instructions  [001000]
      if (func[3]) begin
        control_a <= 0;
        control_b <= 0;
        mem_write <= 0;
        reg_write <= 0; // do not write data
        mem_to_data <= 0;
        sign_ext <= 0;
        dest <= 0;  // rd
        jal <= 0;
        next_op <= 2'b11; // jump
        alu_op <= 4'b1111;  // do nothing
      end
      // shift instructions
      else if (func[5:3] == 3'b000) begin
        if (func[2])  control_a <= 1; // incorporate shamt
        else  control_a <= 0; // without shamt

        control_b <= 0;
        mem_write <= 0;
        reg_write <= 1;   // write into reg
        mem_to_data <= 0;
        sign_ext <= 0;
        dest <= 1;  // rd
        jal <= 0;
        next_op <= 2'b00;

        case (func[1:0])
          2'b00: alu_op <= 4'b0111; // sll & sllv
          2'b10: alu_op <= 4'b1000; // srl & srlv
          2'b11: alu_op <= 4'b1001; // sra & srav
        endcase
      end
    end
  end
  // J type instructions
  else if (op[5:1] == 5'b00001) begin
    // jal instruction [000011]
    if (op[0]) begin
      control_a <= 0;
      control_b <= 0;
      mem_write <= 0;
      reg_write <= 1; // write into rs
      mem_to_data <= 0;
      sign_ext <= 0;
      dest <= 0;  // rt
      jal <= 1;
      next_op <= 2'b10; // j & jal
      alu_op <= 4'b1111;  // do nothing
    end
    // j instruction [000010]
    else begin

      control_a <= 0;
      control_b <= 0;
      mem_write <= 0;
      reg_write <= 0;
      mem_to_data <= 0;
      sign_ext <= 0;
      dest <= 0;  // rd
      jal <= 0;
      next_op <= 2'b10; // j & jal
      alu_op <= 4'b1111;  // do nothing
    end
  end
  // I type instructions
  else begin
    if (op[5:3] == 3'b001) begin

      control_a <= 0;
      control_b <= 1; // $ext_imm instead of reg_2
      mem_write <= 0;
      reg_write <= 1; // write into reg
      mem_to_data <= 0;
      dest <= 0;  // rd
      jal <= 0;
      next_op <= 2'b00;
      
      case (op[2:0])
        // addi
        3'b000: begin
          alu_op <= 4'b0000;
          sign_ext <= 1;
        end
        // addiu
        3'b001: begin
          alu_op <= 4'b0000;
          sign_ext <= 1;
        end
        // andi
        3'b100: begin
          alu_op <= 4'b0010;
          sign_ext <= 0;
        end
        // ori
        3'b101: begin
          alu_op <= 4'b0011;
          sign_ext <= 0;
        end
        // xori
        3'b110: begin
          alu_op <= 4'b0100;
          sign_ext <= 0;
        end
        // lui
        3'b111: begin
          alu_op <= 4'b1010;
          sign_ext <= 0;
        end
        // slti
        3'b010: begin
          alu_op <= 4'b0110;
          sign_ext <= 1;
        end
        // sltiu
        3'b011: begin
          alu_op <= 4'b0110;
          sign_ext <= 0;
        end
      endcase
    end
    // load & store instruction
    else if (op[5:4] == 2'b10 && op[2:0] == 3'b011) begin
      control_a <= 0;
      control_b <= 1; // $imm instead of rd
      mem_write <= 0;
      sign_ext <= 1;
      dest <= 0;  // rd
      jal <= 0;
      next_op <= 2'b00; // j & jal
      alu_op <= 4'b0000;  // do nothing

      // sw: fetch data from reg and write into memory
      if (op[3]) begin
        mem_write <= 1;
        reg_write <= 0;
      end
      // lw: fetch data from memory and write into reg
      else begin
        mem_write <= 0;
        reg_write <= 1;
      end
    end
    // condition branch instructions
    else if (op[5:1] == 5'b00010) begin
      control_a <= 0;
      control_b <= 0;
      mem_write <= 0;
      reg_write <= 0;
      mem_to_data <= 0;
      sign_ext <= 0;
      dest <= 0;
      jal <= 0;
      alu_op <= 4'b0001;

      // bne: if rt != rs, then (PC)<-(PC) + 4 + (sign-extend-offset << 2)
      if (op[0]) begin
        if (eq) next_op <= 2'b00;
        else next_op <= 2'b01;  // not equal
      end
      // beq: if rt == rs, then (PC)<-(PC) + 4 + (sign-extend-offset << 2)
      else begin
        if (eq) next_op <= 2'b01; // equal
        else next_op <= 2'b00;
      end
    end
  end
end

endmodule
```

#### cpu.v

```verilog
/*
    file: cpu.v
    author: Jingbo Su
    created: August 2022
*/

module CPU (
  input wire clk,
  input wire rst,
  output wire[2:0] sel,
  output wire[7:0] seg
);

wire[31:0] pc, next;
wire[31:0] instruction;
wire[31:0] reg_result, mem_result;

wire control_a, control_b;
wire mem_write, reg_write;
wire mem_to_data;
wire sign_ext;
wire dest;
wire jal;
wire[3:0] alu_op;
wire[1:0] next_op;

wire[4:0] reg_1_sel, reg_2_sel, w_sel;
wire[31:0] data, reg_1, reg_2;
wire[4:0] final;  // select destination is rt or rd

wire[31:0] shamt, ex_imm;

wire[31:0] A, B, alu_result;
wire eq;

wire[31:0] read, write;

// fetch instructions
PC fetch (
  .next(pc),
  .current(next), // next = pc + 4 first, if seq won't jump
  .clk(clk),
  .rst(rst)
);

// calculate next instruction (seq or jmp)
NEXT jump (
  .pc(pc),
  .next(next),
  .imm_i_16(instruction[15:0]), // beq & bne
  .imm_r_26(instruction[25:0]), // j & jal
  .rs(reg_1),
  .next_op(next_op)
);

// controller
Controller control (
  // pins and wires have the same name can be writen implicitly in .name connections
  // why it does not work???
  .control_a(control_a),
  .control_b(control_b),
  .mem_write(mem_write),
  .reg_write(reg_write),
  .mem_to_data(mem_to_data),
  .sign_ext(sign_ext),
  .dest(dest),
  .jal(jal),
  .alu_op(alu_op),
  .next_op(next_op),
  .op(instruction[31:26]),
  .func(instruction[5:0]),
  .eq(eq)
);

assign reg_1_sel = instruction[25:21];  // rs
assign reg_2_sel = instruction[20:16];  // rt

wire[31:0] res;

// registers
Regs regs (
  .reg_1(reg_1),
  .reg_2(reg_2),
  .res(res),
  .reg_1_sel(reg_1_sel),
  .reg_2_sel(reg_2_sel),
  .en(reg_write),
  .write_sel(w_sel),
  .write_data(data),
  .clk(clk)
);

wire[11:0] val;
assign val = res[11:0];

// execution process
// all pins and wires have the same name
// this is the most powerful form of implicit association
// its best reserved for use at the top level testbench/top module
// why ALU alu_0(.*) does not work???

ALU alu (
  .a(A),
  .b(B),
  .alu_op(alu_op),
  .eq(eq),
  .alu_result(alu_result)
);

// access instruction memory
Instructon_Memory insm (
  .pos(pc),
  .read(instruction)
);

// access data memory
Data_Memory datam (
  .pos(alu_result),
  .write(reg_2),
  .ret(read),
  .en(mem_write),
  .clk(clk)
);

// in the module declaration, the keyword `parameter` is not required
// it does read more clearly however!
MUX #(.in_width(5)) MUX_0 (
  // select dest_reg: rt or rd
  .out(final),
  .in0(instruction[20:16]),
  .in1(instruction[15:11]),
  .sel(dest)
);

MUX #(.in_width(5)) MUX_1 (
  // select jr: goto $31 or not
  .out(w_sel),
  .in0(final),
  .in1(31),
  .sel(jal)
);

MUX #(.in_width(32)) MUX_2 (
  // select where to write data: next or write back
  .out(data),
  .in0(write),
  .in1(next),
  .sel(jal)
);

MUX #(.in_width(32)) MUX_3 (
  // select ordinary or (shamt) shift operation
  .out(A),
  .in0(reg_1),
  .in1(shamt),
  .sel(control_a)
);

MUX #(.in_width(32)) MUX_4 (
  // select ordinary or (I-type / J-type) needs extend immediate operation
  .out(B),
  .in0(reg_2),
  .in1(ex_imm),
  .sel(control_b)
);

MUX #(.in_width(32)) MUX_5 (
  // select write data of the reg or address in memory as the data of the reg...
  .out(write),
  .in0(alu_result),
  .in1(read),
  .sel(mem_to_data)
);

// handling $imm in instructions
// in the module declaration, the keyword `parameter` is not required
// it does read more clearly however!
Extend #(.in_width(5)) Extend_0 (
  // shamt(shift amount) extend: 5-bit->32-bit
  // sll & srl & sra
  .result(shamt),
  .in(instruction[10:6]),
  .sign_ext(0)  // no sign extend
);

Extend #(.in_width(16)) Extend_1 (
  // immediate extend: 16-bit->32-bit
  .result(ex_imm),
  .in(instruction[15:0]),
  .sign_ext(sign_ext)   // sign extend
);

SEG seven_seg (
  .clk(clk),
  .val(val),
  .sel(sel),
  .seg(seg)
);

// check halt intruction
always @(*) begin
  if(instruction == 32'hffffffff) begin
    $finish;
  end
end

endmodule
```

#### extend.v

```verilog
/*
    file: extend.v
    author: Jingbo Su
    created: August 2022
*/

module Extend #(
  parameter in_width = 16,
  parameter out_width = 32
) (
  // parameterization of modules allows for module reuse powerfully!

  // zero/sign extend from 16-bit to 32-bit
  output wire[out_width-1:0] result,
  input wire[in_width-1:0] in,
  input wire sign_ext
);

reg [out_width-in_width-1:0] ext_bit; // extend bits

always @(in or sign_ext) begin
  // use if...else instead of an MUX
  if (sign_ext) begin
    // sign extend
    if (in[in_width - 1]) ext_bit = 32'd0 - 1; // negitive
    else ext_bit = 0; // positive
  end
  else ext_bit = 0; // zero extend
end

assign result = {ext_bit, in};

endmodule
```

#### memory.v

```verilog
/*
    file: memory.v
    author: Jingbo Su
    created: August 2022
*/

module Data_Memory (
  output wire[31:0] ret,
  input wire[31:0] write,
  input wire[31:0] pos,
  input wire en,
  input wire clk
);
    

localparam width = 6'b111111;
reg[7:0] mem[0:width];

//* for test
initial begin
  $readmemh("../../../../test/data.in", mem);
end

assign ret = {mem[pos], mem[pos + 1], mem[pos + 2], mem[pos + 3]}; // jr: (PC) <- (rs)

always @(negedge clk) begin
  if (en) begin
    // write data into memory
    // Big end [v0, v1, v2, v3]
    mem[pos + 0] <= write[31:24];
    mem[pos + 1] <= write[23:16];
    mem[pos + 2] <= write[15:8];
    mem[pos + 3] <= write[7:0];
  end
end

endmodule

module Instructon_Memory (
  output wire[31:0] read,
  input wire[31:0] pos
);

localparam integer width = 6'b111111;
reg[7:0] mem[0:width];

// read data from memory
assign read = {mem[pos], mem[pos + 1], mem[pos + 2], mem[pos + 3]};

//* for test
initial begin
  $readmemh("../../../../test/ins.in", mem);
end

endmodule
```

#### mux.v

```verilog
/*
    file: mux.v
    author: Jingbo Su
    created: August 2022
*/

module MUX #(parameter in_width = 32
) (
  // parameterization of modules allows for module reuse powerfully!
  output reg[in_width-1:0] out,
  input wire[in_width-1:0] in0,
  input wire[in_width-1:0] in1,
  input wire sel
);

always @(in0 or in1 or sel) begin
  // if sel == 1, select in1, otherwise select in0
  if (sel) out = in1;
  else out = in0;
end

endmodule
```

#### pc.v

```verilog
/*
    file: pc.v
    author: Jingbo Su
    created: August 2022
*/

module PC (
  output reg[31:0] next,
  input wire[31:0] current,
  input wire clk,
  input wire rst
);

always @(posedge clk or negedge rst) begin
  if (!rst) next = 0;
  else if (clk) next = current;
end

endmodule

// NEXT module: what pc will be next step
module NEXT (
  output reg[31:0] next,
  input wire[31:0] pc,
  input wire[15:0] imm_i_16,  // op: 6-bit, imm: 16-bit, I-type instruction (immediate)
  input wire[25:0] imm_r_26,  // op: 6-bit, imm: 26-bit, J-type instruction (address)
  input wire[31:0] rs,        // register rs
  input wire[1:0] next_op
);

wire[31:0] ex_imm16, ex_imm26;

Extend #(.in_width(16)) Extend_0 (
  // parameterization of modules allows for module reuse powerfully!
  .in(imm_i_16),
  .sign_ext(imm_i_16[15]),
  .result(ex_imm16)
);
Extend #(.in_width(26)) Extend_1 (
  .in(imm_r_26),
  .sign_ext(imm_r_26[25]),
  .result(ex_imm26)
);

always @(pc or imm_i_16 or imm_r_26 or rs or next_op) begin
  case (next_op)
    2'b00: next = pc + 4; // seq-instructions
    2'b01: next = pc + 4 + (ex_imm16 << 2); // beq & bne
    2'b10: next = ex_imm26 << 2;  // j & jal
    2'b11: next = rs; // jr
    default: ;
  endcase
end

endmodule
```

#### regs.v

```verilog
/*
    file: regs.v
    author: Jingbo Su
    created: August 2022
*/

module Regs(
  output wire[31:0] reg_1,
  output wire[31:0] reg_2,
  output wire[31:0] res,
  input wire[4:0] reg_1_sel,
  input wire[4:0] reg_2_sel,
  input wire en,
  input wire[4:0] write_sel,
  input wire[31:0] write_data,
  input wire clk
);

reg[31:0] regs[0:31]; // 32 register group

assign reg_1 = regs[reg_1_sel];
assign reg_2 = regs[reg_2_sel];
assign res = regs[3];

integer i;
initial begin
  for(i = 0; i < 32; i = i + 1) begin
    regs[i] = i;
  end
end

always @(negedge clk) begin
  // write data into registers
  if (en) regs[write_sel] <= write_data;
end

endmodule
```

#### seg.v

```verilog
/*
    file: seg.v
    author: Jingbo Su
    created: August 2022
*/

`timescale 1ns / 1ps

module SEG (
  input clk,
  input wire[11:0] val,
  output reg[2:0] sel,
  output reg[7:0] seg
);

initial begin
  sel = 3'b100;
end

reg[3:0] data = 0;

always @(posedge clk) begin
  case (sel)
    3'b100 : begin data = val[3:0]; end
    3'b101 : begin data = val[11:8]; end
    3'b110 : begin data = val[7:4]; end
  endcase

  sel = sel + 1'd1;
  if (sel > 3'd6) begin
    sel = 3'd4;
  end

end

always @(posedge clk) begin
  case(data)
    4'h0: seg = 8'b00111111;
    4'h1: seg = 8'b00000110;
    4'h2: seg = 8'b01011011;
    4'h3: seg = 8'b01001111;
    4'h4: seg = 8'b01100110;
    4'h5: seg = 8'b01101101;
    4'h6: seg = 8'b01111101;
    4'h7: seg = 8'b00000111;
    4'h8: seg = 8'b01111111;
    4'h9: seg = 8'b01101111;
    4'ha: seg = 8'b01110111;
    4'hb: seg = 8'b01111100;
    4'hc: seg = 8'b00111001;
    4'hd: seg = 8'b01011110;
    4'he: seg = 8'b01111001;
    4'hf: seg = 8'b01000000;
  endcase
end

endmodule
```

#### cpu_tb.v

```verilog
/*
    file: cpu_tb.v
    author: Jingbo Su
    created: August 2022
*/

`timescale 1ns / 1ps

module cpu_tb();
reg clk, rst;

wire[2:0] sel;
wire[7:0] seg;

initial begin
  clk = 1;
  rst = 0;
  #1 rst = 1;
  #999 $finish;
end
  
always #1 clk = ~clk;
  
CPU cpu(
  .clk(clk),
  .rst(rst),
  .sel(sel),
  .seg(seg)
);

endmodule
```

**CPU Test Sample**

- ins.in

> details in [here](https://gitee.com/ShangaNana/hardware-course-design-ncut/issues/I5OG99)

```c
// add from 1 to 10
// add $1, $2, $3 00000 100000
// addi $1, $2, $imm ($1 = $2 + $imm)
// xor $1, $1, $1 00000 100110
// xor reg itself => zero reg

// instructions
@0000   00 21 08 26  // xor $1, $1, $1
@0004   00 42 10 26  // xor $2, $2, $2
@0008   00 63 18 26  // xor $3, $3, $3
@000C   20 42 00 0A  // addi $2, $2, 10
@0010   20 21 00 01  // addi $1, $1, 1
@0014   00 23 18 20  // add $3, $1, $3
@0018   14 22 FF FD  // bne $1, $2, -2
@001C   FF FF FF FF  // halt
```

- gen.py

> generate random data memory for data memory accessing...

```python
from random import random

for i in range(16384):
  res = ''
  for j in range(4):
    rand = int(random() * 16)
    n = ''
    if rand < 10:
      n = str(rand)
    else:
      k = rand - 10
      n = chr(ord('A') + k)

    rand = int(random() * 16)
    m = ''
    if rand < 10:
      m = str(rand)
    else:
      k = rand - 10
      m = chr(ord('A') + k)

    res = res + n
    res = res + m
    if j < 3:
      res = res + ' '

  print(res)
```

### 5.5 ä»¿çœŸç»“æœå±•ç¤º

<img width="1177" alt="CPU_Sim" src="https://user-images.githubusercontent.com/73683961/188807662-8d9108b3-3bf6-4b47-aba1-5a36d556d971.png">

### 5.6 FPGAå®éªŒæˆªå›¾

![result](https://user-images.githubusercontent.com/73683961/188807680-d94cb918-c047-4ee5-b526-01d8a57c4fff.JPG)

### 5.7 é—®é¢˜æè¿°åŠè§£å†³æ–¹æ¡ˆ

èµ·åˆå¯¹CPUæ•´ä½“ç»“æ„æ²¡æœ‰å¾ˆå¥½çš„æŠŠæ¡ï¼Œæµªè´¹äº†å¾ˆå¤šæ—¶é—´åœ¨ç³»ç»Ÿè®¾è®¡ä¸Šï¼Œæœ€åå†³å®šå¯¹ä¸Šå­¦æœŸå­¦ä¹ çš„è®¡ç®—æœºç»„æˆåŸç†ä¸€ä¹¦ä¸­çš„CPUæ¨¡å‹è¿›è¡Œåˆ†æåŠæ”¹è¿›ï¼›å›åˆ°å­¦æ ¡åï¼Œå’ŒåŒå­¦å…±åŒæ¢è®¨ï¼Œå¯¹31æ¡æŒ‡ä»¤æŒ‰ç±»åˆ«è¿›è¡Œäº†ç»†è‡´çš„åˆ†ç±»ï¼Œæœ€åå¯ä»¥åœ¨caseä¸­å¯¹ä¸åŒçš„æŒ‡ä»¤è¿›è¡Œå½’ç±»å’Œå®ç°ã€‚åæœŸæ¨¡æ‹Ÿè®¡ç®—æœºå†…å­˜éšæœºç”Ÿæˆäº†ä¸€ä»½å†…å­˜æ˜ å°„ï¼Œè¿˜æ ¹æ®æŒ‡ä»¤è§„å¾‹ç”Ÿæˆäº†ä¸€ä»½æµ‹è¯•æŒ‡ä»¤æ¥æ¨¡æ‹Ÿå®ç° $1 + 2 + \cdots + 10$ æ“ä½œï¼ˆ[details](https://gitee.com/ShangaNana/hardware-course-design-ncut/issues/I5OG99))ï¼ˆé€šè¿‡ `$readmemh("<path>", mem);` æŒ‡ä»¤è¯»å…¥æŒ‡ä»¤/å†…å­˜ï¼‰ã€‚è¿˜ä¸åŒå­¦äº¤æ¢äº†test sampleè¿›è¡Œå¤šç»„æµ‹è¯•ğŸ“„ã€‚

â€¼ï¸ ***Tip*** æœ€åˆä¸Šæœºæ—¶ï¼ŒèŠ±äº†ä¸¤å°æ—¶åœ¨æœ¬åœ°å’Œæœºæˆ¿ç”µè„‘ä¸­è·‘synthesisç»“æ„éƒ½æ²¡æœ‰è·‘å‡ºæ¥ï¼ˆä¹Ÿæ²¡æœ‰errorsï¼‰ï¼Œç»è¿‡å»–è”å†›è€å¸ˆçš„æç¤ºï¼Œæˆ‘å°† `memory.v` ä¸­ $mem$ æ•°ç»„å®½åº¦ä» `0xffff` è°ƒæ•´ä¸º `6'b111111` æˆåŠŸå®Œæˆ  ***synthesis*** and ***bitstream***ä¸Šä¼ ã€‚ä¹‹æ‰€ä»¥å¤±è´¥æˆ‘çŒœæƒ³å¯èƒ½ç”±äºæµ‹è¯•æœºæ— æ³•æ”¯æŒå¦‚æ­¤å¤§çš„æ•°ç»„å†…å­˜å¼€é”€ï¼›ä¹‹æ‰€ä»¥æˆåŠŸå› ä¸ºæˆ‘å¹¶æ²¡æœ‰æµ‹è¯•æˆ‘çš„è®¿å­˜æŒ‡ä»¤ï¼ˆ`load` and `store`ï¼‰ï¼Œå³ä½¿æˆ‘æœ‰ç”Ÿæˆæ¨¡æ‹Ÿå†…å­˜ã€‚è‹¥åç»­æƒ³è¦å¤ç°ï¼ŒåŠ¡å¿…è¦ä¿®æ”¹å†…å­˜å¤§å°ï¼ï¼ï¼

â‰ï¸ ***Puzzle*** åœ¨åç»­æ·»åŠ çš„ `seg.v` ä¸ƒæ®µæ•°ç ç®¡æ–‡ä»¶ä¸­ï¼Œå¯ä»¥åœ¨ ***simulation*** ä¸­æ¸…æ¥šçœ‹åˆ° $val$ æ•°ç»„ç»“æœä¸ºå¯„å­˜å™¨ $regs[3]$ ä¸­çš„ç»“æœ `0x037`ï¼Œç„¶è€Œç»è¿‡ç‰‡é€‰å™¨ç‰‡é€‰ååœ¨å®éªŒç®±ä¸Šåªèƒ½è·‘å‡º `003` å³ä¸­é—´ä½çš„ç»“æœï¼Œå½“æˆ‘è®²ç»“æœ `0x037` å†™æ­»åˆ°ç‰‡é€‰ä¿¡å·æ—¶ä¾¿å¯æˆåŠŸè¾“å‡ºï¼Œè¿™è¯æ˜äº†ä¸æ˜¯é¢‘ç‡é€‰æ‹©é—®é¢˜ï¼Œä½†åˆä¸çŸ¥æœ‰ä»€ä¹ˆé—®é¢˜ğŸ¤”ï¸ã€‚å› æ­¤ç•™ä¸‹çš„è¿™ä¸ªé—®é¢˜ä»¤æˆ‘æ„Ÿåˆ°éå¸¸å›°æƒ‘...å¸Œæœ›å¯ä»¥ç†è§£æˆ‘çš„æ„æ€çš„è€å¸ˆåŒå­¦èƒ½å¤Ÿç»™äºˆæˆ‘æç¤ºä¸å¸®åŠ©ï¼Œæ„Ÿæ¿€ä¸å°½ã€‚

<div style="page-break-after: always;"></div>

# ç¬¬äºŒéƒ¨åˆ† æ€»ç»“ï¼ˆä¸ªäººå¿ƒå¾—ï¼‰

é¦–å…ˆæ„Ÿè°¢å„ä½è´Ÿè´£çš„è€å¸ˆçš„è¾›è‹¦ä»˜å‡ºï¼Œå³ä½¿å‡ ä¹å°å­¦æœŸæ‰€æœ‰çš„æ—¶é—´éƒ½åœ¨çº¿ä¸Šï¼Œä½†æ˜¯è€å¸ˆä»¬æ—¶åˆ»ä¸å¿˜å®å˜±æˆ‘ä»¬æŒ‰æ—¶å®Œæˆä»»åŠ¡ã€‚åœ¨å®éªŒé˜¶æ®µï¼Œæé˜³è€å¸ˆæ¯å¤©éƒ½ä¼šåœ¨ä¸Šåˆ/ä¸‹åˆå›ºå®šæ—¶é—´é¢„çº¦3-4å°æ—¶çš„ä¼šè®®ç£ä¿ƒå¤§å®¶è¿›è¡Œå®éªŒï¼›åœ¨éªŒæœºé˜¶æ®µï¼Œæé˜³è€å¸ˆæ¯å¤©ä»æ—©åˆ°æ™šéƒ½ä¼šå¼€æ”¾çº¿ä¸Šå®éªŒå®¤ä¾›å¤§å®¶éªŒæœºï¼Œå¹¶ä¸”åœ¨éªŒæœºæ—¶ç»™å‡ºè‡ªå·±ç»†è‡´çš„å»ºè®®å’Œåˆç†çš„æŒ‡å¯¼ï¼Œå› æ­¤æˆ‘éå¸¸æ„Ÿæ¿€è€å¸ˆçš„ä»˜å‡ºï¼Œä¸ºäº†æˆ‘ä»¬åœ¨è®¡ç®—æœºåº•å±‚ç¡¬ä»¶é¢†åŸŸæœ‰æ‰€æ”¶è·ï¼Œæå‡è‡ªå·±çš„ç»¼åˆèƒ½åŠ›ã€‚

ç»è¿‡äº†å‰åæ•´æ•´6æ˜ŸæœŸçš„å®éªŒå’Œå¼€å­¦åçš„éªŒæœºï¼Œæˆ‘å·²åŸºæœ¬æŒæ¡äº†Vivadoå¹³å°çš„ä½¿ç”¨æ–¹æ³•ä»¥åŠVerilogè¯­è¨€çš„ç¼–å†™ï¼Œä¾‹å¦‚compileã€debugã€simulationä»¥åŠç®¡è„šç»‘å®šå’ŒæŸ¥çœ‹æ³¢å½¢å›¾ç­‰ç­‰æ“ä½œï¼Œæ”¶è·é¢‡ä¸°ã€‚æˆ‘æœ€å¼€å§‹ç”šè‡³ä¸ä¼šsimulationï¼Œç”šè‡³IP Coreçš„å°è£…å’Œè°ƒç”¨éƒ½éœ€è¦è¯·æ•™è€å¸ˆå’ŒåŒå­¦çš„å¸®åŠ©ã€‚æˆ‘ä¹Ÿä¸æ–­åœ¨äº’è”ç½‘ä¸Šæœå¯»æ•™ç¨‹å’Œå‡ºç°é—®é¢˜çš„è§£å†³æ–¹æ³•ï¼Œè¿˜ä»èµ„æ–™å’ŒåŒå­¦é‚£é‡Œå­¦ä¼šäº†å¾ˆå¤šæ–°æŠ€å·§ï¼Œä¾‹å¦‚MUXä¸­è®¾ç½®local parameterä»¥æ›´å¥½çš„reuseï¼Œä»¥åŠç®€å•çš„åˆå§‹åŒ–æ–¹æ³•...

åœ¨ç¼–å†™ä¸ƒæ®µæ•°ç ç®¡å’Œ $16 \times 16$ ç‚¹é˜µæ—¶ï¼Œæœ‰æ—¶ä¸èƒ½æŒ‰ç…§é¢„å®šçš„æ˜¾ç¤ºæ–¹å¼æ˜¾ç¤ºæ—¶ï¼Œé™¤äº†æƒ³åˆ°è‡ªå·±ä»£ç æœ¬èº«çš„è¯­æ³•å’Œé€»è¾‘é”™è¯¯ï¼Œè¿˜æœ‰å¯èƒ½æ˜¯æ˜¾ç¤ºé¢‘ç‡è®¾å®šæœ‰è¯¯ã€‚å…³äºæ˜¾ç¤ºé¢‘ç‡ä¸€ç›´æ˜¯å¾ˆç¥å¥‡çš„ä¸œè¥¿å¯¹æˆ‘æ¥è¯´åœ¨ä¸€å¼€å§‹çš„æ—¶å€™ï¼Œå‡ºç°äº†ä¸€äº›é—®é¢˜æ—¶ï¼Œå¯èƒ½å°†æ—¶é’Ÿè¾“å…¥é¢‘ç‡è°ƒæ•´ä¸€ä¸‹ä¾¿å¯è§‚å¯Ÿåˆ°ç†æƒ³çš„ç»“æœã€‚

ç¼–å†™CPUæ˜¯ååˆ†å›°éš¾çš„å¯¹æˆ‘æ¥è¯´éå¸¸ç—›è‹¦ï¼Œä½†æ˜¯å¤šäºäº†äº’è”ç½‘å’Œå…¶ä»–èµ„æ–™çš„å¸®åŠ©ï¼Œå¯¹æˆ‘æ¥è¯´æœ€ç»ˆå®ŒæˆCPUå®éªŒæœ€æœ‰ç”¨çš„ä¸¤ä¸ªèµ„æºæ˜¯è®¡ç®—æœºçš„ä½“ç³»ç»“æ„å³CPUç»“æ„ï¼Œå½“ç»“æ„ç¡®å®šä¸‹æ¥åï¼Œç¨‹åºç¼–å†™å˜å¾—ç†æ‰€å½“ç„¶ï¼›å¦ä¸€ä¸ªæ˜¯æŒ‡ä»¤æ–‡æ¡£ï¼ŒæŒ‰ç…§æ–‡æ¡£ä»”ç»†è¿›è¡Œé€ä¸€çš„åˆ†ç±»å’Œå®ç°ï¼Œæœ‰è®¸å¤šç¨‹åºå’Œç»“æ„ä¸Šçš„ç»†èŠ‚éƒ½å¯ä»¥å€ŸåŠ©ä¸‡èƒ½çš„äº’è”ç½‘æ‰¾åˆ°è§£å†³æ–¹æ¡ˆï¼Œä¸°å¯Œäº†æˆ‘çš„çŸ¥è¯†å‚¨å¤‡ï¼Œå¼€é˜”äº†æˆ‘çš„è§†é‡ï¼Œä¹Ÿè®­ç»ƒäº†æˆ‘åœ¨çº¿ç‹¬ç«‹æœç´¢è§£å†³æ–¹æ³•çš„èƒ½åŠ›ï¼Œæ”¶è·é¢‡ä¸°ã€‚

å¦‚æœç®¡è„šç»‘å®šæ²¡æœ‰ä»”ç»†æ£€æŸ¥è®¤çœŸæ“ä½œå¯¼è‡´é”™è¯¯çš„å‡ºç°å¾€å¾€ä¸æ˜“å¯Ÿè§‰ï¼Œåœ¨ååå¤å¤æ£€æŸ¥å¤šéè‡ªå·±å†™çš„ä»£ç åä¾æ—§æ²¡æœ‰è§£å†³é—®é¢˜ï¼Œè¿™æ—¶å€™åº”è¯¥æ£€æŸ¥è‡ªå·±çš„ç®¡è„šç»‘å®šï¼Œä¸èƒ½åªçœ‹ç®¡è„šç»‘å®šå‰æˆ–åå‡ºç°âœ”ï¸å°±è®¤ä¸ºè‡ªå·±çš„ç®¡è„šç»‘å®šä¸‡æ— ä¸€å¤±ï¼Œå› ä¸ºå®ƒä¸ä¼šè‡ªå·±è¿›è¡Œé€»è¾‘åˆ¤æ–­æ£€æŸ¥æ­£è¯¯ã€‚ä¾‹å¦‚å¦‚æœä¸æŒ‡å®šç®¡è„šç±»å‹ï¼Œå…¶ä¼šå‡ºç°çº¢è‰²çš„`default`å­—æ ·ï¼Œå¯¼è‡´bitstreamç”Ÿæˆå¤±è´¥ã€‚å°¤å…¶åœ¨ç¼–è¯‘ä»¿çœŸç»“æœæ­£ç¡®æ—¶ï¼Œè¯•éªŒç®±æ²¡èƒ½æ˜¾ç¤ºé¢„æœŸç»“æœï¼Œåº”æƒ³åˆ°ç®¡è„šç»‘å®šé—®é¢˜å¹¶åŠ ä»¥æ£€æŸ¥ã€‚æ€»çš„æ¥è¯´ï¼Œè¿™ç§ç»†èŠ‚é—®é¢˜ä¼šå¯¼è‡´ç»“æœé”™è¯¯ï¼ŒåŒæ—¶æå…¶éš¾ä»¥å¯Ÿè§‰ã€‚

æœ¬æ¬¡æš‘æœŸå°å­¦æœŸå®éªŒè®©æˆ‘æœ‰äº†å¾ˆå¤§æå‡ï¼Œæ”¶è·ä¹Ÿéå¸¸å¤§ã€‚åœ¨ä¸€å¼€å§‹å¯èƒ½ä¼šé‡åˆ°éå¸¸å¤šçš„é—®é¢˜ï¼Œè¿™äº›é—®é¢˜å†è§£å†³èµ·æ¥å¯èƒ½æ˜¯é€’å½’æ€§çš„ï¼Œä½†æ˜¯æˆ‘ä»¬ä¸èƒ½æƒ§æ€•è¿™äº›é—®é¢˜ï¼Œæ›´ä¸èƒ½é€ƒé¿ï¼Œè§£å†³å®ƒä»¬æ˜¯æˆ‘ä»¬å¿…ç»ä¹‹è·¯ï¼Œé€ƒé¿åªä¼šæµªè´¹æ—¶é—´ï¼ŒåŒæ—¶æˆ’éª„æˆ’èºï¼Œä¿æŒå¹³å’Œçš„å¿ƒæ€å¯¹å¾…ä»–ä»¬ï¼Œæœ€ç»ˆä¸€å®šä¼šå°†å…¶å…‹æœï¼Œè¾¾åˆ°æˆ‘çš„ç›®æ ‡ï¼
