

================================================================
== Vitis HLS Report for 'k2mm'
================================================================
* Date:           Fri Feb 21 05:27:28 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        k2mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.404 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    45733|    45733|  0.229 ms|  0.229 ms|  45734|  45734|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                        |                             |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_k2mm_Pipeline_lprd_1_lprd_2_fu_86   |k2mm_Pipeline_lprd_1_lprd_2  |     4098|     4098|  20.490 us|  20.490 us|   4098|   4098|       no|
        |grp_k2mm_Pipeline_lp1_lp2_fu_112        |k2mm_Pipeline_lp1_lp2        |    16712|    16712|  83.560 us|  83.560 us|  16712|  16712|       no|
        |grp_k2mm_Pipeline_lp4_lp5_fu_121        |k2mm_Pipeline_lp4_lp5        |    16708|    16708|  83.540 us|  83.540 us|  16708|  16708|       no|
        |grp_k2mm_Pipeline_lp7_lp8_fu_128        |k2mm_Pipeline_lp7_lp8        |     4108|     4108|  20.540 us|  20.540 us|   4108|   4108|       no|
        |grp_k2mm_Pipeline_lpwr_1_lpwr_2_fu_137  |k2mm_Pipeline_lpwr_1_lpwr_2  |     4098|     4098|  20.490 us|  20.490 us|   4098|   4098|       no|
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   128|    37882|    22077|    -|
|Memory               |        0|     -|        0|        0|   63|
|Multiplexer          |        -|     -|        -|     2331|    -|
|Register             |        -|     -|       15|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   128|    37897|    24408|   63|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     4|        4|        5|   19|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|        1|        1|    6|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+--------------------------------+---------+----+-------+------+-----+
    |                Instance                |             Module             | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +----------------------------------------+--------------------------------+---------+----+-------+------+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U108     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U109     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U110     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U111     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U112     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U113     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U114     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U115     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U116     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U117     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U118     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U119     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U120     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U121     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U122     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U123     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U124      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U125      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U126      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U127      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U128      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U129      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U130      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U131      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U132      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U133      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U134      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U135      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U136      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U137      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U138      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U139      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |grp_k2mm_Pipeline_lp1_lp2_fu_112        |k2mm_Pipeline_lp1_lp2           |        0|  48|  19204|  9224|    0|
    |grp_k2mm_Pipeline_lp4_lp5_fu_121        |k2mm_Pipeline_lp4_lp5           |        0|   0|  12772|  7519|    0|
    |grp_k2mm_Pipeline_lp7_lp8_fu_128        |k2mm_Pipeline_lp7_lp8           |        0|   0|    254|   210|    0|
    |grp_k2mm_Pipeline_lprd_1_lprd_2_fu_86   |k2mm_Pipeline_lprd_1_lprd_2     |        0|   0|     42|   178|    0|
    |grp_k2mm_Pipeline_lpwr_1_lpwr_2_fu_137  |k2mm_Pipeline_lpwr_1_lpwr_2     |        0|   0|     42|   178|    0|
    +----------------------------------------+--------------------------------+---------+----+-------+------+-----+
    |Total                                   |                                |        0| 128|  37882| 22077|    0|
    +----------------------------------------+--------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buff_A_U      |buff_A_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |buff_B_U      |buff_A_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |buff_C_U      |buff_A_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |tmp1_U        |buff_A_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |buff_D_U      |buff_D_RAM_AUTO_1R1W       |        0|  0|   0|    1|  4096|   32|     1|       131072|
    |buff_E_out_U  |buff_D_RAM_AUTO_1R1W       |        0|  0|   0|    1|  4096|   32|     1|       131072|
    |tmp2_U        |buff_D_RAM_AUTO_1R1W       |        0|  0|   0|    1|  4096|   32|     1|       131072|
    +--------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                           |        0|  0|   0|   63| 28672|  224|     7|       917504|
    +--------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  59|         11|    1|         11|
    |buff_A_address0      |  14|          3|   12|         36|
    |buff_A_ce0           |  14|          3|    1|          3|
    |buff_A_ce1           |   9|          2|    1|          2|
    |buff_A_ce10          |   9|          2|    1|          2|
    |buff_A_ce11          |   9|          2|    1|          2|
    |buff_A_ce12          |   9|          2|    1|          2|
    |buff_A_ce13          |   9|          2|    1|          2|
    |buff_A_ce14          |   9|          2|    1|          2|
    |buff_A_ce15          |   9|          2|    1|          2|
    |buff_A_ce2           |   9|          2|    1|          2|
    |buff_A_ce3           |   9|          2|    1|          2|
    |buff_A_ce4           |   9|          2|    1|          2|
    |buff_A_ce5           |   9|          2|    1|          2|
    |buff_A_ce6           |   9|          2|    1|          2|
    |buff_A_ce7           |   9|          2|    1|          2|
    |buff_A_ce8           |   9|          2|    1|          2|
    |buff_A_ce9           |   9|          2|    1|          2|
    |buff_A_we0           |   9|          2|    1|          2|
    |buff_B_address0      |  14|          3|   12|         36|
    |buff_B_ce0           |  14|          3|    1|          3|
    |buff_B_ce1           |   9|          2|    1|          2|
    |buff_B_ce10          |   9|          2|    1|          2|
    |buff_B_ce11          |   9|          2|    1|          2|
    |buff_B_ce12          |   9|          2|    1|          2|
    |buff_B_ce13          |   9|          2|    1|          2|
    |buff_B_ce14          |   9|          2|    1|          2|
    |buff_B_ce15          |   9|          2|    1|          2|
    |buff_B_ce2           |   9|          2|    1|          2|
    |buff_B_ce3           |   9|          2|    1|          2|
    |buff_B_ce4           |   9|          2|    1|          2|
    |buff_B_ce5           |   9|          2|    1|          2|
    |buff_B_ce6           |   9|          2|    1|          2|
    |buff_B_ce7           |   9|          2|    1|          2|
    |buff_B_ce8           |   9|          2|    1|          2|
    |buff_B_ce9           |   9|          2|    1|          2|
    |buff_B_we0           |   9|          2|    1|          2|
    |buff_C_address0      |  14|          3|   12|         36|
    |buff_C_ce0           |  14|          3|    1|          3|
    |buff_C_ce1           |   9|          2|    1|          2|
    |buff_C_ce10          |   9|          2|    1|          2|
    |buff_C_ce11          |   9|          2|    1|          2|
    |buff_C_ce12          |   9|          2|    1|          2|
    |buff_C_ce13          |   9|          2|    1|          2|
    |buff_C_ce14          |   9|          2|    1|          2|
    |buff_C_ce15          |   9|          2|    1|          2|
    |buff_C_ce2           |   9|          2|    1|          2|
    |buff_C_ce3           |   9|          2|    1|          2|
    |buff_C_ce4           |   9|          2|    1|          2|
    |buff_C_ce5           |   9|          2|    1|          2|
    |buff_C_ce6           |   9|          2|    1|          2|
    |buff_C_ce7           |   9|          2|    1|          2|
    |buff_C_ce8           |   9|          2|    1|          2|
    |buff_C_ce9           |   9|          2|    1|          2|
    |buff_C_we0           |   9|          2|    1|          2|
    |buff_D_address0      |  14|          3|   12|         36|
    |buff_D_ce0           |  14|          3|    1|          3|
    |buff_D_we0           |   9|          2|    1|          2|
    |buff_E_out_address0  |  20|          4|   12|         48|
    |buff_E_out_ce0       |  20|          4|    1|          4|
    |buff_E_out_d0        |  14|          3|   32|         96|
    |buff_E_out_we0       |  14|          3|    1|          3|
    |grp_fu_154_ce        |  20|          4|    1|          4|
    |grp_fu_154_p0        |  20|          4|   32|        128|
    |grp_fu_154_p1        |  20|          4|   32|        128|
    |grp_fu_158_ce        |  14|          3|    1|          3|
    |grp_fu_158_p0        |  14|          3|   32|         96|
    |grp_fu_158_p1        |  14|          3|   32|         96|
    |grp_fu_162_ce        |  14|          3|    1|          3|
    |grp_fu_162_p0        |  14|          3|   32|         96|
    |grp_fu_162_p1        |  14|          3|   32|         96|
    |grp_fu_166_ce        |  14|          3|    1|          3|
    |grp_fu_166_p0        |  14|          3|   32|         96|
    |grp_fu_166_p1        |  14|          3|   32|         96|
    |grp_fu_170_ce        |  14|          3|    1|          3|
    |grp_fu_170_p0        |  14|          3|   32|         96|
    |grp_fu_170_p1        |  14|          3|   32|         96|
    |grp_fu_174_ce        |  14|          3|    1|          3|
    |grp_fu_174_p0        |  14|          3|   32|         96|
    |grp_fu_174_p1        |  14|          3|   32|         96|
    |grp_fu_178_ce        |  14|          3|    1|          3|
    |grp_fu_178_p0        |  14|          3|   32|         96|
    |grp_fu_178_p1        |  14|          3|   32|         96|
    |grp_fu_182_ce        |  14|          3|    1|          3|
    |grp_fu_182_p0        |  14|          3|   32|         96|
    |grp_fu_182_p1        |  14|          3|   32|         96|
    |grp_fu_186_ce        |  14|          3|    1|          3|
    |grp_fu_186_p0        |  14|          3|   32|         96|
    |grp_fu_186_p1        |  14|          3|   32|         96|
    |grp_fu_190_ce        |  14|          3|    1|          3|
    |grp_fu_190_p0        |  14|          3|   32|         96|
    |grp_fu_190_p1        |  14|          3|   32|         96|
    |grp_fu_194_ce        |  14|          3|    1|          3|
    |grp_fu_194_p0        |  14|          3|   32|         96|
    |grp_fu_194_p1        |  14|          3|   32|         96|
    |grp_fu_198_ce        |  14|          3|    1|          3|
    |grp_fu_198_p0        |  14|          3|   32|         96|
    |grp_fu_198_p1        |  14|          3|   32|         96|
    |grp_fu_202_ce        |  14|          3|    1|          3|
    |grp_fu_202_p0        |  14|          3|   32|         96|
    |grp_fu_202_p1        |  14|          3|   32|         96|
    |grp_fu_206_ce        |  14|          3|    1|          3|
    |grp_fu_206_p0        |  14|          3|   32|         96|
    |grp_fu_206_p1        |  14|          3|   32|         96|
    |grp_fu_210_ce        |  14|          3|    1|          3|
    |grp_fu_210_p0        |  14|          3|   32|         96|
    |grp_fu_210_p1        |  14|          3|   32|         96|
    |grp_fu_214_ce        |  14|          3|    1|          3|
    |grp_fu_214_p0        |  14|          3|   32|         96|
    |grp_fu_214_p1        |  14|          3|   32|         96|
    |grp_fu_218_ce        |  20|          4|    1|          4|
    |grp_fu_218_p0        |  20|          4|   32|        128|
    |grp_fu_218_p1        |  20|          4|   32|        128|
    |grp_fu_222_ce        |  14|          3|    1|          3|
    |grp_fu_222_p0        |  14|          3|   32|         96|
    |grp_fu_222_p1        |  14|          3|   32|         96|
    |grp_fu_226_ce        |  14|          3|    1|          3|
    |grp_fu_226_p0        |  14|          3|   32|         96|
    |grp_fu_226_p1        |  14|          3|   32|         96|
    |grp_fu_230_ce        |  14|          3|    1|          3|
    |grp_fu_230_p0        |  14|          3|   32|         96|
    |grp_fu_230_p1        |  14|          3|   32|         96|
    |grp_fu_234_ce        |  14|          3|    1|          3|
    |grp_fu_234_p0        |  14|          3|   32|         96|
    |grp_fu_234_p1        |  14|          3|   32|         96|
    |grp_fu_238_ce        |  14|          3|    1|          3|
    |grp_fu_238_p0        |  14|          3|   32|         96|
    |grp_fu_238_p1        |  14|          3|   32|         96|
    |grp_fu_242_ce        |  14|          3|    1|          3|
    |grp_fu_242_p0        |  14|          3|   32|         96|
    |grp_fu_242_p1        |  14|          3|   32|         96|
    |grp_fu_246_ce        |  14|          3|    1|          3|
    |grp_fu_246_p0        |  14|          3|   32|         96|
    |grp_fu_246_p1        |  14|          3|   32|         96|
    |grp_fu_250_ce        |  14|          3|    1|          3|
    |grp_fu_250_p0        |  14|          3|   32|         96|
    |grp_fu_250_p1        |  14|          3|   32|         96|
    |grp_fu_254_ce        |  14|          3|    1|          3|
    |grp_fu_254_p0        |  14|          3|   32|         96|
    |grp_fu_254_p1        |  14|          3|   32|         96|
    |grp_fu_258_ce        |  14|          3|    1|          3|
    |grp_fu_258_p0        |  14|          3|   32|         96|
    |grp_fu_258_p1        |  14|          3|   32|         96|
    |grp_fu_262_ce        |  14|          3|    1|          3|
    |grp_fu_262_p0        |  14|          3|   32|         96|
    |grp_fu_262_p1        |  14|          3|   32|         96|
    |grp_fu_266_ce        |  14|          3|    1|          3|
    |grp_fu_266_p0        |  14|          3|   32|         96|
    |grp_fu_266_p1        |  14|          3|   32|         96|
    |grp_fu_270_ce        |  14|          3|    1|          3|
    |grp_fu_270_p0        |  14|          3|   32|         96|
    |grp_fu_270_p1        |  14|          3|   32|         96|
    |grp_fu_274_ce        |  14|          3|    1|          3|
    |grp_fu_274_p0        |  14|          3|   32|         96|
    |grp_fu_274_p1        |  14|          3|   32|         96|
    |grp_fu_278_ce        |  14|          3|    1|          3|
    |grp_fu_278_p0        |  14|          3|   32|         96|
    |grp_fu_278_p1        |  14|          3|   32|         96|
    |tmp1_address0        |  20|          4|   12|         48|
    |tmp1_ce0             |  20|          4|    1|          4|
    |tmp1_ce1             |   9|          2|    1|          2|
    |tmp1_ce10            |   9|          2|    1|          2|
    |tmp1_ce11            |   9|          2|    1|          2|
    |tmp1_ce12            |   9|          2|    1|          2|
    |tmp1_ce13            |   9|          2|    1|          2|
    |tmp1_ce14            |   9|          2|    1|          2|
    |tmp1_ce15            |   9|          2|    1|          2|
    |tmp1_ce2             |   9|          2|    1|          2|
    |tmp1_ce3             |   9|          2|    1|          2|
    |tmp1_ce4             |   9|          2|    1|          2|
    |tmp1_ce5             |   9|          2|    1|          2|
    |tmp1_ce6             |   9|          2|    1|          2|
    |tmp1_ce7             |   9|          2|    1|          2|
    |tmp1_ce8             |   9|          2|    1|          2|
    |tmp1_ce9             |   9|          2|    1|          2|
    |tmp1_d0              |  14|          3|   32|         96|
    |tmp1_we0             |  14|          3|    1|          3|
    |tmp2_address0        |  20|          4|   12|         48|
    |tmp2_ce0             |  20|          4|    1|          4|
    |tmp2_d0              |  14|          3|   32|         96|
    |tmp2_we0             |  14|          3|    1|          3|
    +---------------------+----+-----------+-----+-----------+
    |Total                |2331|        499| 2335|       7118|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |  10|   0|   10|          0|
    |grp_k2mm_Pipeline_lp1_lp2_fu_112_ap_start_reg        |   1|   0|    1|          0|
    |grp_k2mm_Pipeline_lp4_lp5_fu_121_ap_start_reg        |   1|   0|    1|          0|
    |grp_k2mm_Pipeline_lp7_lp8_fu_128_ap_start_reg        |   1|   0|    1|          0|
    |grp_k2mm_Pipeline_lprd_1_lprd_2_fu_86_ap_start_reg   |   1|   0|    1|          0|
    |grp_k2mm_Pipeline_lpwr_1_lpwr_2_fu_137_ap_start_reg  |   1|   0|    1|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                |  15|   0|   15|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|          k2mm|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|          k2mm|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|          k2mm|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|          k2mm|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|          k2mm|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|          k2mm|  return value|
|alpha           |   in|   32|     ap_none|         alpha|        scalar|
|beta            |   in|   32|     ap_none|          beta|        scalar|
|A_address0      |  out|   12|   ap_memory|             A|         array|
|A_ce0           |  out|    1|   ap_memory|             A|         array|
|A_q0            |   in|   32|   ap_memory|             A|         array|
|B_address0      |  out|   12|   ap_memory|             B|         array|
|B_ce0           |  out|    1|   ap_memory|             B|         array|
|B_q0            |   in|   32|   ap_memory|             B|         array|
|C_address0      |  out|   12|   ap_memory|             C|         array|
|C_ce0           |  out|    1|   ap_memory|             C|         array|
|C_q0            |   in|   32|   ap_memory|             C|         array|
|D_address0      |  out|   12|   ap_memory|             D|         array|
|D_ce0           |  out|    1|   ap_memory|             D|         array|
|D_q0            |   in|   32|   ap_memory|             D|         array|
|E_out_address0  |  out|   12|   ap_memory|         E_out|         array|
|E_out_ce0       |  out|    1|   ap_memory|         E_out|         array|
|E_out_we0       |  out|    1|   ap_memory|         E_out|         array|
|E_out_d0        |  out|   32|   ap_memory|         E_out|         array|
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 11 [1/1] (1.64ns)   --->   "%buff_A = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:7]   --->   Operation 11 'alloca' 'buff_A' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 12 [1/1] (1.64ns)   --->   "%buff_B = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:8]   --->   Operation 12 'alloca' 'buff_B' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 13 [1/1] (1.64ns)   --->   "%buff_C = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:9]   --->   Operation 13 'alloca' 'buff_C' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 14 [1/1] (1.64ns)   --->   "%buff_D = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:10]   --->   Operation 14 'alloca' 'buff_D' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 15 [1/1] (1.64ns)   --->   "%buff_E_out = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:11]   --->   Operation 15 'alloca' 'buff_E_out' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 16 [1/1] (1.64ns)   --->   "%tmp1 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:12]   --->   Operation 16 'alloca' 'tmp1' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 17 [1/1] (1.64ns)   --->   "%tmp2 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:13]   --->   Operation 17 'alloca' 'tmp2' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @k2mm_Pipeline_lprd_1_lprd_2, i32 %A, i32 %B, i32 %C, i32 %D, i32 %buff_A, i32 %buff_B, i32 %buff_C, i32 %buff_D, i32 %buff_E_out, i32 %tmp1, i32 %tmp2"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln0 = call void @k2mm_Pipeline_lprd_1_lprd_2, i32 %A, i32 %B, i32 %C, i32 %D, i32 %buff_A, i32 %buff_B, i32 %buff_C, i32 %buff_D, i32 %buff_E_out, i32 %tmp1, i32 %tmp2"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 20 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @k2mm_Pipeline_lp1_lp2, i32 %buff_A, i32 %alpha_read, i32 %buff_B, i32 %tmp1"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @k2mm_Pipeline_lp1_lp2, i32 %buff_A, i32 %alpha_read, i32 %buff_B, i32 %tmp1"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @k2mm_Pipeline_lp4_lp5, i32 %tmp1, i32 %buff_C, i32 %tmp2"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @k2mm_Pipeline_lp4_lp5, i32 %tmp1, i32 %buff_C, i32 %tmp2"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta"   --->   Operation 25 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @k2mm_Pipeline_lp7_lp8, i32 %buff_D, i32 %buff_E_out, i32 %tmp2, i32 %beta_read"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @k2mm_Pipeline_lp7_lp8, i32 %buff_D, i32 %buff_E_out, i32 %tmp2, i32 %beta_read"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln0 = call void @k2mm_Pipeline_lpwr_1_lpwr_2, i32 %E_out, i32 %buff_E_out"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:4]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_6, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %beta"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %beta, void @empty_6, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %D"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %E_out, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %E_out"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln0 = call void @k2mm_Pipeline_lpwr_1_lpwr_2, i32 %E_out, i32 %buff_E_out"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln55 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:55]   --->   Operation 45 'ret' 'ret_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ beta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ E_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buff_A            (alloca       ) [ 00111000000]
buff_B            (alloca       ) [ 00111000000]
buff_C            (alloca       ) [ 00111110000]
buff_D            (alloca       ) [ 00111111100]
buff_E_out        (alloca       ) [ 00111111111]
tmp1              (alloca       ) [ 00111110000]
tmp2              (alloca       ) [ 00111111100]
call_ln0          (call         ) [ 00000000000]
alpha_read        (read         ) [ 00001000000]
call_ln0          (call         ) [ 00000000000]
call_ln0          (call         ) [ 00000000000]
beta_read         (read         ) [ 00000000100]
call_ln0          (call         ) [ 00000000000]
spectopmodule_ln4 (spectopmodule) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
call_ln0          (call         ) [ 00000000000]
ret_ln55          (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="alpha">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="beta">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="D">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="E_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="E_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2mm_Pipeline_lprd_1_lprd_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2mm_Pipeline_lp1_lp2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2mm_Pipeline_lp4_lp5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2mm_Pipeline_lp7_lp8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2mm_Pipeline_lpwr_1_lpwr_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="buff_A_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="buff_B_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_B/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="buff_C_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_C/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="buff_D_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_D/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="buff_E_out_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_E_out/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp1_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp2_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="alpha_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="beta_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_read/7 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_k2mm_Pipeline_lprd_1_lprd_2_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="0" index="3" bw="32" slack="0"/>
<pin id="91" dir="0" index="4" bw="32" slack="0"/>
<pin id="92" dir="0" index="5" bw="32" slack="0"/>
<pin id="93" dir="0" index="6" bw="32" slack="0"/>
<pin id="94" dir="0" index="7" bw="32" slack="0"/>
<pin id="95" dir="0" index="8" bw="32" slack="0"/>
<pin id="96" dir="0" index="9" bw="32" slack="0"/>
<pin id="97" dir="0" index="10" bw="32" slack="0"/>
<pin id="98" dir="0" index="11" bw="32" slack="0"/>
<pin id="99" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_k2mm_Pipeline_lp1_lp2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="118" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_k2mm_Pipeline_lp4_lp5_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_k2mm_Pipeline_lp7_lp8_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="4" bw="32" slack="0"/>
<pin id="134" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_k2mm_Pipeline_lpwr_1_lpwr_2_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="144" class="1005" name="alpha_read_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="149" class="1005" name="beta_read_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="beta_read "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="157" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/11 add_1/16 add_2/21 add_3/26 add2/7 add2_1/12 add2_2/17 add2_3/22 add1/7 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="161" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_4/31 add_5/36 add_6/41 add_7/46 add2_4/27 add2_5/32 add2_6/37 add2_7/42 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="165" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_8/51 add_9/56 add_s/61 add_10/66 add2_8/47 add2_9/52 add2_s/57 add2_10/62 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="169" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_11/71 add_12/76 add_13/81 add_14/86 add2_11/67 add2_12/72 add2_13/77 add2_14/82 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="173" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_15/91 add_16/96 add_17/101 add_18/106 add2_15/87 add2_16/92 add2_17/97 add2_18/102 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="177" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_19/111 add_20/116 add_21/121 add_22/126 add2_19/107 add2_20/112 add2_21/117 add2_22/122 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="181" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_23/131 add_24/136 add_25/141 add_26/146 add2_23/127 add2_24/132 add2_25/137 add2_26/142 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="185" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_27/151 add_28/156 add_29/161 add_30/166 add2_27/147 add2_28/152 add2_29/157 add2_30/162 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="189" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_31/171 add_32/176 add_33/181 add_34/186 add2_31/167 add2_32/172 add2_33/177 add2_34/182 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="193" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_35/191 add_36/196 add_37/201 add_38/206 add2_35/187 add2_36/192 add2_37/197 add2_38/202 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="197" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_39/211 add_40/216 add_41/221 add_42/226 add2_39/207 add2_40/212 add2_41/217 add2_42/222 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="201" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_43/231 add_44/236 add_45/241 add_46/246 add2_43/227 add2_44/232 add2_45/237 add2_46/242 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="204" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="205" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_47/251 add_48/256 add_49/261 add_50/266 add2_47/247 add2_48/252 add2_49/257 add2_50/262 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="209" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_51/271 add_52/276 add_53/281 add_54/286 add2_51/267 add2_52/272 add2_53/277 add2_54/282 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="213" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_55/291 add_56/296 add_57/301 add_58/306 add2_55/287 add2_56/292 add2_57/297 add2_58/302 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="216" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="217" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_59/311 add_60/316 add_61/321 add_62/326 add2_59/307 add2_60/312 add2_61/317 add2_62/322 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="221" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_mid2/3 mul_15_mid2/4 mul_31_mid2/5 mul_47_mid2/6 mul3/3 mul3_15/4 mul3_31/5 mul3_47/6 mul2/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="225" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1_mid2/3 mul_16_mid2/4 mul_32_mid2/5 mul_48_mid2/6 mul3_1/3 mul3_16/4 mul3_32/5 mul3_48/6 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="229" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2_mid2/3 mul_17_mid2/4 mul_33_mid2/5 mul_49_mid2/6 mul3_2/3 mul3_17/4 mul3_33/5 mul3_49/6 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="233" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_3_mid2/3 mul_18_mid2/4 mul_34_mid2/5 mul_50_mid2/6 mul3_3/3 mul3_18/4 mul3_34/5 mul3_50/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="237" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_4_mid2/3 mul_19_mid2/4 mul_35_mid2/5 mul_51_mid2/6 mul3_4/3 mul3_19/4 mul3_35/5 mul3_51/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="241" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_5_mid2/3 mul_20_mid2/4 mul_36_mid2/5 mul_52_mid2/6 mul3_5/3 mul3_20/4 mul3_36/5 mul3_52/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="244" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="245" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_6_mid2/3 mul_21_mid2/4 mul_37_mid2/5 mul_53_mid2/6 mul3_6/3 mul3_21/4 mul3_37/5 mul3_53/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="248" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="249" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_7_mid2/3 mul_22_mid2/4 mul_38_mid2/5 mul_54_mid2/6 mul3_7/3 mul3_22/4 mul3_38/5 mul3_54/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="253" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_8_mid2/3 mul_23_mid2/4 mul_39_mid2/5 mul_55_mid2/6 mul3_8/3 mul3_23/4 mul3_39/5 mul3_55/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="257" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_9_mid2/3 mul_24_mid2/4 mul_40_mid2/5 mul_56_mid2/6 mul3_9/3 mul3_24/4 mul3_40/5 mul3_56/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="261" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_mid2_79/3 mul_25_mid2/4 mul_41_mid2/5 mul_57_mid2/6 mul3_s/3 mul3_25/4 mul3_41/5 mul3_57/6 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="265" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_10_mid2/3 mul_26_mid2/4 mul_42_mid2/5 mul_58_mid2/6 mul3_10/3 mul3_26/4 mul3_42/5 mul3_58/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="269" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_11_mid2/3 mul_27_mid2/4 mul_43_mid2/5 mul_59_mid2/6 mul3_11/3 mul3_27/4 mul3_43/5 mul3_59/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="273" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_12_mid2/3 mul_28_mid2/4 mul_44_mid2/5 mul_60_mid2/6 mul3_12/3 mul3_28/4 mul3_44/5 mul3_60/6 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="277" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_13_mid2/3 mul_29_mid2/4 mul_45_mid2/5 mul_61_mid2/6 mul3_13/3 mul3_29/4 mul3_45/5 mul3_61/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="281" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_14_mid2/3 mul_30_mid2/4 mul_46_mid2/5 mul_62_mid2/6 mul3_14/3 mul3_30/4 mul3_46/5 mul3_62/6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="105"><net_src comp="46" pin="1"/><net_sink comp="86" pin=5"/></net>

<net id="106"><net_src comp="50" pin="1"/><net_sink comp="86" pin=6"/></net>

<net id="107"><net_src comp="54" pin="1"/><net_sink comp="86" pin=7"/></net>

<net id="108"><net_src comp="58" pin="1"/><net_sink comp="86" pin=8"/></net>

<net id="109"><net_src comp="62" pin="1"/><net_sink comp="86" pin=9"/></net>

<net id="110"><net_src comp="66" pin="1"/><net_sink comp="86" pin=10"/></net>

<net id="111"><net_src comp="70" pin="1"/><net_sink comp="86" pin=11"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="74" pin="2"/><net_sink comp="112" pin=2"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="80" pin="2"/><net_sink comp="128" pin=4"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="74" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="152"><net_src comp="80" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="128" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: E_out | {9 10 }
 - Input state : 
	Port: k2mm : alpha | {3 }
	Port: k2mm : beta | {7 }
	Port: k2mm : A | {1 2 }
	Port: k2mm : B | {1 2 }
	Port: k2mm : C | {1 2 }
	Port: k2mm : D | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |  grp_k2mm_Pipeline_lprd_1_lprd_2_fu_86 |    0    |  1.548  |   139   |   139   |
|          |    grp_k2mm_Pipeline_lp1_lp2_fu_112    |   128   | 73.8727 |  19945  |  10094  |
|   call   |    grp_k2mm_Pipeline_lp4_lp5_fu_121    |    80   | 66.6293 |  15595  |   8526  |
|          |    grp_k2mm_Pipeline_lp7_lp8_fu_128    |    5    |  0.774  |   624   |   419   |
|          | grp_k2mm_Pipeline_lpwr_1_lpwr_2_fu_137 |    0    |  0.387  |   103   |   112   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |               grp_fu_154               |    2    |    0    |   205   |   220   |
|          |               grp_fu_158               |    2    |    0    |   205   |   220   |
|          |               grp_fu_162               |    2    |    0    |   205   |   220   |
|          |               grp_fu_166               |    2    |    0    |   205   |   220   |
|          |               grp_fu_170               |    2    |    0    |   205   |   220   |
|          |               grp_fu_174               |    2    |    0    |   205   |   220   |
|          |               grp_fu_178               |    2    |    0    |   205   |   220   |
|   fadd   |               grp_fu_182               |    2    |    0    |   205   |   220   |
|          |               grp_fu_186               |    2    |    0    |   205   |   220   |
|          |               grp_fu_190               |    2    |    0    |   205   |   220   |
|          |               grp_fu_194               |    2    |    0    |   205   |   220   |
|          |               grp_fu_198               |    2    |    0    |   205   |   220   |
|          |               grp_fu_202               |    2    |    0    |   205   |   220   |
|          |               grp_fu_206               |    2    |    0    |   205   |   220   |
|          |               grp_fu_210               |    2    |    0    |   205   |   220   |
|          |               grp_fu_214               |    2    |    0    |   205   |   220   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |               grp_fu_218               |    3    |    0    |   143   |    78   |
|          |               grp_fu_222               |    3    |    0    |   143   |    78   |
|          |               grp_fu_226               |    3    |    0    |   143   |    78   |
|          |               grp_fu_230               |    3    |    0    |   143   |    78   |
|          |               grp_fu_234               |    3    |    0    |   143   |    78   |
|          |               grp_fu_238               |    3    |    0    |   143   |    78   |
|          |               grp_fu_242               |    3    |    0    |   143   |    78   |
|   fmul   |               grp_fu_246               |    3    |    0    |   143   |    78   |
|          |               grp_fu_250               |    3    |    0    |   143   |    78   |
|          |               grp_fu_254               |    3    |    0    |   143   |    78   |
|          |               grp_fu_258               |    3    |    0    |   143   |    78   |
|          |               grp_fu_262               |    3    |    0    |   143   |    78   |
|          |               grp_fu_266               |    3    |    0    |   143   |    78   |
|          |               grp_fu_270               |    3    |    0    |   143   |    78   |
|          |               grp_fu_274               |    3    |    0    |   143   |    78   |
|          |               grp_fu_278               |    3    |    0    |   143   |    78   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   read   |          alpha_read_read_fu_74         |    0    |    0    |    0    |    0    |
|          |          beta_read_read_fu_80          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |   293   | 143.211 |  41974  |  24058  |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|  buff_A  |    0   |    0   |    0   |   15   |
|  buff_B  |    0   |    0   |    0   |   15   |
|  buff_C  |    0   |    0   |    0   |   15   |
|  buff_D  |    0   |    0   |    0   |    1   |
|buff_E_out|    0   |    0   |    0   |    1   |
|   tmp1   |    0   |    0   |    0   |   15   |
|   tmp2   |    0   |    0   |    0   |    1   |
+----------+--------+--------+--------+--------+
|   Total  |    0   |    0   |    0   |   63   |
+----------+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|alpha_read_reg_144|   32   |
| beta_read_reg_149|   32   |
+------------------+--------+
|       Total      |   64   |
+------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
| grp_k2mm_Pipeline_lp1_lp2_fu_112 |  p2  |   2  |  32  |   64   ||    9    |
| grp_k2mm_Pipeline_lp7_lp8_fu_128 |  p4  |   2  |  32  |   64   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   128  ||  0.774  ||    18   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   293  |   143  |  41974 |  24058 |    -   |
|   Memory  |    0   |    -   |    -   |    0   |    0   |   63   |
|Multiplexer|    -   |    -   |    0   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   64   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   293  |   143  |  42038 |  24076 |   63   |
+-----------+--------+--------+--------+--------+--------+--------+
