<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: _hw_sim_scgc4::_hw_sim_scgc4_bitfields Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="union__hw__sim__scgc4.html">_hw_sim_scgc4</a></li><li class="navelem"><a class="el" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html">_hw_sim_scgc4_bitfields</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">_hw_sim_scgc4::_hw_sim_scgc4_bitfields Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ac7300abe7f48e4350741286c3ea37fe7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#ac7300abe7f48e4350741286c3ea37fe7">RESERVED0</a>: 1</td></tr>
<tr class="separator:ac7300abe7f48e4350741286c3ea37fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a861137a114782e1873072a4c175c246d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#a861137a114782e1873072a4c175c246d">EWMb</a>: 1</td></tr>
<tr class="separator:a861137a114782e1873072a4c175c246d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef8b1ac19ae9cf3a26b4a132b8cc9d44"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#aef8b1ac19ae9cf3a26b4a132b8cc9d44">CMTb</a>: 1</td></tr>
<tr class="separator:aef8b1ac19ae9cf3a26b4a132b8cc9d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4bff9c251f297d6672f5672fca77042"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#ae4bff9c251f297d6672f5672fca77042">RESERVED1</a>: 3</td></tr>
<tr class="separator:ae4bff9c251f297d6672f5672fca77042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bcfe7bc09ee447283dc8846ab931bf0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#a3bcfe7bc09ee447283dc8846ab931bf0">I2C0b</a>: 1</td></tr>
<tr class="separator:a3bcfe7bc09ee447283dc8846ab931bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d47a80660032115a64878bdd4ebeb12"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#a2d47a80660032115a64878bdd4ebeb12">I2C1b</a>: 1</td></tr>
<tr class="separator:a2d47a80660032115a64878bdd4ebeb12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2241a92f92bbb9c0028ef613f179b706"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#a2241a92f92bbb9c0028ef613f179b706">RESERVED2</a>: 2</td></tr>
<tr class="separator:a2241a92f92bbb9c0028ef613f179b706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5401d1bb7153519677f6e3c31ddbf9a8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#a5401d1bb7153519677f6e3c31ddbf9a8">UART0b</a>: 1</td></tr>
<tr class="separator:a5401d1bb7153519677f6e3c31ddbf9a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0245d19f9362a7a63794b5010274f399"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#a0245d19f9362a7a63794b5010274f399">UART1b</a>: 1</td></tr>
<tr class="separator:a0245d19f9362a7a63794b5010274f399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a401fac2aaad9433ff6865fa2072c1121"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#a401fac2aaad9433ff6865fa2072c1121">UART2b</a>: 1</td></tr>
<tr class="separator:a401fac2aaad9433ff6865fa2072c1121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b6ccdcb37fe59cada74f8c8d3cc67fe"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#a5b6ccdcb37fe59cada74f8c8d3cc67fe">UART3b</a>: 1</td></tr>
<tr class="separator:a5b6ccdcb37fe59cada74f8c8d3cc67fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72351643fe3baf598997fd9db6930ca8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#a72351643fe3baf598997fd9db6930ca8">RESERVED3</a>: 4</td></tr>
<tr class="separator:a72351643fe3baf598997fd9db6930ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4a40625f18eaf76d061fa1fe80b8b13"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#aa4a40625f18eaf76d061fa1fe80b8b13">USBOTG</a>: 1</td></tr>
<tr class="separator:aa4a40625f18eaf76d061fa1fe80b8b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53938a80d815e917ddc15794546cdb56"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#a53938a80d815e917ddc15794546cdb56">CMP</a>: 1</td></tr>
<tr class="separator:a53938a80d815e917ddc15794546cdb56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81be937a4d9faf0af1f299eaf5d6f5c1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#a81be937a4d9faf0af1f299eaf5d6f5c1">VREFb</a>: 1</td></tr>
<tr class="separator:a81be937a4d9faf0af1f299eaf5d6f5c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af136e5230128c1f335233af1dbcf6014"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__sim__scgc4_1_1__hw__sim__scgc4__bitfields.html#af136e5230128c1f335233af1dbcf6014">RESERVED4</a>: 11</td></tr>
<tr class="separator:af136e5230128c1f335233af1dbcf6014"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a53938a80d815e917ddc15794546cdb56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc4::_hw_sim_scgc4_bitfields::CMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[19] Comparator Clock Gate Control </p>

</div>
</div>
<a class="anchor" id="aef8b1ac19ae9cf3a26b4a132b8cc9d44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc4::_hw_sim_scgc4_bitfields::CMTb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[2] CMT Clock Gate Control </p>

</div>
</div>
<a class="anchor" id="a861137a114782e1873072a4c175c246d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc4::_hw_sim_scgc4_bitfields::EWMb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[1] EWM Clock Gate Control </p>

</div>
</div>
<a class="anchor" id="a3bcfe7bc09ee447283dc8846ab931bf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc4::_hw_sim_scgc4_bitfields::I2C0b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[6] I2C0 Clock Gate Control </p>

</div>
</div>
<a class="anchor" id="a2d47a80660032115a64878bdd4ebeb12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc4::_hw_sim_scgc4_bitfields::I2C1b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[7] I2C1 Clock Gate Control </p>

</div>
</div>
<a class="anchor" id="ac7300abe7f48e4350741286c3ea37fe7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc4::_hw_sim_scgc4_bitfields::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0] </p>

</div>
</div>
<a class="anchor" id="ae4bff9c251f297d6672f5672fca77042"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc4::_hw_sim_scgc4_bitfields::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[5:3] </p>

</div>
</div>
<a class="anchor" id="a2241a92f92bbb9c0028ef613f179b706"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc4::_hw_sim_scgc4_bitfields::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[9:8] </p>

</div>
</div>
<a class="anchor" id="a72351643fe3baf598997fd9db6930ca8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc4::_hw_sim_scgc4_bitfields::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[17:14] </p>

</div>
</div>
<a class="anchor" id="af136e5230128c1f335233af1dbcf6014"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc4::_hw_sim_scgc4_bitfields::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[31:21] </p>

</div>
</div>
<a class="anchor" id="a5401d1bb7153519677f6e3c31ddbf9a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc4::_hw_sim_scgc4_bitfields::UART0b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[10] UART0 Clock Gate Control </p>

</div>
</div>
<a class="anchor" id="a0245d19f9362a7a63794b5010274f399"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc4::_hw_sim_scgc4_bitfields::UART1b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[11] UART1 Clock Gate Control </p>

</div>
</div>
<a class="anchor" id="a401fac2aaad9433ff6865fa2072c1121"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc4::_hw_sim_scgc4_bitfields::UART2b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[12] UART2 Clock Gate Control </p>

</div>
</div>
<a class="anchor" id="a5b6ccdcb37fe59cada74f8c8d3cc67fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc4::_hw_sim_scgc4_bitfields::UART3b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[13] UART3 Clock Gate Control </p>

</div>
</div>
<a class="anchor" id="aa4a40625f18eaf76d061fa1fe80b8b13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc4::_hw_sim_scgc4_bitfields::USBOTG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[18] USB Clock Gate Control </p>

</div>
</div>
<a class="anchor" id="a81be937a4d9faf0af1f299eaf5d6f5c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_sim_scgc4::_hw_sim_scgc4_bitfields::VREFb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[20] VREF Clock Gate Control </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/<a class="el" href="MK64F12__sim_8h_source.html">MK64F12_sim.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
