strict digraph "" {
	node [label="\N"];
	"21:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f12a5f32bd0>",
		def_var="['InputSignalEdge']",
		fillcolor=deepskyblue,
		label="21:AS
InputSignalEdge = InputSignalEdgeDet == 2'b01;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['InputSignalEdgeDet']"];
}
