// generated by newgenasym  Wed Feb 04 17:22:07 2015


module gt_delays (clk, data, dgt_ttl, dgth, dgtl, gtrig, le_dgt, lockout,
        \lockout* , \mtcd_lo* , select_lo_src, \ttl_lockout* );
    input clk;
    input data;
    output dgt_ttl;
    output dgth;
    output dgtl;
    input gtrig;
    input le_dgt;
    output lockout;
    output \lockout* ;
    output \mtcd_lo* ;
    input select_lo_src;
    output \ttl_lockout* ;


    initial
        begin
        end

endmodule
