#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x61fb4570db20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x61fb4570dcb0 .scope module, "random_vector" "random_vector" 3 56;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_CLK";
    .port_info 1 /INPUT 1 "i_RSTn";
    .port_info 2 /INPUT 1 "i_READY";
    .port_info 3 /OUTPUT 1 "o_VALID";
    .port_info 4 /OUTPUT 9 "o_Y";
P_0x61fb4570de40 .param/l "WIDTH" 0 3 58, +C4<00000000000000000000000000001001>;
L_0x61fb4572a300/d .functor BUFZ 9, v0x61fb45748f70_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x61fb4572a300 .delay 9 (1,1,1) L_0x61fb4572a300/d;
L_0x61fb4572ac70/d .functor BUFZ 1, v0x61fb456eff30_0, C4<0>, C4<0>, C4<0>;
L_0x61fb4572ac70 .delay 1 (1,1,1) L_0x61fb4572ac70/d;
v0x61fb4572a460_0 .var/i "SEED", 31 0;
o0x7e71d169d048 .functor BUFZ 1, C4<z>; HiZ drive
v0x61fb4572ae10_0 .net "i_CLK", 0 0, o0x7e71d169d048;  0 drivers
o0x7e71d169d078 .functor BUFZ 1, C4<z>; HiZ drive
v0x61fb4572b310_0 .net "i_READY", 0 0, o0x7e71d169d078;  0 drivers
o0x7e71d169d0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x61fb4572b840_0 .net "i_RSTn", 0 0, o0x7e71d169d0a8;  0 drivers
v0x61fb45729350_0 .net "o_VALID", 0 0, L_0x61fb4572ac70;  1 drivers
v0x61fb457296f0_0 .net "o_Y", 8 0, L_0x61fb4572a300;  1 drivers
v0x61fb456eff30_0 .var "s_VALID", 0 0;
v0x61fb45748f70_0 .var "s_Y", 8 0;
v0x61fb45749050_0 .var "s_was_valid", 0 0;
S_0x61fb456fe430 .scope begin, "GENEROWANIE_SYGNALOW_WYJSCIOWYCH" "GENEROWANIE_SYGNALOW_WYJSCIOWYCH" 3 87, 3 87 0, S_0x61fb4570dcb0;
 .timescale 0 0;
E_0x61fb45709060 .event posedge, v0x61fb4572b840_0;
E_0x61fb457094f0 .event posedge, v0x61fb4572ae10_0;
S_0x61fb457115d0 .scope begin, "ZAPAMIETANIE_POPRZEDNIEGO_VALID" "ZAPAMIETANIE_POPRZEDNIEGO_VALID" 3 99, 3 99 0, S_0x61fb4570dcb0;
 .timescale 0 0;
E_0x61fb457059b0 .event negedge, v0x61fb4572ae10_0;
S_0x61fb456f7660 .scope module, "testbench" "testbench" 4 2;
 .timescale 0 0;
P_0x61fb456f77f0 .param/l "DATA_WIDTH" 1 4 4, +C4<00000000000000000000000000000100>;
P_0x61fb456f7830 .param/l "FLAG_ERR" 1 4 15, +C4<00000000000000000000000000000000>;
P_0x61fb456f7870 .param/l "FLAG_NEG" 1 4 16, +C4<00000000000000000000000000000001>;
P_0x61fb456f78b0 .param/l "FLAG_OVERFLOW" 1 4 18, +C4<00000000000000000000000000000011>;
P_0x61fb456f78f0 .param/l "FLAG_POS" 1 4 17, +C4<00000000000000000000000000000010>;
v0x61fb4574d9a0_0 .var/i "i", 31 0;
v0x61fb4574da80_0 .var "s_A", 3 0;
v0x61fb4574db40_0 .var "s_B", 3 0;
v0x61fb4574dca0_0 .net "s_CLK", 0 0, L_0x61fb4572b1b0;  1 drivers
v0x61fb4574dd40_0 .net "s_RSTn", 0 0, L_0x61fb4572b6e0;  1 drivers
v0x61fb4574de30_0 .net "s_Y", 3 0, v0x61fb4574c8b0_0;  1 drivers
v0x61fb4574def0_0 .net "s_flag", 3 0, v0x61fb4574c810_0;  1 drivers
v0x61fb4574df90_0 .var "s_sel", 1 0;
E_0x61fb456e0780 .event posedge, v0x61fb4574c3b0_0;
E_0x61fb456e08c0 .event posedge, v0x61fb4574c510_0;
L_0x61fb4574ed20 .part v0x61fb4574df90_0, 0, 1;
S_0x61fb45749210 .scope module, "UTOP" "TOP" 4 22, 5 1 0, S_0x61fb456f7660;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_arg0";
    .port_info 1 /INPUT 4 "i_arg1";
    .port_info 2 /INPUT 1 "i_oper";
    .port_info 3 /INPUT 1 "i_clk";
    .port_info 4 /INPUT 1 "i_rstn";
    .port_info 5 /OUTPUT 4 "o_flag";
    .port_info 6 /OUTPUT 4 "o_result";
P_0x61fb4572c7e0 .param/l "LEN" 0 5 3, +C4<00000000000000000000000000000010>;
P_0x61fb4572c820 .param/l "WIDTH" 0 5 2, +C4<00000000000000000000000000000100>;
v0x61fb4574bfc0_0 .net "decoder_err", 0 0, v0x61fb45749e70_0;  1 drivers
v0x61fb4574c080_0 .net "decoder_overflow", 0 0, v0x61fb45749f80_0;  1 drivers
v0x61fb4574c120_0 .net "decoder_result", 3 0, v0x61fb4574a040_0;  1 drivers
v0x61fb4574c220_0 .net "i_arg0", 3 0, v0x61fb4574da80_0;  1 drivers
v0x61fb4574c2c0_0 .net "i_arg1", 3 0, v0x61fb4574db40_0;  1 drivers
v0x61fb4574c3b0_0 .net "i_clk", 0 0, L_0x61fb4572b1b0;  alias, 1 drivers
v0x61fb4574c450_0 .net "i_oper", 0 0, L_0x61fb4574ed20;  1 drivers
v0x61fb4574c510_0 .net "i_rstn", 0 0, L_0x61fb4572b6e0;  alias, 1 drivers
v0x61fb4574c5d0_0 .net "nand_err", 0 0, v0x61fb4574a8b0_0;  1 drivers
v0x61fb4574c670_0 .net "nand_overflow", 0 0, v0x61fb4574a980_0;  1 drivers
v0x61fb4574c740_0 .net "nand_result", 3 0, v0x61fb4574aa40_0;  1 drivers
v0x61fb4574c810_0 .var "o_flag", 3 0;
v0x61fb4574c8b0_0 .var "o_result", 3 0;
v0x61fb4574c990_0 .net "oh_err", 0 0, v0x61fb4574b410_0;  1 drivers
v0x61fb4574ca60_0 .net "oh_overflow", 0 0, v0x61fb4574b4b0_0;  1 drivers
v0x61fb4574cb30_0 .net "oh_result", 3 0, v0x61fb4574b570_0;  1 drivers
v0x61fb4574cc00_0 .net "sub_err", 0 0, v0x61fb4574bc90_0;  1 drivers
v0x61fb4574ccd0_0 .net "sub_overflow", 0 0, v0x61fb4574bd30_0;  1 drivers
v0x61fb4574cda0_0 .net "sub_result", 3 0, v0x61fb4574bdf0_0;  1 drivers
v0x61fb4574ce70_0 .var "temp_err", 0 0;
v0x61fb4574cf10_0 .var "temp_neg", 0 0;
v0x61fb4574cfb0_0 .var "temp_overflow", 0 0;
v0x61fb4574d050_0 .var "temp_pos", 0 0;
E_0x61fb457495a0/0 .event anyedge, v0x61fb4574c450_0, v0x61fb4574bdf0_0, v0x61fb4574bd30_0, v0x61fb4574bc90_0;
E_0x61fb457495a0/1 .event anyedge, v0x61fb4574aa40_0, v0x61fb4574a980_0, v0x61fb4574a8b0_0, v0x61fb4574b570_0;
E_0x61fb457495a0/2 .event anyedge, v0x61fb4574b4b0_0, v0x61fb4574b410_0, v0x61fb4574a040_0, v0x61fb45749f80_0;
E_0x61fb457495a0/3 .event anyedge, v0x61fb45749e70_0, v0x61fb4574c8b0_0, v0x61fb4574ce70_0, v0x61fb4574cf10_0;
E_0x61fb457495a0/4 .event anyedge, v0x61fb4574d050_0, v0x61fb4574cfb0_0;
E_0x61fb457495a0 .event/or E_0x61fb457495a0/0, E_0x61fb457495a0/1, E_0x61fb457495a0/2, E_0x61fb457495a0/3, E_0x61fb457495a0/4;
L_0x61fb4574eb80 .part v0x61fb4574da80_0, 0, 2;
L_0x61fb4574ec50 .part v0x61fb4574db40_0, 0, 2;
S_0x61fb457496a0 .scope module, "u_decoder" "onehot2u2_decoder" 5 50, 6 70 0, S_0x61fb45749210;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_a_oh";
    .port_info 1 /INPUT 2 "i_b_oh";
    .port_info 2 /OUTPUT 4 "o_y_u2";
    .port_info 3 /OUTPUT 1 "o_overflow";
    .port_info 4 /OUTPUT 1 "o_err";
P_0x61fb45749410 .param/l "LEN" 0 6 71, +C4<00000000000000000000000000000010>;
P_0x61fb45749450 .param/l "WIDTH" 0 6 73, +C4<00000000000000000000000000000100>;
v0x61fb45749ac0_0 .var/i "i", 31 0;
v0x61fb45749bc0_0 .net "i_a_oh", 1 0, L_0x61fb4574eb80;  1 drivers
v0x61fb45749ca0_0 .net "i_b_oh", 1 0, L_0x61fb4574ec50;  1 drivers
v0x61fb45749d90_0 .var "i_onehot", 3 0;
v0x61fb45749e70_0 .var "o_err", 0 0;
v0x61fb45749f80_0 .var "o_overflow", 0 0;
v0x61fb4574a040_0 .var "o_y_u2", 3 0;
v0x61fb4574a120_0 .var/i "posit", 31 0;
v0x61fb4574a200_0 .var "s_was1", 0 0;
E_0x61fb45749a30/0 .event anyedge, v0x61fb45749ca0_0, v0x61fb45749bc0_0, v0x61fb45749d90_0, v0x61fb4574a200_0;
E_0x61fb45749a30/1 .event anyedge, v0x61fb4574a120_0;
E_0x61fb45749a30 .event/or E_0x61fb45749a30/0, E_0x61fb45749a30/1;
S_0x61fb4574a360 .scope module, "u_nand_gate" "nand_gate" 5 32, 6 21 0, S_0x61fb45749210;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_a";
    .port_info 1 /INPUT 4 "i_b";
    .port_info 2 /OUTPUT 4 "o_y";
    .port_info 3 /OUTPUT 1 "o_overflow";
    .port_info 4 /OUTPUT 1 "o_err";
P_0x61fb4574a510 .param/l "WIDTH" 0 6 22, +C4<00000000000000000000000000000100>;
v0x61fb4574a6d0_0 .net/s "i_a", 3 0, v0x61fb4574da80_0;  alias, 1 drivers
v0x61fb4574a7d0_0 .net/s "i_b", 3 0, v0x61fb4574db40_0;  alias, 1 drivers
v0x61fb4574a8b0_0 .var "o_err", 0 0;
v0x61fb4574a980_0 .var "o_overflow", 0 0;
v0x61fb4574aa40_0 .var/s "o_y", 3 0;
E_0x61fb4574a670 .event anyedge, v0x61fb4574a6d0_0, v0x61fb4574a7d0_0;
S_0x61fb4574ac10 .scope module, "u_starting_ones" "starting_ones" 5 41, 6 39 0, S_0x61fb45749210;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_a";
    .port_info 1 /INPUT 4 "i_b";
    .port_info 2 /OUTPUT 4 "o_y";
    .port_info 3 /OUTPUT 1 "o_overflow";
    .port_info 4 /OUTPUT 1 "o_err";
P_0x61fb4574adf0 .param/l "WIDTH" 0 6 40, +C4<00000000000000000000000000000100>;
v0x61fb4574af60_0 .var "c", 7 0;
v0x61fb4574b060_0 .var/i "count", 31 0;
v0x61fb4574b140_0 .var/i "i", 31 0;
v0x61fb4574b230_0 .net/s "i_a", 3 0, v0x61fb4574da80_0;  alias, 1 drivers
v0x61fb4574b320_0 .net/s "i_b", 3 0, v0x61fb4574db40_0;  alias, 1 drivers
v0x61fb4574b410_0 .var "o_err", 0 0;
v0x61fb4574b4b0_0 .var "o_overflow", 0 0;
v0x61fb4574b570_0 .var "o_y", 3 0;
E_0x61fb4574aef0 .event anyedge, v0x61fb4574a7d0_0, v0x61fb4574a6d0_0, v0x61fb4574af60_0, v0x61fb4574b060_0;
S_0x61fb4574b720 .scope module, "u_subtractor" "subtractor" 5 23, 6 2 0, S_0x61fb45749210;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_a";
    .port_info 1 /INPUT 4 "i_b";
    .port_info 2 /OUTPUT 4 "o_y";
    .port_info 3 /OUTPUT 1 "o_overflow";
    .port_info 4 /OUTPUT 1 "o_err";
P_0x61fb4574b900 .param/l "WIDTH" 0 6 3, +C4<00000000000000000000000000000100>;
v0x61fb4574ba50_0 .net/s "i_a", 3 0, v0x61fb4574da80_0;  alias, 1 drivers
v0x61fb4574bb80_0 .net/s "i_b", 3 0, v0x61fb4574db40_0;  alias, 1 drivers
v0x61fb4574bc90_0 .var "o_err", 0 0;
v0x61fb4574bd30_0 .var "o_overflow", 0 0;
v0x61fb4574bdf0_0 .var/s "o_y", 3 0;
E_0x61fb4574b9d0 .event anyedge, v0x61fb4574a6d0_0, v0x61fb4574a7d0_0, v0x61fb4574bdf0_0;
S_0x61fb4574d210 .scope module, "U_RST_CLK" "global_signals" 4 78, 3 6 0, S_0x61fb456f7660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o_CLK";
    .port_info 1 /OUTPUT 1 "o_RSTn";
P_0x61fb456efc80 .param/l "CLK_PERIOD" 1 3 23, +C4<00000000000000000000000000001010>;
P_0x61fb456efcc0 .param/l "CLOCK_PERIOD" 0 3 9, +C4<00000000000000000000000000001010>;
P_0x61fb456efd00 .param/str "SIGNAL_VCD_FILE" 0 3 10, "SIGNALS.vcd";
P_0x61fb456efd40 .param/l "SIM_CLOCK_CYCLES" 0 3 8, +C4<00000000000000000000000001100100>;
L_0x61fb4572b1b0 .functor BUFZ 1, v0x61fb4574d630_0, C4<0>, C4<0>, C4<0>;
L_0x61fb4572b6e0 .functor BUFZ 1, v0x61fb4574d900_0, C4<0>, C4<0>, C4<0>;
v0x61fb4574d630_0 .var "clk", 0 0;
v0x61fb4574d710_0 .net "o_CLK", 0 0, L_0x61fb4572b1b0;  alias, 1 drivers
v0x61fb4574d800_0 .net "o_RSTn", 0 0, L_0x61fb4572b6e0;  alias, 1 drivers
v0x61fb4574d900_0 .var "rst_n", 0 0;
E_0x61fb4574d5b0 .event posedge, v0x61fb4574d630_0;
S_0x61fb456fe200 .scope module, "vector_data_accept" "vector_data_accept" 3 112;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_CLK";
    .port_info 1 /INPUT 1 "i_RSTn";
    .port_info 2 /INPUT 1 "i_VALID";
    .port_info 3 /INPUT 8 "i_D";
    .port_info 4 /OUTPUT 1 "o_READY";
P_0x61fb456fe390 .param/l "WIDTH" 0 3 114, +C4<00000000000000000000000000001000>;
L_0x61fb457291b0/d .functor BUFZ 1, v0x61fb4574e720_0, C4<0>, C4<0>, C4<0>;
L_0x61fb457291b0 .delay 1 (1,1,1) L_0x61fb457291b0/d;
v0x61fb4574e130_0 .var/i "SEED", 31 0;
o0x7e71d169df18 .functor BUFZ 1, C4<z>; HiZ drive
v0x61fb4574e230_0 .net "i_CLK", 0 0, o0x7e71d169df18;  0 drivers
o0x7e71d169df48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x61fb4574e2f0_0 .net "i_D", 7 0, o0x7e71d169df48;  0 drivers
o0x7e71d169df78 .functor BUFZ 1, C4<z>; HiZ drive
v0x61fb4574e3b0_0 .net "i_RSTn", 0 0, o0x7e71d169df78;  0 drivers
o0x7e71d169dfa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x61fb4574e470_0 .net "i_VALID", 0 0, o0x7e71d169dfa8;  0 drivers
v0x61fb4574e580_0 .net "o_READY", 0 0, L_0x61fb457291b0;  1 drivers
v0x61fb4574e640_0 .var "s_DATA", 7 0;
v0x61fb4574e720_0 .var "s_READY", 0 0;
E_0x61fb4574e050 .event posedge, v0x61fb4574e3b0_0;
E_0x61fb4574e0d0 .event posedge, v0x61fb4574e230_0;
    .scope S_0x61fb4570dcb0;
T_0 ;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x61fb4572a460_0, 0, 32;
    %end;
    .thread T_0, $init;
    .scope S_0x61fb4570dcb0;
T_1 ;
    %delay 1, 0;
    %wait E_0x61fb45709060;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x61fb45748f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61fb456eff30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61fb45749050_0, 0;
T_1.0 ;
    %fork t_1, S_0x61fb4570dcb0;
    %fork t_2, S_0x61fb4570dcb0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %fork t_4, S_0x61fb456fe430;
    %jmp t_3;
    .scope S_0x61fb456fe430;
t_4 ;
    %wait E_0x61fb457094f0;
    %vpi_func 3 90 "$random" 32, v0x61fb4572a460_0 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x61fb456eff30_0, 0;
    %load/vec4 v0x61fb4572b310_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.3, 4;
    %load/vec4 v0x61fb45749050_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.1, 8;
    %load/vec4 v0x61fb45748f70_0;
    %vpi_func 3 92 "$random" 32, v0x61fb4572a460_0 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %assign/vec4 v0x61fb45748f70_0, 0;
T_1.1 ;
    %load/vec4 v0x61fb4572b840_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %wait E_0x61fb45709060;
T_1.4 ;
    %end;
    .scope S_0x61fb4570dcb0;
t_3 %join;
    %end;
t_2 ;
    %fork t_6, S_0x61fb457115d0;
    %jmp t_5;
    .scope S_0x61fb457115d0;
t_6 ;
    %wait E_0x61fb457059b0;
    %load/vec4 v0x61fb456eff30_0;
    %assign/vec4 v0x61fb45749050_0, 0;
    %end;
    .scope S_0x61fb4570dcb0;
t_5 %join;
    %end;
    .scope S_0x61fb4570dcb0;
t_0 ;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x61fb4574b720;
T_2 ;
    %wait E_0x61fb4574b9d0;
    %load/vec4 v0x61fb4574ba50_0;
    %load/vec4 v0x61fb4574bb80_0;
    %sub;
    %store/vec4 v0x61fb4574bdf0_0, 0, 4;
    %load/vec4 v0x61fb4574ba50_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x61fb4574bb80_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_2.0, 4;
    %load/vec4 v0x61fb4574ba50_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x61fb4574bdf0_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.0;
    %store/vec4 v0x61fb4574bd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61fb4574bc90_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x61fb4574a360;
T_3 ;
    %wait E_0x61fb4574a670;
    %load/vec4 v0x61fb4574a6d0_0;
    %load/vec4 v0x61fb4574a7d0_0;
    %and;
    %inv;
    %store/vec4 v0x61fb4574aa40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61fb4574a980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61fb4574a8b0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x61fb4574ac10;
T_4 ;
    %wait E_0x61fb4574aef0;
    %load/vec4 v0x61fb4574b320_0;
    %load/vec4 v0x61fb4574b230_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x61fb4574af60_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61fb4574b060_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x61fb4574b140_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x61fb4574b140_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x61fb4574af60_0;
    %load/vec4 v0x61fb4574b140_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x61fb4574b060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61fb4574b060_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x61fb4574b140_0;
    %subi 1, 0, 32;
    %store/vec4 v0x61fb4574b140_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %load/vec4 v0x61fb4574b060_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %store/vec4 v0x61fb4574b4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61fb4574b410_0, 0, 1;
    %load/vec4 v0x61fb4574b060_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x61fb4574b570_0, 0, 4;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x61fb457496a0;
T_5 ;
    %wait E_0x61fb45749a30;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61fb4574a040_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61fb45749f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61fb45749e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61fb4574a200_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61fb4574a120_0, 0, 32;
    %load/vec4 v0x61fb45749ca0_0;
    %load/vec4 v0x61fb45749bc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x61fb45749d90_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61fb45749ac0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x61fb45749ac0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0x61fb45749d90_0;
    %load/vec4 v0x61fb45749ac0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x61fb4574a200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61fb45749e70_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61fb4574a200_0, 0, 1;
    %load/vec4 v0x61fb45749ac0_0;
    %store/vec4 v0x61fb4574a120_0, 0, 32;
T_5.5 ;
T_5.2 ;
    %load/vec4 v0x61fb45749ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61fb45749ac0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %load/vec4 v0x61fb4574a120_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_5.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %store/vec4 v0x61fb45749f80_0, 0, 1;
    %load/vec4 v0x61fb4574a120_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x61fb4574a040_0, 0, 4;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x61fb45749210;
T_6 ;
    %wait E_0x61fb457495a0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61fb4574c8b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61fb4574cfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61fb4574ce70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61fb4574cf10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61fb4574d050_0, 0, 1;
    %load/vec4 v0x61fb4574c450_0;
    %pad/u 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x61fb4574cda0_0;
    %store/vec4 v0x61fb4574c8b0_0, 0, 4;
    %load/vec4 v0x61fb4574ccd0_0;
    %store/vec4 v0x61fb4574cfb0_0, 0, 1;
    %load/vec4 v0x61fb4574cc00_0;
    %store/vec4 v0x61fb4574ce70_0, 0, 1;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x61fb4574c740_0;
    %store/vec4 v0x61fb4574c8b0_0, 0, 4;
    %load/vec4 v0x61fb4574c670_0;
    %store/vec4 v0x61fb4574cfb0_0, 0, 1;
    %load/vec4 v0x61fb4574c5d0_0;
    %store/vec4 v0x61fb4574ce70_0, 0, 1;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x61fb4574cb30_0;
    %store/vec4 v0x61fb4574c8b0_0, 0, 4;
    %load/vec4 v0x61fb4574ca60_0;
    %store/vec4 v0x61fb4574cfb0_0, 0, 1;
    %load/vec4 v0x61fb4574c990_0;
    %store/vec4 v0x61fb4574ce70_0, 0, 1;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x61fb4574c120_0;
    %store/vec4 v0x61fb4574c8b0_0, 0, 4;
    %load/vec4 v0x61fb4574c080_0;
    %store/vec4 v0x61fb4574cfb0_0, 0, 1;
    %load/vec4 v0x61fb4574bfc0_0;
    %store/vec4 v0x61fb4574ce70_0, 0, 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %load/vec4 v0x61fb4574c8b0_0;
    %parti/s 1, 3, 3;
    %inv;
    %load/vec4 v0x61fb4574c8b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x61fb4574d050_0, 0, 1;
    %load/vec4 v0x61fb4574c8b0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x61fb4574c8b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x61fb4574cf10_0, 0, 1;
    %load/vec4 v0x61fb4574ce70_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61fb4574c810_0, 4, 1;
    %load/vec4 v0x61fb4574cf10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61fb4574c810_0, 4, 1;
    %load/vec4 v0x61fb4574d050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61fb4574c810_0, 4, 1;
    %load/vec4 v0x61fb4574cfb0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61fb4574c810_0, 4, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x61fb4574d210;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0x61fb4574d630_0;
    %inv;
    %store/vec4 v0x61fb4574d630_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x61fb4574d210;
T_8 ;
    %vpi_call/w 3 28 "$dumpfile", P_0x61fb456efd00 {0 0 0};
    %vpi_call/w 3 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x61fb456f7660 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x61fb4574d210;
T_9 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x61fb4574d900_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x61fb4574d630_0, 0;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61fb4574d900_0, 0;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61fb4574d900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61fb4574d630_0, 0;
    %pushi/vec4 5, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61fb4574d5b0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61fb4574d900_0, 0;
    %wait E_0x61fb4574d5b0;
    %pushi/vec4 100, 0, 32;
T_9.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.3, 5;
    %jmp/1 T_9.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61fb4574d5b0;
    %jmp T_9.2;
T_9.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x61fb456f7660;
T_10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61fb4574da80_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61fb4574db40_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61fb4574df90_0, 0, 2;
    %wait E_0x61fb456e08c0;
    %wait E_0x61fb456e0780;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61fb4574d9a0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x61fb4574d9a0_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_10.1, 5;
    %wait E_0x61fb456e0780;
    %vpi_func 4 49 "$random" 32 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x61fb4574da80_0, 0, 4;
    %vpi_func 4 50 "$random" 32 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x61fb4574db40_0, 0, 4;
    %vpi_func 4 51 "$random" 32 {0 0 0};
    %pad/s 2;
    %store/vec4 v0x61fb4574df90_0, 0, 2;
    %load/vec4 v0x61fb4574d9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61fb4574d9a0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %wait E_0x61fb456e0780;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x61fb4574da80_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x61fb4574db40_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61fb4574df90_0, 0, 2;
    %wait E_0x61fb456e0780;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x61fb4574da80_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61fb4574db40_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x61fb4574df90_0, 0, 2;
    %wait E_0x61fb456e0780;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x61fb4574da80_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x61fb4574db40_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x61fb4574df90_0, 0, 2;
    %wait E_0x61fb456e0780;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x61fb4574da80_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x61fb4574db40_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x61fb4574df90_0, 0, 2;
    %end;
    .thread T_10;
    .scope S_0x61fb456fe200;
T_11 ;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x61fb4574e130_0, 0, 32;
    %end;
    .thread T_11, $init;
    .scope S_0x61fb456fe200;
T_12 ;
    %delay 1, 0;
    %wait E_0x61fb4574e050;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61fb4574e720_0, 0;
T_12.0 ;
    %wait E_0x61fb4574e0d0;
    %load/vec4 v0x61fb4574e720_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_12.3, 4;
    %load/vec4 v0x61fb4574e470_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.3;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.1, 8;
    %load/vec4 v0x61fb4574e2f0_0;
    %assign/vec4 v0x61fb4574e640_0, 0;
T_12.1 ;
    %vpi_func 3 143 "$random" 32, v0x61fb4574e130_0 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x61fb4574e720_0, 0;
    %load/vec4 v0x61fb4574e3b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61fb4574e720_0, 0;
    %wait E_0x61fb4574e050;
T_12.4 ;
    %jmp T_12.0;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "TESTBENCH/simulation_modules.v";
    "TESTBENCH/testbench.v";
    "MODEL/alu.v";
    "MODEL/library_modules.v";
