// Seed: 1985137790
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output wand id_2,
    output supply1 id_3,
    input supply1 id_4
);
  always @(posedge 1 or negedge 1) id_2 = id_1;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    output tri id_2,
    output uwire id_3,
    output wor id_4,
    input wor id_5,
    output supply1 id_6
    , id_10,
    input tri1 id_7
    , id_11,
    input wor id_8
);
  wire id_12;
  module_0(
      id_7, id_5, id_3, id_4, id_5
  );
endmodule
