

================================================================
== Vitis HLS Report for 'seq_align_Pipeline_VITIS_LOOP_204_5_VITIS_LOOP_206_6'
================================================================
* Date:           Wed Jun 28 12:43:31 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        local_seq_align_multiple_sa
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.558 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1048578|  1048578|  4.194 ms|  4.194 ms|  1048578|  1048578|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_204_5_VITIS_LOOP_206_6  |  1048576|  1048576|         2|          1|          1|  1048576|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     136|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|      67|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      67|     190|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln204_1_fu_368_p2     |         +|   0|  0|  28|          21|           1|
    |add_ln204_fu_380_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln206_fu_440_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln209_fu_434_p2       |         +|   0|  0|  23|          16|          16|
    |icmp_ln204_fu_362_p2      |      icmp|   0|  0|  15|          21|          22|
    |icmp_ln206_fu_386_p2      |      icmp|   0|  0|  12|          11|          12|
    |select_ln204_1_fu_400_p3  |    select|   0|  0|  10|           1|          11|
    |select_ln204_fu_392_p3    |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 136|          94|          67|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten6_fu_116   |   9|          2|   21|         42|
    |pp_fu_112                |   9|          2|   11|         22|
    |rr_fu_108                |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   46|         92|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln209_reg_508        |  16|   0|   16|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |indvar_flatten6_fu_116   |  21|   0|   21|          0|
    |pp_fu_112                |  11|   0|   11|          0|
    |rr_fu_108                |  11|   0|   11|          0|
    |trunc_ln204_reg_504      |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  67|   0|   67|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_204_5_VITIS_LOOP_206_6|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_204_5_VITIS_LOOP_206_6|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_204_5_VITIS_LOOP_206_6|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_204_5_VITIS_LOOP_206_6|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_204_5_VITIS_LOOP_206_6|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  seq_align_Pipeline_VITIS_LOOP_204_5_VITIS_LOOP_206_6|  return value|
|traceback_V_address0     |  out|   16|   ap_memory|                                           traceback_V|         array|
|traceback_V_ce0          |  out|    1|   ap_memory|                                           traceback_V|         array|
|traceback_V_we0          |  out|    1|   ap_memory|                                           traceback_V|         array|
|traceback_V_d0           |  out|    2|   ap_memory|                                           traceback_V|         array|
|traceback_V_1_address0   |  out|   16|   ap_memory|                                         traceback_V_1|         array|
|traceback_V_1_ce0        |  out|    1|   ap_memory|                                         traceback_V_1|         array|
|traceback_V_1_we0        |  out|    1|   ap_memory|                                         traceback_V_1|         array|
|traceback_V_1_d0         |  out|    2|   ap_memory|                                         traceback_V_1|         array|
|traceback_V_2_address0   |  out|   16|   ap_memory|                                         traceback_V_2|         array|
|traceback_V_2_ce0        |  out|    1|   ap_memory|                                         traceback_V_2|         array|
|traceback_V_2_we0        |  out|    1|   ap_memory|                                         traceback_V_2|         array|
|traceback_V_2_d0         |  out|    2|   ap_memory|                                         traceback_V_2|         array|
|traceback_V_3_address0   |  out|   16|   ap_memory|                                         traceback_V_3|         array|
|traceback_V_3_ce0        |  out|    1|   ap_memory|                                         traceback_V_3|         array|
|traceback_V_3_we0        |  out|    1|   ap_memory|                                         traceback_V_3|         array|
|traceback_V_3_d0         |  out|    2|   ap_memory|                                         traceback_V_3|         array|
|traceback_V_4_address0   |  out|   16|   ap_memory|                                         traceback_V_4|         array|
|traceback_V_4_ce0        |  out|    1|   ap_memory|                                         traceback_V_4|         array|
|traceback_V_4_we0        |  out|    1|   ap_memory|                                         traceback_V_4|         array|
|traceback_V_4_d0         |  out|    2|   ap_memory|                                         traceback_V_4|         array|
|traceback_V_5_address0   |  out|   16|   ap_memory|                                         traceback_V_5|         array|
|traceback_V_5_ce0        |  out|    1|   ap_memory|                                         traceback_V_5|         array|
|traceback_V_5_we0        |  out|    1|   ap_memory|                                         traceback_V_5|         array|
|traceback_V_5_d0         |  out|    2|   ap_memory|                                         traceback_V_5|         array|
|traceback_V_6_address0   |  out|   16|   ap_memory|                                         traceback_V_6|         array|
|traceback_V_6_ce0        |  out|    1|   ap_memory|                                         traceback_V_6|         array|
|traceback_V_6_we0        |  out|    1|   ap_memory|                                         traceback_V_6|         array|
|traceback_V_6_d0         |  out|    2|   ap_memory|                                         traceback_V_6|         array|
|traceback_V_7_address0   |  out|   16|   ap_memory|                                         traceback_V_7|         array|
|traceback_V_7_ce0        |  out|    1|   ap_memory|                                         traceback_V_7|         array|
|traceback_V_7_we0        |  out|    1|   ap_memory|                                         traceback_V_7|         array|
|traceback_V_7_d0         |  out|    2|   ap_memory|                                         traceback_V_7|         array|
|traceback_V_8_address0   |  out|   16|   ap_memory|                                         traceback_V_8|         array|
|traceback_V_8_ce0        |  out|    1|   ap_memory|                                         traceback_V_8|         array|
|traceback_V_8_we0        |  out|    1|   ap_memory|                                         traceback_V_8|         array|
|traceback_V_8_d0         |  out|    2|   ap_memory|                                         traceback_V_8|         array|
|traceback_V_9_address0   |  out|   16|   ap_memory|                                         traceback_V_9|         array|
|traceback_V_9_ce0        |  out|    1|   ap_memory|                                         traceback_V_9|         array|
|traceback_V_9_we0        |  out|    1|   ap_memory|                                         traceback_V_9|         array|
|traceback_V_9_d0         |  out|    2|   ap_memory|                                         traceback_V_9|         array|
|traceback_V_10_address0  |  out|   16|   ap_memory|                                        traceback_V_10|         array|
|traceback_V_10_ce0       |  out|    1|   ap_memory|                                        traceback_V_10|         array|
|traceback_V_10_we0       |  out|    1|   ap_memory|                                        traceback_V_10|         array|
|traceback_V_10_d0        |  out|    2|   ap_memory|                                        traceback_V_10|         array|
|traceback_V_11_address0  |  out|   16|   ap_memory|                                        traceback_V_11|         array|
|traceback_V_11_ce0       |  out|    1|   ap_memory|                                        traceback_V_11|         array|
|traceback_V_11_we0       |  out|    1|   ap_memory|                                        traceback_V_11|         array|
|traceback_V_11_d0        |  out|    2|   ap_memory|                                        traceback_V_11|         array|
|traceback_V_12_address0  |  out|   16|   ap_memory|                                        traceback_V_12|         array|
|traceback_V_12_ce0       |  out|    1|   ap_memory|                                        traceback_V_12|         array|
|traceback_V_12_we0       |  out|    1|   ap_memory|                                        traceback_V_12|         array|
|traceback_V_12_d0        |  out|    2|   ap_memory|                                        traceback_V_12|         array|
|traceback_V_13_address0  |  out|   16|   ap_memory|                                        traceback_V_13|         array|
|traceback_V_13_ce0       |  out|    1|   ap_memory|                                        traceback_V_13|         array|
|traceback_V_13_we0       |  out|    1|   ap_memory|                                        traceback_V_13|         array|
|traceback_V_13_d0        |  out|    2|   ap_memory|                                        traceback_V_13|         array|
|traceback_V_14_address0  |  out|   16|   ap_memory|                                        traceback_V_14|         array|
|traceback_V_14_ce0       |  out|    1|   ap_memory|                                        traceback_V_14|         array|
|traceback_V_14_we0       |  out|    1|   ap_memory|                                        traceback_V_14|         array|
|traceback_V_14_d0        |  out|    2|   ap_memory|                                        traceback_V_14|         array|
|traceback_V_15_address0  |  out|   16|   ap_memory|                                        traceback_V_15|         array|
|traceback_V_15_ce0       |  out|    1|   ap_memory|                                        traceback_V_15|         array|
|traceback_V_15_we0       |  out|    1|   ap_memory|                                        traceback_V_15|         array|
|traceback_V_15_d0        |  out|    2|   ap_memory|                                        traceback_V_15|         array|
+-------------------------+-----+-----+------------+------------------------------------------------------+--------------+

