All_signals:/cv32e40p_id_stage/mie_bypass_i
All_signals:/cv32e40p_id_stage/debug_ebreakm_i
All_signals:/cv32e40p_id_stage/frm_i
All_signals:/cv32e40p_id_stage/wb_ready_i
All_signals:/cv32e40p_id_stage/regfile_alu_we_fw_i
All_signals:/cv32e40p_id_stage/m_irq_enable_i
All_signals:/cv32e40p_id_stage/irq_sec_i
All_signals:/cv32e40p_id_stage/data_misaligned_i
All_signals:/cv32e40p_id_stage/instr_valid_i
All_signals:/cv32e40p_id_stage/trigger_match_i
All_signals:/cv32e40p_id_stage/scan_cg_en_i
All_signals:/cv32e40p_id_stage/is_compressed_i
All_signals:/cv32e40p_id_stage/clk_ungated_i
All_signals:/cv32e40p_id_stage/ex_ready_i
All_signals:/cv32e40p_id_stage/data_err_i
All_signals:/cv32e40p_id_stage/regfile_alu_wdata_fw_i
All_signals:/cv32e40p_id_stage/illegal_c_insn_i
All_signals:/cv32e40p_id_stage/mult_multicycle_i
All_signals:/cv32e40p_id_stage/regfile_alu_waddr_fw_i
All_signals:/cv32e40p_id_stage/irq_i
All_signals:/cv32e40p_id_stage/csr_hwlp_regid_i
All_signals:/cv32e40p_id_stage/ex_valid_i
All_signals:/cv32e40p_id_stage/debug_ebreaku_i
All_signals:/cv32e40p_id_stage/csr_hwlp_we_i
All_signals:/cv32e40p_id_stage/regfile_wdata_wb_i
All_signals:/cv32e40p_id_stage/debug_req_i
All_signals:/cv32e40p_id_stage/u_irq_enable_i
All_signals:/cv32e40p_id_stage/regfile_waddr_wb_i
All_signals:/cv32e40p_id_stage/pc_id_i
All_signals:/cv32e40p_id_stage/mcounteren_i
All_signals:/cv32e40p_id_stage/current_priv_lvl_i
All_signals:/cv32e40p_id_stage/apu_busy_i
All_signals:/cv32e40p_id_stage/apu_write_dep_i
All_signals:/cv32e40p_id_stage/fetch_enable_i
All_signals:/cv32e40p_id_stage/regfile_we_wb_i
All_signals:/cv32e40p_id_stage/apu_read_dep_i
All_signals:/cv32e40p_id_stage/is_fetch_failed_i
All_signals:/cv32e40p_id_stage/debug_single_step_i
All_signals:/cv32e40p_id_stage/csr_hwlp_data_i
All_signals:/cv32e40p_id_stage/instr_rdata_i
All_signals:/cv32e40p_id_stage/branch_decision_i
All_signals:/cv32e40p_id_stage/controller_i/data_err_q
All_signals:/cv32e40p_id_stage/controller_i/debug_mode_q
All_signals:/cv32e40p_id_stage/HWLOOP_REGS/hwloop_regs_i/hwlp_start_q
All_signals:/cv32e40p_id_stage/HWLOOP_REGS/hwloop_regs_i/hwlp_counter_q
All_signals:/cv32e40p_id_stage/controller_i/hwlp_end_4_id_q
All_signals:/cv32e40p_id_stage/int_controller_i/irq_sec_q
All_signals:/cv32e40p_id_stage/controller_i/jump_done_q
All_signals:/cv32e40p_id_stage/controller_i/illegal_insn_q
All_signals:/cv32e40p_id_stage/controller_i/ebrk_debug_entry_q
All_signals:/cv32e40p_id_stage/controller_i/debug_req_q
All_signals:/cv32e40p_id_stage/int_controller_i/irq_q
All_signals:/cv32e40p_id_stage/HWLOOP_REGS/hwloop_regs_i/hwlp_end_q
All_signals:/cv32e40p_id_stage/register_file_i/mem
sig_fault: signal_name:/cv32e40p_id_stage/regfile_alu_wdata_fw_i[24]  value:1  fi_instant:383412 SIM_ERROR:41 time_for_this_simulation:2729
sig_fault: signal_name:/cv32e40p_id_stage/HWLOOP_REGS/hwloop_regs_i/hwlp_counter_q[0][18]  value:1  fi_instant:342830 SIM_ERROR:26 time_for_this_simulation:2056
sig_fault: signal_name:/cv32e40p_id_stage/controller_i/data_err_q[0]  value:1  fi_instant:459452 SIM_ERROR:9 time_for_this_simulation:2566
sig_fault: signal_name:/cv32e40p_id_stage/controller_i/debug_mode_q[0]  value:1  fi_instant:15342 SIM_ERROR:24 time_for_this_simulation:2579
sig_fault: signal_name:/cv32e40p_id_stage/current_priv_lvl_i[1]  value:0  fi_instant:685186 SIM_ERROR:0 time_for_this_simulation:4084
sig_fault: signal_name:/cv32e40p_id_stage/int_controller_i/irq_sec_q[0]  value:1  fi_instant:39257 SIM_ERROR:39 time_for_this_simulation:2060
sig_fault: signal_name:/cv32e40p_id_stage/apu_read_dep_i[0]  value:1  fi_instant:218402 SIM_ERROR:30 time_for_this_simulation:2032
sig_fault: signal_name:/cv32e40p_id_stage/pc_id_i[9]  value:1  fi_instant:895109 SIM_ERROR:1 time_for_this_simulation:2541
sig_fault: signal_name:/cv32e40p_id_stage/int_controller_i/irq_sec_q[0]  value:1  fi_instant:599172 SIM_ERROR:0 time_for_this_simulation:2920
sig_fault: signal_name:/cv32e40p_id_stage/mie_bypass_i[7]  value:1  fi_instant:682517 SIM_ERROR:0 time_for_this_simulation:3625
