$date
	Sat Oct 22 19:49:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#577669
b10000 !
1"
#577670
b10000 &
b10000 %
1$
#577671
0"
#577674
b1000 &
b1000 %
#577678
b100 &
b100 %
#577682
b10 &
b10 %
#577686
b1 &
1#
b1 %
#577690
b0 &
b0 %
0#
0$
#1520017
b1101 !
1"
#1520018
b1101 &
b1101 %
1$
#1520019
0"
#1520022
b101000 &
b101000 %
#1520026
b10100 &
b10100 %
#1520030
b1010 &
b1010 %
#1520034
b101 &
b101 %
#1520038
b10000 &
b10000 %
#1520042
b1000 &
b1000 %
#1520046
b100 &
b100 %
#1520050
b10 &
b10 %
#1520054
b1 &
1#
b1 %
#1520058
b0 &
b0 %
0#
0$
#2558128
b11110 !
1"
#2558130
b11110 &
b11110 %
1$
#2558131
0"
#2558134
b1111 &
b1111 %
#2558138
b101110 &
b101110 %
#2558142
b10111 &
b10111 %
#2558146
b1000110 &
b1000110 %
#2558150
b100011 &
b100011 %
#2558154
b1101010 &
b1101010 %
#2558158
b110101 &
b110101 %
#2558162
b10100000 &
b10100000 %
#2558166
b1010000 &
b1010000 %
#2558170
b101000 &
b101000 %
#2558174
b10100 &
b10100 %
#2558178
b1010 &
b1010 %
#2558182
b101 &
b101 %
#2558186
b10000 &
b10000 %
#2558190
b1000 &
b1000 %
#2558194
b100 &
b100 %
#2558198
b10 &
b10 %
#2558202
b1 &
b1 %
1#
#2558206
b0 &
0#
b0 %
0$
#4500012
