library ieee;
use ieee.std_logic_1164.all;
use IEEE.NUMERIC_STD.ALL;
entity reg16_16 is
Port ( clk : in  STD_LOGIC;--
      I_en : in  STD_LOGIC;
       data_in_O: in  STD_LOGIC_VECTOR (15 downto 0);--
       O_dataA : out  STD_LOGIC_VECTOR (15 downto 0);
       O_dataB : out  STD_LOGIC_VECTOR (15 downto 0);
       selA : in  STD_LOGIC_VECTOR (4 downto 0);--
       selB : in  STD_LOGIC_VECTOR (4 downto 0);--
       selD : in  STD_LOGIC_VECTOR (4 downto 0);--
       GPRF_wr : in  STD_LOGIC);
end reg16_16;
architecture Behavioral of reg16_16 is
  type store_t is array (0 to 15) of std_logic_vector(15 downto 0);--16x16 memory
  signal regs: store_t := (others => X"0000");  
begin 
process(clk)
begin
  if rising_edge(clk) and I_en='1' then -- enable koymuÅŸ  
    O_dataA <= regs(to_integer(unsigned(selA)));
    O_dataB <= regs(to_integer(unsigned(selB)));
    if (GPRF_wr = '1') then
      regs(to_integer(unsigned(selD))) <= data_in_O;
    end if;
  end if;
end process;
end Behavioral;