```verilog
module add_sub (
    input wire [31:0] a,
    input wire [31:0] b,
    input wire do_sub,
    output reg [31:0] out,
    output reg result_is_zero
);
    
    always @(*) begin
        if (do_sub)
            out = a - b;
        else
            out = a + b;

        // Check if the result is zero
        if (out == 32'b0)
            result_is_zero = 1;
        else
            result_is_zero = 0;
    end

endmodule
```