Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Sat Oct  6 11:23:29 2018
| Host         : DESKTOP-3F6F6AL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: cur_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cur_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pre_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pre_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[16]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[17]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[18]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[19]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[20]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[21]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[22]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[23]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[24]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[25]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[26]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[27]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[28]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[29]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[30]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[31]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: time_count_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.520        0.000                      0                   68        0.265        0.000                      0                   68        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.520        0.000                      0                   68        0.265        0.000                      0                   68        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.520ns  (required time - arrival time)
  Source:                 time_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 2.969ns (49.358%)  route 3.046ns (50.642%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  time_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  time_count_reg[2]/Q
                         net (fo=3, routed)           0.475     6.091    time_count_reg[2]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.748 r  time_count_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.748    time_count_reg[0]_i_33_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  cur_state_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.865    cur_state_reg[1]_i_41_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  time_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.982    time_count_reg[0]_i_27_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  cur_state_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.099    cur_state_reg[1]_i_26_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.216 r  cur_state_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.216    cur_state_reg[1]_i_32_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  cur_state_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.333    cur_state_reg[1]_i_23_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  cur_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.450    cur_state_reg[1]_i_22_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.773 f  cur_state_reg[1]_i_21/O[1]
                         net (fo=4, routed)           1.115     8.888    cur_state_reg[1]_i_21_n_6
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.306     9.194 r  cur_state[1]_i_8/O
                         net (fo=1, routed)           0.000     9.194    cur_state[1]_i_8_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.595 r  cur_state_reg[1]_i_2/CO[3]
                         net (fo=5, routed)           0.642    10.237    cur_state_reg[1]_i_2_n_0
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.124    10.361 r  time_count[0]_i_1/O
                         net (fo=32, routed)          0.814    11.175    time_count[0]_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  time_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  time_count_reg[0]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X1Y5           FDRE (Setup_fdre_C_R)       -0.429    14.695    time_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -11.175    
  -------------------------------------------------------------------
                         slack                                  3.520    

Slack (MET) :             3.520ns  (required time - arrival time)
  Source:                 time_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 2.969ns (49.358%)  route 3.046ns (50.642%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  time_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  time_count_reg[2]/Q
                         net (fo=3, routed)           0.475     6.091    time_count_reg[2]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.748 r  time_count_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.748    time_count_reg[0]_i_33_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  cur_state_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.865    cur_state_reg[1]_i_41_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  time_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.982    time_count_reg[0]_i_27_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  cur_state_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.099    cur_state_reg[1]_i_26_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.216 r  cur_state_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.216    cur_state_reg[1]_i_32_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  cur_state_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.333    cur_state_reg[1]_i_23_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  cur_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.450    cur_state_reg[1]_i_22_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.773 f  cur_state_reg[1]_i_21/O[1]
                         net (fo=4, routed)           1.115     8.888    cur_state_reg[1]_i_21_n_6
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.306     9.194 r  cur_state[1]_i_8/O
                         net (fo=1, routed)           0.000     9.194    cur_state[1]_i_8_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.595 r  cur_state_reg[1]_i_2/CO[3]
                         net (fo=5, routed)           0.642    10.237    cur_state_reg[1]_i_2_n_0
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.124    10.361 r  time_count[0]_i_1/O
                         net (fo=32, routed)          0.814    11.175    time_count[0]_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  time_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  time_count_reg[1]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X1Y5           FDRE (Setup_fdre_C_R)       -0.429    14.695    time_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -11.175    
  -------------------------------------------------------------------
                         slack                                  3.520    

Slack (MET) :             3.520ns  (required time - arrival time)
  Source:                 time_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 2.969ns (49.358%)  route 3.046ns (50.642%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  time_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  time_count_reg[2]/Q
                         net (fo=3, routed)           0.475     6.091    time_count_reg[2]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.748 r  time_count_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.748    time_count_reg[0]_i_33_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  cur_state_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.865    cur_state_reg[1]_i_41_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  time_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.982    time_count_reg[0]_i_27_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  cur_state_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.099    cur_state_reg[1]_i_26_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.216 r  cur_state_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.216    cur_state_reg[1]_i_32_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  cur_state_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.333    cur_state_reg[1]_i_23_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  cur_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.450    cur_state_reg[1]_i_22_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.773 f  cur_state_reg[1]_i_21/O[1]
                         net (fo=4, routed)           1.115     8.888    cur_state_reg[1]_i_21_n_6
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.306     9.194 r  cur_state[1]_i_8/O
                         net (fo=1, routed)           0.000     9.194    cur_state[1]_i_8_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.595 r  cur_state_reg[1]_i_2/CO[3]
                         net (fo=5, routed)           0.642    10.237    cur_state_reg[1]_i_2_n_0
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.124    10.361 r  time_count[0]_i_1/O
                         net (fo=32, routed)          0.814    11.175    time_count[0]_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  time_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  time_count_reg[2]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X1Y5           FDRE (Setup_fdre_C_R)       -0.429    14.695    time_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -11.175    
  -------------------------------------------------------------------
                         slack                                  3.520    

Slack (MET) :             3.520ns  (required time - arrival time)
  Source:                 time_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 2.969ns (49.358%)  route 3.046ns (50.642%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  time_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  time_count_reg[2]/Q
                         net (fo=3, routed)           0.475     6.091    time_count_reg[2]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.748 r  time_count_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.748    time_count_reg[0]_i_33_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  cur_state_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.865    cur_state_reg[1]_i_41_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  time_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.982    time_count_reg[0]_i_27_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  cur_state_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.099    cur_state_reg[1]_i_26_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.216 r  cur_state_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.216    cur_state_reg[1]_i_32_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  cur_state_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.333    cur_state_reg[1]_i_23_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  cur_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.450    cur_state_reg[1]_i_22_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.773 f  cur_state_reg[1]_i_21/O[1]
                         net (fo=4, routed)           1.115     8.888    cur_state_reg[1]_i_21_n_6
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.306     9.194 r  cur_state[1]_i_8/O
                         net (fo=1, routed)           0.000     9.194    cur_state[1]_i_8_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.595 r  cur_state_reg[1]_i_2/CO[3]
                         net (fo=5, routed)           0.642    10.237    cur_state_reg[1]_i_2_n_0
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.124    10.361 r  time_count[0]_i_1/O
                         net (fo=32, routed)          0.814    11.175    time_count[0]_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  time_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  time_count_reg[3]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X1Y5           FDRE (Setup_fdre_C_R)       -0.429    14.695    time_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -11.175    
  -------------------------------------------------------------------
                         slack                                  3.520    

Slack (MET) :             3.587ns  (required time - arrival time)
  Source:                 time_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 2.969ns (50.125%)  route 2.954ns (49.875%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  time_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  time_count_reg[2]/Q
                         net (fo=3, routed)           0.475     6.091    time_count_reg[2]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.748 r  time_count_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.748    time_count_reg[0]_i_33_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  cur_state_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.865    cur_state_reg[1]_i_41_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  time_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.982    time_count_reg[0]_i_27_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  cur_state_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.099    cur_state_reg[1]_i_26_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.216 r  cur_state_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.216    cur_state_reg[1]_i_32_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  cur_state_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.333    cur_state_reg[1]_i_23_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  cur_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.450    cur_state_reg[1]_i_22_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.773 f  cur_state_reg[1]_i_21/O[1]
                         net (fo=4, routed)           1.115     8.888    cur_state_reg[1]_i_21_n_6
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.306     9.194 r  cur_state[1]_i_8/O
                         net (fo=1, routed)           0.000     9.194    cur_state[1]_i_8_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.595 r  cur_state_reg[1]_i_2/CO[3]
                         net (fo=5, routed)           0.642    10.237    cur_state_reg[1]_i_2_n_0
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.124    10.361 r  time_count[0]_i_1/O
                         net (fo=32, routed)          0.722    11.082    time_count[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  time_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  time_count_reg[4]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.429    14.670    time_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  3.587    

Slack (MET) :             3.587ns  (required time - arrival time)
  Source:                 time_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 2.969ns (50.125%)  route 2.954ns (49.875%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  time_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  time_count_reg[2]/Q
                         net (fo=3, routed)           0.475     6.091    time_count_reg[2]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.748 r  time_count_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.748    time_count_reg[0]_i_33_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  cur_state_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.865    cur_state_reg[1]_i_41_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  time_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.982    time_count_reg[0]_i_27_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  cur_state_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.099    cur_state_reg[1]_i_26_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.216 r  cur_state_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.216    cur_state_reg[1]_i_32_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  cur_state_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.333    cur_state_reg[1]_i_23_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  cur_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.450    cur_state_reg[1]_i_22_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.773 f  cur_state_reg[1]_i_21/O[1]
                         net (fo=4, routed)           1.115     8.888    cur_state_reg[1]_i_21_n_6
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.306     9.194 r  cur_state[1]_i_8/O
                         net (fo=1, routed)           0.000     9.194    cur_state[1]_i_8_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.595 r  cur_state_reg[1]_i_2/CO[3]
                         net (fo=5, routed)           0.642    10.237    cur_state_reg[1]_i_2_n_0
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.124    10.361 r  time_count[0]_i_1/O
                         net (fo=32, routed)          0.722    11.082    time_count[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  time_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  time_count_reg[5]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.429    14.670    time_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  3.587    

Slack (MET) :             3.587ns  (required time - arrival time)
  Source:                 time_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 2.969ns (50.125%)  route 2.954ns (49.875%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  time_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  time_count_reg[2]/Q
                         net (fo=3, routed)           0.475     6.091    time_count_reg[2]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.748 r  time_count_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.748    time_count_reg[0]_i_33_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  cur_state_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.865    cur_state_reg[1]_i_41_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  time_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.982    time_count_reg[0]_i_27_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  cur_state_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.099    cur_state_reg[1]_i_26_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.216 r  cur_state_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.216    cur_state_reg[1]_i_32_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  cur_state_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.333    cur_state_reg[1]_i_23_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  cur_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.450    cur_state_reg[1]_i_22_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.773 f  cur_state_reg[1]_i_21/O[1]
                         net (fo=4, routed)           1.115     8.888    cur_state_reg[1]_i_21_n_6
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.306     9.194 r  cur_state[1]_i_8/O
                         net (fo=1, routed)           0.000     9.194    cur_state[1]_i_8_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.595 r  cur_state_reg[1]_i_2/CO[3]
                         net (fo=5, routed)           0.642    10.237    cur_state_reg[1]_i_2_n_0
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.124    10.361 r  time_count[0]_i_1/O
                         net (fo=32, routed)          0.722    11.082    time_count[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  time_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  time_count_reg[6]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.429    14.670    time_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  3.587    

Slack (MET) :             3.587ns  (required time - arrival time)
  Source:                 time_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 2.969ns (50.125%)  route 2.954ns (49.875%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  time_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  time_count_reg[2]/Q
                         net (fo=3, routed)           0.475     6.091    time_count_reg[2]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.748 r  time_count_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.748    time_count_reg[0]_i_33_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  cur_state_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.865    cur_state_reg[1]_i_41_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  time_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.982    time_count_reg[0]_i_27_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  cur_state_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.099    cur_state_reg[1]_i_26_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.216 r  cur_state_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.216    cur_state_reg[1]_i_32_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  cur_state_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.333    cur_state_reg[1]_i_23_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  cur_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.450    cur_state_reg[1]_i_22_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.773 f  cur_state_reg[1]_i_21/O[1]
                         net (fo=4, routed)           1.115     8.888    cur_state_reg[1]_i_21_n_6
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.306     9.194 r  cur_state[1]_i_8/O
                         net (fo=1, routed)           0.000     9.194    cur_state[1]_i_8_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.595 r  cur_state_reg[1]_i_2/CO[3]
                         net (fo=5, routed)           0.642    10.237    cur_state_reg[1]_i_2_n_0
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.124    10.361 r  time_count[0]_i_1/O
                         net (fo=32, routed)          0.722    11.082    time_count[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  time_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  time_count_reg[7]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.429    14.670    time_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  3.587    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 time_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 2.969ns (50.543%)  route 2.905ns (49.457%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  time_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  time_count_reg[2]/Q
                         net (fo=3, routed)           0.475     6.091    time_count_reg[2]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.748 r  time_count_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.748    time_count_reg[0]_i_33_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  cur_state_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.865    cur_state_reg[1]_i_41_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  time_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.982    time_count_reg[0]_i_27_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  cur_state_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.099    cur_state_reg[1]_i_26_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.216 r  cur_state_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.216    cur_state_reg[1]_i_32_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  cur_state_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.333    cur_state_reg[1]_i_23_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  cur_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.450    cur_state_reg[1]_i_22_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.773 f  cur_state_reg[1]_i_21/O[1]
                         net (fo=4, routed)           1.115     8.888    cur_state_reg[1]_i_21_n_6
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.306     9.194 r  cur_state[1]_i_8/O
                         net (fo=1, routed)           0.000     9.194    cur_state[1]_i_8_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.595 r  cur_state_reg[1]_i_2/CO[3]
                         net (fo=5, routed)           0.642    10.237    cur_state_reg[1]_i_2_n_0
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.124    10.361 r  time_count[0]_i_1/O
                         net (fo=32, routed)          0.673    11.033    time_count[0]_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  time_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  time_count_reg[10]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y7           FDRE (Setup_fdre_C_R)       -0.429    14.669    time_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 time_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 2.969ns (50.543%)  route 2.905ns (49.457%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  time_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  time_count_reg[2]/Q
                         net (fo=3, routed)           0.475     6.091    time_count_reg[2]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.748 r  time_count_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.748    time_count_reg[0]_i_33_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.865 r  cur_state_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000     6.865    cur_state_reg[1]_i_41_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  time_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.982    time_count_reg[0]_i_27_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  cur_state_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.099    cur_state_reg[1]_i_26_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.216 r  cur_state_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.216    cur_state_reg[1]_i_32_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  cur_state_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.333    cur_state_reg[1]_i_23_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  cur_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.450    cur_state_reg[1]_i_22_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.773 f  cur_state_reg[1]_i_21/O[1]
                         net (fo=4, routed)           1.115     8.888    cur_state_reg[1]_i_21_n_6
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.306     9.194 r  cur_state[1]_i_8/O
                         net (fo=1, routed)           0.000     9.194    cur_state[1]_i_8_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.595 r  cur_state_reg[1]_i_2/CO[3]
                         net (fo=5, routed)           0.642    10.237    cur_state_reg[1]_i_2_n_0
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.124    10.361 r  time_count[0]_i_1/O
                         net (fo=32, routed)          0.673    11.033    time_count[0]_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  time_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  time_count_reg[11]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y7           FDRE (Setup_fdre_C_R)       -0.429    14.669    time_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                  3.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 pre_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pre_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.112%)  route 0.171ns (47.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  pre_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  pre_state_reg[1]/Q
                         net (fo=10, routed)          0.171     1.787    state_OBUF[1]
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.045     1.832 r  pre_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.832    pre_state[1]_i_1_n_0
    SLICE_X0Y12          FDRE                                         r  pre_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  pre_state_reg[1]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.092     1.567    pre_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 time_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  time_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  time_count_reg[28]/Q
                         net (fo=3, routed)           0.117     1.733    time_count_reg[28]
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.848 r  time_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.848    time_count_reg[28]_i_1_n_7
    SLICE_X1Y12          FDRE                                         r  time_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  time_count_reg[28]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.105     1.580    time_count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 time_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  time_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  time_count_reg[24]/Q
                         net (fo=3, routed)           0.117     1.734    time_count_reg[24]
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.849 r  time_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.849    time_count_reg[24]_i_1_n_7
    SLICE_X1Y11          FDRE                                         r  time_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  time_count_reg[24]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.105     1.581    time_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 time_count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  time_count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  time_count_reg[30]/Q
                         net (fo=3, routed)           0.122     1.738    time_count_reg[30]
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.849 r  time_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.849    time_count_reg[28]_i_1_n_5
    SLICE_X1Y12          FDRE                                         r  time_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  time_count_reg[30]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.105     1.580    time_count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 time_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.813%)  route 0.129ns (34.187%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  time_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  time_count_reg[23]/Q
                         net (fo=3, routed)           0.129     1.746    time_count_reg[23]
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  time_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    time_count_reg[20]_i_1_n_4
    SLICE_X1Y10          FDRE                                         r  time_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  time_count_reg[23]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.105     1.581    time_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 time_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.813%)  route 0.129ns (34.187%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  time_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  time_count_reg[7]/Q
                         net (fo=3, routed)           0.129     1.748    time_count_reg[7]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  time_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    time_count_reg[4]_i_1_n_4
    SLICE_X1Y6           FDRE                                         r  time_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  time_count_reg[7]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.105     1.583    time_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 time_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.813%)  route 0.129ns (34.187%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  time_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  time_count_reg[11]/Q
                         net (fo=3, routed)           0.129     1.747    time_count_reg[11]
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  time_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    time_count_reg[8]_i_1_n_4
    SLICE_X1Y7           FDRE                                         r  time_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  time_count_reg[11]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y7           FDRE (Hold_fdre_C_D)         0.105     1.582    time_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 time_count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.667%)  route 0.130ns (34.333%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  time_count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  time_count_reg[31]/Q
                         net (fo=3, routed)           0.130     1.746    time_count_reg[31]
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  time_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    time_count_reg[28]_i_1_n_4
    SLICE_X1Y12          FDRE                                         r  time_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  time_count_reg[31]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.105     1.580    time_count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 time_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.667%)  route 0.130ns (34.333%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  time_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  time_count_reg[19]/Q
                         net (fo=3, routed)           0.130     1.748    time_count_reg[19]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  time_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    time_count_reg[16]_i_1_n_4
    SLICE_X1Y9           FDRE                                         r  time_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  time_count_reg[19]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.105     1.582    time_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 time_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  time_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  time_count_reg[15]/Q
                         net (fo=3, routed)           0.131     1.750    time_count_reg[15]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.858 r  time_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    time_count_reg[12]_i_1_n_4
    SLICE_X1Y8           FDRE                                         r  time_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  time_count_reg[15]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.105     1.582    time_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    pre_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    pre_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y7     time_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y7     time_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y8     time_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y8     time_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y8     time_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y8     time_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y9     time_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    pre_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    pre_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y7     time_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y7     time_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     time_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     time_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     time_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     time_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    time_count_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    time_count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     time_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     time_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     time_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     time_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     time_count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     time_count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     time_count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     time_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    pre_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    pre_state_reg[0]/C



