{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642511229768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642511229784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 18 08:07:09 2022 " "Processing started: Tue Jan 18 08:07:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642511229784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642511229784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off registros -c registros " "Command: quartus_map --read_settings_files=on --write_settings_files=off registros -c registros" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642511229784 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642511230784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642511230784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registros.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registros-registros_arch " "Found design unit 1: registros-registros_arch" {  } { { "registros.vhd" "" { Text "D:/QuartusPrime/Projects/Registros/registros.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642511253354 ""} { "Info" "ISGN_ENTITY_NAME" "1 registros " "Found entity 1: registros" {  } { { "registros.vhd" "" { Text "D:/QuartusPrime/Projects/Registros/registros.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642511253354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642511253354 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "registros " "Elaborating entity \"registros\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642511253432 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALU_Result registros.vhd(20) " "VHDL Signal Declaration warning at registros.vhd(20): used implicit default value for signal \"ALU_Result\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "registros.vhd" "" { Text "D:/QuartusPrime/Projects/Registros/registros.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1642511253448 "|registros"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "NZVC registros.vhd(21) " "VHDL Signal Declaration warning at registros.vhd(21): used implicit default value for signal \"NZVC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "registros.vhd" "" { Text "D:/QuartusPrime/Projects/Registros/registros.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1642511253448 "|registros"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CCR_Result registros.vhd(137) " "VHDL Process Statement warning at registros.vhd(137): inferring latch(es) for signal or variable \"CCR_Result\", which holds its previous value in one or more paths through the process" {  } { { "registros.vhd" "" { Text "D:/QuartusPrime/Projects/Registros/registros.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642511253448 "|registros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCR_Result\[0\] registros.vhd(137) " "Inferred latch for \"CCR_Result\[0\]\" at registros.vhd(137)" {  } { { "registros.vhd" "" { Text "D:/QuartusPrime/Projects/Registros/registros.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642511253448 "|registros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCR_Result\[1\] registros.vhd(137) " "Inferred latch for \"CCR_Result\[1\]\" at registros.vhd(137)" {  } { { "registros.vhd" "" { Text "D:/QuartusPrime/Projects/Registros/registros.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642511253448 "|registros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCR_Result\[2\] registros.vhd(137) " "Inferred latch for \"CCR_Result\[2\]\" at registros.vhd(137)" {  } { { "registros.vhd" "" { Text "D:/QuartusPrime/Projects/Registros/registros.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642511253448 "|registros"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCR_Result\[3\] registros.vhd(137) " "Inferred latch for \"CCR_Result\[3\]\" at registros.vhd(137)" {  } { { "registros.vhd" "" { Text "D:/QuartusPrime/Projects/Registros/registros.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642511253448 "|registros"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CCR_Result\[0\] GND " "Pin \"CCR_Result\[0\]\" is stuck at GND" {  } { { "registros.vhd" "" { Text "D:/QuartusPrime/Projects/Registros/registros.vhd" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642511254450 "|registros|CCR_Result[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CCR_Result\[1\] GND " "Pin \"CCR_Result\[1\]\" is stuck at GND" {  } { { "registros.vhd" "" { Text "D:/QuartusPrime/Projects/Registros/registros.vhd" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642511254450 "|registros|CCR_Result[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CCR_Result\[2\] GND " "Pin \"CCR_Result\[2\]\" is stuck at GND" {  } { { "registros.vhd" "" { Text "D:/QuartusPrime/Projects/Registros/registros.vhd" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642511254450 "|registros|CCR_Result[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CCR_Result\[3\] GND " "Pin \"CCR_Result\[3\]\" is stuck at GND" {  } { { "registros.vhd" "" { Text "D:/QuartusPrime/Projects/Registros/registros.vhd" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642511254450 "|registros|CCR_Result[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1642511254450 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1642511254627 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642511255386 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642511255386 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_Sel\[0\] " "No output dependent on input pin \"ALU_Sel\[0\]\"" {  } { { "registros.vhd" "" { Text "D:/QuartusPrime/Projects/Registros/registros.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642511255637 "|registros|ALU_Sel[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_Sel\[1\] " "No output dependent on input pin \"ALU_Sel\[1\]\"" {  } { { "registros.vhd" "" { Text "D:/QuartusPrime/Projects/Registros/registros.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642511255637 "|registros|ALU_Sel[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_Sel\[2\] " "No output dependent on input pin \"ALU_Sel\[2\]\"" {  } { { "registros.vhd" "" { Text "D:/QuartusPrime/Projects/Registros/registros.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642511255637 "|registros|ALU_Sel[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CCR_Load " "No output dependent on input pin \"CCR_Load\"" {  } { { "registros.vhd" "" { Text "D:/QuartusPrime/Projects/Registros/registros.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642511255637 "|registros|CCR_Load"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1642511255637 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642511255637 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642511255637 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642511255637 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642511255637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642511255652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 18 08:07:35 2022 " "Processing ended: Tue Jan 18 08:07:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642511255652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642511255652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642511255652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642511255652 ""}
