0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.sim/sim_circuit3/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_circuit3/new/circuit3_tb.v,1537152567,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/SHR.v,,circuit3_tb,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/ADD.v,1536047335,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/REG.v,,ADD,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/REG.v,1536046072,verilog,,,,REG,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/SHR.v,1536384338,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit3.v,,SHR,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit3.v,1537137342,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/ADD.v,,circuit3,,,,,,,,
