static int\r\nF_1 ( struct V_1 * V_2 )\r\n{\r\nswitch ( V_2 -> V_3 . V_4 ) {\r\ncase V_5 :\r\ncase V_6 : return - 1 ;\r\ncase V_7 : return 0x0000 ;\r\ncase V_8 : return 0x0060 ;\r\ndefault:\r\nF_2 ( 1 ) ;\r\nreturn - 1 ;\r\n}\r\n}\r\nstatic int\r\nF_3 ( struct V_9 * V_10 ,\r\nstruct V_1 * V_2 , bool V_11 )\r\n{\r\nstruct V_12 * V_13 = V_12 ( V_10 ) ;\r\nstruct V_14 * V_15 = V_13 -> V_15 ;\r\nstruct V_16 * V_3 = & V_15 -> V_10 . V_2 . V_3 ;\r\nstruct V_17 * V_18 = V_3 -> V_18 ;\r\nint V_19 , V_20 = 0 ;\r\nT_1 V_21 ;\r\nV_19 = F_1 ( V_2 ) ;\r\nif ( V_19 < 0 )\r\nreturn 0 ;\r\nV_21 = F_4 ( V_18 , 0x00b860 , 0x00000001 , 0x00000001 ) ;\r\nF_5 ( V_18 , 0x0032fc , V_13 -> V_10 . V_22 -> V_23 >> 12 ) ;\r\nif ( F_6 (device, 2000 ,\r\nif (nvkm_rd32(device, 0x0032fc) != 0xffffffff)\r\nbreak;\r\n) < 0 ) {\r\nF_7 ( V_3 , L_1 ,\r\nV_13 -> V_10 . V_24 , V_13 -> V_10 . V_25 . V_26 -> V_27 ) ;\r\nif ( V_11 )\r\nV_20 = - V_28 ;\r\n}\r\nF_5 ( V_18 , 0x00b860 , V_21 ) ;\r\nif ( V_20 == 0 ) {\r\nF_8 ( V_13 -> V_29 ) ;\r\nF_9 ( V_13 -> V_29 , V_19 + 0x00 , 0x00000000 ) ;\r\nF_9 ( V_13 -> V_29 , V_19 + 0x04 , 0x00000000 ) ;\r\nF_9 ( V_13 -> V_29 , V_19 + 0x08 , 0x00000000 ) ;\r\nF_9 ( V_13 -> V_29 , V_19 + 0x0c , 0x00000000 ) ;\r\nF_9 ( V_13 -> V_29 , V_19 + 0x10 , 0x00000000 ) ;\r\nF_9 ( V_13 -> V_29 , V_19 + 0x14 , 0x00000000 ) ;\r\nF_10 ( V_13 -> V_29 ) ;\r\n}\r\nreturn V_20 ;\r\n}\r\nstatic int\r\nF_11 ( struct V_9 * V_10 ,\r\nstruct V_1 * V_2 )\r\n{\r\nstruct V_12 * V_13 = V_12 ( V_10 ) ;\r\nstruct V_30 * V_31 = V_13 -> V_31 [ V_2 -> V_3 . V_4 ] ;\r\nT_2 V_32 , V_33 ;\r\nint V_19 ;\r\nV_19 = F_1 ( V_2 ) ;\r\nif ( V_19 < 0 )\r\nreturn 0 ;\r\nV_32 = V_31 -> V_23 + V_31 -> V_34 - 1 ;\r\nV_33 = V_31 -> V_23 ;\r\nF_8 ( V_13 -> V_29 ) ;\r\nF_9 ( V_13 -> V_29 , V_19 + 0x00 , 0x00190000 ) ;\r\nF_9 ( V_13 -> V_29 , V_19 + 0x04 , F_12 ( V_32 ) ) ;\r\nF_9 ( V_13 -> V_29 , V_19 + 0x08 , F_12 ( V_33 ) ) ;\r\nF_9 ( V_13 -> V_29 , V_19 + 0x0c , F_13 ( V_32 ) << 24 |\r\nF_13 ( V_33 ) ) ;\r\nF_9 ( V_13 -> V_29 , V_19 + 0x10 , 0x00000000 ) ;\r\nF_9 ( V_13 -> V_29 , V_19 + 0x14 , 0x00000000 ) ;\r\nF_10 ( V_13 -> V_29 ) ;\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_14 ( struct V_9 * V_10 ,\r\nstruct V_1 * V_2 )\r\n{\r\nstruct V_12 * V_13 = V_12 ( V_10 ) ;\r\nF_15 ( & V_13 -> V_31 [ V_2 -> V_3 . V_4 ] ) ;\r\n}\r\nstatic int\r\nF_16 ( struct V_9 * V_10 ,\r\nstruct V_1 * V_2 ,\r\nstruct V_35 * V_25 )\r\n{\r\nstruct V_12 * V_13 = V_12 ( V_10 ) ;\r\nint V_31 = V_2 -> V_3 . V_4 ;\r\nif ( F_1 ( V_2 ) < 0 )\r\nreturn 0 ;\r\nreturn F_17 ( V_25 , NULL , 0 , & V_13 -> V_31 [ V_31 ] ) ;\r\n}\r\nvoid\r\nF_18 ( struct V_9 * V_10 , int V_36 )\r\n{\r\nstruct V_12 * V_13 = V_12 ( V_10 ) ;\r\nF_19 ( V_13 -> V_37 , V_36 ) ;\r\n}\r\nstatic int\r\nF_20 ( struct V_9 * V_10 ,\r\nstruct V_35 * V_25 )\r\n{\r\nstruct V_12 * V_13 = V_12 ( V_10 ) ;\r\nT_1 V_38 = V_25 -> V_38 ;\r\nT_1 V_39 ;\r\nswitch ( V_25 -> V_2 -> V_3 . V_4 ) {\r\ncase V_5 :\r\ncase V_6 : V_39 = 0x00000000 ; break;\r\ncase V_7 : V_39 = 0x00100000 ; break;\r\ncase V_8 : V_39 = 0x00200000 ; break;\r\ndefault:\r\nF_2 ( 1 ) ;\r\nreturn - V_40 ;\r\n}\r\nreturn F_21 ( V_13 -> V_37 , V_25 , 0 , 4 , V_38 , V_39 ) ;\r\n}\r\nvoid\r\nF_22 ( struct V_9 * V_10 )\r\n{\r\nstruct V_12 * V_13 = V_12 ( V_10 ) ;\r\nstruct V_14 * V_15 = V_13 -> V_15 ;\r\nstruct V_17 * V_18 = V_15 -> V_10 . V_2 . V_3 . V_18 ;\r\nT_1 V_24 = V_13 -> V_10 . V_24 ;\r\nF_4 ( V_18 , 0x002600 + ( V_24 * 4 ) , 0x80000000 , 0x00000000 ) ;\r\nF_23 ( V_15 ) ;\r\nF_5 ( V_18 , 0x002600 + ( V_24 * 4 ) , 0x00000000 ) ;\r\n}\r\nstatic void\r\nF_24 ( struct V_9 * V_10 )\r\n{\r\nstruct V_12 * V_13 = V_12 ( V_10 ) ;\r\nstruct V_14 * V_15 = V_13 -> V_15 ;\r\nstruct V_17 * V_18 = V_15 -> V_10 . V_2 . V_3 . V_18 ;\r\nT_2 V_23 = V_13 -> V_41 -> V_23 >> 12 ;\r\nT_1 V_24 = V_13 -> V_10 . V_24 ;\r\nF_5 ( V_18 , 0x002600 + ( V_24 * 4 ) , 0x80000000 | V_23 ) ;\r\nF_23 ( V_15 ) ;\r\n}\r\nvoid *\r\nF_25 ( struct V_9 * V_10 )\r\n{\r\nstruct V_12 * V_13 = V_12 ( V_10 ) ;\r\nF_26 ( NULL , & V_13 -> V_42 , V_13 -> V_43 ) ;\r\nF_27 ( & V_13 -> V_37 ) ;\r\nF_15 ( & V_13 -> V_43 ) ;\r\nF_15 ( & V_13 -> V_29 ) ;\r\nF_15 ( & V_13 -> V_44 ) ;\r\nF_15 ( & V_13 -> V_41 ) ;\r\nreturn V_13 ;\r\n}\r\nint\r\nF_28 ( struct V_14 * V_15 , T_2 V_42 , T_2 V_45 ,\r\nconst struct V_46 * V_47 ,\r\nstruct V_12 * V_13 )\r\n{\r\nstruct V_17 * V_18 = V_15 -> V_10 . V_2 . V_3 . V_18 ;\r\nint V_20 ;\r\nV_20 = F_29 ( & V_48 , & V_15 -> V_10 ,\r\n0x10000 , 0x1000 , false , V_42 , V_45 ,\r\n( 1ULL << V_5 ) |\r\n( 1ULL << V_6 ) |\r\n( 1ULL << V_7 ) |\r\n( 1ULL << V_8 ) ,\r\n0 , 0xc00000 , 0x2000 , V_47 , & V_13 -> V_10 ) ;\r\nV_13 -> V_15 = V_15 ;\r\nif ( V_20 )\r\nreturn V_20 ;\r\nV_20 = F_30 ( V_18 , 0x0200 , 0x1000 , true , V_13 -> V_10 . V_22 ,\r\n& V_13 -> V_41 ) ;\r\nif ( V_20 )\r\nreturn V_20 ;\r\nV_20 = F_30 ( V_18 , 0x1200 , 0 , true , V_13 -> V_10 . V_22 ,\r\n& V_13 -> V_29 ) ;\r\nif ( V_20 )\r\nreturn V_20 ;\r\nV_20 = F_30 ( V_18 , 0x4000 , 0 , false , V_13 -> V_10 . V_22 ,\r\n& V_13 -> V_43 ) ;\r\nif ( V_20 )\r\nreturn V_20 ;\r\nV_20 = F_31 ( V_18 , 0x8000 , 16 , V_13 -> V_10 . V_22 , & V_13 -> V_37 ) ;\r\nif ( V_20 )\r\nreturn V_20 ;\r\nreturn F_26 ( V_13 -> V_10 . V_42 , & V_13 -> V_42 , V_13 -> V_43 ) ;\r\n}
