\hypertarget{maglev-ir-x64_8cc}{}\doxysection{/mnt/\+V8\+Source\+Code/src/maglev/x64/maglev-\/ir-\/x64.cc File Reference}
\label{maglev-ir-x64_8cc}\index{/mnt/V8SourceCode/src/maglev/x64/maglev-\/ir-\/x64.cc@{/mnt/V8SourceCode/src/maglev/x64/maglev-\/ir-\/x64.cc}}
{\ttfamily \#include \char`\"{}src/base/logging.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/interface-\/descriptors-\/inl.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/x64/assembler-\/x64-\/inl.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/x64/assembler-\/x64.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/x64/register-\/x64.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/common/globals.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/maglev/maglev-\/assembler-\/inl.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/maglev/maglev-\/graph-\/processor.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/maglev/maglev-\/graph.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/maglev/maglev-\/ir-\/inl.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/maglev/maglev-\/ir.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/objects/feedback-\/cell.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/objects/instance-\/type.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/objects/js-\/function.\+h\char`\"{}}\newline
Include dependency graph for maglev-\/ir-\/x64.cc\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{maglev-ir-x64_8cc__incl}
\end{center}
\end{figure}
\doxysubsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
 \mbox{\hyperlink{namespacev8}{v8}}
\begin{DoxyCompactList}\small\item\em This file provides additional API on top of the default one for making API calls, which come from embedder C++ functions. \end{DoxyCompactList}\item 
 \mbox{\hyperlink{namespacev8_1_1internal}{v8\+::internal}}
\item 
 \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev}{v8\+::internal\+::maglev}}
\item 
 \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-x64_8cc_03}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/ir-\/x64.\+cc\}}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{maglev-ir-x64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\+\_\+\+\_\+}}~masm-\/$>$
\item 
\#define \mbox{\hyperlink{maglev-ir-x64_8cc_aa55e60a38dcc24d0b4063354442b81f8}{DEF\+\_\+\+BITWISE\+\_\+\+BINOP}}(Instruction,  opcode)
\item 
\#define \mbox{\hyperlink{maglev-ir-x64_8cc_a37a82e6bf96739581ac8343802e69b32}{DEF\+\_\+\+SHIFT\+\_\+\+BINOP}}(Instruction,  opcode)
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum class \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-x64_8cc_03_ad3a91e5844a9355d215f16ceb4fe3cb0}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/ir-\/x64.\+cc\}\+::\+Reduce\+Interrupt\+Budget\+Type}} \{ \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-x64_8cc_03_ad3a91e5844a9355d215f16ceb4fe3cb0a5abf964b8f1290e57e3247b3c8b7d6ce}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/ir-\/x64.\+cc\}\+::k\+Loop}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-x64_8cc_03_ad3a91e5844a9355d215f16ceb4fe3cb0ad7ec42086e89c1b1ffe3a16edfc12ef3}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/ir-\/x64.\+cc\}\+::k\+Return}}
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-x64_8cc_03_a10db00f9db4522e05bbe69de9f1c4773}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/ir-\/x64.\+cc\}\+::\+Handle\+Interrupts\+And\+Tiering}} (Maglev\+Assembler $\ast$masm, Zone\+Label\+Ref done, Node $\ast$node, Reduce\+Interrupt\+Budget\+Type type)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-x64_8cc_03_a2925cb3ad4715cb1ed2f3e791877cf7d}{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/ir-\/x64.\+cc\}\+::\+Generate\+Reduce\+Interrupt\+Budget}} (Maglev\+Assembler $\ast$masm, Node $\ast$node, Register feedback\+\_\+cell, Reduce\+Interrupt\+Budget\+Type type, \mbox{\hyperlink{classint}{int}} amount)
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{maglev-ir-x64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}\label{maglev-ir-x64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}} 
\index{maglev-\/ir-\/x64.cc@{maglev-\/ir-\/x64.cc}!\_\_@{\_\_}}
\index{\_\_@{\_\_}!maglev-\/ir-\/x64.cc@{maglev-\/ir-\/x64.cc}}
\doxysubsubsection{\texorpdfstring{\_\_}{\_\_}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+~masm-\/$>$}



Definition at line 24 of file maglev-\/ir-\/x64.\+cc.

\mbox{\Hypertarget{maglev-ir-x64_8cc_aa55e60a38dcc24d0b4063354442b81f8}\label{maglev-ir-x64_8cc_aa55e60a38dcc24d0b4063354442b81f8}} 
\index{maglev-\/ir-\/x64.cc@{maglev-\/ir-\/x64.cc}!DEF\_BITWISE\_BINOP@{DEF\_BITWISE\_BINOP}}
\index{DEF\_BITWISE\_BINOP@{DEF\_BITWISE\_BINOP}!maglev-\/ir-\/x64.cc@{maglev-\/ir-\/x64.cc}}
\doxysubsubsection{\texorpdfstring{DEF\_BITWISE\_BINOP}{DEF\_BITWISE\_BINOP}}
{\footnotesize\ttfamily \#define DEF\+\_\+\+BITWISE\+\_\+\+BINOP(\begin{DoxyParamCaption}\item[{}]{Instruction,  }\item[{}]{opcode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} Instruction::SetValueLocationConstraints() \{              \(\backslash\)}
\DoxyCodeLine{    UseRegister(left\_input());                                   \(\backslash\)}
\DoxyCodeLine{    if (TryGetInt32ConstantInput(kRightIndex)) \{                 \(\backslash\)}
\DoxyCodeLine{      UseAny(right\_input());                                     \(\backslash\)}
\DoxyCodeLine{    \} \textcolor{keywordflow}{else} \{                                                     \(\backslash\)}
\DoxyCodeLine{      UseRegister(right\_input());                                \(\backslash\)}
\DoxyCodeLine{    \}                                                            \(\backslash\)}
\DoxyCodeLine{    DefineSameAsFirst(\textcolor{keyword}{this});                                     \(\backslash\)}
\DoxyCodeLine{  \}                                                              \(\backslash\)}
\DoxyCodeLine{                                                                 \(\backslash\)}
\DoxyCodeLine{  void Instruction::GenerateCode(MaglevAssembler* masm,          \(\backslash\)}
\DoxyCodeLine{                                 \textcolor{keyword}{const} ProcessingState\& state) \{ \(\backslash\)}
\DoxyCodeLine{    Register left = \mbox{\hyperlink{namespacev8_1_1internal_1_1baseline_1_1detail_a450f5b361fd7a23e53871dbcc351422e}{ToRegister}}(left\_input());                    \(\backslash\)}
\DoxyCodeLine{    if (!right\_input().operand().IsRegister()) \{                 \(\backslash\)}
\DoxyCodeLine{      auto right\_const = TryGetInt32ConstantInput(kRightIndex);  \(\backslash\)}
\DoxyCodeLine{      DCHECK(right\_const);                                       \(\backslash\)}
\DoxyCodeLine{      \_\_ opcode(left, Immediate(*right\_const));                  \(\backslash\)}
\DoxyCodeLine{    \} \textcolor{keywordflow}{else} \{                                                     \(\backslash\)}
\DoxyCodeLine{      Register right = \mbox{\hyperlink{namespacev8_1_1internal_1_1baseline_1_1detail_a450f5b361fd7a23e53871dbcc351422e}{ToRegister}}(right\_input());                \(\backslash\)}
\DoxyCodeLine{      \_\_ opcode(left, right);                                    \(\backslash\)}
\DoxyCodeLine{    \}                                                            \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}


Definition at line 474 of file maglev-\/ir-\/x64.\+cc.

\mbox{\Hypertarget{maglev-ir-x64_8cc_a37a82e6bf96739581ac8343802e69b32}\label{maglev-ir-x64_8cc_a37a82e6bf96739581ac8343802e69b32}} 
\index{maglev-\/ir-\/x64.cc@{maglev-\/ir-\/x64.cc}!DEF\_SHIFT\_BINOP@{DEF\_SHIFT\_BINOP}}
\index{DEF\_SHIFT\_BINOP@{DEF\_SHIFT\_BINOP}!maglev-\/ir-\/x64.cc@{maglev-\/ir-\/x64.cc}}
\doxysubsubsection{\texorpdfstring{DEF\_SHIFT\_BINOP}{DEF\_SHIFT\_BINOP}}
{\footnotesize\ttfamily \#define DEF\+\_\+\+SHIFT\+\_\+\+BINOP(\begin{DoxyParamCaption}\item[{}]{Instruction,  }\item[{}]{opcode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} Instruction::SetValueLocationConstraints() \{                 \(\backslash\)}
\DoxyCodeLine{    UseRegister(left\_input());                                      \(\backslash\)}
\DoxyCodeLine{    if (TryGetInt32ConstantInput(kRightIndex)) \{                    \(\backslash\)}
\DoxyCodeLine{      UseAny(right\_input());                                        \(\backslash\)}
\DoxyCodeLine{    \} \textcolor{keywordflow}{else} \{                                                        \(\backslash\)}
\DoxyCodeLine{      UseFixed(right\_input(), rcx);                                 \(\backslash\)}
\DoxyCodeLine{    \}                                                               \(\backslash\)}
\DoxyCodeLine{    DefineSameAsFirst(\textcolor{keyword}{this});                                        \(\backslash\)}
\DoxyCodeLine{  \}                                                                 \(\backslash\)}
\DoxyCodeLine{                                                                    \(\backslash\)}
\DoxyCodeLine{  void Instruction::GenerateCode(MaglevAssembler* masm,             \(\backslash\)}
\DoxyCodeLine{                                 \textcolor{keyword}{const} ProcessingState\& state) \{    \(\backslash\)}
\DoxyCodeLine{    Register left = \mbox{\hyperlink{namespacev8_1_1internal_1_1baseline_1_1detail_a450f5b361fd7a23e53871dbcc351422e}{ToRegister}}(left\_input());                       \(\backslash\)}
\DoxyCodeLine{    if (\textcolor{keyword}{auto} right\_const = TryGetInt32ConstantInput(kRightIndex)) \{ \(\backslash\)}
\DoxyCodeLine{      DCHECK(right\_const);                                          \(\backslash\)}
\DoxyCodeLine{      int right = *right\_const \& 31;                                \(\backslash\)}
\DoxyCodeLine{      if (right != 0) \{                                             \(\backslash\)}
\DoxyCodeLine{        \_\_ opcode(left, Immediate(right));                          \(\backslash\)}
\DoxyCodeLine{      \}                                                             \(\backslash\)}
\DoxyCodeLine{    \} \textcolor{keywordflow}{else} \{                                                        \(\backslash\)}
\DoxyCodeLine{      DCHECK\_EQ(rcx, \mbox{\hyperlink{namespacev8_1_1internal_1_1baseline_1_1detail_a450f5b361fd7a23e53871dbcc351422e}{ToRegister}}(right\_input()));                    \(\backslash\)}
\DoxyCodeLine{      \_\_ opcode\#\#\_cl(left);                                         \(\backslash\)}
\DoxyCodeLine{    \}                                                               \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}


Definition at line 502 of file maglev-\/ir-\/x64.\+cc.

