$date
  Tue May 01 20:22:03 2018
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 8 ! reg_data_input[7:0] $end
$var reg 2 " reg_num_input[1:0] $end
$var reg 1 # enable_input $end
$var reg 1 $ clk_input $end
$scope module display_test $end
$var reg 8 % reg_data[7:0] $end
$var reg 2 & reg_num[1:0] $end
$var reg 1 ' enable $end
$var reg 1 ( clk $end
$upscope $end
$enddefinitions $end
#0
b10000001 !
b00 "
1#
1$
b10000001 %
b00 &
1'
1(
#1000000
0$
0(
#2000000
b10 "
0#
1$
b10 &
0'
1(
#3000000
0$
0(
#4000000
b00000011 !
1#
1$
b00000011 %
1'
1(
#5000000
0$
0(
#6000000
b11 "
1$
b11 &
1(
#7000000
0$
0(
#8000000
b11111111 !
b01 "
0#
1$
b11111111 %
b01 &
0'
1(
#9000000
0$
0(
#10000000
b10101010 !
b00 "
1#
1$
b10101010 %
b00 &
1'
1(
#11000000
0$
0(
#12000000
