<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 8.0.5 (20230430.1635)
 -->
<!-- Title: inheritance04e557506f Pages: 1 -->
<svg width="0pt" height="864pt"
 viewBox="0.00 0.00 0.13 864.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(0.000599626 0.000599626) rotate(0) translate(4 1440893.38)">
<title>inheritance04e557506f</title>
<!-- Block -->
<g id="node1" class="node">
<title>Block</title>
<g id="a_node1"><a xlink:href="../pyVHDLParser.Blocks.html#pyVHDLParser.Blocks.Block" xlink:title="Base&#45;class for all :term:`block` classes." target="_top">
<polygon fill="white" stroke="#1e90ff" points="54,-720453.94 0,-720453.94 0,-720435.44 54,-720435.44 54,-720453.94"/>
<text text-anchor="middle" x="27" y="-720440.44" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">Block</text>
</a>
</g>
</g>
<!-- ConditionBlock -->
<g id="node2" class="node">
<title>ConditionBlock</title>
<g id="a_node2"><a xlink:href="../pyVHDLParser/pyVHDLParser.Blocks.ControlStructure.WhileLoop.html#pyVHDLParser.Blocks.ControlStructure.WhileLoop.ConditionBlock" xlink:title="ConditionBlock" target="_top">
<polygon fill="white" stroke="#1e90ff" points="211,-1440889.38 90,-1440889.38 90,0 211,0 211,-1440889.38"/>
<text text-anchor="middle" x="150.5" y="-1440875.88" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">ConditionBlock</text>
</a>
</g>
</g>
<!-- Block&#45;&gt;ConditionBlock -->
<g id="edge1" class="edge">
<title>Block&#45;&gt;ConditionBlock</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M54.36,-720444.69C63.2,-720444.69 73.48,-720444.69 83.95,-720444.69"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="84.78,-720446.44 89.78,-720444.69 84.78,-720442.94 84.78,-720446.44"/>
</g>
</g>
</svg>
