/*module mux( sel, I0, I1, I2, I3, Y);

input I0, I1, I2, I3;
input [1:0] sel;
output reg Y;

always @ (I0 & I1 & I2 & I3 &sel) 
begin
case(sel)
2'b00:Y=I0;
2'b01:Y=I1;
2'b10:Y=I2;
2'b11:Y=I3;
endcase
end
endmodule
*/
module m41 ( a, b, c, d, s0, s1, out);

input wire a, b, c, d;
input wire s0, s1;
output reg out;

always @ (a or b or c or d or s0, s1)
begin

case (s0 | s1)
2'b00 : out <= a;
2'b01 : out <= b;
2'b10 : out <= c;
2'b11 : out <= d;
endcase

end

endmodule