module moore_eqdet_tb;
  reg w1,w2,clk,reset; wire wz;
  moore_eqdet eq(w1,w2,wz,clk,reset);
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars;
    clk=1'b0; reset=1'b1;
    #15 reset=1'b0;
  end
  always #5 clk=~clk;
  initial begin
    #12 w1=0; w2=1;
    #10 w1=1;w2=1;
    #10 w1=0;w2=1;
    #10 w1=0;w2=0;
    #10 w1=0;w2=1;
    #10 w1=0;w2=0;
    
    #100 $finish;
  end
endmodule
  
