#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jul 11 12:04:55 2018
# Process ID: 2528
# Current directory: D:/Work/vivadoProject/ad9142/ad9142
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7116 D:\Work\vivadoProject\ad9142\ad9142\ad9142.xpr
# Log file: D:/Work/vivadoProject/ad9142/ad9142/vivado.log
# Journal file: D:/Work/vivadoProject/ad9142/ad9142\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Work/vivadoProject/ad9142/ad9142/ad9142.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Kharitonov_AY/WORKSPACE/dac/ad9142/ad9142' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/Work/adc/ip_repo', nor could it be found using path 'C:/Users/Kharitonov_AY/WORKSPACE/adc/ip_repo'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/Work/tsos/ip_repo/tribuffer_1.0', nor could it be found using path 'C:/Users/Kharitonov_AY/WORKSPACE/tsos/ip_repo/tribuffer_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Work/vivadoProject/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Work/adc/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Work/tsos/ip_repo/tribuffer_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'dac_design.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
dac_design_tribuffer_0_0
dac_design_DifferentialOutBuffer_0_0
dac_design_DifferentialOutBuffer_1_0
dac_design_DifferentialOutBuffer_2_0

open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 808.895 ; gain = 130.969
update_compile_order -fileset sources_1
open_bd_design {D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- rs.local:user:DifferentialOutBuffer:1.0 - DifferentialOutBuffer_0
Adding cell -- rs.local:user:DifferentialOutBuffer:1.0 - DifferentialOutBuffer_1
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- rs.local:user:DifferentialOutBuffer:1.0 - DifferentialOutBuffer_2
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- rs.local:user:handmadedds:1.0 - handmadedds_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- rs.local:user:tribuffer:1.0 - tribuffer_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /DAC_CLKP(clk) and /DifferentialOutBuffer_0/outp(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DAC_CLKM(clk) and /DifferentialOutBuffer_0/outm(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DAC_DCIP(clk) and /DifferentialOutBuffer_1/outp(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DAC_DCIM(clk) and /DifferentialOutBuffer_1/outm(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /SPI_CLK(clk) and /processing_system7_0/SPI0_SCLK_O(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /ila_0/probe2(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /DifferentialOutBuffer_1/ins(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out4(clk) and /DifferentialOutBuffer_0/ins(undef)
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <dac_design> from BD file <D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 927.578 ; gain = 99.176
launch_sdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
startgroup
set_property -dict [list CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {300.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_CLKOUT0_DIVIDE_F {18} CONFIG.MMCM_CLKOUT1_DIVIDE {18} CONFIG.MMCM_CLKOUT2_DIVIDE {9} CONFIG.CLKOUT1_JITTER {159.475} CONFIG.CLKOUT1_PHASE_ERROR {105.461} CONFIG.CLKOUT2_JITTER {159.475} CONFIG.CLKOUT2_PHASE_ERROR {105.461} CONFIG.CLKOUT3_JITTER {137.681} CONFIG.CLKOUT3_PHASE_ERROR {105.461} CONFIG.CLKOUT4_JITTER {111.879} CONFIG.CLKOUT4_PHASE_ERROR {105.461}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
Wrote  : <D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ui/bd_dc19b177.ui> 
reset_run synth_1
reset_run dac_design_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_clk_wiz_0_0/dac_design_clk_wiz_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd

[Wed Jul 11 14:53:47 2018] Launched dac_design_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
dac_design_clk_wiz_0_0_synth_1: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/dac_design_clk_wiz_0_0_synth_1/runme.log
synth_1: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/synth_1/runme.log
[Wed Jul 11 14:53:47 2018] Launched impl_1...
Run output will be captured here: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/runme.log
startgroup
set_property -dict [list CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {200.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20} CONFIG.MMCM_CLKOUT1_DIVIDE {20} CONFIG.MMCM_CLKOUT2_DIVIDE {10} CONFIG.MMCM_CLKOUT3_DIVIDE {5} CONFIG.CLKOUT1_JITTER {151.636} CONFIG.CLKOUT1_PHASE_ERROR {98.575} CONFIG.CLKOUT2_JITTER {151.636} CONFIG.CLKOUT2_PHASE_ERROR {98.575} CONFIG.CLKOUT3_JITTER {130.958} CONFIG.CLKOUT3_PHASE_ERROR {98.575} CONFIG.CLKOUT4_JITTER {114.829} CONFIG.CLKOUT4_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {350.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {14} CONFIG.MMCM_CLKOUT0_DIVIDE_F {28} CONFIG.MMCM_CLKOUT1_DIVIDE {28} CONFIG.MMCM_CLKOUT2_DIVIDE {14} CONFIG.MMCM_CLKOUT3_DIVIDE {4} CONFIG.CLKOUT1_JITTER {116.371} CONFIG.CLKOUT1_PHASE_ERROR {79.592} CONFIG.CLKOUT2_JITTER {116.371} CONFIG.CLKOUT2_PHASE_ERROR {79.592} CONFIG.CLKOUT3_JITTER {102.665} CONFIG.CLKOUT3_PHASE_ERROR {79.592} CONFIG.CLKOUT4_JITTER {82.087} CONFIG.CLKOUT4_PHASE_ERROR {79.592}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
reset_run synth_1
reset_run dac_design_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_clk_wiz_0_0/dac_design_clk_wiz_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd

[Wed Jul 11 15:12:00 2018] Launched dac_design_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
dac_design_clk_wiz_0_0_synth_1: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/dac_design_clk_wiz_0_0_synth_1/runme.log
synth_1: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/synth_1/runme.log
[Wed Jul 11 15:12:00 2018] Launched impl_1...
Run output will be captured here: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/runme.log
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {40.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {40.000} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {400.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {12} CONFIG.MMCM_CLKOUT0_DIVIDE_F {30} CONFIG.MMCM_CLKOUT1_DIVIDE {30} CONFIG.MMCM_CLKOUT2_DIVIDE {12} CONFIG.MMCM_CLKOUT3_DIVIDE {3} CONFIG.CLKOUT1_JITTER {139.033} CONFIG.CLKOUT1_PHASE_ERROR {87.180} CONFIG.CLKOUT2_JITTER {139.033} CONFIG.CLKOUT2_PHASE_ERROR {87.180} CONFIG.CLKOUT3_JITTER {115.831} CONFIG.CLKOUT3_PHASE_ERROR {87.180} CONFIG.CLKOUT4_JITTER {90.074} CONFIG.CLKOUT4_PHASE_ERROR {87.180}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
reset_run synth_1
reset_run dac_design_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_clk_wiz_0_0/dac_design_clk_wiz_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd

[Wed Jul 11 15:17:46 2018] Launched dac_design_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
dac_design_clk_wiz_0_0_synth_1: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/dac_design_clk_wiz_0_0_synth_1/runme.log
synth_1: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/synth_1/runme.log
[Wed Jul 11 15:17:46 2018] Launched impl_1...
Run output will be captured here: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dac_design_clk_wiz_0_0, cache-ID = 57564f22f23ca646; cache size = 27.380 MB.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_clk_wiz_0_0/dac_design_clk_wiz_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
[Wed Jul 11 15:20:22 2018] Launched impl_1...
Run output will be captured here: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/runme.log
make_wrapper -files [get_files D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd] -top
ERROR: [BD 41-1665] Unable to generate top-level wrapper HDL for the BD-design 'dac_design.bd' is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
dac_design_tribuffer_0_0
dac_design_DifferentialOutBuffer_0_0
dac_design_DifferentialOutBuffer_1_0
dac_design_DifferentialOutBuffer_2_0

ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
update_ip_catalog -rebuild -repo_path d:/Work/vivadoProject/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Work/vivadoProject/ip_repo'
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'rs.local:user:handmadedds:1.0'. The one found in IP location 'd:/Work/vivadoProject/ip_repo/handmadedds_1.0' will take precedence over the same IP in location d:/Work/vivadoProject/ip_repo/ip_repo/handmadedds_1.0
update_ip_catalog -rebuild -repo_path d:/Work/vivadoProject/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Work/vivadoProject/ip_repo'
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'rs.local:user:handmadedds:1.0'. The one found in IP location 'd:/Work/vivadoProject/ip_repo/handmadedds_1.0' will take precedence over the same IP in location d:/Work/vivadoProject/ip_repo/ip_repo/handmadedds_1.0
update_ip_catalog -rebuild -repo_path d:/Work/vivadoProject/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Work/vivadoProject/ip_repo'
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'rs.local:user:handmadedds:1.0'. The one found in IP location 'd:/Work/vivadoProject/ip_repo/handmadedds_1.0' will take precedence over the same IP in location d:/Work/vivadoProject/ip_repo/ip_repo/handmadedds_1.0
update_ip_catalog -rebuild -repo_path d:/Work/vivadoProject/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Work/vivadoProject/ip_repo'
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'rs.local:user:handmadedds:1.0'. The one found in IP location 'd:/Work/vivadoProject/ip_repo/handmadedds_1.0' will take precedence over the same IP in location d:/Work/vivadoProject/ip_repo/ip_repo/handmadedds_1.0
reset_run synth_1
reset_run dac_design_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
VHDL Output written to : D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.vhd
VHDL Output written to : D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/sim/dac_design.vhd
VHDL Output written to : D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hdl/dac_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block handmadedds_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tribuffer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_auto_pc_0/dac_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design.hwh
Generated Block Design Tcl file D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design_bd.tcl
Generated Hardware Definition File D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dac_design_clk_wiz_0_0, cache-ID = 57564f22f23ca646; cache size = 27.380 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dac_design_auto_pc_0, cache-ID = 6cea5816ef956c05; cache size = 27.380 MB.
[Wed Jul 11 15:28:19 2018] Launched dac_design_processing_system7_0_0_synth_1, dac_design_handmadedds_0_0_synth_1, synth_1...
Run output will be captured here:
dac_design_processing_system7_0_0_synth_1: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/dac_design_processing_system7_0_0_synth_1/runme.log
dac_design_handmadedds_0_0_synth_1: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/dac_design_handmadedds_0_0_synth_1/runme.log
synth_1: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/synth_1/runme.log
[Wed Jul 11 15:28:19 2018] Launched impl_1...
Run output will be captured here: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1563.078 ; gain = 118.156
set_property location {2 605 216} [get_bd_cells clk_wiz_0]
set_property location {2 646 100} [get_bd_cells clk_wiz_0]
reset_run impl_1
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {24} CONFIG.MMCM_CLKOUT1_DIVIDE {24} CONFIG.CLKOUT1_JITTER {132.683} CONFIG.CLKOUT2_JITTER {132.683}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
Wrote  : <D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ui/bd_dc19b177.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
VHDL Output written to : D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.vhd
VHDL Output written to : D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/sim/dac_design.vhd
VHDL Output written to : D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hdl/dac_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block handmadedds_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tribuffer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_auto_pc_0/dac_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design.hwh
Generated Block Design Tcl file D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design_bd.tcl
Generated Hardware Definition File D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dac_design_clk_wiz_0_0, cache-ID = 5593c6e066845f26; cache size = 28.692 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dac_design_auto_pc_0, cache-ID = 6cea5816ef956c05; cache size = 28.692 MB.
[Wed Jul 11 15:35:11 2018] Launched dac_design_handmadedds_0_0_synth_1, synth_1...
Run output will be captured here:
dac_design_handmadedds_0_0_synth_1: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/dac_design_handmadedds_0_0_synth_1/runme.log
synth_1: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/synth_1/runme.log
[Wed Jul 11 15:35:12 2018] Launched impl_1...
Run output will be captured here: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1606.469 ; gain = 42.496
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {400.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {400.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {3} CONFIG.MMCM_CLKOUT1_DIVIDE {3} CONFIG.CLKOUT1_JITTER {90.074} CONFIG.CLKOUT2_JITTER {90.074}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
VHDL Output written to : D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.vhd
VHDL Output written to : D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/sim/dac_design.vhd
VHDL Output written to : D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hdl/dac_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block handmadedds_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tribuffer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_auto_pc_0/dac_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design.hwh
Generated Block Design Tcl file D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design_bd.tcl
Generated Hardware Definition File D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dac_design_auto_pc_0, cache-ID = 6cea5816ef956c05; cache size = 28.692 MB.
[Wed Jul 11 15:37:56 2018] Launched dac_design_handmadedds_0_0_synth_1, dac_design_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
dac_design_handmadedds_0_0_synth_1: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/dac_design_handmadedds_0_0_synth_1/runme.log
dac_design_clk_wiz_0_0_synth_1: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/dac_design_clk_wiz_0_0_synth_1/runme.log
synth_1: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/synth_1/runme.log
[Wed Jul 11 15:37:56 2018] Launched impl_1...
Run output will be captured here: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1654.699 ; gain = 29.809
open_run impl_1
INFO: [Netlist 29-17] Analyzing 173 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'dac_design_i/DifferentialOutBuffer_0/ins' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_DifferentialOutBuffer_0_0/dac_design_DifferentialOutBuffer_0_0/dac_design_DifferentialOutBuffer_2_0.edf:102]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'dac_design_i/DifferentialOutBuffer_1/ins' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_DifferentialOutBuffer_1_0/dac_design_DifferentialOutBuffer_1_0/dac_design_DifferentialOutBuffer_2_0.edf:102]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'dac_design_i/DifferentialOutBuffer_2/ins' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_DifferentialOutBuffer_2_0/dac_design_DifferentialOutBuffer_2_0/dac_design_DifferentialOutBuffer_2_0.edf:102]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'dac_design_i/tribuffer_0/data_cnt' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0.edf:113]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dac_design_i/tribuffer_0/data_cnt' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0.edf:114]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'dac_design_i/tribuffer_0/data_cnt' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0.edf:115]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'dac_design_i/tribuffer_0/data_in' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0.edf:122]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dac_design_i/tribuffer_0/data_in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0.edf:123]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'dac_design_i/tribuffer_0/data_in' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0.edf:124]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'dac_design_i/tribuffer_0/data_out' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0.edf:140]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dac_design_i/tribuffer_0/data_out' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0.edf:141]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'dac_design_i/tribuffer_0/data_out' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0.edf:142]
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.743 . Memory (MB): peak = 2352.273 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.744 . Memory (MB): peak = 2352.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 48 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 2436.953 ; gain = 778.801
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
write_hwdef -force  -file D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
zip_exception: Failed to open zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf is already open for writinglaunch_sdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd}
launch_sdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 11 18:06:35 2018...
