#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17e7e20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17e7fb0 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x17f88b0 .functor NOT 1, L_0x1826380, C4<0>, C4<0>, C4<0>;
L_0x1826110 .functor XOR 25, L_0x1825fd0, L_0x1826070, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1826270 .functor XOR 25, L_0x1826110, L_0x18261d0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x181fb40_0 .net *"_ivl_10", 24 0, L_0x18261d0;  1 drivers
v0x181fc40_0 .net *"_ivl_12", 24 0, L_0x1826270;  1 drivers
v0x181fd20_0 .net *"_ivl_2", 24 0, L_0x1825f30;  1 drivers
v0x181fde0_0 .net *"_ivl_4", 24 0, L_0x1825fd0;  1 drivers
v0x181fec0_0 .net *"_ivl_6", 24 0, L_0x1826070;  1 drivers
v0x181fff0_0 .net *"_ivl_8", 24 0, L_0x1826110;  1 drivers
v0x18200d0_0 .net "a", 0 0, v0x181bd30_0;  1 drivers
v0x1820170_0 .net "b", 0 0, v0x181bdf0_0;  1 drivers
v0x1820210_0 .net "c", 0 0, v0x181be90_0;  1 drivers
v0x18202b0_0 .var "clk", 0 0;
v0x1820350_0 .net "d", 0 0, v0x181bfd0_0;  1 drivers
v0x18203f0_0 .net "e", 0 0, v0x181c0c0_0;  1 drivers
v0x1820490_0 .net "out_dut", 24 0, L_0x18227f0;  1 drivers
v0x1820530_0 .net "out_ref", 24 0, L_0x17f8f90;  1 drivers
v0x18205d0_0 .var/2u "stats1", 159 0;
v0x1820690_0 .var/2u "strobe", 0 0;
v0x1820750_0 .net "tb_match", 0 0, L_0x1826380;  1 drivers
v0x1820810_0 .net "tb_mismatch", 0 0, L_0x17f88b0;  1 drivers
L_0x1825f30 .concat [ 25 0 0 0], L_0x17f8f90;
L_0x1825fd0 .concat [ 25 0 0 0], L_0x17f8f90;
L_0x1826070 .concat [ 25 0 0 0], L_0x18227f0;
L_0x18261d0 .concat [ 25 0 0 0], L_0x17f8f90;
L_0x1826380 .cmp/eeq 25, L_0x1825f30, L_0x1826270;
S_0x17e8140 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x17e7fb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x17e88c0 .functor NOT 25, L_0x1821350, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x17f8f90 .functor XOR 25, L_0x17e88c0, L_0x18214a0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x17f5620_0 .net *"_ivl_0", 4 0, L_0x18208f0;  1 drivers
v0x17f5f20_0 .net *"_ivl_10", 24 0, L_0x1821350;  1 drivers
v0x17f6820_0 .net *"_ivl_12", 24 0, L_0x17e88c0;  1 drivers
v0x181b080_0 .net *"_ivl_14", 24 0, L_0x18214a0;  1 drivers
v0x181b160_0 .net *"_ivl_2", 4 0, L_0x1820aa0;  1 drivers
v0x181b290_0 .net *"_ivl_4", 4 0, L_0x1820cc0;  1 drivers
v0x181b370_0 .net *"_ivl_6", 4 0, L_0x1820ee0;  1 drivers
v0x181b450_0 .net *"_ivl_8", 4 0, L_0x1821130;  1 drivers
v0x181b530_0 .net "a", 0 0, v0x181bd30_0;  alias, 1 drivers
v0x181b5f0_0 .net "b", 0 0, v0x181bdf0_0;  alias, 1 drivers
v0x181b6b0_0 .net "c", 0 0, v0x181be90_0;  alias, 1 drivers
v0x181b770_0 .net "d", 0 0, v0x181bfd0_0;  alias, 1 drivers
v0x181b830_0 .net "e", 0 0, v0x181c0c0_0;  alias, 1 drivers
v0x181b8f0_0 .net "out", 24 0, L_0x17f8f90;  alias, 1 drivers
LS_0x18208f0_0_0 .concat [ 1 1 1 1], v0x181bd30_0, v0x181bd30_0, v0x181bd30_0, v0x181bd30_0;
LS_0x18208f0_0_4 .concat [ 1 0 0 0], v0x181bd30_0;
L_0x18208f0 .concat [ 4 1 0 0], LS_0x18208f0_0_0, LS_0x18208f0_0_4;
LS_0x1820aa0_0_0 .concat [ 1 1 1 1], v0x181bdf0_0, v0x181bdf0_0, v0x181bdf0_0, v0x181bdf0_0;
LS_0x1820aa0_0_4 .concat [ 1 0 0 0], v0x181bdf0_0;
L_0x1820aa0 .concat [ 4 1 0 0], LS_0x1820aa0_0_0, LS_0x1820aa0_0_4;
LS_0x1820cc0_0_0 .concat [ 1 1 1 1], v0x181be90_0, v0x181be90_0, v0x181be90_0, v0x181be90_0;
LS_0x1820cc0_0_4 .concat [ 1 0 0 0], v0x181be90_0;
L_0x1820cc0 .concat [ 4 1 0 0], LS_0x1820cc0_0_0, LS_0x1820cc0_0_4;
LS_0x1820ee0_0_0 .concat [ 1 1 1 1], v0x181bfd0_0, v0x181bfd0_0, v0x181bfd0_0, v0x181bfd0_0;
LS_0x1820ee0_0_4 .concat [ 1 0 0 0], v0x181bfd0_0;
L_0x1820ee0 .concat [ 4 1 0 0], LS_0x1820ee0_0_0, LS_0x1820ee0_0_4;
LS_0x1821130_0_0 .concat [ 1 1 1 1], v0x181c0c0_0, v0x181c0c0_0, v0x181c0c0_0, v0x181c0c0_0;
LS_0x1821130_0_4 .concat [ 1 0 0 0], v0x181c0c0_0;
L_0x1821130 .concat [ 4 1 0 0], LS_0x1821130_0_0, LS_0x1821130_0_4;
LS_0x1821350_0_0 .concat [ 5 5 5 5], L_0x1821130, L_0x1820ee0, L_0x1820cc0, L_0x1820aa0;
LS_0x1821350_0_4 .concat [ 5 0 0 0], L_0x18208f0;
L_0x1821350 .concat [ 20 5 0 0], LS_0x1821350_0_0, LS_0x1821350_0_4;
LS_0x18214a0_0_0 .concat [ 1 1 1 1], v0x181c0c0_0, v0x181bfd0_0, v0x181be90_0, v0x181bdf0_0;
LS_0x18214a0_0_4 .concat [ 1 1 1 1], v0x181bd30_0, v0x181c0c0_0, v0x181bfd0_0, v0x181be90_0;
LS_0x18214a0_0_8 .concat [ 1 1 1 1], v0x181bdf0_0, v0x181bd30_0, v0x181c0c0_0, v0x181bfd0_0;
LS_0x18214a0_0_12 .concat [ 1 1 1 1], v0x181be90_0, v0x181bdf0_0, v0x181bd30_0, v0x181c0c0_0;
LS_0x18214a0_0_16 .concat [ 1 1 1 1], v0x181bfd0_0, v0x181be90_0, v0x181bdf0_0, v0x181bd30_0;
LS_0x18214a0_0_20 .concat [ 1 1 1 1], v0x181c0c0_0, v0x181bfd0_0, v0x181be90_0, v0x181bdf0_0;
LS_0x18214a0_0_24 .concat [ 1 0 0 0], v0x181bd30_0;
LS_0x18214a0_1_0 .concat [ 4 4 4 4], LS_0x18214a0_0_0, LS_0x18214a0_0_4, LS_0x18214a0_0_8, LS_0x18214a0_0_12;
LS_0x18214a0_1_4 .concat [ 4 4 1 0], LS_0x18214a0_0_16, LS_0x18214a0_0_20, LS_0x18214a0_0_24;
L_0x18214a0 .concat [ 16 9 0 0], LS_0x18214a0_1_0, LS_0x18214a0_1_4;
S_0x181ba90 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x17e7fb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x181bd30_0 .var "a", 0 0;
v0x181bdf0_0 .var "b", 0 0;
v0x181be90_0 .var "c", 0 0;
v0x181bf30_0 .net "clk", 0 0, v0x18202b0_0;  1 drivers
v0x181bfd0_0 .var "d", 0 0;
v0x181c0c0_0 .var "e", 0 0;
E_0x17e4da0/0 .event negedge, v0x181bf30_0;
E_0x17e4da0/1 .event posedge, v0x181bf30_0;
E_0x17e4da0 .event/or E_0x17e4da0/0, E_0x17e4da0/1;
S_0x181c180 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x17e7fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1821710 .functor NOT 1, v0x181bd30_0, C4<0>, C4<0>, C4<0>;
L_0x1821780 .functor XOR 1, L_0x1821710, v0x181bd30_0, C4<0>, C4<0>;
L_0x1821840 .functor NOT 1, v0x181bd30_0, C4<0>, C4<0>, C4<0>;
L_0x1821ac0 .functor XOR 1, L_0x1821840, v0x181bdf0_0, C4<0>, C4<0>;
L_0x1821b80 .functor NOT 1, v0x181bd30_0, C4<0>, C4<0>, C4<0>;
L_0x1821bf0 .functor XOR 1, L_0x1821b80, v0x181be90_0, C4<0>, C4<0>;
L_0x1821cf0 .functor NOT 1, v0x181bd30_0, C4<0>, C4<0>, C4<0>;
L_0x1821d60 .functor XOR 1, L_0x1821cf0, v0x181bfd0_0, C4<0>, C4<0>;
L_0x1821e70 .functor NOT 1, v0x181bd30_0, C4<0>, C4<0>, C4<0>;
L_0x1821ee0 .functor XOR 1, L_0x1821e70, v0x181c0c0_0, C4<0>, C4<0>;
L_0x1822000 .functor NOT 1, v0x181bdf0_0, C4<0>, C4<0>, C4<0>;
L_0x1822070 .functor XOR 1, L_0x1822000, v0x181bd30_0, C4<0>, C4<0>;
L_0x1822150 .functor NOT 1, v0x181bdf0_0, C4<0>, C4<0>, C4<0>;
L_0x18223d0 .functor XOR 1, L_0x1822150, v0x181bdf0_0, C4<0>, C4<0>;
L_0x18220e0 .functor NOT 1, v0x181bdf0_0, C4<0>, C4<0>, C4<0>;
L_0x1822510 .functor XOR 1, L_0x18220e0, v0x181be90_0, C4<0>, C4<0>;
L_0x1822690 .functor NOT 1, v0x181bdf0_0, C4<0>, C4<0>, C4<0>;
L_0x1822700 .functor XOR 1, L_0x1822690, v0x181bfd0_0, C4<0>, C4<0>;
L_0x1822890 .functor NOT 1, v0x181bdf0_0, C4<0>, C4<0>, C4<0>;
L_0x1822900 .functor XOR 1, L_0x1822890, v0x181c0c0_0, C4<0>, C4<0>;
L_0x1822aa0 .functor NOT 1, v0x181be90_0, C4<0>, C4<0>, C4<0>;
L_0x1822d20 .functor XOR 1, L_0x1822aa0, v0x181bd30_0, C4<0>, C4<0>;
L_0x1822ed0 .functor NOT 1, v0x181be90_0, C4<0>, C4<0>, C4<0>;
L_0x1822f40 .functor XOR 1, L_0x1822ed0, v0x181bdf0_0, C4<0>, C4<0>;
L_0x1823100 .functor NOT 1, v0x181be90_0, C4<0>, C4<0>, C4<0>;
L_0x1823170 .functor XOR 1, L_0x1823100, v0x181be90_0, C4<0>, C4<0>;
L_0x1823340 .functor NOT 1, v0x181be90_0, C4<0>, C4<0>, C4<0>;
L_0x18233b0 .functor XOR 1, L_0x1823340, v0x181bfd0_0, C4<0>, C4<0>;
L_0x18237a0 .functor NOT 1, v0x181be90_0, C4<0>, C4<0>, C4<0>;
L_0x1823810 .functor XOR 1, L_0x18237a0, v0x181c0c0_0, C4<0>, C4<0>;
L_0x1823c10 .functor NOT 1, v0x181bfd0_0, C4<0>, C4<0>, C4<0>;
L_0x1823c80 .functor XOR 1, L_0x1823c10, v0x181bd30_0, C4<0>, C4<0>;
L_0x1823e80 .functor NOT 1, v0x181bfd0_0, C4<0>, C4<0>, C4<0>;
L_0x1823ef0 .functor XOR 1, L_0x1823e80, v0x181bdf0_0, C4<0>, C4<0>;
L_0x1824100 .functor NOT 1, v0x181bfd0_0, C4<0>, C4<0>, C4<0>;
L_0x1824170 .functor XOR 1, L_0x1824100, v0x181be90_0, C4<0>, C4<0>;
L_0x1824390 .functor NOT 1, v0x181bfd0_0, C4<0>, C4<0>, C4<0>;
L_0x1824400 .functor XOR 1, L_0x1824390, v0x181bfd0_0, C4<0>, C4<0>;
L_0x1824630 .functor NOT 1, v0x181bfd0_0, C4<0>, C4<0>, C4<0>;
L_0x18246a0 .functor XOR 1, L_0x1824630, v0x181c0c0_0, C4<0>, C4<0>;
L_0x18248e0 .functor NOT 1, v0x181c0c0_0, C4<0>, C4<0>, C4<0>;
L_0x1824950 .functor XOR 1, L_0x18248e0, v0x181bd30_0, C4<0>, C4<0>;
L_0x1824ba0 .functor NOT 1, v0x181c0c0_0, C4<0>, C4<0>, C4<0>;
L_0x1824c10 .functor XOR 1, L_0x1824ba0, v0x181bdf0_0, C4<0>, C4<0>;
L_0x1824e70 .functor NOT 1, v0x181c0c0_0, C4<0>, C4<0>, C4<0>;
L_0x1824ee0 .functor XOR 1, L_0x1824e70, v0x181be90_0, C4<0>, C4<0>;
L_0x1825150 .functor NOT 1, v0x181c0c0_0, C4<0>, C4<0>, C4<0>;
L_0x18251c0 .functor XOR 1, L_0x1825150, v0x181bfd0_0, C4<0>, C4<0>;
L_0x1825c10 .functor NOT 1, v0x181c0c0_0, C4<0>, C4<0>, C4<0>;
L_0x1825c80 .functor XOR 1, L_0x1825c10, v0x181c0c0_0, C4<0>, C4<0>;
v0x181c460_0 .net *"_ivl_10", 0 0, L_0x1821ac0;  1 drivers
v0x181c540_0 .net *"_ivl_100", 0 0, L_0x1823ef0;  1 drivers
v0x181c620_0 .net *"_ivl_104", 0 0, L_0x1824100;  1 drivers
v0x181c710_0 .net *"_ivl_106", 0 0, L_0x1824170;  1 drivers
v0x181c7f0_0 .net *"_ivl_110", 0 0, L_0x1824390;  1 drivers
v0x181c920_0 .net *"_ivl_112", 0 0, L_0x1824400;  1 drivers
v0x181ca00_0 .net *"_ivl_116", 0 0, L_0x1824630;  1 drivers
v0x181cae0_0 .net *"_ivl_118", 0 0, L_0x18246a0;  1 drivers
v0x181cbc0_0 .net *"_ivl_122", 0 0, L_0x18248e0;  1 drivers
v0x181cd30_0 .net *"_ivl_124", 0 0, L_0x1824950;  1 drivers
v0x181ce10_0 .net *"_ivl_128", 0 0, L_0x1824ba0;  1 drivers
v0x181cef0_0 .net *"_ivl_130", 0 0, L_0x1824c10;  1 drivers
v0x181cfd0_0 .net *"_ivl_134", 0 0, L_0x1824e70;  1 drivers
v0x181d0b0_0 .net *"_ivl_136", 0 0, L_0x1824ee0;  1 drivers
v0x181d190_0 .net *"_ivl_14", 0 0, L_0x1821b80;  1 drivers
v0x181d270_0 .net *"_ivl_140", 0 0, L_0x1825150;  1 drivers
v0x181d350_0 .net *"_ivl_142", 0 0, L_0x18251c0;  1 drivers
v0x181d430_0 .net *"_ivl_147", 0 0, L_0x1825c10;  1 drivers
v0x181d510_0 .net *"_ivl_149", 0 0, L_0x1825c80;  1 drivers
v0x181d5f0_0 .net *"_ivl_16", 0 0, L_0x1821bf0;  1 drivers
v0x181d6d0_0 .net *"_ivl_2", 0 0, L_0x1821710;  1 drivers
v0x181d7b0_0 .net *"_ivl_20", 0 0, L_0x1821cf0;  1 drivers
v0x181d890_0 .net *"_ivl_22", 0 0, L_0x1821d60;  1 drivers
v0x181d970_0 .net *"_ivl_26", 0 0, L_0x1821e70;  1 drivers
v0x181da50_0 .net *"_ivl_28", 0 0, L_0x1821ee0;  1 drivers
v0x181db30_0 .net *"_ivl_32", 0 0, L_0x1822000;  1 drivers
v0x181dc10_0 .net *"_ivl_34", 0 0, L_0x1822070;  1 drivers
v0x181dcf0_0 .net *"_ivl_38", 0 0, L_0x1822150;  1 drivers
v0x181ddd0_0 .net *"_ivl_4", 0 0, L_0x1821780;  1 drivers
v0x181deb0_0 .net *"_ivl_40", 0 0, L_0x18223d0;  1 drivers
v0x181df90_0 .net *"_ivl_44", 0 0, L_0x18220e0;  1 drivers
v0x181e070_0 .net *"_ivl_46", 0 0, L_0x1822510;  1 drivers
v0x181e150_0 .net *"_ivl_50", 0 0, L_0x1822690;  1 drivers
v0x181e440_0 .net *"_ivl_52", 0 0, L_0x1822700;  1 drivers
v0x181e520_0 .net *"_ivl_56", 0 0, L_0x1822890;  1 drivers
v0x181e600_0 .net *"_ivl_58", 0 0, L_0x1822900;  1 drivers
v0x181e6e0_0 .net *"_ivl_62", 0 0, L_0x1822aa0;  1 drivers
v0x181e7c0_0 .net *"_ivl_64", 0 0, L_0x1822d20;  1 drivers
v0x181e8a0_0 .net *"_ivl_68", 0 0, L_0x1822ed0;  1 drivers
v0x181e980_0 .net *"_ivl_70", 0 0, L_0x1822f40;  1 drivers
v0x181ea60_0 .net *"_ivl_74", 0 0, L_0x1823100;  1 drivers
v0x181eb40_0 .net *"_ivl_76", 0 0, L_0x1823170;  1 drivers
v0x181ec20_0 .net *"_ivl_8", 0 0, L_0x1821840;  1 drivers
v0x181ed00_0 .net *"_ivl_80", 0 0, L_0x1823340;  1 drivers
v0x181ede0_0 .net *"_ivl_82", 0 0, L_0x18233b0;  1 drivers
v0x181eec0_0 .net *"_ivl_86", 0 0, L_0x18237a0;  1 drivers
v0x181efa0_0 .net *"_ivl_88", 0 0, L_0x1823810;  1 drivers
v0x181f080_0 .net *"_ivl_92", 0 0, L_0x1823c10;  1 drivers
v0x181f160_0 .net *"_ivl_94", 0 0, L_0x1823c80;  1 drivers
v0x181f240_0 .net *"_ivl_98", 0 0, L_0x1823e80;  1 drivers
v0x181f320_0 .net "a", 0 0, v0x181bd30_0;  alias, 1 drivers
v0x181f3c0_0 .net "b", 0 0, v0x181bdf0_0;  alias, 1 drivers
v0x181f4b0_0 .net "c", 0 0, v0x181be90_0;  alias, 1 drivers
v0x181f5a0_0 .net "d", 0 0, v0x181bfd0_0;  alias, 1 drivers
v0x181f690_0 .net "e", 0 0, v0x181c0c0_0;  alias, 1 drivers
v0x181f780_0 .net "out", 24 0, L_0x18227f0;  alias, 1 drivers
LS_0x18227f0_0_0 .concat8 [ 1 1 1 1], L_0x1825c80, L_0x18251c0, L_0x1824ee0, L_0x1824c10;
LS_0x18227f0_0_4 .concat8 [ 1 1 1 1], L_0x1824950, L_0x18246a0, L_0x1824400, L_0x1824170;
LS_0x18227f0_0_8 .concat8 [ 1 1 1 1], L_0x1823ef0, L_0x1823c80, L_0x1823810, L_0x18233b0;
LS_0x18227f0_0_12 .concat8 [ 1 1 1 1], L_0x1823170, L_0x1822f40, L_0x1822d20, L_0x1822900;
LS_0x18227f0_0_16 .concat8 [ 1 1 1 1], L_0x1822700, L_0x1822510, L_0x18223d0, L_0x1822070;
LS_0x18227f0_0_20 .concat8 [ 1 1 1 1], L_0x1821ee0, L_0x1821d60, L_0x1821bf0, L_0x1821ac0;
LS_0x18227f0_0_24 .concat8 [ 1 0 0 0], L_0x1821780;
LS_0x18227f0_1_0 .concat8 [ 4 4 4 4], LS_0x18227f0_0_0, LS_0x18227f0_0_4, LS_0x18227f0_0_8, LS_0x18227f0_0_12;
LS_0x18227f0_1_4 .concat8 [ 4 4 1 0], LS_0x18227f0_0_16, LS_0x18227f0_0_20, LS_0x18227f0_0_24;
L_0x18227f0 .concat8 [ 16 9 0 0], LS_0x18227f0_1_0, LS_0x18227f0_1_4;
S_0x181f920 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x17e7fb0;
 .timescale -12 -12;
E_0x17e4990 .event anyedge, v0x1820690_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1820690_0;
    %nor/r;
    %assign/vec4 v0x1820690_0, 0;
    %wait E_0x17e4990;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x181ba90;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17e4da0;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x181c0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181bfd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181be90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181bdf0_0, 0;
    %assign/vec4 v0x181bd30_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x17e7fb0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18202b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1820690_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x17e7fb0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x18202b0_0;
    %inv;
    %store/vec4 v0x18202b0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x17e7fb0;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x181bf30_0, v0x1820810_0, v0x18200d0_0, v0x1820170_0, v0x1820210_0, v0x1820350_0, v0x18203f0_0, v0x1820530_0, v0x1820490_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x17e7fb0;
T_5 ;
    %load/vec4 v0x18205d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x18205d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18205d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x18205d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18205d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18205d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18205d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x17e7fb0;
T_6 ;
    %wait E_0x17e4da0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18205d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18205d0_0, 4, 32;
    %load/vec4 v0x1820750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x18205d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18205d0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18205d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18205d0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1820530_0;
    %load/vec4 v0x1820530_0;
    %load/vec4 v0x1820490_0;
    %xor;
    %load/vec4 v0x1820530_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x18205d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18205d0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x18205d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18205d0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/vector5/iter0/response24/top_module.sv";
