/*****************************************************************************
 Copyright 2019 Broadcom Limited.  All rights reserved.

 This program is the proprietary software of Broadcom Limited and/or its
 licensors, and may only be used, duplicated, modified or distributed pursuant
 to the terms and conditions of a separate, written license agreement executed
 between you and Broadcom (an "Authorized License").

 Except as set forth in an Authorized License, Broadcom grants no license
 (express or implied), right to use, or waiver of any kind with respect to the
 Software, and Broadcom expressly reserves all rights in and to the Software
 and all intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED
 LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD
 IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.

  Except as expressly set forth in the Authorized License,
 1. This program, including its structure, sequence and organization,
    constitutes the valuable trade secrets of Broadcom, and you shall use all
    reasonable efforts to protect the confidentiality thereof, and to use this
    information only in connection with your use of Broadcom integrated
    circuit products.

 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS,
    QUIET ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION.
    YOU ASSUME THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE
    SOFTWARE.

 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
******************************************************************************/
/**
    @file p1588_rdb.h
    @brief RDB File for P1588

    @version 2018May25_rdb
*/

#ifndef P1588_RDB_H
#define P1588_RDB_H

#include <stdint.h>

#include <compiler.h>


typedef uint8_t P1588_RESERVED_TYPE;




typedef uint16_t P1588_SLICE_ENABLE_TYPE;
#define P1588_SLICE_ENABLE_RX_1588_EN_MASK (0xff00U)
#define P1588_SLICE_ENABLE_RX_1588_EN_SHIFT (8U)
#define P1588_SLICE_ENABLE_TX_1588_EN_MASK (0xffU)
#define P1588_SLICE_ENABLE_TX_1588_EN_SHIFT (0U)




typedef uint16_t P1588_TX_MODE_TYPE;
#define P1588_TX_MODE_MODE2_MASK (0xff00U)
#define P1588_TX_MODE_MODE2_SHIFT (8U)
#define P1588_TX_MODE_MODE1_M3_MASK (0xc0U)
#define P1588_TX_MODE_MODE1_M3_SHIFT (6U)
#define P1588_TX_MODE_MODE1_M2_MASK (0x30U)
#define P1588_TX_MODE_MODE1_M2_SHIFT (4U)
#define P1588_TX_MODE_MODE1_M1_MASK (0xcU)
#define P1588_TX_MODE_MODE1_M1_SHIFT (2U)
#define P1588_TX_MODE_MODE1_M0_MASK (0x3U)
#define P1588_TX_MODE_MODE1_M0_SHIFT (0U)




typedef uint16_t P1588_RX_MODE_TYPE;
#define P1588_RX_MODE_MODE2_MASK (0xff00U)
#define P1588_RX_MODE_MODE2_SHIFT (8U)
#define P1588_RX_MODE_MODE1_M3_MASK (0xc0U)
#define P1588_RX_MODE_MODE1_M3_SHIFT (6U)
#define P1588_RX_MODE_MODE1_M2_MASK (0x30U)
#define P1588_RX_MODE_MODE1_M2_SHIFT (4U)
#define P1588_RX_MODE_MODE1_M1_MASK (0xcU)
#define P1588_RX_MODE_MODE1_M1_SHIFT (2U)
#define P1588_RX_MODE_MODE1_M0_MASK (0x3U)
#define P1588_RX_MODE_MODE1_M0_SHIFT (0U)




typedef uint16_t P1588_TX_TS_CAP_TYPE;
#define P1588_TX_TS_CAP_CS_DIS_MASK (0xff00U)
#define P1588_TX_TS_CAP_CS_DIS_SHIFT (8U)
#define P1588_TX_TS_CAP_TS_CAP_MASK (0xffU)
#define P1588_TX_TS_CAP_TS_CAP_SHIFT (0U)




typedef uint16_t P1588_RX_TS_CAP_TYPE;
#define P1588_RX_TS_CAP_CS_DIS_MASK (0xff00U)
#define P1588_RX_TS_CAP_CS_DIS_SHIFT (8U)
#define P1588_RX_TS_CAP_TS_CAP_MASK (0xffU)
#define P1588_RX_TS_CAP_TS_CAP_SHIFT (0U)




typedef uint16_t P1588_RX_TX_OPTION_TYPE;
#define P1588_RX_TX_OPTION_SPARE_REG1_MASK (0xf800U)
#define P1588_RX_TX_OPTION_SPARE_REG1_SHIFT (11U)
#define P1588_RX_TX_OPTION_RX_PTP_VER_DIS_MASK (0x400U)
#define P1588_RX_TX_OPTION_RX_PTP_VER_DIS_SHIFT (10U)
#define P1588_RX_TX_OPTION_RX_TIMECODE_ADD_IN_MASK (0x200U)
#define P1588_RX_TX_OPTION_RX_TIMECODE_ADD_IN_SHIFT (9U)
#define P1588_RX_TX_OPTION_RX_CRC_KEEP_MASK (0x100U)
#define P1588_RX_TX_OPTION_RX_CRC_KEEP_SHIFT (8U)
#define P1588_RX_TX_OPTION_SPARE_REG0_MASK (0xf8U)
#define P1588_RX_TX_OPTION_SPARE_REG0_SHIFT (3U)
#define P1588_RX_TX_OPTION_TX_PTP_VER_DIS_MASK (0x4U)
#define P1588_RX_TX_OPTION_TX_PTP_VER_DIS_SHIFT (2U)
#define P1588_RX_TX_OPTION_TX_TIMECODE_ADD_IN_MASK (0x2U)
#define P1588_RX_TX_OPTION_TX_TIMECODE_ADD_IN_SHIFT (1U)
#define P1588_RX_TX_OPTION_TX_CRC_KEEP_MASK (0x1U)
#define P1588_RX_TX_OPTION_TX_CRC_KEEP_SHIFT (0U)




typedef uint16_t P1588_RX_PORT_LINK_DELAY_LSB_TYPE;
#define P1588_RX_PORT_LINK_DELAY_LSB_LSB_MASK (0xffffU)
#define P1588_RX_PORT_LINK_DELAY_LSB_LSB_SHIFT (0U)




typedef uint16_t P1588_RX_PORT_LINK_DELAY_MSB_TYPE;
#define P1588_RX_PORT_LINK_DELAY_MSB_MSB_MASK (0xffffU)
#define P1588_RX_PORT_LINK_DELAY_MSB_MSB_SHIFT (0U)




typedef uint16_t P1588_TX_PORT_TS_OFFSET_LSB_TYPE;
#define P1588_TX_PORT_TS_OFFSET_LSB_LSB_MASK (0xffffU)
#define P1588_TX_PORT_TS_OFFSET_LSB_LSB_SHIFT (0U)




typedef uint16_t P1588_TX_PORT_TS_OFFSET_MSB_TYPE;
#define P1588_TX_PORT_TS_OFFSET_MSB_CAP_MASK (0xff00U)
#define P1588_TX_PORT_TS_OFFSET_MSB_CAP_SHIFT (8U)
#define P1588_TX_PORT_TS_OFFSET_MSB_LD_MASK (0xf0U)
#define P1588_TX_PORT_TS_OFFSET_MSB_LD_SHIFT (4U)
#define P1588_TX_PORT_TS_OFFSET_MSB_OFFSET_TX_MSB_MASK (0xfU)
#define P1588_TX_PORT_TS_OFFSET_MSB_OFFSET_TX_MSB_SHIFT (0U)




typedef uint16_t P1588_RX_PORT_TS_OFFSET_LSB_TYPE;
#define P1588_RX_PORT_TS_OFFSET_LSB_LSB_MASK (0xffffU)
#define P1588_RX_PORT_TS_OFFSET_LSB_LSB_SHIFT (0U)




typedef uint16_t P1588_RX_PORT_TS_OFFSET_MSB_TYPE;
#define P1588_RX_PORT_TS_OFFSET_MSB_CAP_MASK (0xff00U)
#define P1588_RX_PORT_TS_OFFSET_MSB_CAP_SHIFT (8U)
#define P1588_RX_PORT_TS_OFFSET_MSB_LD_MASK (0xf0U)
#define P1588_RX_PORT_TS_OFFSET_MSB_LD_SHIFT (4U)
#define P1588_RX_PORT_TS_OFFSET_MSB_OFFSET_RX_MSB_MASK (0xfU)
#define P1588_RX_PORT_TS_OFFSET_MSB_OFFSET_RX_MSB_SHIFT (0U)




typedef uint16_t P1588_TIME_CODE_0_TYPE;
#define P1588_TIME_CODE_0_0_MASK (0xffffU)
#define P1588_TIME_CODE_0_0_SHIFT (0U)




typedef uint16_t P1588_TIME_CODE_1_TYPE;
#define P1588_TIME_CODE_1_1_MASK (0xffffU)
#define P1588_TIME_CODE_1_1_SHIFT (0U)




typedef uint16_t P1588_TIME_CODE_2_TYPE;
#define P1588_TIME_CODE_2_2_MASK (0xffffU)
#define P1588_TIME_CODE_2_2_SHIFT (0U)




typedef uint16_t P1588_TIME_CODE_3_TYPE;
#define P1588_TIME_CODE_3_3_MASK (0xffffU)
#define P1588_TIME_CODE_3_3_SHIFT (0U)




typedef uint16_t P1588_TIME_CODE_4_TYPE;
#define P1588_TIME_CODE_4_4_MASK (0xffffU)
#define P1588_TIME_CODE_4_4_SHIFT (0U)




typedef uint16_t P1588_DPLL_DB_LSB_TYPE;
#define P1588_DPLL_DB_LSB_LSB_MASK (0xffffU)
#define P1588_DPLL_DB_LSB_LSB_SHIFT (0U)




typedef uint16_t P1588_DPLL_DB_MSB_TYPE;
#define P1588_DPLL_DB_MSB_MSB_MASK (0xffffU)
#define P1588_DPLL_DB_MSB_MSB_SHIFT (0U)




typedef uint16_t P1588_DPLL_DB_SEL_TYPE;
#define P1588_DPLL_DB_SEL_SPARE_REG_MASK (0xfffeU)
#define P1588_DPLL_DB_SEL_SPARE_REG_SHIFT (1U)
#define P1588_DPLL_DB_SEL_DPLL_DB_SEL_MASK (0x1U)
#define P1588_DPLL_DB_SEL_DPLL_DB_SEL_SHIFT (0U)




typedef uint16_t P1588_SHD_CTL_TYPE;
#define P1588_SHD_CTL_F16_C_MASK (0x8000U)
#define P1588_SHD_CTL_F16_C_SHIFT (15U)
#define P1588_SHD_CTL_F15_C_MASK (0x4000U)
#define P1588_SHD_CTL_F15_C_SHIFT (14U)
#define P1588_SHD_CTL_F14_C_MASK (0x2000U)
#define P1588_SHD_CTL_F14_C_SHIFT (13U)
#define P1588_SHD_CTL_F13_C_MASK (0x1000U)
#define P1588_SHD_CTL_F13_C_SHIFT (12U)
#define P1588_SHD_CTL_F12_C_MASK (0x800U)
#define P1588_SHD_CTL_F12_C_SHIFT (11U)
#define P1588_SHD_CTL_F11_C_MASK (0x400U)
#define P1588_SHD_CTL_F11_C_SHIFT (10U)
#define P1588_SHD_CTL_F10_C_MASK (0x200U)
#define P1588_SHD_CTL_F10_C_SHIFT (9U)
#define P1588_SHD_CTL_F9_C_MASK (0x100U)
#define P1588_SHD_CTL_F9_C_SHIFT (8U)
#define P1588_SHD_CTL_F8_C_MASK (0x80U)
#define P1588_SHD_CTL_F8_C_SHIFT (7U)
#define P1588_SHD_CTL_F7_C_MASK (0x40U)
#define P1588_SHD_CTL_F7_C_SHIFT (6U)
#define P1588_SHD_CTL_F6_C_MASK (0x20U)
#define P1588_SHD_CTL_F6_C_SHIFT (5U)
#define P1588_SHD_CTL_F5_C_MASK (0x10U)
#define P1588_SHD_CTL_F5_C_SHIFT (4U)
#define P1588_SHD_CTL_F4_C_MASK (0x8U)
#define P1588_SHD_CTL_F4_C_SHIFT (3U)
#define P1588_SHD_CTL_F3_C_MASK (0x4U)
#define P1588_SHD_CTL_F3_C_SHIFT (2U)
#define P1588_SHD_CTL_F2_C_MASK (0x2U)
#define P1588_SHD_CTL_F2_C_SHIFT (1U)
#define P1588_SHD_CTL_F1_C_MASK (0x1U)
#define P1588_SHD_CTL_F1_C_SHIFT (0U)




typedef uint16_t P1588_SHD_LD_TYPE;
#define P1588_SHD_LD_F16_L_MASK (0x8000U)
#define P1588_SHD_LD_F16_L_SHIFT (15U)
#define P1588_SHD_LD_F15_L_MASK (0x4000U)
#define P1588_SHD_LD_F15_L_SHIFT (14U)
#define P1588_SHD_LD_F14_L_MASK (0x2000U)
#define P1588_SHD_LD_F14_L_SHIFT (13U)
#define P1588_SHD_LD_F13_L_MASK (0x1000U)
#define P1588_SHD_LD_F13_L_SHIFT (12U)
#define P1588_SHD_LD_F12_L_MASK (0x800U)
#define P1588_SHD_LD_F12_L_SHIFT (11U)
#define P1588_SHD_LD_F11_L_MASK (0x400U)
#define P1588_SHD_LD_F11_L_SHIFT (10U)
#define P1588_SHD_LD_F10_L_MASK (0x200U)
#define P1588_SHD_LD_F10_L_SHIFT (9U)
#define P1588_SHD_LD_F9_L_MASK (0x100U)
#define P1588_SHD_LD_F9_L_SHIFT (8U)
#define P1588_SHD_LD_F8_L_MASK (0x80U)
#define P1588_SHD_LD_F8_L_SHIFT (7U)
#define P1588_SHD_LD_F7_L_MASK (0x40U)
#define P1588_SHD_LD_F7_L_SHIFT (6U)
#define P1588_SHD_LD_F6_L_MASK (0x20U)
#define P1588_SHD_LD_F6_L_SHIFT (5U)
#define P1588_SHD_LD_F5_L_MASK (0x10U)
#define P1588_SHD_LD_F5_L_SHIFT (4U)
#define P1588_SHD_LD_F4_L_MASK (0x8U)
#define P1588_SHD_LD_F4_L_SHIFT (3U)
#define P1588_SHD_LD_F3_L_MASK (0x4U)
#define P1588_SHD_LD_F3_L_SHIFT (2U)
#define P1588_SHD_LD_F2_L_MASK (0x2U)
#define P1588_SHD_LD_F2_L_SHIFT (1U)
#define P1588_SHD_LD_F1_L_MASK (0x1U)
#define P1588_SHD_LD_F1_L_SHIFT (0U)




typedef uint16_t P1588_INT_MASK_TYPE;
#define P1588_INT_MASK_SPARE_REG_MASK (0x600U)
#define P1588_INT_MASK_SPARE_REG_SHIFT (9U)
#define P1588_INT_MASK_INTC_SOP_MASK_MASK (0x1feU)
#define P1588_INT_MASK_INTC_SOP_MASK_SHIFT (1U)
#define P1588_INT_MASK_INTC_FSYNC_MASK_MASK (0x1U)
#define P1588_INT_MASK_INTC_FSYNC_MASK_SHIFT (0U)




typedef uint16_t P1588_INT_STAT_TYPE;
#define P1588_INT_STAT_INTC_RESERVED_MASK (0x600U)
#define P1588_INT_STAT_INTC_RESERVED_SHIFT (9U)
#define P1588_INT_STAT_INTC_SOP_MASK (0x1feU)
#define P1588_INT_STAT_INTC_SOP_SHIFT (1U)
#define P1588_INT_STAT_INTC_FSYNC_MASK (0x1U)
#define P1588_INT_STAT_INTC_FSYNC_SHIFT (0U)




typedef uint16_t P1588_TX_CTL_TYPE;
#define P1588_TX_CTL_OFFSET_MASK (0xff00U)
#define P1588_TX_CTL_OFFSET_SHIFT (8U)
#define P1588_TX_CTL_AS_DS_EN_MASK (0x80U)
#define P1588_TX_CTL_AS_DS_EN_SHIFT (7U)
#define P1588_TX_CTL_L2_DS_EN_MASK (0x40U)
#define P1588_TX_CTL_L2_DS_EN_SHIFT (6U)
#define P1588_TX_CTL_L4_IP_ADDRESS_EN_MASK (0x20U)
#define P1588_TX_CTL_L4_IP_ADDRESS_EN_SHIFT (5U)
#define P1588_TX_CTL_L4_IPV6_ADDRESS_EN_MASK (0x10U)
#define P1588_TX_CTL_L4_IPV6_ADDRESS_EN_SHIFT (4U)
#define P1588_TX_CTL_AS_EN_MASK (0x8U)
#define P1588_TX_CTL_AS_EN_SHIFT (3U)
#define P1588_TX_CTL_L2_EN_MASK (0x4U)
#define P1588_TX_CTL_L2_EN_SHIFT (2U)
#define P1588_TX_CTL_IPV4_UDP_EN_MASK (0x2U)
#define P1588_TX_CTL_IPV4_UDP_EN_SHIFT (1U)
#define P1588_TX_CTL_IPV6_UDP_EN_MASK (0x1U)
#define P1588_TX_CTL_IPV6_UDP_EN_SHIFT (0U)




typedef uint16_t P1588_RX_CTL_TYPE;
#define P1588_RX_CTL_OFFSET_MASK (0xff00U)
#define P1588_RX_CTL_OFFSET_SHIFT (8U)
#define P1588_RX_CTL_AS_DS_EN_MASK (0x80U)
#define P1588_RX_CTL_AS_DS_EN_SHIFT (7U)
#define P1588_RX_CTL_L2_DS_EN_MASK (0x40U)
#define P1588_RX_CTL_L2_DS_EN_SHIFT (6U)
#define P1588_RX_CTL_L4_IP_ADDRESS_EN_MASK (0x20U)
#define P1588_RX_CTL_L4_IP_ADDRESS_EN_SHIFT (5U)
#define P1588_RX_CTL_L4_IPV6_ADDRESS_EN_MASK (0x10U)
#define P1588_RX_CTL_L4_IPV6_ADDRESS_EN_SHIFT (4U)
#define P1588_RX_CTL_AS_EN_MASK (0x8U)
#define P1588_RX_CTL_AS_EN_SHIFT (3U)
#define P1588_RX_CTL_L2_EN_MASK (0x4U)
#define P1588_RX_CTL_L2_EN_SHIFT (2U)
#define P1588_RX_CTL_IPV4_UDP_EN_MASK (0x2U)
#define P1588_RX_CTL_IPV4_UDP_EN_SHIFT (1U)
#define P1588_RX_CTL_IPV6_UDP_EN_MASK (0x1U)
#define P1588_RX_CTL_IPV6_UDP_EN_SHIFT (0U)




typedef uint16_t P1588_RX_TX_CTL_TYPE;
#define P1588_RX_TX_CTL_TX_CRC_EN_MASK (0x80U)
#define P1588_RX_TX_CTL_TX_CRC_EN_SHIFT (7U)
#define P1588_RX_TX_CTL_TX_L4_IP_ADDRESS_SEL_MASK (0x70U)
#define P1588_RX_TX_CTL_TX_L4_IP_ADDRESS_SEL_SHIFT (4U)
#define P1588_RX_TX_CTL_RX_CRC_EN_MASK (0x8U)
#define P1588_RX_TX_CTL_RX_CRC_EN_SHIFT (3U)
#define P1588_RX_TX_CTL_RX_L4_IP_ADDRESS_SEL_MASK (0x7U)
#define P1588_RX_TX_CTL_RX_L4_IP_ADDRESS_SEL_SHIFT (0U)




typedef uint16_t P1588_VLAN_ITPID_TYPE;
#define P1588_VLAN_ITPID_ITPID_MASK (0xffffU)
#define P1588_VLAN_ITPID_ITPID_SHIFT (0U)




typedef uint16_t P1588_VLAN_OTPID_TYPE;
#define P1588_VLAN_OTPID_OTPID_MASK (0xffffU)
#define P1588_VLAN_OTPID_OTPID_SHIFT (0U)




typedef uint16_t P1588_OTHER_OTPID_TYPE;
#define P1588_OTHER_OTPID_2_MASK (0xffffU)
#define P1588_OTHER_OTPID_2_SHIFT (0U)




typedef uint16_t P1588_NSE_DPLL_1_TYPE;
#define P1588_NSE_DPLL_1_SPARE_REG1_MASK (0xf000U)
#define P1588_NSE_DPLL_1_SPARE_REG1_SHIFT (12U)
#define P1588_NSE_DPLL_1_TS_DEBUG_MASK (0xe00U)
#define P1588_NSE_DPLL_1_TS_DEBUG_SHIFT (9U)
#define P1588_NSE_DPLL_1_TS_DEBUG_EN_MASK (0x100U)
#define P1588_NSE_DPLL_1_TS_DEBUG_EN_SHIFT (8U)
#define P1588_NSE_DPLL_1_RX_TEST_SEL_MASK (0x80U)
#define P1588_NSE_DPLL_1_RX_TEST_SEL_SHIFT (7U)
#define P1588_NSE_DPLL_1_SPARE_REG0_MASK (0x40U)
#define P1588_NSE_DPLL_1_SPARE_REG0_SHIFT (6U)
#define P1588_NSE_DPLL_1_TEST_BUS_SEL_MASK (0x3eU)
#define P1588_NSE_DPLL_1_TEST_BUS_SEL_SHIFT (1U)
#define P1588_NSE_DPLL_1_DPLL_SELECT_MODE_MASK (0x1U)
#define P1588_NSE_DPLL_1_DPLL_SELECT_MODE_SHIFT (0U)




typedef uint16_t P1588_NSE_DPLL_2_0_TYPE;
#define P1588_NSE_DPLL_2_0_REF_PHASE_0_MASK (0xffffU)
#define P1588_NSE_DPLL_2_0_REF_PHASE_0_SHIFT (0U)




typedef uint16_t P1588_NSE_DPLL_2_1_TYPE;
#define P1588_NSE_DPLL_2_1_REF_PHASE_1_MASK (0xffffU)
#define P1588_NSE_DPLL_2_1_REF_PHASE_1_SHIFT (0U)




typedef uint16_t P1588_NSE_DPLL_2_2_TYPE;
#define P1588_NSE_DPLL_2_2_REF_PHASE_2_MASK (0xffffU)
#define P1588_NSE_DPLL_2_2_REF_PHASE_2_SHIFT (0U)




typedef uint16_t P1588_NSE_DPLL_3_LSB_TYPE;
#define P1588_NSE_DPLL_3_LSB_REF_PHASE_DELTA_LSB_MASK (0xffffU)
#define P1588_NSE_DPLL_3_LSB_REF_PHASE_DELTA_LSB_SHIFT (0U)




typedef uint16_t P1588_NSE_DPLL_3_MSB_TYPE;
#define P1588_NSE_DPLL_3_MSB_REF_PHASE_DELTA_MSB_MASK (0xffffU)
#define P1588_NSE_DPLL_3_MSB_REF_PHASE_DELTA_MSB_SHIFT (0U)




typedef uint16_t P1588_NSE_DPLL_4_TYPE;
#define P1588_NSE_DPLL_4_K1_MASK (0xffU)
#define P1588_NSE_DPLL_4_K1_SHIFT (0U)




typedef uint16_t P1588_NSE_DPLL_5_TYPE;
#define P1588_NSE_DPLL_5_K2_MASK (0xffU)
#define P1588_NSE_DPLL_5_K2_SHIFT (0U)




typedef uint16_t P1588_NSE_DPLL_6_TYPE;
#define P1588_NSE_DPLL_6_K3_MASK (0xffU)
#define P1588_NSE_DPLL_6_K3_SHIFT (0U)




typedef uint16_t P1588_NSE_DPLL_7_0_TYPE;
#define P1588_NSE_DPLL_7_0_LOOP_FILTER_0_MASK (0xffffU)
#define P1588_NSE_DPLL_7_0_LOOP_FILTER_0_SHIFT (0U)




typedef uint16_t P1588_NSE_DPLL_7_1_TYPE;
#define P1588_NSE_DPLL_7_1_LOOP_FILTER_1_MASK (0xffffU)
#define P1588_NSE_DPLL_7_1_LOOP_FILTER_1_SHIFT (0U)




typedef uint16_t P1588_NSE_DPLL_7_2_TYPE;
#define P1588_NSE_DPLL_7_2_LOOP_FILTER_2_MASK (0xffffU)
#define P1588_NSE_DPLL_7_2_LOOP_FILTER_2_SHIFT (0U)




typedef uint16_t P1588_NSE_DPLL_7_3_TYPE;
#define P1588_NSE_DPLL_7_3_LOOP_FILTER_3_MASK (0xffffU)
#define P1588_NSE_DPLL_7_3_LOOP_FILTER_3_SHIFT (0U)




typedef uint16_t P1588_NSE_NCO_1_LSB_TYPE;
#define P1588_NSE_NCO_1_LSB_REG_FREQCNTRL_LSB_MASK (0xffffU)
#define P1588_NSE_NCO_1_LSB_REG_FREQCNTRL_LSB_SHIFT (0U)




typedef uint16_t P1588_NSE_NCO_1_MSB_TYPE;
#define P1588_NSE_NCO_1_MSB_REG_FREQCNTRL_MSB_MASK (0xffffU)
#define P1588_NSE_NCO_1_MSB_REG_FREQCNTRL_MSB_SHIFT (0U)




typedef uint16_t P1588_NSE_NCO_2_0_TYPE;
#define P1588_NSE_NCO_2_0_LOCAL_TIME_UP_0_MASK (0xffffU)
#define P1588_NSE_NCO_2_0_LOCAL_TIME_UP_0_SHIFT (0U)




typedef uint16_t P1588_NSE_NCO_2_1_TYPE;
#define P1588_NSE_NCO_2_1_LOCAL_TIME_UP_1_MASK (0xffffU)
#define P1588_NSE_NCO_2_1_LOCAL_TIME_UP_1_SHIFT (0U)




typedef uint16_t P1588_NSE_NCO_2_2_TYPE;
#define P1588_NSE_NCO_2_2_SPARE_REG2_MASK (0x8000U)
#define P1588_NSE_NCO_2_2_SPARE_REG2_SHIFT (15U)
#define P1588_NSE_NCO_2_2_FREQ_MDIO_SEL_MASK (0x4000U)
#define P1588_NSE_NCO_2_2_FREQ_MDIO_SEL_SHIFT (14U)
#define P1588_NSE_NCO_2_2_SPARE_REG1_MASK (0x3000U)
#define P1588_NSE_NCO_2_2_SPARE_REG1_SHIFT (12U)
#define P1588_NSE_NCO_2_2_LOCAL_TIME_UP_2_MASK (0xfffU)
#define P1588_NSE_NCO_2_2_LOCAL_TIME_UP_2_SHIFT (0U)




typedef uint16_t P1588_NSE_NCO_3_0_TYPE;
#define P1588_NSE_NCO_3_0_INTERVAL_LENGTH_0_MASK (0xffffU)
#define P1588_NSE_NCO_3_0_INTERVAL_LENGTH_0_SHIFT (0U)




typedef uint16_t P1588_NSE_NCO_3_1_TYPE;
#define P1588_NSE_NCO_3_1_PULSE_TRAIN_LENGTH_0_MASK (0xc000U)
#define P1588_NSE_NCO_3_1_PULSE_TRAIN_LENGTH_0_SHIFT (14U)
#define P1588_NSE_NCO_3_1_INTERVAL_LENGTH_1_MASK (0x3fffU)
#define P1588_NSE_NCO_3_1_INTERVAL_LENGTH_1_SHIFT (0U)




typedef uint16_t P1588_NSE_NCO_3_2_TYPE;
#define P1588_NSE_NCO_3_2_FRMSYNC_PULSE_LENGTH_MASK (0xff80U)
#define P1588_NSE_NCO_3_2_FRMSYNC_PULSE_LENGTH_SHIFT (7U)
#define P1588_NSE_NCO_3_2_PULSE_TRAIN_LENGTH_1_MASK (0x7fU)
#define P1588_NSE_NCO_3_2_PULSE_TRAIN_LENGTH_1_SHIFT (0U)




typedef uint16_t P1588_NSE_NCO_4_TYPE;
#define P1588_NSE_NCO_4_REG_TS_DIVIDER_MASK (0xfffU)
#define P1588_NSE_NCO_4_REG_TS_DIVIDER_SHIFT (0U)




typedef uint16_t P1588_NSE_NCO_5_0_TYPE;
#define P1588_NSE_NCO_5_0_SYNOUT_TS_REG_0_MASK (0xfff0U)
#define P1588_NSE_NCO_5_0_SYNOUT_TS_REG_0_SHIFT (4U)
#define P1588_NSE_NCO_5_0_SPARE_REG_MASK (0xfU)
#define P1588_NSE_NCO_5_0_SPARE_REG_SHIFT (0U)




typedef uint16_t P1588_NSE_NCO_5_1_TYPE;
#define P1588_NSE_NCO_5_1_SYNOUT_TS_REG_1_MASK (0xffffU)
#define P1588_NSE_NCO_5_1_SYNOUT_TS_REG_1_SHIFT (0U)




typedef uint16_t P1588_NSE_NCO_5_2_TYPE;
#define P1588_NSE_NCO_5_2_SYNOUT_TS_REG_2_MASK (0xffffU)
#define P1588_NSE_NCO_5_2_SYNOUT_TS_REG_2_SHIFT (0U)




typedef uint16_t P1588_NSE_NCO_6_TYPE;
#define P1588_NSE_NCO_6_GMODE_MASK (0xc000U)
#define P1588_NSE_NCO_6_GMODE_SHIFT (14U)
#define P1588_NSE_NCO_6_TS_CAPTURE_MASK (0x2000U)
#define P1588_NSE_NCO_6_TS_CAPTURE_SHIFT (13U)
#define P1588_NSE_NCO_6_NSE_INIT_MASK (0x1000U)
#define P1588_NSE_NCO_6_NSE_INIT_SHIFT (12U)
#define P1588_NSE_NCO_6_M34_LOCAL_SYNC_DIS_MASK (0x800U)
#define P1588_NSE_NCO_6_M34_LOCAL_SYNC_DIS_SHIFT (11U)
#define P1588_NSE_NCO_6_SPARE_REG1_MASK (0x400U)
#define P1588_NSE_NCO_6_SPARE_REG1_SHIFT (10U)
#define P1588_NSE_NCO_6_RESET_LOCK_STATE_MASK (0x200U)
#define P1588_NSE_NCO_6_RESET_LOCK_STATE_SHIFT (9U)
#define P1588_NSE_NCO_6_RESET_SYNCIN_STATE_MASK (0x100U)
#define P1588_NSE_NCO_6_RESET_SYNCIN_STATE_SHIFT (8U)
#define P1588_NSE_NCO_6_RESET_SYNC_STATE_MASK (0x80U)
#define P1588_NSE_NCO_6_RESET_SYNC_STATE_SHIFT (7U)
#define P1588_NSE_NCO_6_SPARE_REG0_MASK (0x40U)
#define P1588_NSE_NCO_6_SPARE_REG0_SHIFT (6U)
#define P1588_NSE_NCO_6_FRAMESYN_MODE_MASK (0x3cU)
#define P1588_NSE_NCO_6_FRAMESYN_MODE_SHIFT (2U)
#define P1588_NSE_NCO_6_SYNOUT_MODE_MASK (0x3U)
#define P1588_NSE_NCO_6_SYNOUT_MODE_SHIFT (0U)




typedef uint16_t P1588_NSE_NCO_7_0_TYPE;
#define P1588_NSE_NCO_7_0_LENGTH_THRESHOLD_MASK (0xffffU)
#define P1588_NSE_NCO_7_0_LENGTH_THRESHOLD_SHIFT (0U)




typedef uint16_t P1588_NSE_NCO_7_1_TYPE;
#define P1588_NSE_NCO_7_1_EVENT_OFFSET_MASK (0xffffU)
#define P1588_NSE_NCO_7_1_EVENT_OFFSET_SHIFT (0U)




typedef uint16_t P1588_TX_COUNTER_TYPE;
#define P1588_TX_COUNTER_COUNTER_MASK (0xffffU)
#define P1588_TX_COUNTER_COUNTER_SHIFT (0U)




typedef uint16_t P1588_RX_COUNTER_TYPE;
#define P1588_RX_COUNTER_COUNTER_MASK (0xffffU)
#define P1588_RX_COUNTER_COUNTER_SHIFT (0U)




typedef uint16_t P1588_RX_TX_1588_COUNTER_TYPE;
#define P1588_RX_TX_1588_COUNTER_RX_COUNTER_MASK (0xff00U)
#define P1588_RX_TX_1588_COUNTER_RX_COUNTER_SHIFT (8U)
#define P1588_RX_TX_1588_COUNTER_TX_COUNTER_MASK (0xffU)
#define P1588_RX_TX_1588_COUNTER_TX_COUNTER_SHIFT (0U)




typedef uint16_t P1588_TS_READ_START_END_TYPE;
#define P1588_TS_READ_START_END_TS_MASK (0xffffU)
#define P1588_TS_READ_START_END_TS_SHIFT (0U)




typedef uint16_t P1588_HEARTBEAT_0_TYPE;
#define P1588_HEARTBEAT_0_0_MASK (0xffffU)
#define P1588_HEARTBEAT_0_0_SHIFT (0U)




typedef uint16_t P1588_HEARTBEAT_1_TYPE;
#define P1588_HEARTBEAT_1_1_MASK (0xffffU)
#define P1588_HEARTBEAT_1_1_SHIFT (0U)




typedef uint16_t P1588_HEARTBEAT_2_TYPE;
#define P1588_HEARTBEAT_2_2_MASK (0xffffU)
#define P1588_HEARTBEAT_2_2_SHIFT (0U)




typedef uint16_t P1588_TIME_STAMP_0_TYPE;
#define P1588_TIME_STAMP_0_0_MASK (0xffffU)
#define P1588_TIME_STAMP_0_0_SHIFT (0U)




typedef uint16_t P1588_TIME_STAMP_1_TYPE;
#define P1588_TIME_STAMP_1_1_MASK (0xffffU)
#define P1588_TIME_STAMP_1_1_SHIFT (0U)




typedef uint16_t P1588_TIME_STAMP_2_TYPE;
#define P1588_TIME_STAMP_2_2_MASK (0xffffU)
#define P1588_TIME_STAMP_2_2_SHIFT (0U)




typedef uint16_t P1588_TIME_STAMP_INFO_TYPE;
#define P1588_TIME_STAMP_INFO_INFO_MASK (0xffffU)
#define P1588_TIME_STAMP_INFO_INFO_SHIFT (0U)




typedef uint16_t P1588_CNTR_DBG_TYPE;
#define P1588_CNTR_DBG_SPARE_REG_MASK (0xc000U)
#define P1588_CNTR_DBG_SPARE_REG_SHIFT (14U)
#define P1588_CNTR_DBG_TC_64_LEAP_MASK (0x3000U)
#define P1588_CNTR_DBG_TC_64_LEAP_SHIFT (12U)
#define P1588_CNTR_DBG_HB_CNTL_MASK (0xc00U)
#define P1588_CNTR_DBG_HB_CNTL_SHIFT (10U)
#define P1588_CNTR_DBG_TS_SLICE_SEL_MASK (0x380U)
#define P1588_CNTR_DBG_TS_SLICE_SEL_SHIFT (7U)
#define P1588_CNTR_DBG_TC_80_LEAP_MASK (0x60U)
#define P1588_CNTR_DBG_TC_80_LEAP_SHIFT (5U)
#define P1588_CNTR_DBG_CNTR_SLICE_SEL_MASK (0x1cU)
#define P1588_CNTR_DBG_CNTR_SLICE_SEL_SHIFT (2U)
#define P1588_CNTR_DBG_RST_RX_CNTR_MASK (0x2U)
#define P1588_CNTR_DBG_RST_RX_CNTR_SHIFT (1U)
#define P1588_CNTR_DBG_RST_TX_CNTR_MASK (0x1U)
#define P1588_CNTR_DBG_RST_TX_CNTR_SHIFT (0U)




typedef uint16_t P1588_TIMECODE_SEL_TYPE;
#define P1588_TIMECODE_SEL_SEL_MASK (0xffffU)
#define P1588_TIMECODE_SEL_SEL_SHIFT (0U)




typedef uint16_t P1588_TIME_STAMP_3_TYPE;
#define P1588_TIME_STAMP_3_3_MASK (0xffffU)
#define P1588_TIME_STAMP_3_3_SHIFT (0U)




typedef uint16_t P1588_HEARTBEAT_3_TYPE;
#define P1588_HEARTBEAT_3_3_MASK (0xffffU)
#define P1588_HEARTBEAT_3_3_SHIFT (0U)




typedef uint16_t P1588_HEARTBEAT_4_TYPE;
#define P1588_HEARTBEAT_4_4_MASK (0xffffU)
#define P1588_HEARTBEAT_4_4_SHIFT (0U)




typedef uint16_t P1588_INBAND_CNTL_TYPE;
#define P1588_INBAND_CNTL_CNTL_MASK (0xffffU)
#define P1588_INBAND_CNTL_CNTL_SHIFT (0U)




typedef uint16_t P1588_MEM_COUNTER_TYPE;
#define P1588_MEM_COUNTER_COUNTER_MASK (0xffffU)
#define P1588_MEM_COUNTER_COUNTER_SHIFT (0U)




typedef uint16_t P1588_TIMESTAMP_DELTA_TYPE;
#define P1588_TIMESTAMP_DELTA_DELTA1_MASK (0x8000U)
#define P1588_TIMESTAMP_DELTA_DELTA1_SHIFT (15U)
#define P1588_TIMESTAMP_DELTA_DELTA2_MASK (0x4000U)
#define P1588_TIMESTAMP_DELTA_DELTA2_SHIFT (14U)
#define P1588_TIMESTAMP_DELTA_DELTA3_MASK (0x3fffU)
#define P1588_TIMESTAMP_DELTA_DELTA3_SHIFT (0U)




typedef uint16_t P1588_SOP_SEL_TYPE;
#define P1588_SOP_SEL_SEL_MASK (0xffffU)
#define P1588_SOP_SEL_SEL_SHIFT (0U)




typedef uint16_t P1588_INBAND_SPARE_TYPE;
#define P1588_INBAND_SPARE_SPARE_MASK (0xffffU)
#define P1588_INBAND_SPARE_SPARE_SHIFT (0U)




typedef volatile struct COMP_PACKED _P1588_RDBType {
    P1588_RESERVED_TYPE rsvd0[32]; /* OFFSET: 0x0 */
    P1588_SLICE_ENABLE_TYPE slice_enable; /* OFFSET: 0x20 */
    P1588_TX_MODE_TYPE tx_mode_port_0; /* OFFSET: 0x22 */
    P1588_RESERVED_TYPE rsvd1[14]; /* OFFSET: 0x24 */
    P1588_RX_MODE_TYPE rx_mode_port_0; /* OFFSET: 0x32 */
    P1588_RESERVED_TYPE rsvd2[14]; /* OFFSET: 0x34 */
    P1588_TX_TS_CAP_TYPE tx_ts_cap; /* OFFSET: 0x42 */
    P1588_RX_TS_CAP_TYPE rx_ts_cap; /* OFFSET: 0x44 */
    P1588_RX_TX_OPTION_TYPE rx_tx_option; /* OFFSET: 0x46 */
    P1588_RX_PORT_LINK_DELAY_LSB_TYPE rx_port_0_link_delay_lsb; /* OFFSET: 0x48 */
    P1588_RX_PORT_LINK_DELAY_MSB_TYPE rx_port_0_link_delay_msb; /* OFFSET: 0x4a */
    P1588_RESERVED_TYPE rsvd3[28]; /* OFFSET: 0x4c */
    P1588_TX_PORT_TS_OFFSET_LSB_TYPE tx_port_0_ts_offset_lsb; /* OFFSET: 0x68 */
    P1588_TX_PORT_TS_OFFSET_MSB_TYPE tx_port_0_ts_offset_msb; /* OFFSET: 0x6a */
    P1588_RESERVED_TYPE rsvd4[28]; /* OFFSET: 0x6c */
    P1588_RX_PORT_TS_OFFSET_LSB_TYPE rx_port_0_ts_offset_lsb; /* OFFSET: 0x88 */
    P1588_RX_PORT_TS_OFFSET_MSB_TYPE rx_port_0_ts_offset_msb; /* OFFSET: 0x8a */
    P1588_RESERVED_TYPE rsvd5[28]; /* OFFSET: 0x8c */
    P1588_TIME_CODE_0_TYPE time_code_0; /* OFFSET: 0xa8 */
    P1588_TIME_CODE_1_TYPE time_code_1; /* OFFSET: 0xaa */
    P1588_TIME_CODE_2_TYPE time_code_2; /* OFFSET: 0xac */
    P1588_TIME_CODE_3_TYPE time_code_3; /* OFFSET: 0xae */
    P1588_TIME_CODE_4_TYPE time_code_4; /* OFFSET: 0xb0 */
    P1588_DPLL_DB_LSB_TYPE dpll_db_lsb; /* OFFSET: 0xb2 */
    P1588_DPLL_DB_MSB_TYPE dpll_db_msb; /* OFFSET: 0xb4 */
    P1588_DPLL_DB_SEL_TYPE dpll_db_sel; /* OFFSET: 0xb6 */
    P1588_SHD_CTL_TYPE shd_ctl; /* OFFSET: 0xb8 */
    P1588_SHD_LD_TYPE shd_ld; /* OFFSET: 0xba */
    P1588_INT_MASK_TYPE int_mask; /* OFFSET: 0xbc */
    P1588_INT_STAT_TYPE int_stat; /* OFFSET: 0xbe */
    P1588_TX_CTL_TYPE tx_ctl; /* OFFSET: 0xc0 */
    P1588_RX_CTL_TYPE rx_ctl; /* OFFSET: 0xc2 */
    P1588_RX_TX_CTL_TYPE rx_tx_ctl; /* OFFSET: 0xc4 */
    P1588_VLAN_ITPID_TYPE vlan_itpid; /* OFFSET: 0xc6 */
    P1588_VLAN_OTPID_TYPE vlan_otpid; /* OFFSET: 0xc8 */
    P1588_OTHER_OTPID_TYPE other_otpid; /* OFFSET: 0xca */
    P1588_NSE_DPLL_1_TYPE nse_dpll_1; /* OFFSET: 0xcc */
    P1588_NSE_DPLL_2_0_TYPE nse_dpll_2_0; /* OFFSET: 0xce */
    P1588_NSE_DPLL_2_1_TYPE nse_dpll_2_1; /* OFFSET: 0xd0 */
    P1588_NSE_DPLL_2_2_TYPE nse_dpll_2_2; /* OFFSET: 0xd2 */
    P1588_NSE_DPLL_3_LSB_TYPE nse_dpll_3_lsb; /* OFFSET: 0xd4 */
    P1588_NSE_DPLL_3_MSB_TYPE nse_dpll_3_msb; /* OFFSET: 0xd6 */
    P1588_NSE_DPLL_4_TYPE nse_dpll_4; /* OFFSET: 0xd8 */
    P1588_NSE_DPLL_5_TYPE nse_dpll_5; /* OFFSET: 0xda */
    P1588_NSE_DPLL_6_TYPE nse_dpll_6; /* OFFSET: 0xdc */
    P1588_NSE_DPLL_7_0_TYPE nse_dpll_7_0; /* OFFSET: 0xde */
    P1588_NSE_DPLL_7_1_TYPE nse_dpll_7_1; /* OFFSET: 0xe0 */
    P1588_NSE_DPLL_7_2_TYPE nse_dpll_7_2; /* OFFSET: 0xe2 */
    P1588_NSE_DPLL_7_3_TYPE nse_dpll_7_3; /* OFFSET: 0xe4 */
    P1588_NSE_NCO_1_LSB_TYPE nse_nco_1_lsb; /* OFFSET: 0xe6 */
    P1588_NSE_NCO_1_MSB_TYPE nse_nco_1_msb; /* OFFSET: 0xe8 */
    P1588_NSE_NCO_2_0_TYPE nse_nco_2_0; /* OFFSET: 0xea */
    P1588_NSE_NCO_2_1_TYPE nse_nco_2_1; /* OFFSET: 0xec */
    P1588_NSE_NCO_2_2_TYPE nse_nco_2_2; /* OFFSET: 0xee */
    P1588_NSE_NCO_3_0_TYPE nse_nco_3_0; /* OFFSET: 0xf0 */
    P1588_NSE_NCO_3_1_TYPE nse_nco_3_1; /* OFFSET: 0xf2 */
    P1588_NSE_NCO_3_2_TYPE nse_nco_3_2; /* OFFSET: 0xf4 */
    P1588_NSE_NCO_4_TYPE nse_nco_4; /* OFFSET: 0xf6 */
    P1588_NSE_NCO_5_0_TYPE nse_nco_5_0; /* OFFSET: 0xf8 */
    P1588_NSE_NCO_5_1_TYPE nse_nco_5_1; /* OFFSET: 0xfa */
    P1588_NSE_NCO_5_2_TYPE nse_nco_5_2; /* OFFSET: 0xfc */
    P1588_NSE_NCO_6_TYPE nse_nco_6; /* OFFSET: 0xfe */
    P1588_NSE_NCO_7_0_TYPE nse_nco_7_0; /* OFFSET: 0x100 */
    P1588_NSE_NCO_7_1_TYPE nse_nco_7_1; /* OFFSET: 0x102 */
    P1588_TX_COUNTER_TYPE tx_counter; /* OFFSET: 0x104 */
    P1588_RX_COUNTER_TYPE rx_counter; /* OFFSET: 0x106 */
    P1588_RX_TX_1588_COUNTER_TYPE rx_tx_1588_counter; /* OFFSET: 0x108 */
    P1588_TS_READ_START_END_TYPE ts_read_start_end; /* OFFSET: 0x10a */
    P1588_HEARTBEAT_0_TYPE heartbeat_0; /* OFFSET: 0x10c */
    P1588_HEARTBEAT_1_TYPE heartbeat_1; /* OFFSET: 0x10e */
    P1588_HEARTBEAT_2_TYPE heartbeat_2; /* OFFSET: 0x110 */
    P1588_TIME_STAMP_0_TYPE time_stamp_0; /* OFFSET: 0x112 */
    P1588_TIME_STAMP_1_TYPE time_stamp_1; /* OFFSET: 0x114 */
    P1588_TIME_STAMP_2_TYPE time_stamp_2; /* OFFSET: 0x116 */
    P1588_TIME_STAMP_INFO_TYPE time_stamp_info_1; /* OFFSET: 0x118 */
    P1588_TIME_STAMP_INFO_TYPE time_stamp_info_2; /* OFFSET: 0x11a */
    P1588_CNTR_DBG_TYPE cntr_dbg; /* OFFSET: 0x11c */
    P1588_RESERVED_TYPE rsvd6[104]; /* OFFSET: 0x11e */
    P1588_TIMECODE_SEL_TYPE timecode_sel; /* OFFSET: 0x186 */
    P1588_TIME_STAMP_3_TYPE time_stamp_3; /* OFFSET: 0x188 */
    P1588_RESERVED_TYPE rsvd7[78]; /* OFFSET: 0x18a */
    P1588_HEARTBEAT_3_TYPE heartbeat_3; /* OFFSET: 0x1d8 */
    P1588_HEARTBEAT_4_TYPE heartbeat_4; /* OFFSET: 0x1da */
    P1588_INBAND_CNTL_TYPE inband_cntl_0; /* OFFSET: 0x1dc */
    P1588_RESERVED_TYPE rsvd8[14]; /* OFFSET: 0x1de */
    P1588_MEM_COUNTER_TYPE mem_counter; /* OFFSET: 0x1ec */
    P1588_TIMESTAMP_DELTA_TYPE timestamp_delta; /* OFFSET: 0x1ee */
    P1588_SOP_SEL_TYPE sop_sel; /* OFFSET: 0x1f0 */
    P1588_TIME_STAMP_INFO_TYPE time_stamp_info_3; /* OFFSET: 0x1f2 */
    P1588_TIME_STAMP_INFO_TYPE time_stamp_info_4; /* OFFSET: 0x1f4 */
    P1588_TIME_STAMP_INFO_TYPE time_stamp_info_5; /* OFFSET: 0x1f6 */
    P1588_TIME_STAMP_INFO_TYPE time_stamp_info_6; /* OFFSET: 0x1f8 */
    P1588_TIME_STAMP_INFO_TYPE time_stamp_info_7; /* OFFSET: 0x1fa */
    P1588_TIME_STAMP_INFO_TYPE time_stamp_info_8; /* OFFSET: 0x1fc */
    P1588_INBAND_SPARE_TYPE inband_spare1; /* OFFSET: 0x1fe */
} P1588_RDBType;


#define P1588_BASE                      (0x410F3400UL)



#define P1588_MAX_HW_ID                 (1UL)


#define P1588_FIFO_DEPTH                (16UL)


#define P1588_PORT_COUNT                (8UL)


#define P1588_PORT_MASK                 (0x1UL)


#define P1588_0_BASE                    (P1588_BASE)


#define P1588_NSE_NCO_6_FRAMESYN_MODE_IMM_MASK  (0x0020U)


#define P1588_NSE_NCO_6_FRAMESYN_MODE_SYNCIN1_MASK  (0x0008U)


#define P1588_INT_STAT_INTC_SOP_PORT0_MASK  (0x0002U)


#define P1588_TIME_STAMP_INFO_1_RXTX_MASK  (0x0001U)


#define P1588_TIME_STAMP_INFO_1_MSGTYPE_MASK  (0x001EU)


#define P1588_TIME_STAMP_INFO_1_MSGTYPE_OFFSET  (0x1U)


#define P1588_TS_READ_START_END_PORT0_START_MASK  (0x0001U)


#define P1588_TS_READ_START_END_PORT0_END_MASK  (0x0002U)


#define P1588_TS_READ_START_END_PORT_TS_MASK  (0x0000U)


#define P1588_CNTR_DBG_HB_CNTL_START_MASK  (0x0400U)


#define P1588_CNTR_DBG_HB_CNTL_END_MASK  (0x0800U)


#define P1588_SOP_SEL_TX_PORT0_SHIFT    (0U )


#define P1588_SOP_SEL_RX_PORT0_SHIFT    (8U )


#define P1588_SOP_SEL_INTERNAL_1588_VAL  (1U )


#define P1588_TIMECODE_SEL_TX_PORT0_MASK  (0x0001U)


#define P1588_TIMECODE_SEL_RX_PORT0_MASK  (0x0100U)


#define P1588_TX_TS_CAP_PORT0_MASK      (0x0001U)


#define P1588_RX_TS_CAP_PORT0_MASK      (0x0001U)


#define P1588_SLICE_ENABLE_TX_SLICE_1588_EN_PORT0_MASK  (0x0001U)


#define P1588_SLICE_ENABLE_RX_SLICE_1588_EN_PORT0_MASK  (0x0100U)


#define P1588_NSE_NCO_6_SYNCOUT_MODE_1_OP_PULSE_MASK  (0x0001U)


#define ETHER_1588_ETHTYPE_OFFSET       (0UL)


#define ETHER_1588_PKTTYPE_OFFSET       (2UL)


#define ETHER_1588_PKTTYPE_MASK         (0xFU)


#define ETHER_1588_PKTTYPE_SYNC         (0x0U)


#define ETHER_1588_PKTTYPE_PDELAY_REQ   (0x2U)


#define ETHER_1588_PKTTYPE_PDELAY_RESP  (0x3U)


#define ETHER_1588_SEQID_OFFSET         (32UL)


#define ETHER_1588_TS_1_SECS_OFFSET     (16UL)


#define ETHER_1588_TS_3_NS_OFFSET       (16UL)

#endif /* P1588_RDB_H */
