
// Verilog netlist produced by program ldbanno, Version Diamond (64-bit) 3.6.0.83.4

// ldbanno -n Verilog -o Common_Controller_Common_Controller_mapvo.vo -w -neg -gui -msgset C:/Users/yjhxfy/Google Drive/MMC/Hardware/Board/Code/CPLD/CPLD_PWM_DB/promote.xml Common_Controller_Common_Controller_map.ncd 
// Netlist created on Wed May 18 16:08:53 2016
// Netlist written on Wed May 18 16:08:58 2016
// Design is for device LCMXO2-4000HC
// Design is for package TQFP144
// Design is for performance grade 4

`timescale 1 ns / 1 ps

module CC_CPLD_TOP ( IO14_D, IO15_D, IO84_D, IO85_D, IO86_D, IO87_D, IO20_D, 
                     IO21_D, IO22_D, IO23_D, PWM1A_D, PWM1B_D, PWM2A_D, 
                     PWM2B_D, PWM3A_D, PWM3B_D, PWM4A_D, PWM4B_D, PWM5A_D, 
                     PWM5B_D, PWM6A_D, PWM6B_D, PWM7A_D, PWM7B_D, PWM8A_D, 
                     PWM8B_D, PWM9A_D, PWM9B_D, TZ1n, TZ2n, PWM_ENn, PWM1A_C, 
                     PWM1B_C, PWM2A_C, PWM2B_C, PWM3A_C, PWM3B_C, FO1, PWM4A_C, 
                     PWM4B_C, PWM5A_C, PWM5B_C, PWM6A_C, PWM6B_C, FO2, PWM7A_C, 
                     PWM7B_C, PWM8A_C, PWM8B_C, PWM9A_C, PWM9B_C, FO3, 
                     PWM10A_C, PWM10B_C, PWM11A_C, PWM11B_C, PWM12A_C, 
                     PWM12B_C, FO4, PWM13A_C, PWM13B_C, PWM14A_C, PWM14B_C, 
                     PWM15A_C, PWM15B_C, FO5, PWM16A_C, PWM16B_C, PWM17A_C, 
                     PWM17B_C, PWM18A_C, PWM18B_C, FO6, CMP_OUT1, CMP_OUT2, 
                     CMP_OUT3, CMP_OUT4, CMP_OUT5, CMP_OUT6, CMP_OUT7, 
                     CMP_OUT8, CMP_OUT9, CMP_OUT10, CMP_OUT11, CMP_OUT12, 
                     CLK_C, IO0_C, IO1_C, IO2_C, IO3_C, IO4_C, IO5_C, IO6_C, 
                     IO7_C, IO8_C, IO9_C, IO10_C, IO11_C, IO12_C, IO13_C, 
                     IO14_C, IO15_C, IO16_C, IO17_C, IO18_C, IO19_C, IO20_C, 
                     IO21_C, IO22_C, IO23_C );
  input  IO14_D, IO86_D, IO87_D, IO22_D, IO23_D, PWM1A_D, PWM1B_D, PWM2A_D, 
         PWM2B_D, PWM3A_D, PWM3B_D, PWM4A_D, PWM4B_D, PWM5A_D, PWM5B_D, 
         PWM6A_D, PWM6B_D, PWM7A_D, PWM7B_D, PWM8A_D, PWM8B_D, PWM9A_D, 
         PWM9B_D, FO1, FO2, FO3, FO4, FO5, FO6, CMP_OUT1, CMP_OUT2, CMP_OUT3, 
         CMP_OUT4, CMP_OUT5, CMP_OUT6, CMP_OUT7, CMP_OUT8, CMP_OUT9, CMP_OUT10, 
         CMP_OUT11, CMP_OUT12, CLK_C, IO9_C, IO10_C, IO11_C;
  output IO15_D, IO84_D, IO85_D, PWM_ENn, PWM1A_C, PWM1B_C, PWM2A_C, PWM2B_C, 
         PWM3A_C, PWM3B_C, PWM4A_C, PWM4B_C, PWM5A_C, PWM5B_C, PWM6A_C, 
         PWM6B_C, PWM7A_C, PWM7B_C, PWM8A_C, PWM8B_C, PWM9A_C, PWM9B_C, 
         PWM10A_C, PWM10B_C, PWM11A_C, PWM11B_C, PWM12A_C, PWM12B_C, PWM13A_C, 
         PWM13B_C, PWM14A_C, PWM14B_C, PWM15A_C, PWM15B_C, PWM16A_C, PWM16B_C, 
         PWM17A_C, PWM17B_C, PWM18A_C, PWM18B_C, IO0_C, IO1_C, IO2_C, IO3_C, 
         IO4_C, IO5_C, IO6_C, IO7_C, IO8_C;
  inout  IO20_D, IO21_D, TZ1n, TZ2n, IO12_C, IO13_C, IO14_C, IO15_C, IO16_C, 
         IO17_C, IO18_C, IO19_C, IO20_C, IO21_C, IO22_C, IO23_C;
  wire   \CPWMA1/un4_bpwmlto6_0 , \CPWMA1/un4_bpwmlt6 , \CPWMA1/TIME_SET_1[1] , 
         \CPWMA1/TIME_SET_1[0] , \CPWMA1/un4_bpwmlto4_x_13 , 
         \CPWMA1/TIME_SET_1[2] , \CPWMA1/un1_TIME_SET_1[6] , 
         \CPWMA1/un1_TIME_SET_1[7] , PWM1A_D_c, Clk_250MHz, 
         \CPWMA1/un1_TIME_SET_1_ac0_1_out , \CPWMA1/TIME_SET_1[3] , 
         \CPWMA1/un1_TIME_SET_1[4] , \CPWMA1/un1_TIME_SET_1[5] , 
         \CPWMA1/un1_TIME_SET_1_axbxc5_1 , \CPWMA1/TIME_SET_1[6] , 
         \CPWMA1/TIME_SET_1[5] , \CPWMA1/TIME_SET_1[4] , 
         \CPWMA1/un1_TIME_SET_1_ac0_5_1 , \CPWMA1/un1_TIME_SET_1[2] , 
         \CPWMA1/un1_TIME_SET_1[3] , \CPWMA1/un1_TIME_SET_1_axbxc6_a0 , 
         \CPWMA1/fb_0_0 , \CPWMA1/un1_time_set_2lto6_0 , 
         \CPWMA1/un1_time_set_2lt6 , \CPWMA1/TIME_SET_2[1] , 
         \CPWMA1/TIME_SET_2[0] , \CPWMA1/un1_time_set_2lto4_x_9 , 
         \CPWMA1/TIME_SET_2[2] , \CPWMA1/un1_TIME_SET_2[6] , 
         \CPWMA1/un1_TIME_SET_2[7] , \CPWMA1/un1_TIME_SET_2_ac0_1_out , 
         \CPWMA1/TIME_SET_2[3] , \CPWMA1/un1_TIME_SET_2[4] , 
         \CPWMA1/un1_TIME_SET_2[5] , \CPWMA1/un1_TIME_SET_2_axbxc5_1 , 
         \CPWMA1/TIME_SET_2[6] , \CPWMA1/TIME_SET_2[5] , 
         \CPWMA1/un1_TIME_SET_2_ac0_5_a0_0 , \CPWMA1/TIME_SET_2[4] , 
         \CPWMA1/un1_TIME_SET_2[2] , \CPWMA1/un1_TIME_SET_2[3] , 
         \CPWMA1/un1_TIME_SET_2_axbxc6_a0_N_2L1 , 
         \CPWMA1/un1_TIME_SET_2_axbxc6_a0_15 , \CPWMA1/fb_0 , 
         \CPWMA2/un4_bpwmlto6_0 , \CPWMA2/un4_bpwmlt6 , \CPWMA2/TIME_SET_1[1] , 
         \CPWMA2/TIME_SET_1[0] , \CPWMA2/un4_bpwmlto4_x_8 , 
         \CPWMA2/TIME_SET_1[2] , \CPWMA2/un1_TIME_SET_1[6] , 
         \CPWMA2/un1_TIME_SET_1[7] , PWM2A_D_c, 
         \CPWMA2/un1_TIME_SET_1_ac0_7_a0_1 , \CPWMA2/TIME_SET_1[3] , 
         \CPWMA2/un1_TIME_SET_1_ac0_1_0 , \CPWMA2/un1_TIME_SET_1[4] , 
         \CPWMA2/un1_TIME_SET_1[5] , \CPWMA2/un1_TIME_SET_1_axbxc5_x1_3 , 
         \CPWMA2/un1_TIME_SET_1_ac0_7_a0_1_0 , \CPWMA2/TIME_SET_1[5] , 
         \CPWMA2/TIME_SET_1[6] , \CPWMA2/TIME_SET_1[4] , 
         \CPWMA2/un1_TIME_SET_1_axbxc4_4_tz_2 , \CPWMA2/un1_TIME_SET_1[2] , 
         \CPWMA2/un1_TIME_SET_1[3] , \CPWMA2/un1_TIME_SET_1_axbxc6_a0_N_2L1_6 , 
         \CPWMA2/un1_TIME_SET_1_axbxc6_a0_15 , \CPWMA2/fb_0_0 , 
         \CPWMA2/un1_time_set_2lto6_0 , \CPWMA2/un1_time_set_2lt6 , 
         \CPWMA2/TIME_SET_2[1] , \CPWMA2/TIME_SET_2[0] , 
         \CPWMA2/un1_time_set_2lto4_x , \CPWMA2/TIME_SET_2[2] , 
         \CPWMA2/un1_TIME_SET_2[6] , \CPWMA2/un1_TIME_SET_2[7] , 
         \CPWMA2/TIME_SET_2[5] , \CPWMA2/TIME_SET_2[6] , 
         \CPWMA2/TIME_SET_2[3] , \CPWMA2/un1_TIME_SET_2_axbxc3_0_0_tz_1 , 
         \CPWMA2/un1_TIME_SET_2_ac0_1_0 , \CPWMA2/un1_TIME_SET_2[4] , 
         \CPWMA2/un1_TIME_SET_2[5] , \CPWMA2/un1_TIME_SET_2_axbxc5_1 , 
         \CPWMA2/un1_TIME_SET_2_ac0_5_a0_0 , \CPWMA2/TIME_SET_2[4] , 
         \CPWMA2/un1_TIME_SET_2[2] , \CPWMA2/un1_TIME_SET_2[3] , 
         \CPWMA2/un1_TIME_SET_2_axbxc6_a0_0 , \CPWMA2/fb_0 , 
         \CPWMA3/un4_bpwmlto6_0 , \CPWMA3/un4_bpwmlt6 , \CPWMA3/TIME_SET_1[1] , 
         \CPWMA3/TIME_SET_1[0] , \CPWMA3/un4_bpwmlto4_x_1 , 
         \CPWMA3/TIME_SET_1[2] , \CPWMA3/un1_TIME_SET_1[6] , 
         \CPWMA3/un1_TIME_SET_1[7] , PWM3A_D_c, 
         \CPWMA3/un1_TIME_SET_1_ac0_7_a0_1 , \CPWMA3/TIME_SET_1[3] , 
         \CPWMA3/un1_TIME_SET_1_ac0_1_0 , \CPWMA3/un1_TIME_SET_1[4] , 
         \CPWMA3/un1_TIME_SET_1[5] , \CPWMA3/un1_TIME_SET_1_axbxc5_x1_1 , 
         \CPWMA3/un1_TIME_SET_1_ac0_7_a0_1_0 , \CPWMA3/TIME_SET_1[5] , 
         \CPWMA3/TIME_SET_1[6] , \CPWMA3/TIME_SET_1[4] , 
         \CPWMA3/un1_TIME_SET_1_axbxc4_4_tz_2 , \CPWMA3/un1_TIME_SET_1[2] , 
         \CPWMA3/un1_TIME_SET_1[3] , \CPWMA3/un1_TIME_SET_1_axbxc6_a0_N_2L1_5 , 
         \CPWMA3/un1_TIME_SET_1_axbxc6_a0_1 , \CPWMA3/fb_0_0 , 
         \CPWMA3/un1_time_set_2lto6_0 , \CPWMA3/un1_time_set_2lt6 , 
         \CPWMA3/TIME_SET_2[1] , \CPWMA3/TIME_SET_2[0] , 
         \CPWMA3/un1_time_set_2lto4_x_13 , \CPWMA3/TIME_SET_2[2] , 
         \CPWMA3/un1_TIME_SET_2[6] , \CPWMA3/un1_TIME_SET_2[7] , 
         \CPWMA3/un1_TIME_SET_2_ac0_1_0 , \CPWMA3/TIME_SET_2[3] , 
         \CPWMA3/un1_TIME_SET_2[4] , \CPWMA3/un1_TIME_SET_2[5] , \CPWMA3/g0_1 , 
         \CPWMA3/TIME_SET_2[6] , \CPWMA3/TIME_SET_2[5] , 
         \CPWMA3/TIME_SET_2[4] , \CPWMA3/g0_2_2 , \CPWMA3/un1_TIME_SET_2[2] , 
         \CPWMA3/un1_TIME_SET_2[3] , 
         \CPWMA3/un1_TIME_SET_2_axbxc6_a0_N_2L1_13 , 
         \CPWMA3/un1_TIME_SET_2_axbxc6_a0_1 , \CPWMA3/fb_0 , 
         \CPWMA4/un4_bpwmlto6_0 , \CPWMA4/un4_bpwmlt6 , \CPWMA4/TIME_SET_1[1] , 
         \CPWMA4/TIME_SET_1[0] , \CPWMA4/un4_bpwmlto4_x_12 , 
         \CPWMA4/TIME_SET_1[2] , \CPWMA4/un1_TIME_SET_1[6] , 
         \CPWMA4/un1_TIME_SET_1[7] , PWM4A_D_c, 
         \CPWMA4/un1_TIME_SET_1_ac0_1_out , \CPWMA4/TIME_SET_1[3] , 
         \CPWMA4/un1_TIME_SET_1[4] , \CPWMA4/un1_TIME_SET_1[5] , 
         \CPWMA4/un1_TIME_SET_1_axbxc5_1 , \CPWMA4/TIME_SET_1[6] , 
         \CPWMA4/TIME_SET_1[5] , \CPWMA4/un1_TIME_SET_1_ac0_5_a0_0 , 
         \CPWMA4/TIME_SET_1[4] , \CPWMA4/un1_TIME_SET_1[2] , 
         \CPWMA4/un1_TIME_SET_1[3] , \CPWMA4/un1_TIME_SET_1_axbxc6_a0_N_2L1 , 
         \CPWMA4/un1_TIME_SET_1_axbxc6_a0_14 , \CPWMA4/fb_0_0 , 
         \CPWMA4/un1_time_set_2lto6_0 , \CPWMA4/un1_time_set_2lt6 , 
         \CPWMA4/TIME_SET_2[1] , \CPWMA4/TIME_SET_2[0] , 
         \CPWMA4/un1_time_set_2lto4_x_6 , \CPWMA4/TIME_SET_2[2] , 
         \CPWMA4/un1_TIME_SET_2[6] , \CPWMA4/un1_TIME_SET_2[7] , 
         \CPWMA4/un1_TIME_SET_2_ac0_1_out , \CPWMA4/TIME_SET_2[3] , 
         \CPWMA4/un1_TIME_SET_2[4] , \CPWMA4/un1_TIME_SET_2[5] , 
         \CPWMA4/un1_TIME_SET_2_axbxc5_1 , \CPWMA4/TIME_SET_2[6] , 
         \CPWMA4/TIME_SET_2[5] , \CPWMA4/un1_TIME_SET_2_ac0_5_a0_0 , 
         \CPWMA4/TIME_SET_2[4] , \CPWMA4/un1_TIME_SET_2[2] , 
         \CPWMA4/un1_TIME_SET_2[3] , \CPWMA4/un1_TIME_SET_2_axbxc6_a0_N_2L1_0 , 
         \CPWMA4/un1_TIME_SET_2_axbxc6_a0_2 , \CPWMA4/fb_0 , 
         \CPWMA5/un4_bpwmlto6_0 , \CPWMA5/un4_bpwmlt6 , \CPWMA5/TIME_SET_1[1] , 
         \CPWMA5/TIME_SET_1[0] , \CPWMA5/un4_bpwmlto4_x_3 , 
         \CPWMA5/TIME_SET_1[2] , \CPWMA5/un1_TIME_SET_1[6] , 
         \CPWMA5/un1_TIME_SET_1[7] , PWM5A_D_c, 
         \CPWMA5/un1_TIME_SET_1_ac0_7_a0_1 , \CPWMA5/TIME_SET_1[3] , 
         \CPWMA5/un1_TIME_SET_1_ac0_1_0 , \CPWMA5/un1_TIME_SET_1[4] , 
         \CPWMA5/un1_TIME_SET_1[5] , \CPWMA5/un1_TIME_SET_1_axbxc5_x1 , 
         \CPWMA5/un1_TIME_SET_1_ac0_7_a0_1_0 , \CPWMA5/TIME_SET_1[5] , 
         \CPWMA5/TIME_SET_1[6] , \CPWMA5/TIME_SET_1[4] , 
         \CPWMA5/un1_TIME_SET_1_axbxc4_4_tz_2 , \CPWMA5/un1_TIME_SET_1[2] , 
         \CPWMA5/un1_TIME_SET_1[3] , \CPWMA5/un1_TIME_SET_1_axbxc6_a0_N_2L1_4 , 
         \CPWMA5/un1_TIME_SET_1_axbxc6_a0_5 , \CPWMA5/fb_0_0 , 
         \CPWMA5/un1_time_set_2lto6_0 , \CPWMA5/un1_time_set_2lt6 , 
         \CPWMA5/TIME_SET_2[1] , \CPWMA5/TIME_SET_2[0] , 
         \CPWMA5/un1_time_set_2lto4_x_7 , \CPWMA5/TIME_SET_2[2] , 
         \CPWMA5/un1_TIME_SET_2[6] , \CPWMA5/un1_TIME_SET_2[7] , 
         \CPWMA5/un1_TIME_SET_2_ac0_1_out , \CPWMA5/TIME_SET_2[3] , 
         \CPWMA5/un1_TIME_SET_2[4] , \CPWMA5/un1_TIME_SET_2[5] , 
         \CPWMA5/un1_TIME_SET_2_axbxc5_1 , \CPWMA5/TIME_SET_2[6] , 
         \CPWMA5/TIME_SET_2[5] , \CPWMA5/un1_TIME_SET_2_ac0_5_a0_0 , 
         \CPWMA5/TIME_SET_2[4] , \CPWMA5/un1_TIME_SET_2[2] , 
         \CPWMA5/un1_TIME_SET_2[3] , \CPWMA5/un1_TIME_SET_2_axbxc6_a0_N_2L1_1 , 
         \CPWMA5/un1_TIME_SET_2_axbxc6_a0_13 , \CPWMA5/fb_0 , 
         \CPWMA6/un4_bpwmlto6_0 , \CPWMA6/un4_bpwmlt6 , \CPWMA6/TIME_SET_1[1] , 
         \CPWMA6/TIME_SET_1[0] , \CPWMA6/un4_bpwmlto4_x_14 , 
         \CPWMA6/TIME_SET_1[2] , \CPWMA6/un1_TIME_SET_1[6] , 
         \CPWMA6/un1_TIME_SET_1[7] , PWM6A_D_c, 
         \CPWMA6/un1_TIME_SET_1_ac0_1_0 , \CPWMA6/TIME_SET_1[3] , 
         \CPWMA6/un1_TIME_SET_1[4] , \CPWMA6/un1_TIME_SET_1[5] , \CPWMA6/g0_1 , 
         \CPWMA6/TIME_SET_1[6] , \CPWMA6/TIME_SET_1[5] , 
         \CPWMA6/TIME_SET_1[4] , \CPWMA6/g0_2_2 , \CPWMA6/un1_TIME_SET_1[2] , 
         \CPWMA6/un1_TIME_SET_1[3] , 
         \CPWMA6/un1_TIME_SET_1_axbxc6_a0_N_2L1_11 , 
         \CPWMA6/un1_TIME_SET_1_axbxc6_a0_7 , \CPWMA6/fb_0_0 , 
         \CPWMA6/un1_time_set_2lto6_0 , \CPWMA6/un1_time_set_2lt6 , 
         \CPWMA6/TIME_SET_2[1] , \CPWMA6/TIME_SET_2[0] , 
         \CPWMA6/un1_time_set_2lto4_x_8 , \CPWMA6/TIME_SET_2[2] , 
         \CPWMA6/un1_TIME_SET_2[6] , \CPWMA6/un1_TIME_SET_2[7] , 
         \CPWMA6/un1_TIME_SET_2_ac0_1_out , \CPWMA6/TIME_SET_2[3] , 
         \CPWMA6/un1_TIME_SET_2[4] , \CPWMA6/un1_TIME_SET_2[5] , 
         \CPWMA6/un1_TIME_SET_2_axbxc5_1 , \CPWMA6/TIME_SET_2[6] , 
         \CPWMA6/TIME_SET_2[5] , \CPWMA6/un1_TIME_SET_2_ac0_5_a0_0 , 
         \CPWMA6/TIME_SET_2[4] , \CPWMA6/un1_TIME_SET_2[2] , 
         \CPWMA6/un1_TIME_SET_2[3] , \CPWMA6/un1_TIME_SET_2_axbxc6_a0_N_2L1_2 , 
         \CPWMA6/un1_TIME_SET_2_axbxc6_a0_8 , \CPWMA6/fb_0 , 
         \CPWMA7/un4_bpwmlto6_0 , \CPWMA7/un4_bpwmlt6 , \CPWMA7/TIME_SET_1[1] , 
         \CPWMA7/TIME_SET_1[0] , \CPWMA7/un4_bpwmlto4_x_15 , 
         \CPWMA7/TIME_SET_1[2] , \CPWMA7/un1_TIME_SET_1[6] , 
         \CPWMA7/un1_TIME_SET_1[7] , PWM7A_D_c, 
         \CPWMA7/un1_TIME_SET_1_ac0_1_0 , \CPWMA7/TIME_SET_1[3] , 
         \CPWMA7/un1_TIME_SET_1[4] , \CPWMA7/un1_TIME_SET_1[5] , 
         \CPWMA7/g0_3_1 , \CPWMA7/TIME_SET_1[6] , \CPWMA7/TIME_SET_1[5] , 
         \CPWMA7/TIME_SET_1[4] , \CPWMA7/g0_0_2 , \CPWMA7/un1_TIME_SET_1[2] , 
         \CPWMA7/un1_TIME_SET_1[3] , 
         \CPWMA7/un1_TIME_SET_1_axbxc6_a0_N_2L1_12 , 
         \CPWMA7/un1_TIME_SET_1_axbxc6_a0_6 , \CPWMA7/fb_0_0 , 
         \CPWMA7/un1_time_set_2lto6_0 , \CPWMA7/un1_time_set_2lt6 , 
         \CPWMA7/TIME_SET_2[1] , \CPWMA7/TIME_SET_2[0] , 
         \CPWMA7/un1_time_set_2lto4_x_3 , \CPWMA7/TIME_SET_2[2] , 
         \CPWMA7/un1_TIME_SET_2[6] , \CPWMA7/un1_TIME_SET_2[7] , 
         \CPWMA7/un1_TIME_SET_2_ac0_3_a0_1_0 , \CPWMA7/TIME_SET_2[3] , 
         \CPWMA7/un1_TIME_SET_2_ac0_1_0 , \CPWMA7/un1_TIME_SET_2[4] , 
         \CPWMA7/un1_TIME_SET_2[5] , \CPWMA7/g0_1 , \CPWMA7/TIME_SET_2[6] , 
         \CPWMA7/TIME_SET_2[5] , \CPWMA7/TIME_SET_2[4] , \CPWMA7/g0_2_2 , 
         \CPWMA7/un1_TIME_SET_2[2] , \CPWMA7/un1_TIME_SET_2[3] , 
         \CPWMA7/un1_TIME_SET_2_axbxc6_a0_N_2L1_6 , 
         \CPWMA7/un1_TIME_SET_2_axbxc6_a0_7 , \CPWMA7/fb_0 , 
         \CPWMA8/un4_bpwmlto6_0 , \CPWMA8/un4_bpwmlt6 , \CPWMA8/TIME_SET_1[1] , 
         \CPWMA8/TIME_SET_1[0] , \CPWMA8/un4_bpwmlto4_x_16 , 
         \CPWMA8/TIME_SET_1[2] , \CPWMA8/un1_TIME_SET_1[6] , 
         \CPWMA8/un1_TIME_SET_1[7] , PWM8A_D_c, 
         \CPWMA8/un1_TIME_SET_1_ac0_1_0 , \CPWMA8/TIME_SET_1[3] , 
         \CPWMA8/un1_TIME_SET_1[4] , \CPWMA8/un1_TIME_SET_1[5] , 
         \CPWMA8/g0_3_1 , \CPWMA8/TIME_SET_1[6] , \CPWMA8/TIME_SET_1[5] , 
         \CPWMA8/TIME_SET_1[4] , \CPWMA8/g0_0_2 , \CPWMA8/un1_TIME_SET_1[2] , 
         \CPWMA8/un1_TIME_SET_1[3] , 
         \CPWMA8/un1_TIME_SET_1_axbxc6_a0_N_2L1_13 , 
         \CPWMA8/un1_TIME_SET_1_axbxc6_a0_8 , \CPWMA8/fb_0_0 , 
         \CPWMA8/un1_time_set_2lto6_0 , \CPWMA8/un1_time_set_2lt6 , 
         \CPWMA8/TIME_SET_2[1] , \CPWMA8/TIME_SET_2[0] , 
         \CPWMA8/un1_time_set_2lto4_x_11 , \CPWMA8/TIME_SET_2[2] , 
         \CPWMA8/un1_TIME_SET_2[6] , \CPWMA8/un1_TIME_SET_2[7] , 
         \CPWMA8/un1_TIME_SET_2_ac0_1_0 , \CPWMA8/TIME_SET_2[3] , 
         \CPWMA8/un1_TIME_SET_2[4] , \CPWMA8/un1_TIME_SET_2[5] , \CPWMA8/g0_1 , 
         \CPWMA8/TIME_SET_2[6] , \CPWMA8/TIME_SET_2[5] , 
         \CPWMA8/TIME_SET_2[4] , \CPWMA8/g0_2_2 , \CPWMA8/un1_TIME_SET_2[2] , 
         \CPWMA8/un1_TIME_SET_2[3] , \CPWMA8/un1_TIME_SET_2_axbxc6_a0_N_2L1_9 , 
         \CPWMA8/un1_TIME_SET_2_axbxc6_a0_9 , \CPWMA8/fb_0 , 
         \CPWMA9/un4_bpwmlto6_0 , \CPWMA9/un4_bpwmlt6 , \CPWMA9/TIME_SET_1[1] , 
         \CPWMA9/TIME_SET_1[0] , \CPWMA9/un4_bpwmlto4_x_11 , 
         \CPWMA9/TIME_SET_1[2] , \CPWMA9/un1_TIME_SET_1[6] , 
         \CPWMA9/un1_TIME_SET_1[7] , PWM9A_D_c, 
         \CPWMA9/un1_TIME_SET_1_ac0_3_a0_1_0 , \CPWMA9/TIME_SET_1[3] , 
         \CPWMA9/un1_TIME_SET_1_ac0_1_0 , \CPWMA9/un1_TIME_SET_1[4] , 
         \CPWMA9/un1_TIME_SET_1[5] , \CPWMA9/g0_3_1 , \CPWMA9/TIME_SET_1[6] , 
         \CPWMA9/TIME_SET_1[5] , \CPWMA9/TIME_SET_1[4] , \CPWMA9/g0_0_2 , 
         \CPWMA9/un1_TIME_SET_1[2] , \CPWMA9/un1_TIME_SET_1[3] , 
         \CPWMA9/un1_TIME_SET_1_axbxc6_a0_N_2L1_8 , 
         \CPWMA9/un1_TIME_SET_1_axbxc6_a0_3 , \CPWMA9/fb_0_0 , 
         \CPWMA9/un1_time_set_2lto6_0 , \CPWMA9/un1_time_set_2lt6 , 
         \CPWMA9/TIME_SET_2[1] , \CPWMA9/TIME_SET_2[0] , 
         \CPWMA9/un1_time_set_2lto4_x_16 , \CPWMA9/TIME_SET_2[2] , 
         \CPWMA9/un1_TIME_SET_2[6] , \CPWMA9/un1_TIME_SET_2[7] , 
         \CPWMA9/un1_TIME_SET_2_ac0_1_0 , \CPWMA9/TIME_SET_2[3] , 
         \CPWMA9/un1_TIME_SET_2[4] , \CPWMA9/un1_TIME_SET_2[5] , \CPWMA9/g0_1 , 
         \CPWMA9/TIME_SET_2[6] , \CPWMA9/TIME_SET_2[5] , 
         \CPWMA9/TIME_SET_2[4] , \CPWMA9/g0_2_2 , \CPWMA9/un1_TIME_SET_2[2] , 
         \CPWMA9/un1_TIME_SET_2[3] , 
         \CPWMA9/un1_TIME_SET_2_axbxc6_a0_N_2L1_12 , 
         \CPWMA9/un1_TIME_SET_2_axbxc6_a0_4 , \CPWMA9/fb_0 , 
         \CPWMB1/un4_bpwmlto6_0 , \CPWMB1/un4_bpwmlt6 , \CPWMB1/TIME_SET_1[1] , 
         \CPWMB1/TIME_SET_1[0] , \CPWMB1/un4_bpwmlto4_x_9 , 
         \CPWMB1/TIME_SET_1[2] , \CPWMB1/un1_TIME_SET_1[6] , 
         \CPWMB1/un1_TIME_SET_1[7] , PWM1B_D_c, 
         \CPWMB1/un1_TIME_SET_1_ac0_7_a0_1 , \CPWMB1/TIME_SET_1[3] , 
         \CPWMB1/un1_TIME_SET_1_ac0_1_0 , \CPWMB1/un1_TIME_SET_1[4] , 
         \CPWMB1/un1_TIME_SET_1[5] , \CPWMB1/un1_TIME_SET_1_axbxc5_x1_2 , 
         \CPWMB1/un1_TIME_SET_1_ac0_7_a0_1_0 , \CPWMB1/TIME_SET_1[5] , 
         \CPWMB1/TIME_SET_1[6] , \CPWMB1/TIME_SET_1[4] , 
         \CPWMB1/un1_TIME_SET_1_axbxc4_4_tz_2 , \CPWMB1/un1_TIME_SET_1[2] , 
         \CPWMB1/un1_TIME_SET_1[3] , \CPWMB1/un1_TIME_SET_1_axbxc6_a0_N_2L1_7 , 
         \CPWMB1/un1_TIME_SET_1_axbxc6_a0_9 , \CPWMB1/fb_0_0 , 
         \CPWMB1/un1_time_set_2lto6_0 , \CPWMB1/un1_time_set_2lt6 , 
         \CPWMB1/TIME_SET_2[1] , \CPWMB1/TIME_SET_2[0] , 
         \CPWMB1/un1_time_set_2lto4_x_0 , \CPWMB1/TIME_SET_2[2] , 
         \CPWMB1/un1_TIME_SET_2[6] , \CPWMB1/un1_TIME_SET_2[7] , 
         \CPWMB1/TIME_SET_2[5] , \CPWMB1/TIME_SET_2[6] , 
         \CPWMB1/TIME_SET_2[3] , \CPWMB1/un1_TIME_SET_2_axbxc3_0_0_tz_1 , 
         \CPWMB1/un1_TIME_SET_2_ac0_1_0 , \CPWMB1/un1_TIME_SET_2[4] , 
         \CPWMB1/un1_TIME_SET_2[5] , \CPWMB1/un1_TIME_SET_2_axbxc5_1 , 
         \CPWMB1/un1_TIME_SET_2_ac0_5_a0_0 , \CPWMB1/TIME_SET_2[4] , 
         \CPWMB1/un1_TIME_SET_2[2] , \CPWMB1/un1_TIME_SET_2[3] , 
         \CPWMB1/un1_TIME_SET_2_axbxc6_a0_10 , \CPWMB1/fb_0 , 
         \CPWMB2/un4_bpwmlto6_0 , \CPWMB2/un4_bpwmlt6 , \CPWMB2/TIME_SET_1[1] , 
         \CPWMB2/TIME_SET_1[0] , \CPWMB2/un4_bpwmlto4_x_4 , 
         \CPWMB2/TIME_SET_1[2] , \CPWMB2/un1_TIME_SET_1[6] , 
         \CPWMB2/un1_TIME_SET_1[7] , PWM2B_D_c, 
         \CPWMB2/un1_TIME_SET_1_ac0_7_a0_1 , \CPWMB2/TIME_SET_1[3] , 
         \CPWMB2/un1_TIME_SET_1_ac0_1_0 , \CPWMB2/un1_TIME_SET_1[4] , 
         \CPWMB2/un1_TIME_SET_1[5] , \CPWMB2/un1_TIME_SET_1_axbxc5_x1_5 , 
         \CPWMB2/un1_TIME_SET_1_ac0_7_a0_1_0 , \CPWMB2/TIME_SET_1[5] , 
         \CPWMB2/TIME_SET_1[6] , \CPWMB2/TIME_SET_1[4] , 
         \CPWMB2/un1_TIME_SET_1_axbxc4_4_tz_2 , \CPWMB2/un1_TIME_SET_1[2] , 
         \CPWMB2/un1_TIME_SET_1[3] , \CPWMB2/un1_TIME_SET_1_axbxc6_a0_N_2L1_9 , 
         \CPWMB2/un1_TIME_SET_1_axbxc6_a0_0 , \CPWMB2/fb_0_0 , 
         \CPWMB2/un1_time_set_2lto6_0 , \CPWMB2/un1_time_set_2lt6 , 
         \CPWMB2/TIME_SET_2[1] , \CPWMB2/TIME_SET_2[0] , 
         \CPWMB2/un1_time_set_2lto4_x_10 , \CPWMB2/TIME_SET_2[2] , 
         \CPWMB2/un1_TIME_SET_2[6] , \CPWMB2/un1_TIME_SET_2[7] , 
         \CPWMB2/un1_TIME_SET_2_ac0_1_out , \CPWMB2/TIME_SET_2[3] , 
         \CPWMB2/un1_TIME_SET_2[4] , \CPWMB2/un1_TIME_SET_2[5] , 
         \CPWMB2/un1_TIME_SET_2_axbxc5_1 , \CPWMB2/TIME_SET_2[6] , 
         \CPWMB2/TIME_SET_2[5] , \CPWMB2/un1_TIME_SET_2_ac0_5_a0_0 , 
         \CPWMB2/TIME_SET_2[4] , \CPWMB2/un1_TIME_SET_2[2] , 
         \CPWMB2/un1_TIME_SET_2[3] , \CPWMB2/TIME_SET_2_RNINRPN2[4] , 
         \CPWMB2/fb_0 , \CPWMB3/un4_bpwmlto6_0 , \CPWMB3/un4_bpwmlt6 , 
         \CPWMB3/TIME_SET_1[1] , \CPWMB3/TIME_SET_1[0] , 
         \CPWMB3/un4_bpwmlto4_x_6 , \CPWMB3/TIME_SET_1[2] , 
         \CPWMB3/un1_TIME_SET_1[6] , \CPWMB3/un1_TIME_SET_1[7] , PWM3B_D_c, 
         \CPWMB3/un1_TIME_SET_1_ac0_7_a0_1 , \CPWMB3/TIME_SET_1[3] , 
         \CPWMB3/un1_TIME_SET_1_ac0_1_0 , \CPWMB3/un1_TIME_SET_1[4] , 
         \CPWMB3/un1_TIME_SET_1[5] , \CPWMB3/un1_TIME_SET_1_axbxc5_x1_4 , 
         \CPWMB3/un1_TIME_SET_1_ac0_7_a0_1_0 , \CPWMB3/TIME_SET_1[5] , 
         \CPWMB3/TIME_SET_1[6] , \CPWMB3/TIME_SET_1[4] , 
         \CPWMB3/un1_TIME_SET_1_axbxc4_4_tz_2 , \CPWMB3/un1_TIME_SET_1[2] , 
         \CPWMB3/un1_TIME_SET_1[3] , 
         \CPWMB3/un1_TIME_SET_1_axbxc6_a0_N_2L1_10 , 
         \CPWMB3/un1_TIME_SET_1_axbxc6_a0_16 , \CPWMB3/fb_0_0 , 
         \CPWMB3/un1_time_set_2lto6_0 , \CPWMB3/un1_time_set_2lt6 , 
         \CPWMB3/TIME_SET_2[1] , \CPWMB3/TIME_SET_2[0] , 
         \CPWMB3/un1_time_set_2lto4_x_2 , \CPWMB3/TIME_SET_2[2] , 
         \CPWMB3/un1_TIME_SET_2[6] , \CPWMB3/un1_TIME_SET_2[7] , 
         \CPWMB3/un1_TIME_SET_2_ac0_7_a0_1 , \CPWMB3/TIME_SET_2[3] , 
         \CPWMB3/un1_TIME_SET_2_ac0_1_0 , \CPWMB3/un1_TIME_SET_2[4] , 
         \CPWMB3/un1_TIME_SET_2[5] , \CPWMB3/un1_TIME_SET_2_axbxc5_x1_0 , 
         \CPWMB3/un1_TIME_SET_2_ac0_7_a0_1_0 , \CPWMB3/TIME_SET_2[5] , 
         \CPWMB3/TIME_SET_2[6] , \CPWMB3/TIME_SET_2[4] , 
         \CPWMB3/un1_TIME_SET_2_axbxc4_4_tz_2 , \CPWMB3/un1_TIME_SET_2[2] , 
         \CPWMB3/un1_TIME_SET_2[3] , \CPWMB3/un1_TIME_SET_2_axbxc6_a0_N_2L1_3 , 
         \CPWMB3/un1_TIME_SET_2_axbxc6_a0_14 , \CPWMB3/fb_0 , 
         \CPWMB4/un4_bpwmlto6_0 , \CPWMB4/un4_bpwmlt6 , \CPWMB4/TIME_SET_1[1] , 
         \CPWMB4/TIME_SET_1[0] , \CPWMB4/un4_bpwmlto4_x , 
         \CPWMB4/TIME_SET_1[2] , \CPWMB4/un1_TIME_SET_1[6] , 
         \CPWMB4/un1_TIME_SET_1[7] , PWM4B_D_c, \CPWMB4/TIME_SET_1[5] , 
         \CPWMB4/TIME_SET_1[6] , \CPWMB4/TIME_SET_1[3] , 
         \CPWMB4/un1_TIME_SET_1_axbxc3_0_0_tz_1 , 
         \CPWMB4/un1_TIME_SET_1_ac0_1_0 , \CPWMB4/un1_TIME_SET_1[4] , 
         \CPWMB4/un1_TIME_SET_1[5] , \CPWMB4/un1_TIME_SET_1_axbxc5_1 , 
         \CPWMB4/un1_TIME_SET_1_ac0_5_a0_0 , \CPWMB4/TIME_SET_1[4] , 
         \CPWMB4/un1_TIME_SET_1[2] , \CPWMB4/un1_TIME_SET_1[3] , 
         \CPWMB4/un1_TIME_SET_1_axbxc6_a0_11 , \CPWMB4/fb_0_0 , 
         \CPWMB4/un1_time_set_2lto6_0 , \CPWMB4/un1_time_set_2lt6 , 
         \CPWMB4/TIME_SET_2[1] , \CPWMB4/TIME_SET_2[0] , 
         \CPWMB4/un1_time_set_2lto4_x_1 , \CPWMB4/TIME_SET_2[2] , 
         \CPWMB4/un1_TIME_SET_2[6] , \CPWMB4/un1_TIME_SET_2[7] , 
         \CPWMB4/un1_TIME_SET_2_ac0_7_a0_1 , \CPWMB4/TIME_SET_2[3] , 
         \CPWMB4/un1_TIME_SET_2_ac0_1_0 , \CPWMB4/un1_TIME_SET_2[4] , 
         \CPWMB4/un1_TIME_SET_2[5] , \CPWMB4/un1_TIME_SET_2_axbxc5_x1 , 
         \CPWMB4/un1_TIME_SET_2_ac0_7_a0_1_0 , \CPWMB4/TIME_SET_2[5] , 
         \CPWMB4/TIME_SET_2[6] , \CPWMB4/TIME_SET_2[4] , 
         \CPWMB4/un1_TIME_SET_2_axbxc4_4_tz_2 , \CPWMB4/un1_TIME_SET_2[2] , 
         \CPWMB4/un1_TIME_SET_2[3] , \CPWMB4/un1_TIME_SET_2_axbxc6_a0_N_2L1_4 , 
         \CPWMB4/un1_TIME_SET_2_axbxc6_a0 , \CPWMB4/fb_0 , 
         \CPWMB5/un4_bpwmlto6_0 , \CPWMB5/un4_bpwmlt6 , \CPWMB5/TIME_SET_1[1] , 
         \CPWMB5/TIME_SET_1[0] , \CPWMB5/un4_bpwmlto4_x_2 , 
         \CPWMB5/TIME_SET_1[2] , \CPWMB5/un1_TIME_SET_1[6] , 
         \CPWMB5/un1_TIME_SET_1[7] , PWM5B_D_c, 
         \CPWMB5/un1_TIME_SET_1_ac0_7_a0_1 , \CPWMB5/TIME_SET_1[3] , 
         \CPWMB5/un1_TIME_SET_1_ac0_1_0 , \CPWMB5/un1_TIME_SET_1[4] , 
         \CPWMB5/un1_TIME_SET_1[5] , \CPWMB5/un1_TIME_SET_1_axbxc5_x1_0 , 
         \CPWMB5/un1_TIME_SET_1_ac0_7_a0_1_0 , \CPWMB5/TIME_SET_1[5] , 
         \CPWMB5/TIME_SET_1[6] , \CPWMB5/TIME_SET_1[4] , 
         \CPWMB5/un1_TIME_SET_1_axbxc4_4_tz_2 , \CPWMB5/un1_TIME_SET_1[2] , 
         \CPWMB5/un1_TIME_SET_1[3] , \CPWMB5/un1_TIME_SET_1_axbxc6_a0_N_2L1_2 , 
         \CPWMB5/un1_TIME_SET_1_axbxc6_a0_12 , \CPWMB5/fb_0_0 , 
         \CPWMB5/un1_time_set_2lto6_0 , \CPWMB5/un1_time_set_2lt6 , 
         \CPWMB5/TIME_SET_2[1] , \CPWMB5/TIME_SET_2[0] , 
         \CPWMB5/un1_time_set_2lto4_x_5 , \CPWMB5/TIME_SET_2[2] , 
         \CPWMB5/un1_TIME_SET_2[6] , \CPWMB5/un1_TIME_SET_2[7] , 
         \CPWMB5/un1_TIME_SET_2_ac0_3_a0_1_0 , \CPWMB5/TIME_SET_2[3] , 
         \CPWMB5/un1_TIME_SET_2_ac0_1_0 , \CPWMB5/un1_TIME_SET_2[4] , 
         \CPWMB5/un1_TIME_SET_2[5] , \CPWMB5/g0_1 , \CPWMB5/TIME_SET_2[6] , 
         \CPWMB5/TIME_SET_2[5] , \CPWMB5/TIME_SET_2[4] , \CPWMB5/g0_2_2 , 
         \CPWMB5/un1_TIME_SET_2[2] , \CPWMB5/un1_TIME_SET_2[3] , 
         \CPWMB5/un1_TIME_SET_2_axbxc6_a0_N_2L1_7 , 
         \CPWMB5/un1_TIME_SET_2_axbxc6_a0_3 , \CPWMB5/fb_0 , 
         \CPWMB6/un4_bpwmlto6_0 , \CPWMB6/un4_bpwmlt6 , \CPWMB6/TIME_SET_1[1] , 
         \CPWMB6/TIME_SET_1[0] , \CPWMB6/un4_bpwmlto4_x_0 , 
         \CPWMB6/TIME_SET_1[2] , \CPWMB6/un1_TIME_SET_1[6] , 
         \CPWMB6/un1_TIME_SET_1[7] , PWM6B_D_c, \CPWMB6/TIME_SET_1[5] , 
         \CPWMB6/TIME_SET_1[6] , \CPWMB6/TIME_SET_1[3] , 
         \CPWMB6/un1_TIME_SET_1_axbxc3_0_0_tz_1 , 
         \CPWMB6/un1_TIME_SET_1_ac0_1_0 , \CPWMB6/un1_TIME_SET_1[4] , 
         \CPWMB6/un1_TIME_SET_1[5] , \CPWMB6/un1_TIME_SET_1_axbxc5_1 , 
         \CPWMB6/un1_TIME_SET_1_ac0_5_a0_0 , \CPWMB6/TIME_SET_1[4] , 
         \CPWMB6/un1_TIME_SET_1[2] , \CPWMB6/un1_TIME_SET_1[3] , 
         \CPWMB6/un1_TIME_SET_1_axbxc6_a0_4 , \CPWMB6/fb_0_0 , 
         \CPWMB6/un1_time_set_2lto6_0 , \CPWMB6/un1_time_set_2lt6 , 
         \CPWMB6/TIME_SET_2[1] , \CPWMB6/TIME_SET_2[0] , 
         \CPWMB6/un1_time_set_2lto4_x_4 , \CPWMB6/TIME_SET_2[2] , 
         \CPWMB6/un1_TIME_SET_2[6] , \CPWMB6/un1_TIME_SET_2[7] , 
         \CPWMB6/un1_TIME_SET_2_ac0_3_a0_1_0 , \CPWMB6/TIME_SET_2[3] , 
         \CPWMB6/un1_TIME_SET_2_ac0_1_0 , \CPWMB6/un1_TIME_SET_2[4] , 
         \CPWMB6/un1_TIME_SET_2[5] , \CPWMB6/g0_1 , \CPWMB6/TIME_SET_2[6] , 
         \CPWMB6/TIME_SET_2[5] , \CPWMB6/TIME_SET_2[4] , \CPWMB6/g0_2_2 , 
         \CPWMB6/un1_TIME_SET_2[2] , \CPWMB6/un1_TIME_SET_2[3] , 
         \CPWMB6/un1_TIME_SET_2_axbxc6_a0_N_2L1_5 , 
         \CPWMB6/un1_TIME_SET_2_axbxc6_a0_5 , \CPWMB6/fb_0 , 
         \CPWMB7/un4_bpwmlto6_0 , \CPWMB7/un4_bpwmlt6 , \CPWMB7/TIME_SET_1[1] , 
         \CPWMB7/TIME_SET_1[0] , \CPWMB7/un4_bpwmlto4_x_5 , 
         \CPWMB7/TIME_SET_1[2] , \CPWMB7/un1_TIME_SET_1[6] , 
         \CPWMB7/un1_TIME_SET_1[7] , PWM7B_D_c, 
         \CPWMB7/un1_TIME_SET_1_ac0_7_a0_1 , \CPWMB7/TIME_SET_1[3] , 
         \CPWMB7/un1_TIME_SET_1_ac0_1_0 , \CPWMB7/un1_TIME_SET_1[4] , 
         \CPWMB7/un1_TIME_SET_1[5] , \CPWMB7/un1_TIME_SET_1_axbxc5_x1_6 , 
         \CPWMB7/un1_TIME_SET_1_ac0_7_a0_1_0 , \CPWMB7/TIME_SET_1[5] , 
         \CPWMB7/TIME_SET_1[6] , \CPWMB7/TIME_SET_1[4] , 
         \CPWMB7/un1_TIME_SET_1_axbxc4_4_tz_2 , \CPWMB7/un1_TIME_SET_1[2] , 
         \CPWMB7/un1_TIME_SET_1[3] , \CPWMB7/un1_TIME_SET_1_axbxc6_a0_N_2L1_1 , 
         \CPWMB7/un1_TIME_SET_1_axbxc6_a0_13 , \CPWMB7/fb_0_0 , 
         \CPWMB7/un1_time_set_2lto6_0 , \CPWMB7/un1_time_set_2lt6 , 
         \CPWMB7/TIME_SET_2[1] , \CPWMB7/TIME_SET_2[0] , 
         \CPWMB7/un1_time_set_2lto4_x_12 , \CPWMB7/TIME_SET_2[2] , 
         \CPWMB7/un1_TIME_SET_2[6] , \CPWMB7/un1_TIME_SET_2[7] , 
         \CPWMB7/un1_TIME_SET_2_ac0_1_0 , \CPWMB7/TIME_SET_2[3] , 
         \CPWMB7/un1_TIME_SET_2[4] , \CPWMB7/un1_TIME_SET_2[5] , \CPWMB7/g0_1 , 
         \CPWMB7/TIME_SET_2[6] , \CPWMB7/TIME_SET_2[5] , 
         \CPWMB7/TIME_SET_2[4] , \CPWMB7/g0_2_2 , \CPWMB7/un1_TIME_SET_2[2] , 
         \CPWMB7/un1_TIME_SET_2[3] , 
         \CPWMB7/un1_TIME_SET_2_axbxc6_a0_N_2L1_10 , 
         \CPWMB7/un1_TIME_SET_2_axbxc6_a0_12 , \CPWMB7/fb_0 , 
         \CPWMB8/un4_bpwmlto6_0 , \CPWMB8/un4_bpwmlt6 , \CPWMB8/TIME_SET_1[1] , 
         \CPWMB8/TIME_SET_1[0] , \CPWMB8/un4_bpwmlto4_x_7 , 
         \CPWMB8/TIME_SET_1[2] , \CPWMB8/un1_TIME_SET_1[6] , 
         \CPWMB8/un1_TIME_SET_1[7] , PWM8B_D_c, 
         \CPWMB8/un1_TIME_SET_1_ac0_7_a0_1 , \CPWMB8/TIME_SET_1[3] , 
         \CPWMB8/un1_TIME_SET_1_ac0_1_0 , \CPWMB8/un1_TIME_SET_1[4] , 
         \CPWMB8/un1_TIME_SET_1[5] , \CPWMB8/un1_TIME_SET_1_axbxc5_x1_7 , 
         \CPWMB8/un1_TIME_SET_1_ac0_7_a0_1_0 , \CPWMB8/TIME_SET_1[5] , 
         \CPWMB8/TIME_SET_1[6] , \CPWMB8/TIME_SET_1[4] , 
         \CPWMB8/un1_TIME_SET_1_axbxc4_4_tz_2 , \CPWMB8/un1_TIME_SET_1[2] , 
         \CPWMB8/un1_TIME_SET_1[3] , \CPWMB8/un1_TIME_SET_1_axbxc6_a0_N_2L1_3 , 
         \CPWMB8/un1_TIME_SET_1_axbxc6_a0_10 , \CPWMB8/fb_0_0 , 
         \CPWMB8/un1_time_set_2lto6_0 , \CPWMB8/un1_time_set_2lt6 , 
         \CPWMB8/TIME_SET_2[1] , \CPWMB8/TIME_SET_2[0] , 
         \CPWMB8/un1_time_set_2lto4_x_15 , \CPWMB8/TIME_SET_2[2] , 
         \CPWMB8/un1_TIME_SET_2[6] , \CPWMB8/un1_TIME_SET_2[7] , 
         \CPWMB8/un1_TIME_SET_2_ac0_1_0 , \CPWMB8/TIME_SET_2[3] , 
         \CPWMB8/un1_TIME_SET_2[4] , \CPWMB8/un1_TIME_SET_2[5] , \CPWMB8/g0_1 , 
         \CPWMB8/TIME_SET_2[6] , \CPWMB8/TIME_SET_2[5] , 
         \CPWMB8/TIME_SET_2[4] , \CPWMB8/g0_2_2 , \CPWMB8/un1_TIME_SET_2[2] , 
         \CPWMB8/un1_TIME_SET_2[3] , 
         \CPWMB8/un1_TIME_SET_2_axbxc6_a0_N_2L1_11 , 
         \CPWMB8/un1_TIME_SET_2_axbxc6_a0_11 , \CPWMB8/fb_0 , 
         \CPWMB9/un4_bpwmlto6_0 , \CPWMB9/un4_bpwmlt6 , \CPWMB9/TIME_SET_1[1] , 
         \CPWMB9/TIME_SET_1[0] , \CPWMB9/un4_bpwmlto4_x_10 , 
         \CPWMB9/TIME_SET_1[2] , \CPWMB9/un1_TIME_SET_1[6] , 
         \CPWMB9/un1_TIME_SET_1[7] , PWM9B_D_c, 
         \CPWMB9/un1_TIME_SET_1_ac0_3_a0_1_0 , \CPWMB9/TIME_SET_1[3] , 
         \CPWMB9/un1_TIME_SET_1_ac0_1_0 , \CPWMB9/un1_TIME_SET_1[4] , 
         \CPWMB9/un1_TIME_SET_1[5] , \CPWMB9/g0_3_1 , \CPWMB9/TIME_SET_1[6] , 
         \CPWMB9/TIME_SET_1[5] , \CPWMB9/TIME_SET_1[4] , \CPWMB9/g0_0_2 , 
         \CPWMB9/un1_TIME_SET_1[2] , \CPWMB9/un1_TIME_SET_1[3] , 
         \CPWMB9/un1_TIME_SET_1_axbxc6_a0_N_2L1_0 , 
         \CPWMB9/un1_TIME_SET_1_axbxc6_a0_2 , \CPWMB9/fb_0_0 , 
         \CPWMB9/un1_time_set_2lto6_0 , \CPWMB9/un1_time_set_2lt6 , 
         \CPWMB9/TIME_SET_2[1] , \CPWMB9/TIME_SET_2[0] , 
         \CPWMB9/un1_time_set_2lto4_x_14 , \CPWMB9/TIME_SET_2[2] , 
         \CPWMB9/un1_TIME_SET_2[6] , \CPWMB9/un1_TIME_SET_2[7] , 
         \CPWMB9/un1_TIME_SET_2_ac0_1_0 , \CPWMB9/TIME_SET_2[3] , 
         \CPWMB9/un1_TIME_SET_2[4] , \CPWMB9/un1_TIME_SET_2[5] , \CPWMB9/g0_1 , 
         \CPWMB9/TIME_SET_2[6] , \CPWMB9/TIME_SET_2[5] , 
         \CPWMB9/TIME_SET_2[4] , \CPWMB9/g0_2_2 , \CPWMB9/un1_TIME_SET_2[2] , 
         \CPWMB9/un1_TIME_SET_2[3] , \CPWMB9/un1_TIME_SET_2_axbxc6_a0_N_2L1_8 , 
         \CPWMB9/un1_TIME_SET_2_axbxc6_a0_6 , \CPWMB9/fb_0 , 
         \CPWMA1/un1_time_set_2_i , IO3_C_c, \CPWMB2/un1_time_set_2_i , 
         IO4_C_c, \CPWMB9.un4_bpwm_i , \CPWMB9.un1_time_set_2_i , 
         \CPWMA9.un1_time_set_2_i , \CPWMA9.un4_bpwm_i , 
         \CPWMB8.un1_time_set_2_i , \CPWMB8.un4_bpwm_i , \CPWMA8.un4_bpwm_i , 
         \CPWMA8.un1_time_set_2_i , \CPWMB7.un1_time_set_2_i , 
         \CPWMB7.un4_bpwm_i , \CPWMA7.un4_bpwm_i , \CPWMA7.un1_time_set_2_i , 
         \CPWMB6.un4_bpwm_i , \CPWMB6.un1_time_set_2_i , 
         \CPWMA6.un1_time_set_2_i , \CPWMA6.un4_bpwm_i , 
         \CPWMB5.un1_time_set_2_i , \CPWMB5.un4_bpwm_i , 
         \CPWMA5.un1_time_set_2_i , \CPWMA5.un4_bpwm_i , \CPWMB4.un4_bpwm_i , 
         \CPWMB4.un1_time_set_2_i , \CPWMA4.un1_time_set_2_i , 
         \CPWMA4.un4_bpwm_i , \CPWMB3.un1_time_set_2_i , \CPWMB3.un4_bpwm_i , 
         \CPWMA3.un1_time_set_2_i , \CPWMA3.un4_bpwm_i , \CPWMB2.un4_bpwm_i , 
         \CPWMA2.un1_time_set_2_i , \CPWMA2.un4_bpwm_i , 
         \CPWMB1.un1_time_set_2_i , \CPWMB1.un4_bpwm_i , \CPWMA1.un4_bpwm_i , 
         \CPWMB6/un1_TIME_SET_1_axbxc6_a0_1_0 , 
         \CPWMB4/un1_TIME_SET_1_axbxc6_a0_1_0 , \CPWMB2/G_7_1 , 
         \CPWMA2/un1_TIME_SET_2_axbxc6_a0_1_0 , 
         \CPWMB1/un1_TIME_SET_2_axbxc6_a0_1_0 , 
         \CPWMA1/un1_TIME_SET_1_axbxc6_a0_3 , GND, IO2_C_c, IO1_C_c, 
         PWM18B_C_c, PWM18A_C_c, PWM17B_C_c, PWM17A_C_c, PWM16B_C_c, 
         PWM16A_C_c, PWM15B_C_c, PWM15A_C_c, PWM14B_C_c, PWM14A_C_c, 
         PWM13B_C_c, PWM13A_C_c, PWM12B_C_c, PWM12A_C_c, PWM11B_C_c, 
         PWM11A_C_c, PWM10B_C_c, PWM10A_C_c, PWM9B_C_c, PWM9A_C_c, PWM8B_C_c, 
         PWM8A_C_c, PWM7B_C_c, PWM7A_C_c, PWM6B_C_c, PWM6A_C_c, PWM5B_C_c, 
         PWM5A_C_c, PWM4A_C_c, PWM3B_C_c, PWM3A_C_c, PWM2B_C_c, PWM2A_C_c, 
         PWM1A_C_c, VCCI;

  CPWMA1_SLICE_0 \CPWMA1/SLICE_0 ( .D1(\CPWMA1/un4_bpwmlto6_0 ), 
    .C1(\CPWMA1/un4_bpwmlt6 ), .B1(\CPWMA1/TIME_SET_1[1] ), 
    .A1(\CPWMA1/TIME_SET_1[0] ), .D0(\CPWMA1/un4_bpwmlto4_x_13 ), 
    .C0(\CPWMA1/un4_bpwmlto6_0 ), .B0(\CPWMA1/TIME_SET_1[2] ), 
    .A0(\CPWMA1/TIME_SET_1[0] ), .DI1(\CPWMA1/un1_TIME_SET_1[6] ), 
    .DI0(\CPWMA1/un1_TIME_SET_1[7] ), .LSR(PWM1A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA1/un1_TIME_SET_1[7] ), .Q0(\CPWMA1/TIME_SET_1[0] ), 
    .F1(\CPWMA1/un1_TIME_SET_1[6] ), .Q1(\CPWMA1/TIME_SET_1[1] ));
  CPWMA1_SLICE_1 \CPWMA1/SLICE_1 ( .D1(\CPWMA1/un4_bpwmlto6_0 ), 
    .C1(\CPWMA1/un1_TIME_SET_1_ac0_1_out ), .B1(\CPWMA1/TIME_SET_1[3] ), 
    .A1(\CPWMA1/TIME_SET_1[2] ), .D0(\CPWMA1/un4_bpwmlto6_0 ), 
    .C0(\CPWMA1/un4_bpwmlt6 ), .B0(\CPWMA1/un1_TIME_SET_1_ac0_1_out ), 
    .A0(\CPWMA1/TIME_SET_1[2] ), .DI1(\CPWMA1/un1_TIME_SET_1[4] ), 
    .DI0(\CPWMA1/un1_TIME_SET_1[5] ), .LSR(PWM1A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA1/un1_TIME_SET_1[5] ), .Q0(\CPWMA1/TIME_SET_1[2] ), 
    .F1(\CPWMA1/un1_TIME_SET_1[4] ), .Q1(\CPWMA1/TIME_SET_1[3] ));
  CPWMA1_SLICE_2 \CPWMA1/SLICE_2 ( .D1(\CPWMA1/un1_TIME_SET_1_axbxc5_1 ), 
    .C1(\CPWMA1/TIME_SET_1[6] ), .B1(\CPWMA1/TIME_SET_1[5] ), 
    .A1(\CPWMA1/TIME_SET_1[2] ), .D0(\CPWMA1/TIME_SET_1[5] ), 
    .C0(\CPWMA1/TIME_SET_1[6] ), .B0(\CPWMA1/TIME_SET_1[4] ), 
    .A0(\CPWMA1/un1_TIME_SET_1_ac0_5_1 ), .DI1(\CPWMA1/un1_TIME_SET_1[2] ), 
    .DI0(\CPWMA1/un1_TIME_SET_1[3] ), .LSR(PWM1A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA1/un1_TIME_SET_1[3] ), .Q0(\CPWMA1/TIME_SET_1[4] ), 
    .F1(\CPWMA1/un1_TIME_SET_1[2] ), .Q1(\CPWMA1/TIME_SET_1[5] ));
  CPWMA1_SLICE_3 \CPWMA1/SLICE_3 ( .B0(\CPWMA1/un1_TIME_SET_1_axbxc6_a0 ), 
    .A0(\CPWMA1/TIME_SET_1[6] ), .DI0(\CPWMA1/fb_0_0 ), .LSR(PWM1A_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMA1/fb_0_0 ), .Q0(\CPWMA1/TIME_SET_1[6] ));
  CPWMA1_SLICE_4 \CPWMA1/SLICE_4 ( .D1(\CPWMA1/un1_time_set_2lto6_0 ), 
    .C1(\CPWMA1/un1_time_set_2lt6 ), .B1(\CPWMA1/TIME_SET_2[1] ), 
    .A1(\CPWMA1/TIME_SET_2[0] ), .D0(\CPWMA1/un1_time_set_2lto4_x_9 ), 
    .C0(\CPWMA1/un1_time_set_2lto6_0 ), .B0(\CPWMA1/TIME_SET_2[2] ), 
    .A0(\CPWMA1/TIME_SET_2[0] ), .DI1(\CPWMA1/un1_TIME_SET_2[6] ), 
    .DI0(\CPWMA1/un1_TIME_SET_2[7] ), .LSR(PWM1A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA1/un1_TIME_SET_2[7] ), .Q0(\CPWMA1/TIME_SET_2[0] ), 
    .F1(\CPWMA1/un1_TIME_SET_2[6] ), .Q1(\CPWMA1/TIME_SET_2[1] ));
  CPWMA1_SLICE_5 \CPWMA1/SLICE_5 ( .D1(\CPWMA1/un1_time_set_2lto6_0 ), 
    .C1(\CPWMA1/un1_TIME_SET_2_ac0_1_out ), .B1(\CPWMA1/TIME_SET_2[3] ), 
    .A1(\CPWMA1/TIME_SET_2[2] ), .D0(\CPWMA1/un1_time_set_2lto6_0 ), 
    .C0(\CPWMA1/un1_time_set_2lt6 ), .B0(\CPWMA1/un1_TIME_SET_2_ac0_1_out ), 
    .A0(\CPWMA1/TIME_SET_2[2] ), .DI1(\CPWMA1/un1_TIME_SET_2[4] ), 
    .DI0(\CPWMA1/un1_TIME_SET_2[5] ), .LSR(PWM1A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA1/un1_TIME_SET_2[5] ), .Q0(\CPWMA1/TIME_SET_2[2] ), 
    .F1(\CPWMA1/un1_TIME_SET_2[4] ), .Q1(\CPWMA1/TIME_SET_2[3] ));
  CPWMA1_SLICE_6 \CPWMA1/SLICE_6 ( .D1(\CPWMA1/un1_TIME_SET_2_axbxc5_1 ), 
    .C1(\CPWMA1/TIME_SET_2[6] ), .B1(\CPWMA1/TIME_SET_2[5] ), 
    .A1(\CPWMA1/TIME_SET_2[2] ), .D0(\CPWMA1/un1_time_set_2lto6_0 ), 
    .C0(\CPWMA1/un1_TIME_SET_2_ac0_5_a0_0 ), 
    .B0(\CPWMA1/un1_TIME_SET_2_ac0_1_out ), .A0(\CPWMA1/TIME_SET_2[4] ), 
    .DI1(\CPWMA1/un1_TIME_SET_2[2] ), .DI0(\CPWMA1/un1_TIME_SET_2[3] ), 
    .LSR(PWM1A_D_c), .CLK(Clk_250MHz), .F0(\CPWMA1/un1_TIME_SET_2[3] ), 
    .Q0(\CPWMA1/TIME_SET_2[4] ), .F1(\CPWMA1/un1_TIME_SET_2[2] ), 
    .Q1(\CPWMA1/TIME_SET_2[5] ));
  CPWMA1_SLICE_7 \CPWMA1/SLICE_7 ( 
    .D1(\CPWMA1/un1_TIME_SET_2_axbxc6_a0_N_2L1 ), .C1(\CPWMA1/TIME_SET_2[3] ), 
    .B1(\CPWMA1/TIME_SET_2[2] ), .A1(\CPWMA1/TIME_SET_2[1] ), 
    .B0(\CPWMA1/un1_TIME_SET_2_axbxc6_a0_15 ), .A0(\CPWMA1/TIME_SET_2[6] ), 
    .DI0(\CPWMA1/fb_0 ), .LSR(PWM1A_D_c), .CLK(Clk_250MHz), .F0(\CPWMA1/fb_0 ), 
    .Q0(\CPWMA1/TIME_SET_2[6] ), .F1(\CPWMA1/un1_TIME_SET_2_axbxc6_a0_15 ));
  CPWMA2_SLICE_8 \CPWMA2/SLICE_8 ( .D1(\CPWMA2/un4_bpwmlto6_0 ), 
    .C1(\CPWMA2/un4_bpwmlt6 ), .B1(\CPWMA2/TIME_SET_1[1] ), 
    .A1(\CPWMA2/TIME_SET_1[0] ), .D0(\CPWMA2/un4_bpwmlto4_x_8 ), 
    .C0(\CPWMA2/un4_bpwmlto6_0 ), .B0(\CPWMA2/TIME_SET_1[2] ), 
    .A0(\CPWMA2/TIME_SET_1[0] ), .DI1(\CPWMA2/un1_TIME_SET_1[6] ), 
    .DI0(\CPWMA2/un1_TIME_SET_1[7] ), .LSR(PWM2A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA2/un1_TIME_SET_1[7] ), .Q0(\CPWMA2/TIME_SET_1[0] ), 
    .F1(\CPWMA2/un1_TIME_SET_1[6] ), .Q1(\CPWMA2/TIME_SET_1[1] ));
  CPWMA2_SLICE_9 \CPWMA2/SLICE_9 ( .D1(\CPWMA2/un4_bpwmlto6_0 ), 
    .C1(\CPWMA2/un1_TIME_SET_1_ac0_7_a0_1 ), .B1(\CPWMA2/TIME_SET_1[3] ), 
    .A1(\CPWMA2/TIME_SET_1[0] ), .D0(\CPWMA2/un4_bpwmlto6_0 ), 
    .C0(\CPWMA2/un4_bpwmlt6 ), .B0(\CPWMA2/un1_TIME_SET_1_ac0_1_0 ), 
    .A0(\CPWMA2/TIME_SET_1[2] ), .DI1(\CPWMA2/un1_TIME_SET_1[4] ), 
    .DI0(\CPWMA2/un1_TIME_SET_1[5] ), .LSR(PWM2A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA2/un1_TIME_SET_1[5] ), .Q0(\CPWMA2/TIME_SET_1[2] ), 
    .F1(\CPWMA2/un1_TIME_SET_1[4] ), .Q1(\CPWMA2/TIME_SET_1[3] ));
  CPWMA2_SLICE_10 \CPWMA2/SLICE_10 ( .C1(\CPWMA2/un1_TIME_SET_1_axbxc5_x1_3 ), 
    .B1(\CPWMA2/un1_TIME_SET_1_ac0_7_a0_1_0 ), .A1(\CPWMA2/TIME_SET_1[5] ), 
    .D0(\CPWMA2/TIME_SET_1[5] ), .C0(\CPWMA2/TIME_SET_1[6] ), 
    .B0(\CPWMA2/TIME_SET_1[4] ), .A0(\CPWMA2/un1_TIME_SET_1_axbxc4_4_tz_2 ), 
    .DI1(\CPWMA2/un1_TIME_SET_1[2] ), .DI0(\CPWMA2/un1_TIME_SET_1[3] ), 
    .LSR(PWM2A_D_c), .CLK(Clk_250MHz), .F0(\CPWMA2/un1_TIME_SET_1[3] ), 
    .Q0(\CPWMA2/TIME_SET_1[4] ), .F1(\CPWMA2/un1_TIME_SET_1[2] ), 
    .Q1(\CPWMA2/TIME_SET_1[5] ));
  CPWMA2_SLICE_11 \CPWMA2/SLICE_11 ( 
    .D1(\CPWMA2/un1_TIME_SET_1_axbxc6_a0_N_2L1_6 ), 
    .C1(\CPWMA2/TIME_SET_1[3] ), .B1(\CPWMA2/TIME_SET_1[2] ), 
    .A1(\CPWMA2/TIME_SET_1[0] ), .B0(\CPWMA2/un1_TIME_SET_1_axbxc6_a0_15 ), 
    .A0(\CPWMA2/TIME_SET_1[6] ), .DI0(\CPWMA2/fb_0_0 ), .LSR(PWM2A_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMA2/fb_0_0 ), .Q0(\CPWMA2/TIME_SET_1[6] ), 
    .F1(\CPWMA2/un1_TIME_SET_1_axbxc6_a0_15 ));
  CPWMA2_SLICE_12 \CPWMA2/SLICE_12 ( .D1(\CPWMA2/un1_time_set_2lto6_0 ), 
    .C1(\CPWMA2/un1_time_set_2lt6 ), .B1(\CPWMA2/TIME_SET_2[1] ), 
    .A1(\CPWMA2/TIME_SET_2[0] ), .D0(\CPWMA2/un1_time_set_2lto4_x ), 
    .C0(\CPWMA2/un1_time_set_2lto6_0 ), .B0(\CPWMA2/TIME_SET_2[2] ), 
    .A0(\CPWMA2/TIME_SET_2[0] ), .DI1(\CPWMA2/un1_TIME_SET_2[6] ), 
    .DI0(\CPWMA2/un1_TIME_SET_2[7] ), .LSR(PWM2A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA2/un1_TIME_SET_2[7] ), .Q0(\CPWMA2/TIME_SET_2[0] ), 
    .F1(\CPWMA2/un1_TIME_SET_2[6] ), .Q1(\CPWMA2/TIME_SET_2[1] ));
  CPWMA2_SLICE_13 \CPWMA2/SLICE_13 ( .D1(\CPWMA2/TIME_SET_2[5] ), 
    .C1(\CPWMA2/TIME_SET_2[6] ), .B1(\CPWMA2/TIME_SET_2[3] ), 
    .A1(\CPWMA2/un1_TIME_SET_2_axbxc3_0_0_tz_1 ), 
    .D0(\CPWMA2/un1_time_set_2lto6_0 ), .C0(\CPWMA2/un1_time_set_2lt6 ), 
    .B0(\CPWMA2/un1_TIME_SET_2_ac0_1_0 ), .A0(\CPWMA2/TIME_SET_2[2] ), 
    .DI1(\CPWMA2/un1_TIME_SET_2[4] ), .DI0(\CPWMA2/un1_TIME_SET_2[5] ), 
    .LSR(PWM2A_D_c), .CLK(Clk_250MHz), .F0(\CPWMA2/un1_TIME_SET_2[5] ), 
    .Q0(\CPWMA2/TIME_SET_2[2] ), .F1(\CPWMA2/un1_TIME_SET_2[4] ), 
    .Q1(\CPWMA2/TIME_SET_2[3] ));
  CPWMA2_SLICE_14 \CPWMA2/SLICE_14 ( .D1(\CPWMA2/un1_TIME_SET_2_axbxc5_1 ), 
    .C1(\CPWMA2/TIME_SET_2[6] ), .B1(\CPWMA2/TIME_SET_2[5] ), 
    .A1(\CPWMA2/TIME_SET_2[2] ), .D0(\CPWMA2/un1_time_set_2lto6_0 ), 
    .C0(\CPWMA2/un1_TIME_SET_2_ac0_5_a0_0 ), 
    .B0(\CPWMA2/un1_TIME_SET_2_ac0_1_0 ), .A0(\CPWMA2/TIME_SET_2[4] ), 
    .DI1(\CPWMA2/un1_TIME_SET_2[2] ), .DI0(\CPWMA2/un1_TIME_SET_2[3] ), 
    .LSR(PWM2A_D_c), .CLK(Clk_250MHz), .F0(\CPWMA2/un1_TIME_SET_2[3] ), 
    .Q0(\CPWMA2/TIME_SET_2[4] ), .F1(\CPWMA2/un1_TIME_SET_2[2] ), 
    .Q1(\CPWMA2/TIME_SET_2[5] ));
  CPWMA2_SLICE_15 \CPWMA2/SLICE_15 ( .B0(\CPWMA2/un1_TIME_SET_2_axbxc6_a0_0 ), 
    .A0(\CPWMA2/TIME_SET_2[6] ), .DI0(\CPWMA2/fb_0 ), .LSR(PWM2A_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMA2/fb_0 ), .Q0(\CPWMA2/TIME_SET_2[6] ));
  CPWMA3_SLICE_16 \CPWMA3/SLICE_16 ( .D1(\CPWMA3/un4_bpwmlto6_0 ), 
    .C1(\CPWMA3/un4_bpwmlt6 ), .B1(\CPWMA3/TIME_SET_1[1] ), 
    .A1(\CPWMA3/TIME_SET_1[0] ), .D0(\CPWMA3/un4_bpwmlto4_x_1 ), 
    .C0(\CPWMA3/un4_bpwmlto6_0 ), .B0(\CPWMA3/TIME_SET_1[2] ), 
    .A0(\CPWMA3/TIME_SET_1[0] ), .DI1(\CPWMA3/un1_TIME_SET_1[6] ), 
    .DI0(\CPWMA3/un1_TIME_SET_1[7] ), .LSR(PWM3A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA3/un1_TIME_SET_1[7] ), .Q0(\CPWMA3/TIME_SET_1[0] ), 
    .F1(\CPWMA3/un1_TIME_SET_1[6] ), .Q1(\CPWMA3/TIME_SET_1[1] ));
  CPWMA3_SLICE_17 \CPWMA3/SLICE_17 ( .D1(\CPWMA3/un4_bpwmlto6_0 ), 
    .C1(\CPWMA3/un1_TIME_SET_1_ac0_7_a0_1 ), .B1(\CPWMA3/TIME_SET_1[3] ), 
    .A1(\CPWMA3/TIME_SET_1[0] ), .D0(\CPWMA3/un4_bpwmlto6_0 ), 
    .C0(\CPWMA3/un4_bpwmlt6 ), .B0(\CPWMA3/un1_TIME_SET_1_ac0_1_0 ), 
    .A0(\CPWMA3/TIME_SET_1[2] ), .DI1(\CPWMA3/un1_TIME_SET_1[4] ), 
    .DI0(\CPWMA3/un1_TIME_SET_1[5] ), .LSR(PWM3A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA3/un1_TIME_SET_1[5] ), .Q0(\CPWMA3/TIME_SET_1[2] ), 
    .F1(\CPWMA3/un1_TIME_SET_1[4] ), .Q1(\CPWMA3/TIME_SET_1[3] ));
  CPWMA3_SLICE_18 \CPWMA3/SLICE_18 ( .C1(\CPWMA3/un1_TIME_SET_1_axbxc5_x1_1 ), 
    .B1(\CPWMA3/un1_TIME_SET_1_ac0_7_a0_1_0 ), .A1(\CPWMA3/TIME_SET_1[5] ), 
    .D0(\CPWMA3/TIME_SET_1[5] ), .C0(\CPWMA3/TIME_SET_1[6] ), 
    .B0(\CPWMA3/TIME_SET_1[4] ), .A0(\CPWMA3/un1_TIME_SET_1_axbxc4_4_tz_2 ), 
    .DI1(\CPWMA3/un1_TIME_SET_1[2] ), .DI0(\CPWMA3/un1_TIME_SET_1[3] ), 
    .LSR(PWM3A_D_c), .CLK(Clk_250MHz), .F0(\CPWMA3/un1_TIME_SET_1[3] ), 
    .Q0(\CPWMA3/TIME_SET_1[4] ), .F1(\CPWMA3/un1_TIME_SET_1[2] ), 
    .Q1(\CPWMA3/TIME_SET_1[5] ));
  CPWMA3_SLICE_19 \CPWMA3/SLICE_19 ( 
    .D1(\CPWMA3/un1_TIME_SET_1_axbxc6_a0_N_2L1_5 ), 
    .C1(\CPWMA3/TIME_SET_1[3] ), .B1(\CPWMA3/TIME_SET_1[2] ), 
    .A1(\CPWMA3/TIME_SET_1[0] ), .B0(\CPWMA3/un1_TIME_SET_1_axbxc6_a0_1 ), 
    .A0(\CPWMA3/TIME_SET_1[6] ), .DI0(\CPWMA3/fb_0_0 ), .LSR(PWM3A_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMA3/fb_0_0 ), .Q0(\CPWMA3/TIME_SET_1[6] ), 
    .F1(\CPWMA3/un1_TIME_SET_1_axbxc6_a0_1 ));
  CPWMA3_SLICE_20 \CPWMA3/SLICE_20 ( .D1(\CPWMA3/un1_time_set_2lto6_0 ), 
    .C1(\CPWMA3/un1_time_set_2lt6 ), .B1(\CPWMA3/TIME_SET_2[1] ), 
    .A1(\CPWMA3/TIME_SET_2[0] ), .D0(\CPWMA3/un1_time_set_2lto4_x_13 ), 
    .C0(\CPWMA3/un1_time_set_2lto6_0 ), .B0(\CPWMA3/TIME_SET_2[2] ), 
    .A0(\CPWMA3/TIME_SET_2[0] ), .DI1(\CPWMA3/un1_TIME_SET_2[6] ), 
    .DI0(\CPWMA3/un1_TIME_SET_2[7] ), .LSR(PWM3A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA3/un1_TIME_SET_2[7] ), .Q0(\CPWMA3/TIME_SET_2[0] ), 
    .F1(\CPWMA3/un1_TIME_SET_2[6] ), .Q1(\CPWMA3/TIME_SET_2[1] ));
  CPWMA3_SLICE_21 \CPWMA3/SLICE_21 ( .D1(\CPWMA3/un1_time_set_2lto6_0 ), 
    .C1(\CPWMA3/un1_TIME_SET_2_ac0_1_0 ), .B1(\CPWMA3/TIME_SET_2[3] ), 
    .A1(\CPWMA3/TIME_SET_2[2] ), .D0(\CPWMA3/un1_time_set_2lto6_0 ), 
    .C0(\CPWMA3/un1_time_set_2lt6 ), .B0(\CPWMA3/un1_TIME_SET_2_ac0_1_0 ), 
    .A0(\CPWMA3/TIME_SET_2[2] ), .DI1(\CPWMA3/un1_TIME_SET_2[4] ), 
    .DI0(\CPWMA3/un1_TIME_SET_2[5] ), .LSR(PWM3A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA3/un1_TIME_SET_2[5] ), .Q0(\CPWMA3/TIME_SET_2[2] ), 
    .F1(\CPWMA3/un1_TIME_SET_2[4] ), .Q1(\CPWMA3/TIME_SET_2[3] ));
  CPWMA3_SLICE_22 \CPWMA3/SLICE_22 ( .D1(\CPWMA3/g0_1 ), 
    .C1(\CPWMA3/TIME_SET_2[6] ), .B1(\CPWMA3/TIME_SET_2[5] ), 
    .A1(\CPWMA3/TIME_SET_2[4] ), .D0(\CPWMA3/TIME_SET_2[5] ), 
    .C0(\CPWMA3/TIME_SET_2[6] ), .B0(\CPWMA3/TIME_SET_2[4] ), 
    .A0(\CPWMA3/g0_2_2 ), .DI1(\CPWMA3/un1_TIME_SET_2[2] ), 
    .DI0(\CPWMA3/un1_TIME_SET_2[3] ), .LSR(PWM3A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA3/un1_TIME_SET_2[3] ), .Q0(\CPWMA3/TIME_SET_2[4] ), 
    .F1(\CPWMA3/un1_TIME_SET_2[2] ), .Q1(\CPWMA3/TIME_SET_2[5] ));
  CPWMA3_SLICE_23 \CPWMA3/SLICE_23 ( 
    .D1(\CPWMA3/un1_TIME_SET_2_axbxc6_a0_N_2L1_13 ), 
    .C1(\CPWMA3/TIME_SET_2[4] ), .B1(\CPWMA3/TIME_SET_2[3] ), 
    .A1(\CPWMA3/TIME_SET_2[2] ), .B0(\CPWMA3/un1_TIME_SET_2_axbxc6_a0_1 ), 
    .A0(\CPWMA3/TIME_SET_2[6] ), .DI0(\CPWMA3/fb_0 ), .LSR(PWM3A_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMA3/fb_0 ), .Q0(\CPWMA3/TIME_SET_2[6] ), 
    .F1(\CPWMA3/un1_TIME_SET_2_axbxc6_a0_1 ));
  CPWMA4_SLICE_24 \CPWMA4/SLICE_24 ( .D1(\CPWMA4/un4_bpwmlto6_0 ), 
    .C1(\CPWMA4/un4_bpwmlt6 ), .B1(\CPWMA4/TIME_SET_1[1] ), 
    .A1(\CPWMA4/TIME_SET_1[0] ), .D0(\CPWMA4/un4_bpwmlto4_x_12 ), 
    .C0(\CPWMA4/un4_bpwmlto6_0 ), .B0(\CPWMA4/TIME_SET_1[2] ), 
    .A0(\CPWMA4/TIME_SET_1[0] ), .DI1(\CPWMA4/un1_TIME_SET_1[6] ), 
    .DI0(\CPWMA4/un1_TIME_SET_1[7] ), .LSR(PWM4A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA4/un1_TIME_SET_1[7] ), .Q0(\CPWMA4/TIME_SET_1[0] ), 
    .F1(\CPWMA4/un1_TIME_SET_1[6] ), .Q1(\CPWMA4/TIME_SET_1[1] ));
  CPWMA4_SLICE_25 \CPWMA4/SLICE_25 ( .D1(\CPWMA4/un4_bpwmlto6_0 ), 
    .C1(\CPWMA4/un1_TIME_SET_1_ac0_1_out ), .B1(\CPWMA4/TIME_SET_1[3] ), 
    .A1(\CPWMA4/TIME_SET_1[2] ), .D0(\CPWMA4/un4_bpwmlto6_0 ), 
    .C0(\CPWMA4/un4_bpwmlt6 ), .B0(\CPWMA4/un1_TIME_SET_1_ac0_1_out ), 
    .A0(\CPWMA4/TIME_SET_1[2] ), .DI1(\CPWMA4/un1_TIME_SET_1[4] ), 
    .DI0(\CPWMA4/un1_TIME_SET_1[5] ), .LSR(PWM4A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA4/un1_TIME_SET_1[5] ), .Q0(\CPWMA4/TIME_SET_1[2] ), 
    .F1(\CPWMA4/un1_TIME_SET_1[4] ), .Q1(\CPWMA4/TIME_SET_1[3] ));
  CPWMA4_SLICE_26 \CPWMA4/SLICE_26 ( .D1(\CPWMA4/un1_TIME_SET_1_axbxc5_1 ), 
    .C1(\CPWMA4/TIME_SET_1[6] ), .B1(\CPWMA4/TIME_SET_1[5] ), 
    .A1(\CPWMA4/TIME_SET_1[2] ), .D0(\CPWMA4/un4_bpwmlto6_0 ), 
    .C0(\CPWMA4/un1_TIME_SET_1_ac0_5_a0_0 ), 
    .B0(\CPWMA4/un1_TIME_SET_1_ac0_1_out ), .A0(\CPWMA4/TIME_SET_1[4] ), 
    .DI1(\CPWMA4/un1_TIME_SET_1[2] ), .DI0(\CPWMA4/un1_TIME_SET_1[3] ), 
    .LSR(PWM4A_D_c), .CLK(Clk_250MHz), .F0(\CPWMA4/un1_TIME_SET_1[3] ), 
    .Q0(\CPWMA4/TIME_SET_1[4] ), .F1(\CPWMA4/un1_TIME_SET_1[2] ), 
    .Q1(\CPWMA4/TIME_SET_1[5] ));
  CPWMA4_SLICE_27 \CPWMA4/SLICE_27 ( 
    .D1(\CPWMA4/un1_TIME_SET_1_axbxc6_a0_N_2L1 ), .C1(\CPWMA4/TIME_SET_1[3] ), 
    .B1(\CPWMA4/TIME_SET_1[2] ), .A1(\CPWMA4/TIME_SET_1[1] ), 
    .B0(\CPWMA4/un1_TIME_SET_1_axbxc6_a0_14 ), .A0(\CPWMA4/TIME_SET_1[6] ), 
    .DI0(\CPWMA4/fb_0_0 ), .LSR(PWM4A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA4/fb_0_0 ), .Q0(\CPWMA4/TIME_SET_1[6] ), 
    .F1(\CPWMA4/un1_TIME_SET_1_axbxc6_a0_14 ));
  CPWMA4_SLICE_28 \CPWMA4/SLICE_28 ( .D1(\CPWMA4/un1_time_set_2lto6_0 ), 
    .C1(\CPWMA4/un1_time_set_2lt6 ), .B1(\CPWMA4/TIME_SET_2[1] ), 
    .A1(\CPWMA4/TIME_SET_2[0] ), .D0(\CPWMA4/un1_time_set_2lto4_x_6 ), 
    .C0(\CPWMA4/un1_time_set_2lto6_0 ), .B0(\CPWMA4/TIME_SET_2[2] ), 
    .A0(\CPWMA4/TIME_SET_2[0] ), .DI1(\CPWMA4/un1_TIME_SET_2[6] ), 
    .DI0(\CPWMA4/un1_TIME_SET_2[7] ), .LSR(PWM4A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA4/un1_TIME_SET_2[7] ), .Q0(\CPWMA4/TIME_SET_2[0] ), 
    .F1(\CPWMA4/un1_TIME_SET_2[6] ), .Q1(\CPWMA4/TIME_SET_2[1] ));
  CPWMA4_SLICE_29 \CPWMA4/SLICE_29 ( .D1(\CPWMA4/un1_time_set_2lto6_0 ), 
    .C1(\CPWMA4/un1_TIME_SET_2_ac0_1_out ), .B1(\CPWMA4/TIME_SET_2[3] ), 
    .A1(\CPWMA4/TIME_SET_2[2] ), .D0(\CPWMA4/un1_time_set_2lto6_0 ), 
    .C0(\CPWMA4/un1_time_set_2lt6 ), .B0(\CPWMA4/un1_TIME_SET_2_ac0_1_out ), 
    .A0(\CPWMA4/TIME_SET_2[2] ), .DI1(\CPWMA4/un1_TIME_SET_2[4] ), 
    .DI0(\CPWMA4/un1_TIME_SET_2[5] ), .LSR(PWM4A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA4/un1_TIME_SET_2[5] ), .Q0(\CPWMA4/TIME_SET_2[2] ), 
    .F1(\CPWMA4/un1_TIME_SET_2[4] ), .Q1(\CPWMA4/TIME_SET_2[3] ));
  CPWMA4_SLICE_30 \CPWMA4/SLICE_30 ( .D1(\CPWMA4/un1_TIME_SET_2_axbxc5_1 ), 
    .C1(\CPWMA4/TIME_SET_2[6] ), .B1(\CPWMA4/TIME_SET_2[5] ), 
    .A1(\CPWMA4/TIME_SET_2[2] ), .D0(\CPWMA4/un1_time_set_2lto6_0 ), 
    .C0(\CPWMA4/un1_TIME_SET_2_ac0_5_a0_0 ), 
    .B0(\CPWMA4/un1_TIME_SET_2_ac0_1_out ), .A0(\CPWMA4/TIME_SET_2[4] ), 
    .DI1(\CPWMA4/un1_TIME_SET_2[2] ), .DI0(\CPWMA4/un1_TIME_SET_2[3] ), 
    .LSR(PWM4A_D_c), .CLK(Clk_250MHz), .F0(\CPWMA4/un1_TIME_SET_2[3] ), 
    .Q0(\CPWMA4/TIME_SET_2[4] ), .F1(\CPWMA4/un1_TIME_SET_2[2] ), 
    .Q1(\CPWMA4/TIME_SET_2[5] ));
  CPWMA4_SLICE_31 \CPWMA4/SLICE_31 ( 
    .D1(\CPWMA4/un1_TIME_SET_2_axbxc6_a0_N_2L1_0 ), 
    .C1(\CPWMA4/TIME_SET_2[3] ), .B1(\CPWMA4/TIME_SET_2[2] ), 
    .A1(\CPWMA4/TIME_SET_2[1] ), .B0(\CPWMA4/un1_TIME_SET_2_axbxc6_a0_2 ), 
    .A0(\CPWMA4/TIME_SET_2[6] ), .DI0(\CPWMA4/fb_0 ), .LSR(PWM4A_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMA4/fb_0 ), .Q0(\CPWMA4/TIME_SET_2[6] ), 
    .F1(\CPWMA4/un1_TIME_SET_2_axbxc6_a0_2 ));
  CPWMA5_SLICE_32 \CPWMA5/SLICE_32 ( .D1(\CPWMA5/un4_bpwmlto6_0 ), 
    .C1(\CPWMA5/un4_bpwmlt6 ), .B1(\CPWMA5/TIME_SET_1[1] ), 
    .A1(\CPWMA5/TIME_SET_1[0] ), .D0(\CPWMA5/un4_bpwmlto4_x_3 ), 
    .C0(\CPWMA5/un4_bpwmlto6_0 ), .B0(\CPWMA5/TIME_SET_1[2] ), 
    .A0(\CPWMA5/TIME_SET_1[0] ), .DI1(\CPWMA5/un1_TIME_SET_1[6] ), 
    .DI0(\CPWMA5/un1_TIME_SET_1[7] ), .LSR(PWM5A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA5/un1_TIME_SET_1[7] ), .Q0(\CPWMA5/TIME_SET_1[0] ), 
    .F1(\CPWMA5/un1_TIME_SET_1[6] ), .Q1(\CPWMA5/TIME_SET_1[1] ));
  CPWMA5_SLICE_33 \CPWMA5/SLICE_33 ( .D1(\CPWMA5/un4_bpwmlto6_0 ), 
    .C1(\CPWMA5/un1_TIME_SET_1_ac0_7_a0_1 ), .B1(\CPWMA5/TIME_SET_1[3] ), 
    .A1(\CPWMA5/TIME_SET_1[0] ), .D0(\CPWMA5/un4_bpwmlto6_0 ), 
    .C0(\CPWMA5/un4_bpwmlt6 ), .B0(\CPWMA5/un1_TIME_SET_1_ac0_1_0 ), 
    .A0(\CPWMA5/TIME_SET_1[2] ), .DI1(\CPWMA5/un1_TIME_SET_1[4] ), 
    .DI0(\CPWMA5/un1_TIME_SET_1[5] ), .LSR(PWM5A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA5/un1_TIME_SET_1[5] ), .Q0(\CPWMA5/TIME_SET_1[2] ), 
    .F1(\CPWMA5/un1_TIME_SET_1[4] ), .Q1(\CPWMA5/TIME_SET_1[3] ));
  CPWMA5_SLICE_34 \CPWMA5/SLICE_34 ( .C1(\CPWMA5/un1_TIME_SET_1_axbxc5_x1 ), 
    .B1(\CPWMA5/un1_TIME_SET_1_ac0_7_a0_1_0 ), .A1(\CPWMA5/TIME_SET_1[5] ), 
    .D0(\CPWMA5/TIME_SET_1[5] ), .C0(\CPWMA5/TIME_SET_1[6] ), 
    .B0(\CPWMA5/TIME_SET_1[4] ), .A0(\CPWMA5/un1_TIME_SET_1_axbxc4_4_tz_2 ), 
    .DI1(\CPWMA5/un1_TIME_SET_1[2] ), .DI0(\CPWMA5/un1_TIME_SET_1[3] ), 
    .LSR(PWM5A_D_c), .CLK(Clk_250MHz), .F0(\CPWMA5/un1_TIME_SET_1[3] ), 
    .Q0(\CPWMA5/TIME_SET_1[4] ), .F1(\CPWMA5/un1_TIME_SET_1[2] ), 
    .Q1(\CPWMA5/TIME_SET_1[5] ));
  CPWMA5_SLICE_35 \CPWMA5/SLICE_35 ( 
    .D1(\CPWMA5/un1_TIME_SET_1_axbxc6_a0_N_2L1_4 ), 
    .C1(\CPWMA5/TIME_SET_1[3] ), .B1(\CPWMA5/TIME_SET_1[2] ), 
    .A1(\CPWMA5/TIME_SET_1[0] ), .B0(\CPWMA5/un1_TIME_SET_1_axbxc6_a0_5 ), 
    .A0(\CPWMA5/TIME_SET_1[6] ), .DI0(\CPWMA5/fb_0_0 ), .LSR(PWM5A_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMA5/fb_0_0 ), .Q0(\CPWMA5/TIME_SET_1[6] ), 
    .F1(\CPWMA5/un1_TIME_SET_1_axbxc6_a0_5 ));
  CPWMA5_SLICE_36 \CPWMA5/SLICE_36 ( .D1(\CPWMA5/un1_time_set_2lto6_0 ), 
    .C1(\CPWMA5/un1_time_set_2lt6 ), .B1(\CPWMA5/TIME_SET_2[1] ), 
    .A1(\CPWMA5/TIME_SET_2[0] ), .D0(\CPWMA5/un1_time_set_2lto4_x_7 ), 
    .C0(\CPWMA5/un1_time_set_2lto6_0 ), .B0(\CPWMA5/TIME_SET_2[2] ), 
    .A0(\CPWMA5/TIME_SET_2[0] ), .DI1(\CPWMA5/un1_TIME_SET_2[6] ), 
    .DI0(\CPWMA5/un1_TIME_SET_2[7] ), .LSR(PWM5A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA5/un1_TIME_SET_2[7] ), .Q0(\CPWMA5/TIME_SET_2[0] ), 
    .F1(\CPWMA5/un1_TIME_SET_2[6] ), .Q1(\CPWMA5/TIME_SET_2[1] ));
  CPWMA5_SLICE_37 \CPWMA5/SLICE_37 ( .D1(\CPWMA5/un1_time_set_2lto6_0 ), 
    .C1(\CPWMA5/un1_TIME_SET_2_ac0_1_out ), .B1(\CPWMA5/TIME_SET_2[3] ), 
    .A1(\CPWMA5/TIME_SET_2[2] ), .D0(\CPWMA5/un1_time_set_2lto6_0 ), 
    .C0(\CPWMA5/un1_time_set_2lt6 ), .B0(\CPWMA5/un1_TIME_SET_2_ac0_1_out ), 
    .A0(\CPWMA5/TIME_SET_2[2] ), .DI1(\CPWMA5/un1_TIME_SET_2[4] ), 
    .DI0(\CPWMA5/un1_TIME_SET_2[5] ), .LSR(PWM5A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA5/un1_TIME_SET_2[5] ), .Q0(\CPWMA5/TIME_SET_2[2] ), 
    .F1(\CPWMA5/un1_TIME_SET_2[4] ), .Q1(\CPWMA5/TIME_SET_2[3] ));
  CPWMA5_SLICE_38 \CPWMA5/SLICE_38 ( .D1(\CPWMA5/un1_TIME_SET_2_axbxc5_1 ), 
    .C1(\CPWMA5/TIME_SET_2[6] ), .B1(\CPWMA5/TIME_SET_2[5] ), 
    .A1(\CPWMA5/TIME_SET_2[2] ), .D0(\CPWMA5/un1_time_set_2lto6_0 ), 
    .C0(\CPWMA5/un1_TIME_SET_2_ac0_5_a0_0 ), 
    .B0(\CPWMA5/un1_TIME_SET_2_ac0_1_out ), .A0(\CPWMA5/TIME_SET_2[4] ), 
    .DI1(\CPWMA5/un1_TIME_SET_2[2] ), .DI0(\CPWMA5/un1_TIME_SET_2[3] ), 
    .LSR(PWM5A_D_c), .CLK(Clk_250MHz), .F0(\CPWMA5/un1_TIME_SET_2[3] ), 
    .Q0(\CPWMA5/TIME_SET_2[4] ), .F1(\CPWMA5/un1_TIME_SET_2[2] ), 
    .Q1(\CPWMA5/TIME_SET_2[5] ));
  CPWMA5_SLICE_39 \CPWMA5/SLICE_39 ( 
    .D1(\CPWMA5/un1_TIME_SET_2_axbxc6_a0_N_2L1_1 ), 
    .C1(\CPWMA5/TIME_SET_2[3] ), .B1(\CPWMA5/TIME_SET_2[2] ), 
    .A1(\CPWMA5/TIME_SET_2[1] ), .B0(\CPWMA5/un1_TIME_SET_2_axbxc6_a0_13 ), 
    .A0(\CPWMA5/TIME_SET_2[6] ), .DI0(\CPWMA5/fb_0 ), .LSR(PWM5A_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMA5/fb_0 ), .Q0(\CPWMA5/TIME_SET_2[6] ), 
    .F1(\CPWMA5/un1_TIME_SET_2_axbxc6_a0_13 ));
  CPWMA6_SLICE_40 \CPWMA6/SLICE_40 ( .D1(\CPWMA6/un4_bpwmlto6_0 ), 
    .C1(\CPWMA6/un4_bpwmlt6 ), .B1(\CPWMA6/TIME_SET_1[1] ), 
    .A1(\CPWMA6/TIME_SET_1[0] ), .D0(\CPWMA6/un4_bpwmlto4_x_14 ), 
    .C0(\CPWMA6/un4_bpwmlto6_0 ), .B0(\CPWMA6/TIME_SET_1[2] ), 
    .A0(\CPWMA6/TIME_SET_1[0] ), .DI1(\CPWMA6/un1_TIME_SET_1[6] ), 
    .DI0(\CPWMA6/un1_TIME_SET_1[7] ), .LSR(PWM6A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA6/un1_TIME_SET_1[7] ), .Q0(\CPWMA6/TIME_SET_1[0] ), 
    .F1(\CPWMA6/un1_TIME_SET_1[6] ), .Q1(\CPWMA6/TIME_SET_1[1] ));
  CPWMA6_SLICE_41 \CPWMA6/SLICE_41 ( .D1(\CPWMA6/un4_bpwmlto6_0 ), 
    .C1(\CPWMA6/un1_TIME_SET_1_ac0_1_0 ), .B1(\CPWMA6/TIME_SET_1[3] ), 
    .A1(\CPWMA6/TIME_SET_1[2] ), .D0(\CPWMA6/un4_bpwmlto6_0 ), 
    .C0(\CPWMA6/un4_bpwmlt6 ), .B0(\CPWMA6/un1_TIME_SET_1_ac0_1_0 ), 
    .A0(\CPWMA6/TIME_SET_1[2] ), .DI1(\CPWMA6/un1_TIME_SET_1[4] ), 
    .DI0(\CPWMA6/un1_TIME_SET_1[5] ), .LSR(PWM6A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA6/un1_TIME_SET_1[5] ), .Q0(\CPWMA6/TIME_SET_1[2] ), 
    .F1(\CPWMA6/un1_TIME_SET_1[4] ), .Q1(\CPWMA6/TIME_SET_1[3] ));
  CPWMA6_SLICE_42 \CPWMA6/SLICE_42 ( .D1(\CPWMA6/g0_1 ), 
    .C1(\CPWMA6/TIME_SET_1[6] ), .B1(\CPWMA6/TIME_SET_1[5] ), 
    .A1(\CPWMA6/TIME_SET_1[4] ), .D0(\CPWMA6/TIME_SET_1[5] ), 
    .C0(\CPWMA6/TIME_SET_1[6] ), .B0(\CPWMA6/TIME_SET_1[4] ), 
    .A0(\CPWMA6/g0_2_2 ), .DI1(\CPWMA6/un1_TIME_SET_1[2] ), 
    .DI0(\CPWMA6/un1_TIME_SET_1[3] ), .LSR(PWM6A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA6/un1_TIME_SET_1[3] ), .Q0(\CPWMA6/TIME_SET_1[4] ), 
    .F1(\CPWMA6/un1_TIME_SET_1[2] ), .Q1(\CPWMA6/TIME_SET_1[5] ));
  CPWMA6_SLICE_43 \CPWMA6/SLICE_43 ( 
    .D1(\CPWMA6/un1_TIME_SET_1_axbxc6_a0_N_2L1_11 ), 
    .C1(\CPWMA6/TIME_SET_1[4] ), .B1(\CPWMA6/TIME_SET_1[3] ), 
    .A1(\CPWMA6/TIME_SET_1[2] ), .B0(\CPWMA6/un1_TIME_SET_1_axbxc6_a0_7 ), 
    .A0(\CPWMA6/TIME_SET_1[6] ), .DI0(\CPWMA6/fb_0_0 ), .LSR(PWM6A_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMA6/fb_0_0 ), .Q0(\CPWMA6/TIME_SET_1[6] ), 
    .F1(\CPWMA6/un1_TIME_SET_1_axbxc6_a0_7 ));
  CPWMA6_SLICE_44 \CPWMA6/SLICE_44 ( .D1(\CPWMA6/un1_time_set_2lto6_0 ), 
    .C1(\CPWMA6/un1_time_set_2lt6 ), .B1(\CPWMA6/TIME_SET_2[1] ), 
    .A1(\CPWMA6/TIME_SET_2[0] ), .D0(\CPWMA6/un1_time_set_2lto4_x_8 ), 
    .C0(\CPWMA6/un1_time_set_2lto6_0 ), .B0(\CPWMA6/TIME_SET_2[2] ), 
    .A0(\CPWMA6/TIME_SET_2[0] ), .DI1(\CPWMA6/un1_TIME_SET_2[6] ), 
    .DI0(\CPWMA6/un1_TIME_SET_2[7] ), .LSR(PWM6A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA6/un1_TIME_SET_2[7] ), .Q0(\CPWMA6/TIME_SET_2[0] ), 
    .F1(\CPWMA6/un1_TIME_SET_2[6] ), .Q1(\CPWMA6/TIME_SET_2[1] ));
  CPWMA6_SLICE_45 \CPWMA6/SLICE_45 ( .D1(\CPWMA6/un1_time_set_2lto6_0 ), 
    .C1(\CPWMA6/un1_TIME_SET_2_ac0_1_out ), .B1(\CPWMA6/TIME_SET_2[3] ), 
    .A1(\CPWMA6/TIME_SET_2[2] ), .D0(\CPWMA6/un1_time_set_2lto6_0 ), 
    .C0(\CPWMA6/un1_time_set_2lt6 ), .B0(\CPWMA6/un1_TIME_SET_2_ac0_1_out ), 
    .A0(\CPWMA6/TIME_SET_2[2] ), .DI1(\CPWMA6/un1_TIME_SET_2[4] ), 
    .DI0(\CPWMA6/un1_TIME_SET_2[5] ), .LSR(PWM6A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA6/un1_TIME_SET_2[5] ), .Q0(\CPWMA6/TIME_SET_2[2] ), 
    .F1(\CPWMA6/un1_TIME_SET_2[4] ), .Q1(\CPWMA6/TIME_SET_2[3] ));
  CPWMA6_SLICE_46 \CPWMA6/SLICE_46 ( .D1(\CPWMA6/un1_TIME_SET_2_axbxc5_1 ), 
    .C1(\CPWMA6/TIME_SET_2[6] ), .B1(\CPWMA6/TIME_SET_2[5] ), 
    .A1(\CPWMA6/TIME_SET_2[2] ), .D0(\CPWMA6/un1_time_set_2lto6_0 ), 
    .C0(\CPWMA6/un1_TIME_SET_2_ac0_5_a0_0 ), 
    .B0(\CPWMA6/un1_TIME_SET_2_ac0_1_out ), .A0(\CPWMA6/TIME_SET_2[4] ), 
    .DI1(\CPWMA6/un1_TIME_SET_2[2] ), .DI0(\CPWMA6/un1_TIME_SET_2[3] ), 
    .LSR(PWM6A_D_c), .CLK(Clk_250MHz), .F0(\CPWMA6/un1_TIME_SET_2[3] ), 
    .Q0(\CPWMA6/TIME_SET_2[4] ), .F1(\CPWMA6/un1_TIME_SET_2[2] ), 
    .Q1(\CPWMA6/TIME_SET_2[5] ));
  CPWMA6_SLICE_47 \CPWMA6/SLICE_47 ( 
    .D1(\CPWMA6/un1_TIME_SET_2_axbxc6_a0_N_2L1_2 ), 
    .C1(\CPWMA6/TIME_SET_2[3] ), .B1(\CPWMA6/TIME_SET_2[2] ), 
    .A1(\CPWMA6/TIME_SET_2[1] ), .B0(\CPWMA6/un1_TIME_SET_2_axbxc6_a0_8 ), 
    .A0(\CPWMA6/TIME_SET_2[6] ), .DI0(\CPWMA6/fb_0 ), .LSR(PWM6A_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMA6/fb_0 ), .Q0(\CPWMA6/TIME_SET_2[6] ), 
    .F1(\CPWMA6/un1_TIME_SET_2_axbxc6_a0_8 ));
  CPWMA7_SLICE_48 \CPWMA7/SLICE_48 ( .D1(\CPWMA7/un4_bpwmlto6_0 ), 
    .C1(\CPWMA7/un4_bpwmlt6 ), .B1(\CPWMA7/TIME_SET_1[1] ), 
    .A1(\CPWMA7/TIME_SET_1[0] ), .D0(\CPWMA7/un4_bpwmlto4_x_15 ), 
    .C0(\CPWMA7/un4_bpwmlto6_0 ), .B0(\CPWMA7/TIME_SET_1[2] ), 
    .A0(\CPWMA7/TIME_SET_1[0] ), .DI1(\CPWMA7/un1_TIME_SET_1[6] ), 
    .DI0(\CPWMA7/un1_TIME_SET_1[7] ), .LSR(PWM7A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA7/un1_TIME_SET_1[7] ), .Q0(\CPWMA7/TIME_SET_1[0] ), 
    .F1(\CPWMA7/un1_TIME_SET_1[6] ), .Q1(\CPWMA7/TIME_SET_1[1] ));
  CPWMA7_SLICE_49 \CPWMA7/SLICE_49 ( .D1(\CPWMA7/un4_bpwmlto6_0 ), 
    .C1(\CPWMA7/un1_TIME_SET_1_ac0_1_0 ), .B1(\CPWMA7/TIME_SET_1[3] ), 
    .A1(\CPWMA7/TIME_SET_1[2] ), .D0(\CPWMA7/un4_bpwmlto6_0 ), 
    .C0(\CPWMA7/un4_bpwmlt6 ), .B0(\CPWMA7/un1_TIME_SET_1_ac0_1_0 ), 
    .A0(\CPWMA7/TIME_SET_1[2] ), .DI1(\CPWMA7/un1_TIME_SET_1[4] ), 
    .DI0(\CPWMA7/un1_TIME_SET_1[5] ), .LSR(PWM7A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA7/un1_TIME_SET_1[5] ), .Q0(\CPWMA7/TIME_SET_1[2] ), 
    .F1(\CPWMA7/un1_TIME_SET_1[4] ), .Q1(\CPWMA7/TIME_SET_1[3] ));
  CPWMA7_SLICE_50 \CPWMA7/SLICE_50 ( .D1(\CPWMA7/g0_3_1 ), 
    .C1(\CPWMA7/TIME_SET_1[6] ), .B1(\CPWMA7/TIME_SET_1[5] ), 
    .A1(\CPWMA7/TIME_SET_1[4] ), .D0(\CPWMA7/TIME_SET_1[5] ), 
    .C0(\CPWMA7/TIME_SET_1[6] ), .B0(\CPWMA7/TIME_SET_1[4] ), 
    .A0(\CPWMA7/g0_0_2 ), .DI1(\CPWMA7/un1_TIME_SET_1[2] ), 
    .DI0(\CPWMA7/un1_TIME_SET_1[3] ), .LSR(PWM7A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA7/un1_TIME_SET_1[3] ), .Q0(\CPWMA7/TIME_SET_1[4] ), 
    .F1(\CPWMA7/un1_TIME_SET_1[2] ), .Q1(\CPWMA7/TIME_SET_1[5] ));
  CPWMA7_SLICE_51 \CPWMA7/SLICE_51 ( 
    .D1(\CPWMA7/un1_TIME_SET_1_axbxc6_a0_N_2L1_12 ), 
    .C1(\CPWMA7/TIME_SET_1[4] ), .B1(\CPWMA7/TIME_SET_1[3] ), 
    .A1(\CPWMA7/TIME_SET_1[2] ), .B0(\CPWMA7/un1_TIME_SET_1_axbxc6_a0_6 ), 
    .A0(\CPWMA7/TIME_SET_1[6] ), .DI0(\CPWMA7/fb_0_0 ), .LSR(PWM7A_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMA7/fb_0_0 ), .Q0(\CPWMA7/TIME_SET_1[6] ), 
    .F1(\CPWMA7/un1_TIME_SET_1_axbxc6_a0_6 ));
  CPWMA7_SLICE_52 \CPWMA7/SLICE_52 ( .D1(\CPWMA7/un1_time_set_2lto6_0 ), 
    .C1(\CPWMA7/un1_time_set_2lt6 ), .B1(\CPWMA7/TIME_SET_2[1] ), 
    .A1(\CPWMA7/TIME_SET_2[0] ), .D0(\CPWMA7/un1_time_set_2lto4_x_3 ), 
    .C0(\CPWMA7/un1_time_set_2lto6_0 ), .B0(\CPWMA7/TIME_SET_2[2] ), 
    .A0(\CPWMA7/TIME_SET_2[0] ), .DI1(\CPWMA7/un1_TIME_SET_2[6] ), 
    .DI0(\CPWMA7/un1_TIME_SET_2[7] ), .LSR(PWM7A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA7/un1_TIME_SET_2[7] ), .Q0(\CPWMA7/TIME_SET_2[0] ), 
    .F1(\CPWMA7/un1_TIME_SET_2[6] ), .Q1(\CPWMA7/TIME_SET_2[1] ));
  CPWMA7_SLICE_53 \CPWMA7/SLICE_53 ( .D1(\CPWMA7/un1_time_set_2lto6_0 ), 
    .C1(\CPWMA7/un1_TIME_SET_2_ac0_3_a0_1_0 ), .B1(\CPWMA7/TIME_SET_2[3] ), 
    .A1(\CPWMA7/TIME_SET_2[0] ), .D0(\CPWMA7/un1_time_set_2lto6_0 ), 
    .C0(\CPWMA7/un1_time_set_2lt6 ), .B0(\CPWMA7/un1_TIME_SET_2_ac0_1_0 ), 
    .A0(\CPWMA7/TIME_SET_2[2] ), .DI1(\CPWMA7/un1_TIME_SET_2[4] ), 
    .DI0(\CPWMA7/un1_TIME_SET_2[5] ), .LSR(PWM7A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA7/un1_TIME_SET_2[5] ), .Q0(\CPWMA7/TIME_SET_2[2] ), 
    .F1(\CPWMA7/un1_TIME_SET_2[4] ), .Q1(\CPWMA7/TIME_SET_2[3] ));
  CPWMA7_SLICE_54 \CPWMA7/SLICE_54 ( .D1(\CPWMA7/g0_1 ), 
    .C1(\CPWMA7/TIME_SET_2[6] ), .B1(\CPWMA7/TIME_SET_2[5] ), 
    .A1(\CPWMA7/TIME_SET_2[4] ), .D0(\CPWMA7/TIME_SET_2[5] ), 
    .C0(\CPWMA7/TIME_SET_2[6] ), .B0(\CPWMA7/TIME_SET_2[4] ), 
    .A0(\CPWMA7/g0_2_2 ), .DI1(\CPWMA7/un1_TIME_SET_2[2] ), 
    .DI0(\CPWMA7/un1_TIME_SET_2[3] ), .LSR(PWM7A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA7/un1_TIME_SET_2[3] ), .Q0(\CPWMA7/TIME_SET_2[4] ), 
    .F1(\CPWMA7/un1_TIME_SET_2[2] ), .Q1(\CPWMA7/TIME_SET_2[5] ));
  CPWMA7_SLICE_55 \CPWMA7/SLICE_55 ( 
    .D1(\CPWMA7/un1_TIME_SET_2_axbxc6_a0_N_2L1_6 ), 
    .C1(\CPWMA7/TIME_SET_2[3] ), .B1(\CPWMA7/TIME_SET_2[2] ), 
    .A1(\CPWMA7/TIME_SET_2[0] ), .B0(\CPWMA7/un1_TIME_SET_2_axbxc6_a0_7 ), 
    .A0(\CPWMA7/TIME_SET_2[6] ), .DI0(\CPWMA7/fb_0 ), .LSR(PWM7A_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMA7/fb_0 ), .Q0(\CPWMA7/TIME_SET_2[6] ), 
    .F1(\CPWMA7/un1_TIME_SET_2_axbxc6_a0_7 ));
  CPWMA8_SLICE_56 \CPWMA8/SLICE_56 ( .D1(\CPWMA8/un4_bpwmlto6_0 ), 
    .C1(\CPWMA8/un4_bpwmlt6 ), .B1(\CPWMA8/TIME_SET_1[1] ), 
    .A1(\CPWMA8/TIME_SET_1[0] ), .D0(\CPWMA8/un4_bpwmlto4_x_16 ), 
    .C0(\CPWMA8/un4_bpwmlto6_0 ), .B0(\CPWMA8/TIME_SET_1[2] ), 
    .A0(\CPWMA8/TIME_SET_1[0] ), .DI1(\CPWMA8/un1_TIME_SET_1[6] ), 
    .DI0(\CPWMA8/un1_TIME_SET_1[7] ), .LSR(PWM8A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA8/un1_TIME_SET_1[7] ), .Q0(\CPWMA8/TIME_SET_1[0] ), 
    .F1(\CPWMA8/un1_TIME_SET_1[6] ), .Q1(\CPWMA8/TIME_SET_1[1] ));
  CPWMA8_SLICE_57 \CPWMA8/SLICE_57 ( .D1(\CPWMA8/un4_bpwmlto6_0 ), 
    .C1(\CPWMA8/un1_TIME_SET_1_ac0_1_0 ), .B1(\CPWMA8/TIME_SET_1[3] ), 
    .A1(\CPWMA8/TIME_SET_1[2] ), .D0(\CPWMA8/un4_bpwmlto6_0 ), 
    .C0(\CPWMA8/un4_bpwmlt6 ), .B0(\CPWMA8/un1_TIME_SET_1_ac0_1_0 ), 
    .A0(\CPWMA8/TIME_SET_1[2] ), .DI1(\CPWMA8/un1_TIME_SET_1[4] ), 
    .DI0(\CPWMA8/un1_TIME_SET_1[5] ), .LSR(PWM8A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA8/un1_TIME_SET_1[5] ), .Q0(\CPWMA8/TIME_SET_1[2] ), 
    .F1(\CPWMA8/un1_TIME_SET_1[4] ), .Q1(\CPWMA8/TIME_SET_1[3] ));
  CPWMA8_SLICE_58 \CPWMA8/SLICE_58 ( .D1(\CPWMA8/g0_3_1 ), 
    .C1(\CPWMA8/TIME_SET_1[6] ), .B1(\CPWMA8/TIME_SET_1[5] ), 
    .A1(\CPWMA8/TIME_SET_1[4] ), .D0(\CPWMA8/TIME_SET_1[5] ), 
    .C0(\CPWMA8/TIME_SET_1[6] ), .B0(\CPWMA8/TIME_SET_1[4] ), 
    .A0(\CPWMA8/g0_0_2 ), .DI1(\CPWMA8/un1_TIME_SET_1[2] ), 
    .DI0(\CPWMA8/un1_TIME_SET_1[3] ), .LSR(PWM8A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA8/un1_TIME_SET_1[3] ), .Q0(\CPWMA8/TIME_SET_1[4] ), 
    .F1(\CPWMA8/un1_TIME_SET_1[2] ), .Q1(\CPWMA8/TIME_SET_1[5] ));
  CPWMA8_SLICE_59 \CPWMA8/SLICE_59 ( 
    .D1(\CPWMA8/un1_TIME_SET_1_axbxc6_a0_N_2L1_13 ), 
    .C1(\CPWMA8/TIME_SET_1[4] ), .B1(\CPWMA8/TIME_SET_1[3] ), 
    .A1(\CPWMA8/TIME_SET_1[2] ), .B0(\CPWMA8/un1_TIME_SET_1_axbxc6_a0_8 ), 
    .A0(\CPWMA8/TIME_SET_1[6] ), .DI0(\CPWMA8/fb_0_0 ), .LSR(PWM8A_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMA8/fb_0_0 ), .Q0(\CPWMA8/TIME_SET_1[6] ), 
    .F1(\CPWMA8/un1_TIME_SET_1_axbxc6_a0_8 ));
  CPWMA8_SLICE_60 \CPWMA8/SLICE_60 ( .D1(\CPWMA8/un1_time_set_2lto6_0 ), 
    .C1(\CPWMA8/un1_time_set_2lt6 ), .B1(\CPWMA8/TIME_SET_2[1] ), 
    .A1(\CPWMA8/TIME_SET_2[0] ), .D0(\CPWMA8/un1_time_set_2lto4_x_11 ), 
    .C0(\CPWMA8/un1_time_set_2lto6_0 ), .B0(\CPWMA8/TIME_SET_2[2] ), 
    .A0(\CPWMA8/TIME_SET_2[0] ), .DI1(\CPWMA8/un1_TIME_SET_2[6] ), 
    .DI0(\CPWMA8/un1_TIME_SET_2[7] ), .LSR(PWM8A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA8/un1_TIME_SET_2[7] ), .Q0(\CPWMA8/TIME_SET_2[0] ), 
    .F1(\CPWMA8/un1_TIME_SET_2[6] ), .Q1(\CPWMA8/TIME_SET_2[1] ));
  CPWMA8_SLICE_61 \CPWMA8/SLICE_61 ( .D1(\CPWMA8/un1_time_set_2lto6_0 ), 
    .C1(\CPWMA8/un1_TIME_SET_2_ac0_1_0 ), .B1(\CPWMA8/TIME_SET_2[3] ), 
    .A1(\CPWMA8/TIME_SET_2[2] ), .D0(\CPWMA8/un1_time_set_2lto6_0 ), 
    .C0(\CPWMA8/un1_time_set_2lt6 ), .B0(\CPWMA8/un1_TIME_SET_2_ac0_1_0 ), 
    .A0(\CPWMA8/TIME_SET_2[2] ), .DI1(\CPWMA8/un1_TIME_SET_2[4] ), 
    .DI0(\CPWMA8/un1_TIME_SET_2[5] ), .LSR(PWM8A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA8/un1_TIME_SET_2[5] ), .Q0(\CPWMA8/TIME_SET_2[2] ), 
    .F1(\CPWMA8/un1_TIME_SET_2[4] ), .Q1(\CPWMA8/TIME_SET_2[3] ));
  CPWMA8_SLICE_62 \CPWMA8/SLICE_62 ( .D1(\CPWMA8/g0_1 ), 
    .C1(\CPWMA8/TIME_SET_2[6] ), .B1(\CPWMA8/TIME_SET_2[5] ), 
    .A1(\CPWMA8/TIME_SET_2[4] ), .D0(\CPWMA8/TIME_SET_2[5] ), 
    .C0(\CPWMA8/TIME_SET_2[6] ), .B0(\CPWMA8/TIME_SET_2[4] ), 
    .A0(\CPWMA8/g0_2_2 ), .DI1(\CPWMA8/un1_TIME_SET_2[2] ), 
    .DI0(\CPWMA8/un1_TIME_SET_2[3] ), .LSR(PWM8A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA8/un1_TIME_SET_2[3] ), .Q0(\CPWMA8/TIME_SET_2[4] ), 
    .F1(\CPWMA8/un1_TIME_SET_2[2] ), .Q1(\CPWMA8/TIME_SET_2[5] ));
  CPWMA8_SLICE_63 \CPWMA8/SLICE_63 ( 
    .D1(\CPWMA8/un1_TIME_SET_2_axbxc6_a0_N_2L1_9 ), 
    .C1(\CPWMA8/TIME_SET_2[4] ), .B1(\CPWMA8/TIME_SET_2[3] ), 
    .A1(\CPWMA8/TIME_SET_2[2] ), .B0(\CPWMA8/un1_TIME_SET_2_axbxc6_a0_9 ), 
    .A0(\CPWMA8/TIME_SET_2[6] ), .DI0(\CPWMA8/fb_0 ), .LSR(PWM8A_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMA8/fb_0 ), .Q0(\CPWMA8/TIME_SET_2[6] ), 
    .F1(\CPWMA8/un1_TIME_SET_2_axbxc6_a0_9 ));
  CPWMA9_SLICE_64 \CPWMA9/SLICE_64 ( .D1(\CPWMA9/un4_bpwmlto6_0 ), 
    .C1(\CPWMA9/un4_bpwmlt6 ), .B1(\CPWMA9/TIME_SET_1[1] ), 
    .A1(\CPWMA9/TIME_SET_1[0] ), .D0(\CPWMA9/un4_bpwmlto4_x_11 ), 
    .C0(\CPWMA9/un4_bpwmlto6_0 ), .B0(\CPWMA9/TIME_SET_1[2] ), 
    .A0(\CPWMA9/TIME_SET_1[0] ), .DI1(\CPWMA9/un1_TIME_SET_1[6] ), 
    .DI0(\CPWMA9/un1_TIME_SET_1[7] ), .LSR(PWM9A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA9/un1_TIME_SET_1[7] ), .Q0(\CPWMA9/TIME_SET_1[0] ), 
    .F1(\CPWMA9/un1_TIME_SET_1[6] ), .Q1(\CPWMA9/TIME_SET_1[1] ));
  CPWMA9_SLICE_65 \CPWMA9/SLICE_65 ( .D1(\CPWMA9/un4_bpwmlto6_0 ), 
    .C1(\CPWMA9/un1_TIME_SET_1_ac0_3_a0_1_0 ), .B1(\CPWMA9/TIME_SET_1[3] ), 
    .A1(\CPWMA9/TIME_SET_1[0] ), .D0(\CPWMA9/un4_bpwmlto6_0 ), 
    .C0(\CPWMA9/un4_bpwmlt6 ), .B0(\CPWMA9/un1_TIME_SET_1_ac0_1_0 ), 
    .A0(\CPWMA9/TIME_SET_1[2] ), .DI1(\CPWMA9/un1_TIME_SET_1[4] ), 
    .DI0(\CPWMA9/un1_TIME_SET_1[5] ), .LSR(PWM9A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA9/un1_TIME_SET_1[5] ), .Q0(\CPWMA9/TIME_SET_1[2] ), 
    .F1(\CPWMA9/un1_TIME_SET_1[4] ), .Q1(\CPWMA9/TIME_SET_1[3] ));
  CPWMA9_SLICE_66 \CPWMA9/SLICE_66 ( .D1(\CPWMA9/g0_3_1 ), 
    .C1(\CPWMA9/TIME_SET_1[6] ), .B1(\CPWMA9/TIME_SET_1[5] ), 
    .A1(\CPWMA9/TIME_SET_1[4] ), .D0(\CPWMA9/TIME_SET_1[5] ), 
    .C0(\CPWMA9/TIME_SET_1[6] ), .B0(\CPWMA9/TIME_SET_1[4] ), 
    .A0(\CPWMA9/g0_0_2 ), .DI1(\CPWMA9/un1_TIME_SET_1[2] ), 
    .DI0(\CPWMA9/un1_TIME_SET_1[3] ), .LSR(PWM9A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA9/un1_TIME_SET_1[3] ), .Q0(\CPWMA9/TIME_SET_1[4] ), 
    .F1(\CPWMA9/un1_TIME_SET_1[2] ), .Q1(\CPWMA9/TIME_SET_1[5] ));
  CPWMA9_SLICE_67 \CPWMA9/SLICE_67 ( 
    .D1(\CPWMA9/un1_TIME_SET_1_axbxc6_a0_N_2L1_8 ), 
    .C1(\CPWMA9/TIME_SET_1[3] ), .B1(\CPWMA9/TIME_SET_1[2] ), 
    .A1(\CPWMA9/TIME_SET_1[0] ), .B0(\CPWMA9/un1_TIME_SET_1_axbxc6_a0_3 ), 
    .A0(\CPWMA9/TIME_SET_1[6] ), .DI0(\CPWMA9/fb_0_0 ), .LSR(PWM9A_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMA9/fb_0_0 ), .Q0(\CPWMA9/TIME_SET_1[6] ), 
    .F1(\CPWMA9/un1_TIME_SET_1_axbxc6_a0_3 ));
  CPWMA9_SLICE_68 \CPWMA9/SLICE_68 ( .D1(\CPWMA9/un1_time_set_2lto6_0 ), 
    .C1(\CPWMA9/un1_time_set_2lt6 ), .B1(\CPWMA9/TIME_SET_2[1] ), 
    .A1(\CPWMA9/TIME_SET_2[0] ), .D0(\CPWMA9/un1_time_set_2lto4_x_16 ), 
    .C0(\CPWMA9/un1_time_set_2lto6_0 ), .B0(\CPWMA9/TIME_SET_2[2] ), 
    .A0(\CPWMA9/TIME_SET_2[0] ), .DI1(\CPWMA9/un1_TIME_SET_2[6] ), 
    .DI0(\CPWMA9/un1_TIME_SET_2[7] ), .LSR(PWM9A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA9/un1_TIME_SET_2[7] ), .Q0(\CPWMA9/TIME_SET_2[0] ), 
    .F1(\CPWMA9/un1_TIME_SET_2[6] ), .Q1(\CPWMA9/TIME_SET_2[1] ));
  CPWMA9_SLICE_69 \CPWMA9/SLICE_69 ( .D1(\CPWMA9/un1_time_set_2lto6_0 ), 
    .C1(\CPWMA9/un1_TIME_SET_2_ac0_1_0 ), .B1(\CPWMA9/TIME_SET_2[3] ), 
    .A1(\CPWMA9/TIME_SET_2[2] ), .D0(\CPWMA9/un1_time_set_2lto6_0 ), 
    .C0(\CPWMA9/un1_time_set_2lt6 ), .B0(\CPWMA9/un1_TIME_SET_2_ac0_1_0 ), 
    .A0(\CPWMA9/TIME_SET_2[2] ), .DI1(\CPWMA9/un1_TIME_SET_2[4] ), 
    .DI0(\CPWMA9/un1_TIME_SET_2[5] ), .LSR(PWM9A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA9/un1_TIME_SET_2[5] ), .Q0(\CPWMA9/TIME_SET_2[2] ), 
    .F1(\CPWMA9/un1_TIME_SET_2[4] ), .Q1(\CPWMA9/TIME_SET_2[3] ));
  CPWMA9_SLICE_70 \CPWMA9/SLICE_70 ( .D1(\CPWMA9/g0_1 ), 
    .C1(\CPWMA9/TIME_SET_2[6] ), .B1(\CPWMA9/TIME_SET_2[5] ), 
    .A1(\CPWMA9/TIME_SET_2[4] ), .D0(\CPWMA9/TIME_SET_2[5] ), 
    .C0(\CPWMA9/TIME_SET_2[6] ), .B0(\CPWMA9/TIME_SET_2[4] ), 
    .A0(\CPWMA9/g0_2_2 ), .DI1(\CPWMA9/un1_TIME_SET_2[2] ), 
    .DI0(\CPWMA9/un1_TIME_SET_2[3] ), .LSR(PWM9A_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMA9/un1_TIME_SET_2[3] ), .Q0(\CPWMA9/TIME_SET_2[4] ), 
    .F1(\CPWMA9/un1_TIME_SET_2[2] ), .Q1(\CPWMA9/TIME_SET_2[5] ));
  CPWMA9_SLICE_71 \CPWMA9/SLICE_71 ( 
    .D1(\CPWMA9/un1_TIME_SET_2_axbxc6_a0_N_2L1_12 ), 
    .C1(\CPWMA9/TIME_SET_2[4] ), .B1(\CPWMA9/TIME_SET_2[3] ), 
    .A1(\CPWMA9/TIME_SET_2[2] ), .B0(\CPWMA9/un1_TIME_SET_2_axbxc6_a0_4 ), 
    .A0(\CPWMA9/TIME_SET_2[6] ), .DI0(\CPWMA9/fb_0 ), .LSR(PWM9A_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMA9/fb_0 ), .Q0(\CPWMA9/TIME_SET_2[6] ), 
    .F1(\CPWMA9/un1_TIME_SET_2_axbxc6_a0_4 ));
  CPWMB1_SLICE_72 \CPWMB1/SLICE_72 ( .D1(\CPWMB1/un4_bpwmlto6_0 ), 
    .C1(\CPWMB1/un4_bpwmlt6 ), .B1(\CPWMB1/TIME_SET_1[1] ), 
    .A1(\CPWMB1/TIME_SET_1[0] ), .D0(\CPWMB1/un4_bpwmlto4_x_9 ), 
    .C0(\CPWMB1/un4_bpwmlto6_0 ), .B0(\CPWMB1/TIME_SET_1[2] ), 
    .A0(\CPWMB1/TIME_SET_1[0] ), .DI1(\CPWMB1/un1_TIME_SET_1[6] ), 
    .DI0(\CPWMB1/un1_TIME_SET_1[7] ), .LSR(PWM1B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB1/un1_TIME_SET_1[7] ), .Q0(\CPWMB1/TIME_SET_1[0] ), 
    .F1(\CPWMB1/un1_TIME_SET_1[6] ), .Q1(\CPWMB1/TIME_SET_1[1] ));
  CPWMB1_SLICE_73 \CPWMB1/SLICE_73 ( .D1(\CPWMB1/un4_bpwmlto6_0 ), 
    .C1(\CPWMB1/un1_TIME_SET_1_ac0_7_a0_1 ), .B1(\CPWMB1/TIME_SET_1[3] ), 
    .A1(\CPWMB1/TIME_SET_1[0] ), .D0(\CPWMB1/un4_bpwmlto6_0 ), 
    .C0(\CPWMB1/un4_bpwmlt6 ), .B0(\CPWMB1/un1_TIME_SET_1_ac0_1_0 ), 
    .A0(\CPWMB1/TIME_SET_1[2] ), .DI1(\CPWMB1/un1_TIME_SET_1[4] ), 
    .DI0(\CPWMB1/un1_TIME_SET_1[5] ), .LSR(PWM1B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB1/un1_TIME_SET_1[5] ), .Q0(\CPWMB1/TIME_SET_1[2] ), 
    .F1(\CPWMB1/un1_TIME_SET_1[4] ), .Q1(\CPWMB1/TIME_SET_1[3] ));
  CPWMB1_SLICE_74 \CPWMB1/SLICE_74 ( .C1(\CPWMB1/un1_TIME_SET_1_axbxc5_x1_2 ), 
    .B1(\CPWMB1/un1_TIME_SET_1_ac0_7_a0_1_0 ), .A1(\CPWMB1/TIME_SET_1[5] ), 
    .D0(\CPWMB1/TIME_SET_1[5] ), .C0(\CPWMB1/TIME_SET_1[6] ), 
    .B0(\CPWMB1/TIME_SET_1[4] ), .A0(\CPWMB1/un1_TIME_SET_1_axbxc4_4_tz_2 ), 
    .DI1(\CPWMB1/un1_TIME_SET_1[2] ), .DI0(\CPWMB1/un1_TIME_SET_1[3] ), 
    .LSR(PWM1B_D_c), .CLK(Clk_250MHz), .F0(\CPWMB1/un1_TIME_SET_1[3] ), 
    .Q0(\CPWMB1/TIME_SET_1[4] ), .F1(\CPWMB1/un1_TIME_SET_1[2] ), 
    .Q1(\CPWMB1/TIME_SET_1[5] ));
  CPWMB1_SLICE_75 \CPWMB1/SLICE_75 ( 
    .D1(\CPWMB1/un1_TIME_SET_1_axbxc6_a0_N_2L1_7 ), 
    .C1(\CPWMB1/TIME_SET_1[3] ), .B1(\CPWMB1/TIME_SET_1[2] ), 
    .A1(\CPWMB1/TIME_SET_1[0] ), .B0(\CPWMB1/un1_TIME_SET_1_axbxc6_a0_9 ), 
    .A0(\CPWMB1/TIME_SET_1[6] ), .DI0(\CPWMB1/fb_0_0 ), .LSR(PWM1B_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMB1/fb_0_0 ), .Q0(\CPWMB1/TIME_SET_1[6] ), 
    .F1(\CPWMB1/un1_TIME_SET_1_axbxc6_a0_9 ));
  CPWMB1_SLICE_76 \CPWMB1/SLICE_76 ( .D1(\CPWMB1/un1_time_set_2lto6_0 ), 
    .C1(\CPWMB1/un1_time_set_2lt6 ), .B1(\CPWMB1/TIME_SET_2[1] ), 
    .A1(\CPWMB1/TIME_SET_2[0] ), .D0(\CPWMB1/un1_time_set_2lto4_x_0 ), 
    .C0(\CPWMB1/un1_time_set_2lto6_0 ), .B0(\CPWMB1/TIME_SET_2[2] ), 
    .A0(\CPWMB1/TIME_SET_2[0] ), .DI1(\CPWMB1/un1_TIME_SET_2[6] ), 
    .DI0(\CPWMB1/un1_TIME_SET_2[7] ), .LSR(PWM1B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB1/un1_TIME_SET_2[7] ), .Q0(\CPWMB1/TIME_SET_2[0] ), 
    .F1(\CPWMB1/un1_TIME_SET_2[6] ), .Q1(\CPWMB1/TIME_SET_2[1] ));
  CPWMB1_SLICE_77 \CPWMB1/SLICE_77 ( .D1(\CPWMB1/TIME_SET_2[5] ), 
    .C1(\CPWMB1/TIME_SET_2[6] ), .B1(\CPWMB1/TIME_SET_2[3] ), 
    .A1(\CPWMB1/un1_TIME_SET_2_axbxc3_0_0_tz_1 ), 
    .D0(\CPWMB1/un1_time_set_2lto6_0 ), .C0(\CPWMB1/un1_time_set_2lt6 ), 
    .B0(\CPWMB1/un1_TIME_SET_2_ac0_1_0 ), .A0(\CPWMB1/TIME_SET_2[2] ), 
    .DI1(\CPWMB1/un1_TIME_SET_2[4] ), .DI0(\CPWMB1/un1_TIME_SET_2[5] ), 
    .LSR(PWM1B_D_c), .CLK(Clk_250MHz), .F0(\CPWMB1/un1_TIME_SET_2[5] ), 
    .Q0(\CPWMB1/TIME_SET_2[2] ), .F1(\CPWMB1/un1_TIME_SET_2[4] ), 
    .Q1(\CPWMB1/TIME_SET_2[3] ));
  CPWMB1_SLICE_78 \CPWMB1/SLICE_78 ( .D1(\CPWMB1/un1_TIME_SET_2_axbxc5_1 ), 
    .C1(\CPWMB1/TIME_SET_2[6] ), .B1(\CPWMB1/TIME_SET_2[5] ), 
    .A1(\CPWMB1/TIME_SET_2[2] ), .D0(\CPWMB1/un1_time_set_2lto6_0 ), 
    .C0(\CPWMB1/un1_TIME_SET_2_ac0_5_a0_0 ), 
    .B0(\CPWMB1/un1_TIME_SET_2_ac0_1_0 ), .A0(\CPWMB1/TIME_SET_2[4] ), 
    .DI1(\CPWMB1/un1_TIME_SET_2[2] ), .DI0(\CPWMB1/un1_TIME_SET_2[3] ), 
    .LSR(PWM1B_D_c), .CLK(Clk_250MHz), .F0(\CPWMB1/un1_TIME_SET_2[3] ), 
    .Q0(\CPWMB1/TIME_SET_2[4] ), .F1(\CPWMB1/un1_TIME_SET_2[2] ), 
    .Q1(\CPWMB1/TIME_SET_2[5] ));
  CPWMB1_SLICE_79 \CPWMB1/SLICE_79 ( .B0(\CPWMB1/un1_TIME_SET_2_axbxc6_a0_10 ), 
    .A0(\CPWMB1/TIME_SET_2[6] ), .DI0(\CPWMB1/fb_0 ), .LSR(PWM1B_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMB1/fb_0 ), .Q0(\CPWMB1/TIME_SET_2[6] ));
  CPWMB2_SLICE_80 \CPWMB2/SLICE_80 ( .D1(\CPWMB2/un4_bpwmlto6_0 ), 
    .C1(\CPWMB2/un4_bpwmlt6 ), .B1(\CPWMB2/TIME_SET_1[1] ), 
    .A1(\CPWMB2/TIME_SET_1[0] ), .D0(\CPWMB2/un4_bpwmlto4_x_4 ), 
    .C0(\CPWMB2/un4_bpwmlto6_0 ), .B0(\CPWMB2/TIME_SET_1[2] ), 
    .A0(\CPWMB2/TIME_SET_1[0] ), .DI1(\CPWMB2/un1_TIME_SET_1[6] ), 
    .DI0(\CPWMB2/un1_TIME_SET_1[7] ), .LSR(PWM2B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB2/un1_TIME_SET_1[7] ), .Q0(\CPWMB2/TIME_SET_1[0] ), 
    .F1(\CPWMB2/un1_TIME_SET_1[6] ), .Q1(\CPWMB2/TIME_SET_1[1] ));
  CPWMB2_SLICE_81 \CPWMB2/SLICE_81 ( .D1(\CPWMB2/un4_bpwmlto6_0 ), 
    .C1(\CPWMB2/un1_TIME_SET_1_ac0_7_a0_1 ), .B1(\CPWMB2/TIME_SET_1[3] ), 
    .A1(\CPWMB2/TIME_SET_1[0] ), .D0(\CPWMB2/un4_bpwmlto6_0 ), 
    .C0(\CPWMB2/un4_bpwmlt6 ), .B0(\CPWMB2/un1_TIME_SET_1_ac0_1_0 ), 
    .A0(\CPWMB2/TIME_SET_1[2] ), .DI1(\CPWMB2/un1_TIME_SET_1[4] ), 
    .DI0(\CPWMB2/un1_TIME_SET_1[5] ), .LSR(PWM2B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB2/un1_TIME_SET_1[5] ), .Q0(\CPWMB2/TIME_SET_1[2] ), 
    .F1(\CPWMB2/un1_TIME_SET_1[4] ), .Q1(\CPWMB2/TIME_SET_1[3] ));
  CPWMB2_SLICE_82 \CPWMB2/SLICE_82 ( .C1(\CPWMB2/un1_TIME_SET_1_axbxc5_x1_5 ), 
    .B1(\CPWMB2/un1_TIME_SET_1_ac0_7_a0_1_0 ), .A1(\CPWMB2/TIME_SET_1[5] ), 
    .D0(\CPWMB2/TIME_SET_1[5] ), .C0(\CPWMB2/TIME_SET_1[6] ), 
    .B0(\CPWMB2/TIME_SET_1[4] ), .A0(\CPWMB2/un1_TIME_SET_1_axbxc4_4_tz_2 ), 
    .DI1(\CPWMB2/un1_TIME_SET_1[2] ), .DI0(\CPWMB2/un1_TIME_SET_1[3] ), 
    .LSR(PWM2B_D_c), .CLK(Clk_250MHz), .F0(\CPWMB2/un1_TIME_SET_1[3] ), 
    .Q0(\CPWMB2/TIME_SET_1[4] ), .F1(\CPWMB2/un1_TIME_SET_1[2] ), 
    .Q1(\CPWMB2/TIME_SET_1[5] ));
  CPWMB2_SLICE_83 \CPWMB2/SLICE_83 ( 
    .D1(\CPWMB2/un1_TIME_SET_1_axbxc6_a0_N_2L1_9 ), 
    .C1(\CPWMB2/TIME_SET_1[3] ), .B1(\CPWMB2/TIME_SET_1[2] ), 
    .A1(\CPWMB2/TIME_SET_1[0] ), .B0(\CPWMB2/un1_TIME_SET_1_axbxc6_a0_0 ), 
    .A0(\CPWMB2/TIME_SET_1[6] ), .DI0(\CPWMB2/fb_0_0 ), .LSR(PWM2B_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMB2/fb_0_0 ), .Q0(\CPWMB2/TIME_SET_1[6] ), 
    .F1(\CPWMB2/un1_TIME_SET_1_axbxc6_a0_0 ));
  CPWMB2_SLICE_84 \CPWMB2/SLICE_84 ( .D1(\CPWMB2/un1_time_set_2lto6_0 ), 
    .C1(\CPWMB2/un1_time_set_2lt6 ), .B1(\CPWMB2/TIME_SET_2[1] ), 
    .A1(\CPWMB2/TIME_SET_2[0] ), .D0(\CPWMB2/un1_time_set_2lto4_x_10 ), 
    .C0(\CPWMB2/un1_time_set_2lto6_0 ), .B0(\CPWMB2/TIME_SET_2[2] ), 
    .A0(\CPWMB2/TIME_SET_2[0] ), .DI1(\CPWMB2/un1_TIME_SET_2[6] ), 
    .DI0(\CPWMB2/un1_TIME_SET_2[7] ), .LSR(PWM2B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB2/un1_TIME_SET_2[7] ), .Q0(\CPWMB2/TIME_SET_2[0] ), 
    .F1(\CPWMB2/un1_TIME_SET_2[6] ), .Q1(\CPWMB2/TIME_SET_2[1] ));
  CPWMB2_SLICE_85 \CPWMB2/SLICE_85 ( .D1(\CPWMB2/un1_time_set_2lto6_0 ), 
    .C1(\CPWMB2/un1_TIME_SET_2_ac0_1_out ), .B1(\CPWMB2/TIME_SET_2[3] ), 
    .A1(\CPWMB2/TIME_SET_2[2] ), .D0(\CPWMB2/un1_time_set_2lto6_0 ), 
    .C0(\CPWMB2/un1_time_set_2lt6 ), .B0(\CPWMB2/un1_TIME_SET_2_ac0_1_out ), 
    .A0(\CPWMB2/TIME_SET_2[2] ), .DI1(\CPWMB2/un1_TIME_SET_2[4] ), 
    .DI0(\CPWMB2/un1_TIME_SET_2[5] ), .LSR(PWM2B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB2/un1_TIME_SET_2[5] ), .Q0(\CPWMB2/TIME_SET_2[2] ), 
    .F1(\CPWMB2/un1_TIME_SET_2[4] ), .Q1(\CPWMB2/TIME_SET_2[3] ));
  CPWMB2_SLICE_86 \CPWMB2/SLICE_86 ( .D1(\CPWMB2/un1_TIME_SET_2_axbxc5_1 ), 
    .C1(\CPWMB2/TIME_SET_2[6] ), .B1(\CPWMB2/TIME_SET_2[5] ), 
    .A1(\CPWMB2/TIME_SET_2[2] ), .D0(\CPWMB2/un1_time_set_2lto6_0 ), 
    .C0(\CPWMB2/un1_TIME_SET_2_ac0_5_a0_0 ), 
    .B0(\CPWMB2/un1_TIME_SET_2_ac0_1_out ), .A0(\CPWMB2/TIME_SET_2[4] ), 
    .DI1(\CPWMB2/un1_TIME_SET_2[2] ), .DI0(\CPWMB2/un1_TIME_SET_2[3] ), 
    .LSR(PWM2B_D_c), .CLK(Clk_250MHz), .F0(\CPWMB2/un1_TIME_SET_2[3] ), 
    .Q0(\CPWMB2/TIME_SET_2[4] ), .F1(\CPWMB2/un1_TIME_SET_2[2] ), 
    .Q1(\CPWMB2/TIME_SET_2[5] ));
  CPWMB2_SLICE_87 \CPWMB2/SLICE_87 ( .B0(\CPWMB2/TIME_SET_2_RNINRPN2[4] ), 
    .A0(\CPWMB2/TIME_SET_2[6] ), .DI0(\CPWMB2/fb_0 ), .LSR(PWM2B_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMB2/fb_0 ), .Q0(\CPWMB2/TIME_SET_2[6] ));
  CPWMB3_SLICE_88 \CPWMB3/SLICE_88 ( .D1(\CPWMB3/un4_bpwmlto6_0 ), 
    .C1(\CPWMB3/un4_bpwmlt6 ), .B1(\CPWMB3/TIME_SET_1[1] ), 
    .A1(\CPWMB3/TIME_SET_1[0] ), .D0(\CPWMB3/un4_bpwmlto4_x_6 ), 
    .C0(\CPWMB3/un4_bpwmlto6_0 ), .B0(\CPWMB3/TIME_SET_1[2] ), 
    .A0(\CPWMB3/TIME_SET_1[0] ), .DI1(\CPWMB3/un1_TIME_SET_1[6] ), 
    .DI0(\CPWMB3/un1_TIME_SET_1[7] ), .LSR(PWM3B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB3/un1_TIME_SET_1[7] ), .Q0(\CPWMB3/TIME_SET_1[0] ), 
    .F1(\CPWMB3/un1_TIME_SET_1[6] ), .Q1(\CPWMB3/TIME_SET_1[1] ));
  CPWMB3_SLICE_89 \CPWMB3/SLICE_89 ( .D1(\CPWMB3/un4_bpwmlto6_0 ), 
    .C1(\CPWMB3/un1_TIME_SET_1_ac0_7_a0_1 ), .B1(\CPWMB3/TIME_SET_1[3] ), 
    .A1(\CPWMB3/TIME_SET_1[0] ), .D0(\CPWMB3/un4_bpwmlto6_0 ), 
    .C0(\CPWMB3/un4_bpwmlt6 ), .B0(\CPWMB3/un1_TIME_SET_1_ac0_1_0 ), 
    .A0(\CPWMB3/TIME_SET_1[2] ), .DI1(\CPWMB3/un1_TIME_SET_1[4] ), 
    .DI0(\CPWMB3/un1_TIME_SET_1[5] ), .LSR(PWM3B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB3/un1_TIME_SET_1[5] ), .Q0(\CPWMB3/TIME_SET_1[2] ), 
    .F1(\CPWMB3/un1_TIME_SET_1[4] ), .Q1(\CPWMB3/TIME_SET_1[3] ));
  CPWMB3_SLICE_90 \CPWMB3/SLICE_90 ( .C1(\CPWMB3/un1_TIME_SET_1_axbxc5_x1_4 ), 
    .B1(\CPWMB3/un1_TIME_SET_1_ac0_7_a0_1_0 ), .A1(\CPWMB3/TIME_SET_1[5] ), 
    .D0(\CPWMB3/TIME_SET_1[5] ), .C0(\CPWMB3/TIME_SET_1[6] ), 
    .B0(\CPWMB3/TIME_SET_1[4] ), .A0(\CPWMB3/un1_TIME_SET_1_axbxc4_4_tz_2 ), 
    .DI1(\CPWMB3/un1_TIME_SET_1[2] ), .DI0(\CPWMB3/un1_TIME_SET_1[3] ), 
    .LSR(PWM3B_D_c), .CLK(Clk_250MHz), .F0(\CPWMB3/un1_TIME_SET_1[3] ), 
    .Q0(\CPWMB3/TIME_SET_1[4] ), .F1(\CPWMB3/un1_TIME_SET_1[2] ), 
    .Q1(\CPWMB3/TIME_SET_1[5] ));
  CPWMB3_SLICE_91 \CPWMB3/SLICE_91 ( 
    .D1(\CPWMB3/un1_TIME_SET_1_axbxc6_a0_N_2L1_10 ), 
    .C1(\CPWMB3/TIME_SET_1[3] ), .B1(\CPWMB3/TIME_SET_1[2] ), 
    .A1(\CPWMB3/TIME_SET_1[0] ), .B0(\CPWMB3/un1_TIME_SET_1_axbxc6_a0_16 ), 
    .A0(\CPWMB3/TIME_SET_1[6] ), .DI0(\CPWMB3/fb_0_0 ), .LSR(PWM3B_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMB3/fb_0_0 ), .Q0(\CPWMB3/TIME_SET_1[6] ), 
    .F1(\CPWMB3/un1_TIME_SET_1_axbxc6_a0_16 ));
  CPWMB3_SLICE_92 \CPWMB3/SLICE_92 ( .D1(\CPWMB3/un1_time_set_2lto6_0 ), 
    .C1(\CPWMB3/un1_time_set_2lt6 ), .B1(\CPWMB3/TIME_SET_2[1] ), 
    .A1(\CPWMB3/TIME_SET_2[0] ), .D0(\CPWMB3/un1_time_set_2lto4_x_2 ), 
    .C0(\CPWMB3/un1_time_set_2lto6_0 ), .B0(\CPWMB3/TIME_SET_2[2] ), 
    .A0(\CPWMB3/TIME_SET_2[0] ), .DI1(\CPWMB3/un1_TIME_SET_2[6] ), 
    .DI0(\CPWMB3/un1_TIME_SET_2[7] ), .LSR(PWM3B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB3/un1_TIME_SET_2[7] ), .Q0(\CPWMB3/TIME_SET_2[0] ), 
    .F1(\CPWMB3/un1_TIME_SET_2[6] ), .Q1(\CPWMB3/TIME_SET_2[1] ));
  CPWMB3_SLICE_93 \CPWMB3/SLICE_93 ( .D1(\CPWMB3/un1_time_set_2lto6_0 ), 
    .C1(\CPWMB3/un1_TIME_SET_2_ac0_7_a0_1 ), .B1(\CPWMB3/TIME_SET_2[3] ), 
    .A1(\CPWMB3/TIME_SET_2[0] ), .D0(\CPWMB3/un1_time_set_2lto6_0 ), 
    .C0(\CPWMB3/un1_time_set_2lt6 ), .B0(\CPWMB3/un1_TIME_SET_2_ac0_1_0 ), 
    .A0(\CPWMB3/TIME_SET_2[2] ), .DI1(\CPWMB3/un1_TIME_SET_2[4] ), 
    .DI0(\CPWMB3/un1_TIME_SET_2[5] ), .LSR(PWM3B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB3/un1_TIME_SET_2[5] ), .Q0(\CPWMB3/TIME_SET_2[2] ), 
    .F1(\CPWMB3/un1_TIME_SET_2[4] ), .Q1(\CPWMB3/TIME_SET_2[3] ));
  CPWMB3_SLICE_94 \CPWMB3/SLICE_94 ( .C1(\CPWMB3/un1_TIME_SET_2_axbxc5_x1_0 ), 
    .B1(\CPWMB3/un1_TIME_SET_2_ac0_7_a0_1_0 ), .A1(\CPWMB3/TIME_SET_2[5] ), 
    .D0(\CPWMB3/TIME_SET_2[5] ), .C0(\CPWMB3/TIME_SET_2[6] ), 
    .B0(\CPWMB3/TIME_SET_2[4] ), .A0(\CPWMB3/un1_TIME_SET_2_axbxc4_4_tz_2 ), 
    .DI1(\CPWMB3/un1_TIME_SET_2[2] ), .DI0(\CPWMB3/un1_TIME_SET_2[3] ), 
    .LSR(PWM3B_D_c), .CLK(Clk_250MHz), .F0(\CPWMB3/un1_TIME_SET_2[3] ), 
    .Q0(\CPWMB3/TIME_SET_2[4] ), .F1(\CPWMB3/un1_TIME_SET_2[2] ), 
    .Q1(\CPWMB3/TIME_SET_2[5] ));
  CPWMB3_SLICE_95 \CPWMB3/SLICE_95 ( 
    .D1(\CPWMB3/un1_TIME_SET_2_axbxc6_a0_N_2L1_3 ), 
    .C1(\CPWMB3/TIME_SET_2[3] ), .B1(\CPWMB3/TIME_SET_2[2] ), 
    .A1(\CPWMB3/TIME_SET_2[0] ), .B0(\CPWMB3/un1_TIME_SET_2_axbxc6_a0_14 ), 
    .A0(\CPWMB3/TIME_SET_2[6] ), .DI0(\CPWMB3/fb_0 ), .LSR(PWM3B_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMB3/fb_0 ), .Q0(\CPWMB3/TIME_SET_2[6] ), 
    .F1(\CPWMB3/un1_TIME_SET_2_axbxc6_a0_14 ));
  CPWMB4_SLICE_96 \CPWMB4/SLICE_96 ( .D1(\CPWMB4/un4_bpwmlto6_0 ), 
    .C1(\CPWMB4/un4_bpwmlt6 ), .B1(\CPWMB4/TIME_SET_1[1] ), 
    .A1(\CPWMB4/TIME_SET_1[0] ), .D0(\CPWMB4/un4_bpwmlto4_x ), 
    .C0(\CPWMB4/un4_bpwmlto6_0 ), .B0(\CPWMB4/TIME_SET_1[2] ), 
    .A0(\CPWMB4/TIME_SET_1[0] ), .DI1(\CPWMB4/un1_TIME_SET_1[6] ), 
    .DI0(\CPWMB4/un1_TIME_SET_1[7] ), .LSR(PWM4B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB4/un1_TIME_SET_1[7] ), .Q0(\CPWMB4/TIME_SET_1[0] ), 
    .F1(\CPWMB4/un1_TIME_SET_1[6] ), .Q1(\CPWMB4/TIME_SET_1[1] ));
  CPWMB4_SLICE_97 \CPWMB4/SLICE_97 ( .D1(\CPWMB4/TIME_SET_1[5] ), 
    .C1(\CPWMB4/TIME_SET_1[6] ), .B1(\CPWMB4/TIME_SET_1[3] ), 
    .A1(\CPWMB4/un1_TIME_SET_1_axbxc3_0_0_tz_1 ), .D0(\CPWMB4/un4_bpwmlto6_0 ), 
    .C0(\CPWMB4/un4_bpwmlt6 ), .B0(\CPWMB4/un1_TIME_SET_1_ac0_1_0 ), 
    .A0(\CPWMB4/TIME_SET_1[2] ), .DI1(\CPWMB4/un1_TIME_SET_1[4] ), 
    .DI0(\CPWMB4/un1_TIME_SET_1[5] ), .LSR(PWM4B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB4/un1_TIME_SET_1[5] ), .Q0(\CPWMB4/TIME_SET_1[2] ), 
    .F1(\CPWMB4/un1_TIME_SET_1[4] ), .Q1(\CPWMB4/TIME_SET_1[3] ));
  CPWMB4_SLICE_98 \CPWMB4/SLICE_98 ( .D1(\CPWMB4/un1_TIME_SET_1_axbxc5_1 ), 
    .C1(\CPWMB4/TIME_SET_1[6] ), .B1(\CPWMB4/TIME_SET_1[5] ), 
    .A1(\CPWMB4/TIME_SET_1[2] ), .D0(\CPWMB4/un4_bpwmlto6_0 ), 
    .C0(\CPWMB4/un1_TIME_SET_1_ac0_5_a0_0 ), 
    .B0(\CPWMB4/un1_TIME_SET_1_ac0_1_0 ), .A0(\CPWMB4/TIME_SET_1[4] ), 
    .DI1(\CPWMB4/un1_TIME_SET_1[2] ), .DI0(\CPWMB4/un1_TIME_SET_1[3] ), 
    .LSR(PWM4B_D_c), .CLK(Clk_250MHz), .F0(\CPWMB4/un1_TIME_SET_1[3] ), 
    .Q0(\CPWMB4/TIME_SET_1[4] ), .F1(\CPWMB4/un1_TIME_SET_1[2] ), 
    .Q1(\CPWMB4/TIME_SET_1[5] ));
  CPWMB4_SLICE_99 \CPWMB4/SLICE_99 ( .B0(\CPWMB4/un1_TIME_SET_1_axbxc6_a0_11 ), 
    .A0(\CPWMB4/TIME_SET_1[6] ), .DI0(\CPWMB4/fb_0_0 ), .LSR(PWM4B_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMB4/fb_0_0 ), .Q0(\CPWMB4/TIME_SET_1[6] ));
  CPWMB4_SLICE_100 \CPWMB4/SLICE_100 ( .D1(\CPWMB4/un1_time_set_2lto6_0 ), 
    .C1(\CPWMB4/un1_time_set_2lt6 ), .B1(\CPWMB4/TIME_SET_2[1] ), 
    .A1(\CPWMB4/TIME_SET_2[0] ), .D0(\CPWMB4/un1_time_set_2lto4_x_1 ), 
    .C0(\CPWMB4/un1_time_set_2lto6_0 ), .B0(\CPWMB4/TIME_SET_2[2] ), 
    .A0(\CPWMB4/TIME_SET_2[0] ), .DI1(\CPWMB4/un1_TIME_SET_2[6] ), 
    .DI0(\CPWMB4/un1_TIME_SET_2[7] ), .LSR(PWM4B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB4/un1_TIME_SET_2[7] ), .Q0(\CPWMB4/TIME_SET_2[0] ), 
    .F1(\CPWMB4/un1_TIME_SET_2[6] ), .Q1(\CPWMB4/TIME_SET_2[1] ));
  CPWMB4_SLICE_101 \CPWMB4/SLICE_101 ( .D1(\CPWMB4/un1_time_set_2lto6_0 ), 
    .C1(\CPWMB4/un1_TIME_SET_2_ac0_7_a0_1 ), .B1(\CPWMB4/TIME_SET_2[3] ), 
    .A1(\CPWMB4/TIME_SET_2[0] ), .D0(\CPWMB4/un1_time_set_2lto6_0 ), 
    .C0(\CPWMB4/un1_time_set_2lt6 ), .B0(\CPWMB4/un1_TIME_SET_2_ac0_1_0 ), 
    .A0(\CPWMB4/TIME_SET_2[2] ), .DI1(\CPWMB4/un1_TIME_SET_2[4] ), 
    .DI0(\CPWMB4/un1_TIME_SET_2[5] ), .LSR(PWM4B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB4/un1_TIME_SET_2[5] ), .Q0(\CPWMB4/TIME_SET_2[2] ), 
    .F1(\CPWMB4/un1_TIME_SET_2[4] ), .Q1(\CPWMB4/TIME_SET_2[3] ));
  CPWMB4_SLICE_102 \CPWMB4/SLICE_102 ( .C1(\CPWMB4/un1_TIME_SET_2_axbxc5_x1 ), 
    .B1(\CPWMB4/un1_TIME_SET_2_ac0_7_a0_1_0 ), .A1(\CPWMB4/TIME_SET_2[5] ), 
    .D0(\CPWMB4/TIME_SET_2[5] ), .C0(\CPWMB4/TIME_SET_2[6] ), 
    .B0(\CPWMB4/TIME_SET_2[4] ), .A0(\CPWMB4/un1_TIME_SET_2_axbxc4_4_tz_2 ), 
    .DI1(\CPWMB4/un1_TIME_SET_2[2] ), .DI0(\CPWMB4/un1_TIME_SET_2[3] ), 
    .LSR(PWM4B_D_c), .CLK(Clk_250MHz), .F0(\CPWMB4/un1_TIME_SET_2[3] ), 
    .Q0(\CPWMB4/TIME_SET_2[4] ), .F1(\CPWMB4/un1_TIME_SET_2[2] ), 
    .Q1(\CPWMB4/TIME_SET_2[5] ));
  CPWMB4_SLICE_103 \CPWMB4/SLICE_103 ( 
    .D1(\CPWMB4/un1_TIME_SET_2_axbxc6_a0_N_2L1_4 ), 
    .C1(\CPWMB4/TIME_SET_2[3] ), .B1(\CPWMB4/TIME_SET_2[2] ), 
    .A1(\CPWMB4/TIME_SET_2[0] ), .B0(\CPWMB4/un1_TIME_SET_2_axbxc6_a0 ), 
    .A0(\CPWMB4/TIME_SET_2[6] ), .DI0(\CPWMB4/fb_0 ), .LSR(PWM4B_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMB4/fb_0 ), .Q0(\CPWMB4/TIME_SET_2[6] ), 
    .F1(\CPWMB4/un1_TIME_SET_2_axbxc6_a0 ));
  CPWMB5_SLICE_104 \CPWMB5/SLICE_104 ( .D1(\CPWMB5/un4_bpwmlto6_0 ), 
    .C1(\CPWMB5/un4_bpwmlt6 ), .B1(\CPWMB5/TIME_SET_1[1] ), 
    .A1(\CPWMB5/TIME_SET_1[0] ), .D0(\CPWMB5/un4_bpwmlto4_x_2 ), 
    .C0(\CPWMB5/un4_bpwmlto6_0 ), .B0(\CPWMB5/TIME_SET_1[2] ), 
    .A0(\CPWMB5/TIME_SET_1[0] ), .DI1(\CPWMB5/un1_TIME_SET_1[6] ), 
    .DI0(\CPWMB5/un1_TIME_SET_1[7] ), .LSR(PWM5B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB5/un1_TIME_SET_1[7] ), .Q0(\CPWMB5/TIME_SET_1[0] ), 
    .F1(\CPWMB5/un1_TIME_SET_1[6] ), .Q1(\CPWMB5/TIME_SET_1[1] ));
  CPWMB5_SLICE_105 \CPWMB5/SLICE_105 ( .D1(\CPWMB5/un4_bpwmlto6_0 ), 
    .C1(\CPWMB5/un1_TIME_SET_1_ac0_7_a0_1 ), .B1(\CPWMB5/TIME_SET_1[3] ), 
    .A1(\CPWMB5/TIME_SET_1[0] ), .D0(\CPWMB5/un4_bpwmlto6_0 ), 
    .C0(\CPWMB5/un4_bpwmlt6 ), .B0(\CPWMB5/un1_TIME_SET_1_ac0_1_0 ), 
    .A0(\CPWMB5/TIME_SET_1[2] ), .DI1(\CPWMB5/un1_TIME_SET_1[4] ), 
    .DI0(\CPWMB5/un1_TIME_SET_1[5] ), .LSR(PWM5B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB5/un1_TIME_SET_1[5] ), .Q0(\CPWMB5/TIME_SET_1[2] ), 
    .F1(\CPWMB5/un1_TIME_SET_1[4] ), .Q1(\CPWMB5/TIME_SET_1[3] ));
  CPWMB5_SLICE_106 \CPWMB5/SLICE_106 ( 
    .C1(\CPWMB5/un1_TIME_SET_1_axbxc5_x1_0 ), 
    .B1(\CPWMB5/un1_TIME_SET_1_ac0_7_a0_1_0 ), .A1(\CPWMB5/TIME_SET_1[5] ), 
    .D0(\CPWMB5/TIME_SET_1[5] ), .C0(\CPWMB5/TIME_SET_1[6] ), 
    .B0(\CPWMB5/TIME_SET_1[4] ), .A0(\CPWMB5/un1_TIME_SET_1_axbxc4_4_tz_2 ), 
    .DI1(\CPWMB5/un1_TIME_SET_1[2] ), .DI0(\CPWMB5/un1_TIME_SET_1[3] ), 
    .LSR(PWM5B_D_c), .CLK(Clk_250MHz), .F0(\CPWMB5/un1_TIME_SET_1[3] ), 
    .Q0(\CPWMB5/TIME_SET_1[4] ), .F1(\CPWMB5/un1_TIME_SET_1[2] ), 
    .Q1(\CPWMB5/TIME_SET_1[5] ));
  CPWMB5_SLICE_107 \CPWMB5/SLICE_107 ( 
    .D1(\CPWMB5/un1_TIME_SET_1_axbxc6_a0_N_2L1_2 ), 
    .C1(\CPWMB5/TIME_SET_1[3] ), .B1(\CPWMB5/TIME_SET_1[2] ), 
    .A1(\CPWMB5/TIME_SET_1[0] ), .B0(\CPWMB5/un1_TIME_SET_1_axbxc6_a0_12 ), 
    .A0(\CPWMB5/TIME_SET_1[6] ), .DI0(\CPWMB5/fb_0_0 ), .LSR(PWM5B_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMB5/fb_0_0 ), .Q0(\CPWMB5/TIME_SET_1[6] ), 
    .F1(\CPWMB5/un1_TIME_SET_1_axbxc6_a0_12 ));
  CPWMB5_SLICE_108 \CPWMB5/SLICE_108 ( .D1(\CPWMB5/un1_time_set_2lto6_0 ), 
    .C1(\CPWMB5/un1_time_set_2lt6 ), .B1(\CPWMB5/TIME_SET_2[1] ), 
    .A1(\CPWMB5/TIME_SET_2[0] ), .D0(\CPWMB5/un1_time_set_2lto4_x_5 ), 
    .C0(\CPWMB5/un1_time_set_2lto6_0 ), .B0(\CPWMB5/TIME_SET_2[2] ), 
    .A0(\CPWMB5/TIME_SET_2[0] ), .DI1(\CPWMB5/un1_TIME_SET_2[6] ), 
    .DI0(\CPWMB5/un1_TIME_SET_2[7] ), .LSR(PWM5B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB5/un1_TIME_SET_2[7] ), .Q0(\CPWMB5/TIME_SET_2[0] ), 
    .F1(\CPWMB5/un1_TIME_SET_2[6] ), .Q1(\CPWMB5/TIME_SET_2[1] ));
  CPWMB5_SLICE_109 \CPWMB5/SLICE_109 ( .D1(\CPWMB5/un1_time_set_2lto6_0 ), 
    .C1(\CPWMB5/un1_TIME_SET_2_ac0_3_a0_1_0 ), .B1(\CPWMB5/TIME_SET_2[3] ), 
    .A1(\CPWMB5/TIME_SET_2[0] ), .D0(\CPWMB5/un1_time_set_2lto6_0 ), 
    .C0(\CPWMB5/un1_time_set_2lt6 ), .B0(\CPWMB5/un1_TIME_SET_2_ac0_1_0 ), 
    .A0(\CPWMB5/TIME_SET_2[2] ), .DI1(\CPWMB5/un1_TIME_SET_2[4] ), 
    .DI0(\CPWMB5/un1_TIME_SET_2[5] ), .LSR(PWM5B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB5/un1_TIME_SET_2[5] ), .Q0(\CPWMB5/TIME_SET_2[2] ), 
    .F1(\CPWMB5/un1_TIME_SET_2[4] ), .Q1(\CPWMB5/TIME_SET_2[3] ));
  CPWMB5_SLICE_110 \CPWMB5/SLICE_110 ( .D1(\CPWMB5/g0_1 ), 
    .C1(\CPWMB5/TIME_SET_2[6] ), .B1(\CPWMB5/TIME_SET_2[5] ), 
    .A1(\CPWMB5/TIME_SET_2[4] ), .D0(\CPWMB5/TIME_SET_2[5] ), 
    .C0(\CPWMB5/TIME_SET_2[6] ), .B0(\CPWMB5/TIME_SET_2[4] ), 
    .A0(\CPWMB5/g0_2_2 ), .DI1(\CPWMB5/un1_TIME_SET_2[2] ), 
    .DI0(\CPWMB5/un1_TIME_SET_2[3] ), .LSR(PWM5B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB5/un1_TIME_SET_2[3] ), .Q0(\CPWMB5/TIME_SET_2[4] ), 
    .F1(\CPWMB5/un1_TIME_SET_2[2] ), .Q1(\CPWMB5/TIME_SET_2[5] ));
  CPWMB5_SLICE_111 \CPWMB5/SLICE_111 ( 
    .D1(\CPWMB5/un1_TIME_SET_2_axbxc6_a0_N_2L1_7 ), 
    .C1(\CPWMB5/TIME_SET_2[3] ), .B1(\CPWMB5/TIME_SET_2[2] ), 
    .A1(\CPWMB5/TIME_SET_2[0] ), .B0(\CPWMB5/un1_TIME_SET_2_axbxc6_a0_3 ), 
    .A0(\CPWMB5/TIME_SET_2[6] ), .DI0(\CPWMB5/fb_0 ), .LSR(PWM5B_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMB5/fb_0 ), .Q0(\CPWMB5/TIME_SET_2[6] ), 
    .F1(\CPWMB5/un1_TIME_SET_2_axbxc6_a0_3 ));
  CPWMB6_SLICE_112 \CPWMB6/SLICE_112 ( .D1(\CPWMB6/un4_bpwmlto6_0 ), 
    .C1(\CPWMB6/un4_bpwmlt6 ), .B1(\CPWMB6/TIME_SET_1[1] ), 
    .A1(\CPWMB6/TIME_SET_1[0] ), .D0(\CPWMB6/un4_bpwmlto4_x_0 ), 
    .C0(\CPWMB6/un4_bpwmlto6_0 ), .B0(\CPWMB6/TIME_SET_1[2] ), 
    .A0(\CPWMB6/TIME_SET_1[0] ), .DI1(\CPWMB6/un1_TIME_SET_1[6] ), 
    .DI0(\CPWMB6/un1_TIME_SET_1[7] ), .LSR(PWM6B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB6/un1_TIME_SET_1[7] ), .Q0(\CPWMB6/TIME_SET_1[0] ), 
    .F1(\CPWMB6/un1_TIME_SET_1[6] ), .Q1(\CPWMB6/TIME_SET_1[1] ));
  CPWMB6_SLICE_113 \CPWMB6/SLICE_113 ( .D1(\CPWMB6/TIME_SET_1[5] ), 
    .C1(\CPWMB6/TIME_SET_1[6] ), .B1(\CPWMB6/TIME_SET_1[3] ), 
    .A1(\CPWMB6/un1_TIME_SET_1_axbxc3_0_0_tz_1 ), .D0(\CPWMB6/un4_bpwmlto6_0 ), 
    .C0(\CPWMB6/un4_bpwmlt6 ), .B0(\CPWMB6/un1_TIME_SET_1_ac0_1_0 ), 
    .A0(\CPWMB6/TIME_SET_1[2] ), .DI1(\CPWMB6/un1_TIME_SET_1[4] ), 
    .DI0(\CPWMB6/un1_TIME_SET_1[5] ), .LSR(PWM6B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB6/un1_TIME_SET_1[5] ), .Q0(\CPWMB6/TIME_SET_1[2] ), 
    .F1(\CPWMB6/un1_TIME_SET_1[4] ), .Q1(\CPWMB6/TIME_SET_1[3] ));
  CPWMB6_SLICE_114 \CPWMB6/SLICE_114 ( .D1(\CPWMB6/un1_TIME_SET_1_axbxc5_1 ), 
    .C1(\CPWMB6/TIME_SET_1[6] ), .B1(\CPWMB6/TIME_SET_1[5] ), 
    .A1(\CPWMB6/TIME_SET_1[2] ), .D0(\CPWMB6/un4_bpwmlto6_0 ), 
    .C0(\CPWMB6/un1_TIME_SET_1_ac0_5_a0_0 ), 
    .B0(\CPWMB6/un1_TIME_SET_1_ac0_1_0 ), .A0(\CPWMB6/TIME_SET_1[4] ), 
    .DI1(\CPWMB6/un1_TIME_SET_1[2] ), .DI0(\CPWMB6/un1_TIME_SET_1[3] ), 
    .LSR(PWM6B_D_c), .CLK(Clk_250MHz), .F0(\CPWMB6/un1_TIME_SET_1[3] ), 
    .Q0(\CPWMB6/TIME_SET_1[4] ), .F1(\CPWMB6/un1_TIME_SET_1[2] ), 
    .Q1(\CPWMB6/TIME_SET_1[5] ));
  CPWMB6_SLICE_115 \CPWMB6/SLICE_115 ( 
    .B0(\CPWMB6/un1_TIME_SET_1_axbxc6_a0_4 ), .A0(\CPWMB6/TIME_SET_1[6] ), 
    .DI0(\CPWMB6/fb_0_0 ), .LSR(PWM6B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB6/fb_0_0 ), .Q0(\CPWMB6/TIME_SET_1[6] ));
  CPWMB6_SLICE_116 \CPWMB6/SLICE_116 ( .D1(\CPWMB6/un1_time_set_2lto6_0 ), 
    .C1(\CPWMB6/un1_time_set_2lt6 ), .B1(\CPWMB6/TIME_SET_2[1] ), 
    .A1(\CPWMB6/TIME_SET_2[0] ), .D0(\CPWMB6/un1_time_set_2lto4_x_4 ), 
    .C0(\CPWMB6/un1_time_set_2lto6_0 ), .B0(\CPWMB6/TIME_SET_2[2] ), 
    .A0(\CPWMB6/TIME_SET_2[0] ), .DI1(\CPWMB6/un1_TIME_SET_2[6] ), 
    .DI0(\CPWMB6/un1_TIME_SET_2[7] ), .LSR(PWM6B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB6/un1_TIME_SET_2[7] ), .Q0(\CPWMB6/TIME_SET_2[0] ), 
    .F1(\CPWMB6/un1_TIME_SET_2[6] ), .Q1(\CPWMB6/TIME_SET_2[1] ));
  CPWMB6_SLICE_117 \CPWMB6/SLICE_117 ( .D1(\CPWMB6/un1_time_set_2lto6_0 ), 
    .C1(\CPWMB6/un1_TIME_SET_2_ac0_3_a0_1_0 ), .B1(\CPWMB6/TIME_SET_2[3] ), 
    .A1(\CPWMB6/TIME_SET_2[0] ), .D0(\CPWMB6/un1_time_set_2lto6_0 ), 
    .C0(\CPWMB6/un1_time_set_2lt6 ), .B0(\CPWMB6/un1_TIME_SET_2_ac0_1_0 ), 
    .A0(\CPWMB6/TIME_SET_2[2] ), .DI1(\CPWMB6/un1_TIME_SET_2[4] ), 
    .DI0(\CPWMB6/un1_TIME_SET_2[5] ), .LSR(PWM6B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB6/un1_TIME_SET_2[5] ), .Q0(\CPWMB6/TIME_SET_2[2] ), 
    .F1(\CPWMB6/un1_TIME_SET_2[4] ), .Q1(\CPWMB6/TIME_SET_2[3] ));
  CPWMB6_SLICE_118 \CPWMB6/SLICE_118 ( .D1(\CPWMB6/g0_1 ), 
    .C1(\CPWMB6/TIME_SET_2[6] ), .B1(\CPWMB6/TIME_SET_2[5] ), 
    .A1(\CPWMB6/TIME_SET_2[4] ), .D0(\CPWMB6/TIME_SET_2[5] ), 
    .C0(\CPWMB6/TIME_SET_2[6] ), .B0(\CPWMB6/TIME_SET_2[4] ), 
    .A0(\CPWMB6/g0_2_2 ), .DI1(\CPWMB6/un1_TIME_SET_2[2] ), 
    .DI0(\CPWMB6/un1_TIME_SET_2[3] ), .LSR(PWM6B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB6/un1_TIME_SET_2[3] ), .Q0(\CPWMB6/TIME_SET_2[4] ), 
    .F1(\CPWMB6/un1_TIME_SET_2[2] ), .Q1(\CPWMB6/TIME_SET_2[5] ));
  CPWMB6_SLICE_119 \CPWMB6/SLICE_119 ( 
    .D1(\CPWMB6/un1_TIME_SET_2_axbxc6_a0_N_2L1_5 ), 
    .C1(\CPWMB6/TIME_SET_2[3] ), .B1(\CPWMB6/TIME_SET_2[2] ), 
    .A1(\CPWMB6/TIME_SET_2[0] ), .B0(\CPWMB6/un1_TIME_SET_2_axbxc6_a0_5 ), 
    .A0(\CPWMB6/TIME_SET_2[6] ), .DI0(\CPWMB6/fb_0 ), .LSR(PWM6B_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMB6/fb_0 ), .Q0(\CPWMB6/TIME_SET_2[6] ), 
    .F1(\CPWMB6/un1_TIME_SET_2_axbxc6_a0_5 ));
  CPWMB7_SLICE_120 \CPWMB7/SLICE_120 ( .D1(\CPWMB7/un4_bpwmlto6_0 ), 
    .C1(\CPWMB7/un4_bpwmlt6 ), .B1(\CPWMB7/TIME_SET_1[1] ), 
    .A1(\CPWMB7/TIME_SET_1[0] ), .D0(\CPWMB7/un4_bpwmlto4_x_5 ), 
    .C0(\CPWMB7/un4_bpwmlto6_0 ), .B0(\CPWMB7/TIME_SET_1[2] ), 
    .A0(\CPWMB7/TIME_SET_1[0] ), .DI1(\CPWMB7/un1_TIME_SET_1[6] ), 
    .DI0(\CPWMB7/un1_TIME_SET_1[7] ), .LSR(PWM7B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB7/un1_TIME_SET_1[7] ), .Q0(\CPWMB7/TIME_SET_1[0] ), 
    .F1(\CPWMB7/un1_TIME_SET_1[6] ), .Q1(\CPWMB7/TIME_SET_1[1] ));
  CPWMB7_SLICE_121 \CPWMB7/SLICE_121 ( .D1(\CPWMB7/un4_bpwmlto6_0 ), 
    .C1(\CPWMB7/un1_TIME_SET_1_ac0_7_a0_1 ), .B1(\CPWMB7/TIME_SET_1[3] ), 
    .A1(\CPWMB7/TIME_SET_1[0] ), .D0(\CPWMB7/un4_bpwmlto6_0 ), 
    .C0(\CPWMB7/un4_bpwmlt6 ), .B0(\CPWMB7/un1_TIME_SET_1_ac0_1_0 ), 
    .A0(\CPWMB7/TIME_SET_1[2] ), .DI1(\CPWMB7/un1_TIME_SET_1[4] ), 
    .DI0(\CPWMB7/un1_TIME_SET_1[5] ), .LSR(PWM7B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB7/un1_TIME_SET_1[5] ), .Q0(\CPWMB7/TIME_SET_1[2] ), 
    .F1(\CPWMB7/un1_TIME_SET_1[4] ), .Q1(\CPWMB7/TIME_SET_1[3] ));
  CPWMB7_SLICE_122 \CPWMB7/SLICE_122 ( 
    .C1(\CPWMB7/un1_TIME_SET_1_axbxc5_x1_6 ), 
    .B1(\CPWMB7/un1_TIME_SET_1_ac0_7_a0_1_0 ), .A1(\CPWMB7/TIME_SET_1[5] ), 
    .D0(\CPWMB7/TIME_SET_1[5] ), .C0(\CPWMB7/TIME_SET_1[6] ), 
    .B0(\CPWMB7/TIME_SET_1[4] ), .A0(\CPWMB7/un1_TIME_SET_1_axbxc4_4_tz_2 ), 
    .DI1(\CPWMB7/un1_TIME_SET_1[2] ), .DI0(\CPWMB7/un1_TIME_SET_1[3] ), 
    .LSR(PWM7B_D_c), .CLK(Clk_250MHz), .F0(\CPWMB7/un1_TIME_SET_1[3] ), 
    .Q0(\CPWMB7/TIME_SET_1[4] ), .F1(\CPWMB7/un1_TIME_SET_1[2] ), 
    .Q1(\CPWMB7/TIME_SET_1[5] ));
  CPWMB7_SLICE_123 \CPWMB7/SLICE_123 ( 
    .D1(\CPWMB7/un1_TIME_SET_1_axbxc6_a0_N_2L1_1 ), 
    .C1(\CPWMB7/TIME_SET_1[3] ), .B1(\CPWMB7/TIME_SET_1[2] ), 
    .A1(\CPWMB7/TIME_SET_1[0] ), .B0(\CPWMB7/un1_TIME_SET_1_axbxc6_a0_13 ), 
    .A0(\CPWMB7/TIME_SET_1[6] ), .DI0(\CPWMB7/fb_0_0 ), .LSR(PWM7B_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMB7/fb_0_0 ), .Q0(\CPWMB7/TIME_SET_1[6] ), 
    .F1(\CPWMB7/un1_TIME_SET_1_axbxc6_a0_13 ));
  CPWMB7_SLICE_124 \CPWMB7/SLICE_124 ( .D1(\CPWMB7/un1_time_set_2lto6_0 ), 
    .C1(\CPWMB7/un1_time_set_2lt6 ), .B1(\CPWMB7/TIME_SET_2[1] ), 
    .A1(\CPWMB7/TIME_SET_2[0] ), .D0(\CPWMB7/un1_time_set_2lto4_x_12 ), 
    .C0(\CPWMB7/un1_time_set_2lto6_0 ), .B0(\CPWMB7/TIME_SET_2[2] ), 
    .A0(\CPWMB7/TIME_SET_2[0] ), .DI1(\CPWMB7/un1_TIME_SET_2[6] ), 
    .DI0(\CPWMB7/un1_TIME_SET_2[7] ), .LSR(PWM7B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB7/un1_TIME_SET_2[7] ), .Q0(\CPWMB7/TIME_SET_2[0] ), 
    .F1(\CPWMB7/un1_TIME_SET_2[6] ), .Q1(\CPWMB7/TIME_SET_2[1] ));
  CPWMB7_SLICE_125 \CPWMB7/SLICE_125 ( .D1(\CPWMB7/un1_time_set_2lto6_0 ), 
    .C1(\CPWMB7/un1_TIME_SET_2_ac0_1_0 ), .B1(\CPWMB7/TIME_SET_2[3] ), 
    .A1(\CPWMB7/TIME_SET_2[2] ), .D0(\CPWMB7/un1_time_set_2lto6_0 ), 
    .C0(\CPWMB7/un1_time_set_2lt6 ), .B0(\CPWMB7/un1_TIME_SET_2_ac0_1_0 ), 
    .A0(\CPWMB7/TIME_SET_2[2] ), .DI1(\CPWMB7/un1_TIME_SET_2[4] ), 
    .DI0(\CPWMB7/un1_TIME_SET_2[5] ), .LSR(PWM7B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB7/un1_TIME_SET_2[5] ), .Q0(\CPWMB7/TIME_SET_2[2] ), 
    .F1(\CPWMB7/un1_TIME_SET_2[4] ), .Q1(\CPWMB7/TIME_SET_2[3] ));
  CPWMB7_SLICE_126 \CPWMB7/SLICE_126 ( .D1(\CPWMB7/g0_1 ), 
    .C1(\CPWMB7/TIME_SET_2[6] ), .B1(\CPWMB7/TIME_SET_2[5] ), 
    .A1(\CPWMB7/TIME_SET_2[4] ), .D0(\CPWMB7/TIME_SET_2[5] ), 
    .C0(\CPWMB7/TIME_SET_2[6] ), .B0(\CPWMB7/TIME_SET_2[4] ), 
    .A0(\CPWMB7/g0_2_2 ), .DI1(\CPWMB7/un1_TIME_SET_2[2] ), 
    .DI0(\CPWMB7/un1_TIME_SET_2[3] ), .LSR(PWM7B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB7/un1_TIME_SET_2[3] ), .Q0(\CPWMB7/TIME_SET_2[4] ), 
    .F1(\CPWMB7/un1_TIME_SET_2[2] ), .Q1(\CPWMB7/TIME_SET_2[5] ));
  CPWMB7_SLICE_127 \CPWMB7/SLICE_127 ( 
    .D1(\CPWMB7/un1_TIME_SET_2_axbxc6_a0_N_2L1_10 ), 
    .C1(\CPWMB7/TIME_SET_2[4] ), .B1(\CPWMB7/TIME_SET_2[3] ), 
    .A1(\CPWMB7/TIME_SET_2[2] ), .B0(\CPWMB7/un1_TIME_SET_2_axbxc6_a0_12 ), 
    .A0(\CPWMB7/TIME_SET_2[6] ), .DI0(\CPWMB7/fb_0 ), .LSR(PWM7B_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMB7/fb_0 ), .Q0(\CPWMB7/TIME_SET_2[6] ), 
    .F1(\CPWMB7/un1_TIME_SET_2_axbxc6_a0_12 ));
  CPWMB8_SLICE_128 \CPWMB8/SLICE_128 ( .D1(\CPWMB8/un4_bpwmlto6_0 ), 
    .C1(\CPWMB8/un4_bpwmlt6 ), .B1(\CPWMB8/TIME_SET_1[1] ), 
    .A1(\CPWMB8/TIME_SET_1[0] ), .D0(\CPWMB8/un4_bpwmlto4_x_7 ), 
    .C0(\CPWMB8/un4_bpwmlto6_0 ), .B0(\CPWMB8/TIME_SET_1[2] ), 
    .A0(\CPWMB8/TIME_SET_1[0] ), .DI1(\CPWMB8/un1_TIME_SET_1[6] ), 
    .DI0(\CPWMB8/un1_TIME_SET_1[7] ), .LSR(PWM8B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB8/un1_TIME_SET_1[7] ), .Q0(\CPWMB8/TIME_SET_1[0] ), 
    .F1(\CPWMB8/un1_TIME_SET_1[6] ), .Q1(\CPWMB8/TIME_SET_1[1] ));
  CPWMB8_SLICE_129 \CPWMB8/SLICE_129 ( .D1(\CPWMB8/un4_bpwmlto6_0 ), 
    .C1(\CPWMB8/un1_TIME_SET_1_ac0_7_a0_1 ), .B1(\CPWMB8/TIME_SET_1[3] ), 
    .A1(\CPWMB8/TIME_SET_1[0] ), .D0(\CPWMB8/un4_bpwmlto6_0 ), 
    .C0(\CPWMB8/un4_bpwmlt6 ), .B0(\CPWMB8/un1_TIME_SET_1_ac0_1_0 ), 
    .A0(\CPWMB8/TIME_SET_1[2] ), .DI1(\CPWMB8/un1_TIME_SET_1[4] ), 
    .DI0(\CPWMB8/un1_TIME_SET_1[5] ), .LSR(PWM8B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB8/un1_TIME_SET_1[5] ), .Q0(\CPWMB8/TIME_SET_1[2] ), 
    .F1(\CPWMB8/un1_TIME_SET_1[4] ), .Q1(\CPWMB8/TIME_SET_1[3] ));
  CPWMB8_SLICE_130 \CPWMB8/SLICE_130 ( 
    .C1(\CPWMB8/un1_TIME_SET_1_axbxc5_x1_7 ), 
    .B1(\CPWMB8/un1_TIME_SET_1_ac0_7_a0_1_0 ), .A1(\CPWMB8/TIME_SET_1[5] ), 
    .D0(\CPWMB8/TIME_SET_1[5] ), .C0(\CPWMB8/TIME_SET_1[6] ), 
    .B0(\CPWMB8/TIME_SET_1[4] ), .A0(\CPWMB8/un1_TIME_SET_1_axbxc4_4_tz_2 ), 
    .DI1(\CPWMB8/un1_TIME_SET_1[2] ), .DI0(\CPWMB8/un1_TIME_SET_1[3] ), 
    .LSR(PWM8B_D_c), .CLK(Clk_250MHz), .F0(\CPWMB8/un1_TIME_SET_1[3] ), 
    .Q0(\CPWMB8/TIME_SET_1[4] ), .F1(\CPWMB8/un1_TIME_SET_1[2] ), 
    .Q1(\CPWMB8/TIME_SET_1[5] ));
  CPWMB8_SLICE_131 \CPWMB8/SLICE_131 ( 
    .D1(\CPWMB8/un1_TIME_SET_1_axbxc6_a0_N_2L1_3 ), 
    .C1(\CPWMB8/TIME_SET_1[3] ), .B1(\CPWMB8/TIME_SET_1[2] ), 
    .A1(\CPWMB8/TIME_SET_1[0] ), .B0(\CPWMB8/un1_TIME_SET_1_axbxc6_a0_10 ), 
    .A0(\CPWMB8/TIME_SET_1[6] ), .DI0(\CPWMB8/fb_0_0 ), .LSR(PWM8B_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMB8/fb_0_0 ), .Q0(\CPWMB8/TIME_SET_1[6] ), 
    .F1(\CPWMB8/un1_TIME_SET_1_axbxc6_a0_10 ));
  CPWMB8_SLICE_132 \CPWMB8/SLICE_132 ( .D1(\CPWMB8/un1_time_set_2lto6_0 ), 
    .C1(\CPWMB8/un1_time_set_2lt6 ), .B1(\CPWMB8/TIME_SET_2[1] ), 
    .A1(\CPWMB8/TIME_SET_2[0] ), .D0(\CPWMB8/un1_time_set_2lto4_x_15 ), 
    .C0(\CPWMB8/un1_time_set_2lto6_0 ), .B0(\CPWMB8/TIME_SET_2[2] ), 
    .A0(\CPWMB8/TIME_SET_2[0] ), .DI1(\CPWMB8/un1_TIME_SET_2[6] ), 
    .DI0(\CPWMB8/un1_TIME_SET_2[7] ), .LSR(PWM8B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB8/un1_TIME_SET_2[7] ), .Q0(\CPWMB8/TIME_SET_2[0] ), 
    .F1(\CPWMB8/un1_TIME_SET_2[6] ), .Q1(\CPWMB8/TIME_SET_2[1] ));
  CPWMB8_SLICE_133 \CPWMB8/SLICE_133 ( .D1(\CPWMB8/un1_time_set_2lto6_0 ), 
    .C1(\CPWMB8/un1_TIME_SET_2_ac0_1_0 ), .B1(\CPWMB8/TIME_SET_2[3] ), 
    .A1(\CPWMB8/TIME_SET_2[2] ), .D0(\CPWMB8/un1_time_set_2lto6_0 ), 
    .C0(\CPWMB8/un1_time_set_2lt6 ), .B0(\CPWMB8/un1_TIME_SET_2_ac0_1_0 ), 
    .A0(\CPWMB8/TIME_SET_2[2] ), .DI1(\CPWMB8/un1_TIME_SET_2[4] ), 
    .DI0(\CPWMB8/un1_TIME_SET_2[5] ), .LSR(PWM8B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB8/un1_TIME_SET_2[5] ), .Q0(\CPWMB8/TIME_SET_2[2] ), 
    .F1(\CPWMB8/un1_TIME_SET_2[4] ), .Q1(\CPWMB8/TIME_SET_2[3] ));
  CPWMB8_SLICE_134 \CPWMB8/SLICE_134 ( .D1(\CPWMB8/g0_1 ), 
    .C1(\CPWMB8/TIME_SET_2[6] ), .B1(\CPWMB8/TIME_SET_2[5] ), 
    .A1(\CPWMB8/TIME_SET_2[4] ), .D0(\CPWMB8/TIME_SET_2[5] ), 
    .C0(\CPWMB8/TIME_SET_2[6] ), .B0(\CPWMB8/TIME_SET_2[4] ), 
    .A0(\CPWMB8/g0_2_2 ), .DI1(\CPWMB8/un1_TIME_SET_2[2] ), 
    .DI0(\CPWMB8/un1_TIME_SET_2[3] ), .LSR(PWM8B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB8/un1_TIME_SET_2[3] ), .Q0(\CPWMB8/TIME_SET_2[4] ), 
    .F1(\CPWMB8/un1_TIME_SET_2[2] ), .Q1(\CPWMB8/TIME_SET_2[5] ));
  CPWMB8_SLICE_135 \CPWMB8/SLICE_135 ( 
    .D1(\CPWMB8/un1_TIME_SET_2_axbxc6_a0_N_2L1_11 ), 
    .C1(\CPWMB8/TIME_SET_2[4] ), .B1(\CPWMB8/TIME_SET_2[3] ), 
    .A1(\CPWMB8/TIME_SET_2[2] ), .B0(\CPWMB8/un1_TIME_SET_2_axbxc6_a0_11 ), 
    .A0(\CPWMB8/TIME_SET_2[6] ), .DI0(\CPWMB8/fb_0 ), .LSR(PWM8B_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMB8/fb_0 ), .Q0(\CPWMB8/TIME_SET_2[6] ), 
    .F1(\CPWMB8/un1_TIME_SET_2_axbxc6_a0_11 ));
  CPWMB9_SLICE_136 \CPWMB9/SLICE_136 ( .D1(\CPWMB9/un4_bpwmlto6_0 ), 
    .C1(\CPWMB9/un4_bpwmlt6 ), .B1(\CPWMB9/TIME_SET_1[1] ), 
    .A1(\CPWMB9/TIME_SET_1[0] ), .D0(\CPWMB9/un4_bpwmlto4_x_10 ), 
    .C0(\CPWMB9/un4_bpwmlto6_0 ), .B0(\CPWMB9/TIME_SET_1[2] ), 
    .A0(\CPWMB9/TIME_SET_1[0] ), .DI1(\CPWMB9/un1_TIME_SET_1[6] ), 
    .DI0(\CPWMB9/un1_TIME_SET_1[7] ), .LSR(PWM9B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB9/un1_TIME_SET_1[7] ), .Q0(\CPWMB9/TIME_SET_1[0] ), 
    .F1(\CPWMB9/un1_TIME_SET_1[6] ), .Q1(\CPWMB9/TIME_SET_1[1] ));
  CPWMB9_SLICE_137 \CPWMB9/SLICE_137 ( .D1(\CPWMB9/un4_bpwmlto6_0 ), 
    .C1(\CPWMB9/un1_TIME_SET_1_ac0_3_a0_1_0 ), .B1(\CPWMB9/TIME_SET_1[3] ), 
    .A1(\CPWMB9/TIME_SET_1[0] ), .D0(\CPWMB9/un4_bpwmlto6_0 ), 
    .C0(\CPWMB9/un4_bpwmlt6 ), .B0(\CPWMB9/un1_TIME_SET_1_ac0_1_0 ), 
    .A0(\CPWMB9/TIME_SET_1[2] ), .DI1(\CPWMB9/un1_TIME_SET_1[4] ), 
    .DI0(\CPWMB9/un1_TIME_SET_1[5] ), .LSR(PWM9B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB9/un1_TIME_SET_1[5] ), .Q0(\CPWMB9/TIME_SET_1[2] ), 
    .F1(\CPWMB9/un1_TIME_SET_1[4] ), .Q1(\CPWMB9/TIME_SET_1[3] ));
  CPWMB9_SLICE_138 \CPWMB9/SLICE_138 ( .D1(\CPWMB9/g0_3_1 ), 
    .C1(\CPWMB9/TIME_SET_1[6] ), .B1(\CPWMB9/TIME_SET_1[5] ), 
    .A1(\CPWMB9/TIME_SET_1[4] ), .D0(\CPWMB9/TIME_SET_1[5] ), 
    .C0(\CPWMB9/TIME_SET_1[6] ), .B0(\CPWMB9/TIME_SET_1[4] ), 
    .A0(\CPWMB9/g0_0_2 ), .DI1(\CPWMB9/un1_TIME_SET_1[2] ), 
    .DI0(\CPWMB9/un1_TIME_SET_1[3] ), .LSR(PWM9B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB9/un1_TIME_SET_1[3] ), .Q0(\CPWMB9/TIME_SET_1[4] ), 
    .F1(\CPWMB9/un1_TIME_SET_1[2] ), .Q1(\CPWMB9/TIME_SET_1[5] ));
  CPWMB9_SLICE_139 \CPWMB9/SLICE_139 ( 
    .D1(\CPWMB9/un1_TIME_SET_1_axbxc6_a0_N_2L1_0 ), 
    .C1(\CPWMB9/TIME_SET_1[3] ), .B1(\CPWMB9/TIME_SET_1[2] ), 
    .A1(\CPWMB9/TIME_SET_1[0] ), .B0(\CPWMB9/un1_TIME_SET_1_axbxc6_a0_2 ), 
    .A0(\CPWMB9/TIME_SET_1[6] ), .DI0(\CPWMB9/fb_0_0 ), .LSR(PWM9B_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMB9/fb_0_0 ), .Q0(\CPWMB9/TIME_SET_1[6] ), 
    .F1(\CPWMB9/un1_TIME_SET_1_axbxc6_a0_2 ));
  CPWMB9_SLICE_140 \CPWMB9/SLICE_140 ( .D1(\CPWMB9/un1_time_set_2lto6_0 ), 
    .C1(\CPWMB9/un1_time_set_2lt6 ), .B1(\CPWMB9/TIME_SET_2[1] ), 
    .A1(\CPWMB9/TIME_SET_2[0] ), .D0(\CPWMB9/un1_time_set_2lto4_x_14 ), 
    .C0(\CPWMB9/un1_time_set_2lto6_0 ), .B0(\CPWMB9/TIME_SET_2[2] ), 
    .A0(\CPWMB9/TIME_SET_2[0] ), .DI1(\CPWMB9/un1_TIME_SET_2[6] ), 
    .DI0(\CPWMB9/un1_TIME_SET_2[7] ), .LSR(PWM9B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB9/un1_TIME_SET_2[7] ), .Q0(\CPWMB9/TIME_SET_2[0] ), 
    .F1(\CPWMB9/un1_TIME_SET_2[6] ), .Q1(\CPWMB9/TIME_SET_2[1] ));
  CPWMB9_SLICE_141 \CPWMB9/SLICE_141 ( .D1(\CPWMB9/un1_time_set_2lto6_0 ), 
    .C1(\CPWMB9/un1_TIME_SET_2_ac0_1_0 ), .B1(\CPWMB9/TIME_SET_2[3] ), 
    .A1(\CPWMB9/TIME_SET_2[2] ), .D0(\CPWMB9/un1_time_set_2lto6_0 ), 
    .C0(\CPWMB9/un1_time_set_2lt6 ), .B0(\CPWMB9/un1_TIME_SET_2_ac0_1_0 ), 
    .A0(\CPWMB9/TIME_SET_2[2] ), .DI1(\CPWMB9/un1_TIME_SET_2[4] ), 
    .DI0(\CPWMB9/un1_TIME_SET_2[5] ), .LSR(PWM9B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB9/un1_TIME_SET_2[5] ), .Q0(\CPWMB9/TIME_SET_2[2] ), 
    .F1(\CPWMB9/un1_TIME_SET_2[4] ), .Q1(\CPWMB9/TIME_SET_2[3] ));
  CPWMB9_SLICE_142 \CPWMB9/SLICE_142 ( .D1(\CPWMB9/g0_1 ), 
    .C1(\CPWMB9/TIME_SET_2[6] ), .B1(\CPWMB9/TIME_SET_2[5] ), 
    .A1(\CPWMB9/TIME_SET_2[4] ), .D0(\CPWMB9/TIME_SET_2[5] ), 
    .C0(\CPWMB9/TIME_SET_2[6] ), .B0(\CPWMB9/TIME_SET_2[4] ), 
    .A0(\CPWMB9/g0_2_2 ), .DI1(\CPWMB9/un1_TIME_SET_2[2] ), 
    .DI0(\CPWMB9/un1_TIME_SET_2[3] ), .LSR(PWM9B_D_c), .CLK(Clk_250MHz), 
    .F0(\CPWMB9/un1_TIME_SET_2[3] ), .Q0(\CPWMB9/TIME_SET_2[4] ), 
    .F1(\CPWMB9/un1_TIME_SET_2[2] ), .Q1(\CPWMB9/TIME_SET_2[5] ));
  CPWMB9_SLICE_143 \CPWMB9/SLICE_143 ( 
    .D1(\CPWMB9/un1_TIME_SET_2_axbxc6_a0_N_2L1_8 ), 
    .C1(\CPWMB9/TIME_SET_2[4] ), .B1(\CPWMB9/TIME_SET_2[3] ), 
    .A1(\CPWMB9/TIME_SET_2[2] ), .B0(\CPWMB9/un1_TIME_SET_2_axbxc6_a0_6 ), 
    .A0(\CPWMB9/TIME_SET_2[6] ), .DI0(\CPWMB9/fb_0 ), .LSR(PWM9B_D_c), 
    .CLK(Clk_250MHz), .F0(\CPWMB9/fb_0 ), .Q0(\CPWMB9/TIME_SET_2[6] ), 
    .F1(\CPWMB9/un1_TIME_SET_2_axbxc6_a0_6 ));
  CPWMA1_SLICE_144 \CPWMA1/SLICE_144 ( .B1(\CPWMA1/TIME_SET_2[5] ), 
    .A1(\CPWMA1/TIME_SET_2[6] ), .D0(\CPWMA1/TIME_SET_2[4] ), 
    .C0(\CPWMA1/TIME_SET_2[5] ), .B0(\CPWMA1/TIME_SET_2[6] ), 
    .A0(\CPWMA1/TIME_SET_2[2] ), .DI0(\CPWMA1/un1_time_set_2_i ), 
    .M0(\CPWMA1/TIME_SET_2[3] ), .LSR(PWM1A_D_c), .CLK(Clk_250MHz), 
    .OFX0(\CPWMA1/un1_time_set_2_i ), .Q0(IO3_C_c));
  CPWMB2_SLICE_145 \CPWMB2/SLICE_145 ( .B1(\CPWMB2/TIME_SET_2[5] ), 
    .A1(\CPWMB2/TIME_SET_2[6] ), .D0(\CPWMB2/TIME_SET_2[4] ), 
    .C0(\CPWMB2/TIME_SET_2[5] ), .B0(\CPWMB2/TIME_SET_2[6] ), 
    .A0(\CPWMB2/TIME_SET_2[2] ), .DI0(\CPWMB2/un1_time_set_2_i ), 
    .M0(\CPWMB2/TIME_SET_2[3] ), .LSR(PWM2B_D_c), .CLK(Clk_250MHz), 
    .OFX0(\CPWMB2/un1_time_set_2_i ), .Q0(IO4_C_c));
  CPWMB9_TIME_SET_1_RNITDP61_3__SLICE_146 
    \CPWMB9/TIME_SET_1_RNITDP61[3]/SLICE_146 ( .B1(\CPWMB9/TIME_SET_1[5] ), 
    .A1(\CPWMB9/TIME_SET_1[6] ), .D0(\CPWMB9/TIME_SET_1[4] ), 
    .C0(\CPWMB9/TIME_SET_1[5] ), .B0(\CPWMB9/TIME_SET_1[6] ), 
    .A0(\CPWMB9/TIME_SET_1[2] ), .M0(\CPWMB9/TIME_SET_1[3] ), 
    .OFX0(\CPWMB9.un4_bpwm_i ));
  CPWMB9_TIME_SET_2_RNI43FE1_3__SLICE_147 
    \CPWMB9/TIME_SET_2_RNI43FE1[3]/SLICE_147 ( .B1(\CPWMB9/TIME_SET_2[5] ), 
    .A1(\CPWMB9/TIME_SET_2[6] ), .D0(\CPWMB9/TIME_SET_2[4] ), 
    .C0(\CPWMB9/TIME_SET_2[5] ), .B0(\CPWMB9/TIME_SET_2[6] ), 
    .A0(\CPWMB9/TIME_SET_2[2] ), .M0(\CPWMB9/TIME_SET_2[3] ), 
    .OFX0(\CPWMB9.un1_time_set_2_i ));
  CPWMA9_TIME_SET_2_RNITPCM2_3__SLICE_148 
    \CPWMA9/TIME_SET_2_RNITPCM2[3]/SLICE_148 ( .B1(\CPWMA9/TIME_SET_2[5] ), 
    .A1(\CPWMA9/TIME_SET_2[6] ), .D0(\CPWMA9/TIME_SET_2[4] ), 
    .C0(\CPWMA9/TIME_SET_2[5] ), .B0(\CPWMA9/TIME_SET_2[6] ), 
    .A0(\CPWMA9/TIME_SET_2[2] ), .M0(\CPWMA9/TIME_SET_2[3] ), 
    .OFX0(\CPWMA9.un1_time_set_2_i ));
  CPWMA9_TIME_SET_1_RNIM4NE2_3__SLICE_149 
    \CPWMA9/TIME_SET_1_RNIM4NE2[3]/SLICE_149 ( .B1(\CPWMA9/TIME_SET_1[5] ), 
    .A1(\CPWMA9/TIME_SET_1[6] ), .D0(\CPWMA9/TIME_SET_1[4] ), 
    .C0(\CPWMA9/TIME_SET_1[5] ), .B0(\CPWMA9/TIME_SET_1[6] ), 
    .A0(\CPWMA9/TIME_SET_1[2] ), .M0(\CPWMA9/TIME_SET_1[3] ), 
    .OFX0(\CPWMA9.un4_bpwm_i ));
  CPWMB8_TIME_SET_2_RNIT0FM1_3__SLICE_150 
    \CPWMB8/TIME_SET_2_RNIT0FM1[3]/SLICE_150 ( .B1(\CPWMB8/TIME_SET_2[5] ), 
    .A1(\CPWMB8/TIME_SET_2[6] ), .D0(\CPWMB8/TIME_SET_2[4] ), 
    .C0(\CPWMB8/TIME_SET_2[5] ), .B0(\CPWMB8/TIME_SET_2[6] ), 
    .A0(\CPWMB8/TIME_SET_2[2] ), .M0(\CPWMB8/TIME_SET_2[3] ), 
    .OFX0(\CPWMB8.un1_time_set_2_i ));
  CPWMB8_TIME_SET_1_RNIMBPE1_3__SLICE_151 
    \CPWMB8/TIME_SET_1_RNIMBPE1[3]/SLICE_151 ( .B1(\CPWMB8/TIME_SET_1[5] ), 
    .A1(\CPWMB8/TIME_SET_1[6] ), .D0(\CPWMB8/TIME_SET_1[4] ), 
    .C0(\CPWMB8/TIME_SET_1[5] ), .B0(\CPWMB8/TIME_SET_1[6] ), 
    .A0(\CPWMB8/TIME_SET_1[2] ), .M0(\CPWMB8/TIME_SET_1[3] ), 
    .OFX0(\CPWMB8.un4_bpwm_i ));
  CPWMA8_TIME_SET_1_RNIF2NM2_3__SLICE_152 
    \CPWMA8/TIME_SET_1_RNIF2NM2[3]/SLICE_152 ( .B1(\CPWMA8/TIME_SET_1[5] ), 
    .A1(\CPWMA8/TIME_SET_1[6] ), .D0(\CPWMA8/TIME_SET_1[4] ), 
    .C0(\CPWMA8/TIME_SET_1[5] ), .B0(\CPWMA8/TIME_SET_1[6] ), 
    .A0(\CPWMA8/TIME_SET_1[2] ), .M0(\CPWMA8/TIME_SET_1[3] ), 
    .OFX0(\CPWMA8.un4_bpwm_i ));
  CPWMA8_TIME_SET_2_RNIMNCU2_3__SLICE_153 
    \CPWMA8/TIME_SET_2_RNIMNCU2[3]/SLICE_153 ( .B1(\CPWMA8/TIME_SET_2[5] ), 
    .A1(\CPWMA8/TIME_SET_2[6] ), .D0(\CPWMA8/TIME_SET_2[4] ), 
    .C0(\CPWMA8/TIME_SET_2[5] ), .B0(\CPWMA8/TIME_SET_2[6] ), 
    .A0(\CPWMA8/TIME_SET_2[2] ), .M0(\CPWMA8/TIME_SET_2[3] ), 
    .OFX0(\CPWMA8.un1_time_set_2_i ));
  CPWMB7_TIME_SET_2_RNIMUEU1_3__SLICE_154 
    \CPWMB7/TIME_SET_2_RNIMUEU1[3]/SLICE_154 ( .B1(\CPWMB7/TIME_SET_2[5] ), 
    .A1(\CPWMB7/TIME_SET_2[6] ), .D0(\CPWMB7/TIME_SET_2[4] ), 
    .C0(\CPWMB7/TIME_SET_2[5] ), .B0(\CPWMB7/TIME_SET_2[6] ), 
    .A0(\CPWMB7/TIME_SET_2[2] ), .M0(\CPWMB7/TIME_SET_2[3] ), 
    .OFX0(\CPWMB7.un1_time_set_2_i ));
  CPWMB7_TIME_SET_1_RNIF9PM1_3__SLICE_155 
    \CPWMB7/TIME_SET_1_RNIF9PM1[3]/SLICE_155 ( .B1(\CPWMB7/TIME_SET_1[5] ), 
    .A1(\CPWMB7/TIME_SET_1[6] ), .D0(\CPWMB7/TIME_SET_1[4] ), 
    .C0(\CPWMB7/TIME_SET_1[5] ), .B0(\CPWMB7/TIME_SET_1[6] ), 
    .A0(\CPWMB7/TIME_SET_1[2] ), .M0(\CPWMB7/TIME_SET_1[3] ), 
    .OFX0(\CPWMB7.un4_bpwm_i ));
  CPWMA7_TIME_SET_1_RNI80NU2_3__SLICE_156 
    \CPWMA7/TIME_SET_1_RNI80NU2[3]/SLICE_156 ( .B1(\CPWMA7/TIME_SET_1[5] ), 
    .A1(\CPWMA7/TIME_SET_1[6] ), .D0(\CPWMA7/TIME_SET_1[4] ), 
    .C0(\CPWMA7/TIME_SET_1[5] ), .B0(\CPWMA7/TIME_SET_1[6] ), 
    .A0(\CPWMA7/TIME_SET_1[2] ), .M0(\CPWMA7/TIME_SET_1[3] ), 
    .OFX0(\CPWMA7.un4_bpwm_i ));
  CPWMA7_TIME_SET_2_RNIFLC63_3__SLICE_157 
    \CPWMA7/TIME_SET_2_RNIFLC63[3]/SLICE_157 ( .B1(\CPWMA7/TIME_SET_2[5] ), 
    .A1(\CPWMA7/TIME_SET_2[6] ), .D0(\CPWMA7/TIME_SET_2[4] ), 
    .C0(\CPWMA7/TIME_SET_2[5] ), .B0(\CPWMA7/TIME_SET_2[6] ), 
    .A0(\CPWMA7/TIME_SET_2[2] ), .M0(\CPWMA7/TIME_SET_2[3] ), 
    .OFX0(\CPWMA7.un1_time_set_2_i ));
  CPWMB6_TIME_SET_1_RNI87PU1_3__SLICE_158 
    \CPWMB6/TIME_SET_1_RNI87PU1[3]/SLICE_158 ( .B1(\CPWMB6/TIME_SET_1[5] ), 
    .A1(\CPWMB6/TIME_SET_1[6] ), .D0(\CPWMB6/TIME_SET_1[4] ), 
    .C0(\CPWMB6/TIME_SET_1[5] ), .B0(\CPWMB6/TIME_SET_1[6] ), 
    .A0(\CPWMB6/TIME_SET_1[2] ), .M0(\CPWMB6/TIME_SET_1[3] ), 
    .OFX0(\CPWMB6.un4_bpwm_i ));
  CPWMB6_TIME_SET_2_RNIFSE62_3__SLICE_159 
    \CPWMB6/TIME_SET_2_RNIFSE62[3]/SLICE_159 ( .B1(\CPWMB6/TIME_SET_2[5] ), 
    .A1(\CPWMB6/TIME_SET_2[6] ), .D0(\CPWMB6/TIME_SET_2[4] ), 
    .C0(\CPWMB6/TIME_SET_2[5] ), .B0(\CPWMB6/TIME_SET_2[6] ), 
    .A0(\CPWMB6/TIME_SET_2[2] ), .M0(\CPWMB6/TIME_SET_2[3] ), 
    .OFX0(\CPWMB6.un1_time_set_2_i ));
  CPWMA6_TIME_SET_2_RNI8JCE3_3__SLICE_160 
    \CPWMA6/TIME_SET_2_RNI8JCE3[3]/SLICE_160 ( .B1(\CPWMA6/TIME_SET_2[5] ), 
    .A1(\CPWMA6/TIME_SET_2[6] ), .D0(\CPWMA6/TIME_SET_2[4] ), 
    .C0(\CPWMA6/TIME_SET_2[5] ), .B0(\CPWMA6/TIME_SET_2[6] ), 
    .A0(\CPWMA6/TIME_SET_2[2] ), .M0(\CPWMA6/TIME_SET_2[3] ), 
    .OFX0(\CPWMA6.un1_time_set_2_i ));
  CPWMA6_TIME_SET_1_RNI1UM63_3__SLICE_161 
    \CPWMA6/TIME_SET_1_RNI1UM63[3]/SLICE_161 ( .B1(\CPWMA6/TIME_SET_1[5] ), 
    .A1(\CPWMA6/TIME_SET_1[6] ), .D0(\CPWMA6/TIME_SET_1[4] ), 
    .C0(\CPWMA6/TIME_SET_1[5] ), .B0(\CPWMA6/TIME_SET_1[6] ), 
    .A0(\CPWMA6/TIME_SET_1[2] ), .M0(\CPWMA6/TIME_SET_1[3] ), 
    .OFX0(\CPWMA6.un4_bpwm_i ));
  CPWMB5_TIME_SET_2_RNI8QEE2_3__SLICE_162 
    \CPWMB5/TIME_SET_2_RNI8QEE2[3]/SLICE_162 ( .B1(\CPWMB5/TIME_SET_2[5] ), 
    .A1(\CPWMB5/TIME_SET_2[6] ), .D0(\CPWMB5/TIME_SET_2[4] ), 
    .C0(\CPWMB5/TIME_SET_2[5] ), .B0(\CPWMB5/TIME_SET_2[6] ), 
    .A0(\CPWMB5/TIME_SET_2[2] ), .M0(\CPWMB5/TIME_SET_2[3] ), 
    .OFX0(\CPWMB5.un1_time_set_2_i ));
  CPWMB5_TIME_SET_1_RNI15P62_3__SLICE_163 
    \CPWMB5/TIME_SET_1_RNI15P62[3]/SLICE_163 ( .B1(\CPWMB5/TIME_SET_1[5] ), 
    .A1(\CPWMB5/TIME_SET_1[6] ), .D0(\CPWMB5/TIME_SET_1[4] ), 
    .C0(\CPWMB5/TIME_SET_1[5] ), .B0(\CPWMB5/TIME_SET_1[6] ), 
    .A0(\CPWMB5/TIME_SET_1[2] ), .M0(\CPWMB5/TIME_SET_1[3] ), 
    .OFX0(\CPWMB5.un4_bpwm_i ));
  CPWMA5_TIME_SET_2_RNI1HC6_3__SLICE_164 
    \CPWMA5/TIME_SET_2_RNI1HC6[3]/SLICE_164 ( .B1(\CPWMA5/TIME_SET_2[5] ), 
    .A1(\CPWMA5/TIME_SET_2[6] ), .D0(\CPWMA5/TIME_SET_2[4] ), 
    .C0(\CPWMA5/TIME_SET_2[5] ), .B0(\CPWMA5/TIME_SET_2[6] ), 
    .A0(\CPWMA5/TIME_SET_2[2] ), .M0(\CPWMA5/TIME_SET_2[3] ), 
    .OFX0(\CPWMA5.un1_time_set_2_i ));
  CPWMA5_TIME_SET_1_RNIQRME3_3__SLICE_165 
    \CPWMA5/TIME_SET_1_RNIQRME3[3]/SLICE_165 ( .B1(\CPWMA5/TIME_SET_1[5] ), 
    .A1(\CPWMA5/TIME_SET_1[6] ), .D0(\CPWMA5/TIME_SET_1[4] ), 
    .C0(\CPWMA5/TIME_SET_1[5] ), .B0(\CPWMA5/TIME_SET_1[6] ), 
    .A0(\CPWMA5/TIME_SET_1[2] ), .M0(\CPWMA5/TIME_SET_1[3] ), 
    .OFX0(\CPWMA5.un4_bpwm_i ));
  CPWMB4_TIME_SET_1_RNIQ2PE2_3__SLICE_166 
    \CPWMB4/TIME_SET_1_RNIQ2PE2[3]/SLICE_166 ( .B1(\CPWMB4/TIME_SET_1[5] ), 
    .A1(\CPWMB4/TIME_SET_1[6] ), .D0(\CPWMB4/TIME_SET_1[4] ), 
    .C0(\CPWMB4/TIME_SET_1[5] ), .B0(\CPWMB4/TIME_SET_1[6] ), 
    .A0(\CPWMB4/TIME_SET_1[2] ), .M0(\CPWMB4/TIME_SET_1[3] ), 
    .OFX0(\CPWMB4.un4_bpwm_i ));
  CPWMB4_TIME_SET_2_RNI1OEM2_3__SLICE_167 
    \CPWMB4/TIME_SET_2_RNI1OEM2[3]/SLICE_167 ( .B1(\CPWMB4/TIME_SET_2[5] ), 
    .A1(\CPWMB4/TIME_SET_2[6] ), .D0(\CPWMB4/TIME_SET_2[4] ), 
    .C0(\CPWMB4/TIME_SET_2[5] ), .B0(\CPWMB4/TIME_SET_2[6] ), 
    .A0(\CPWMB4/TIME_SET_2[2] ), .M0(\CPWMB4/TIME_SET_2[3] ), 
    .OFX0(\CPWMB4.un1_time_set_2_i ));
  CPWMA4_TIME_SET_2_RNIQECE_3__SLICE_168 
    \CPWMA4/TIME_SET_2_RNIQECE[3]/SLICE_168 ( .B1(\CPWMA4/TIME_SET_2[5] ), 
    .A1(\CPWMA4/TIME_SET_2[6] ), .D0(\CPWMA4/TIME_SET_2[4] ), 
    .C0(\CPWMA4/TIME_SET_2[5] ), .B0(\CPWMA4/TIME_SET_2[6] ), 
    .A0(\CPWMA4/TIME_SET_2[2] ), .M0(\CPWMA4/TIME_SET_2[3] ), 
    .OFX0(\CPWMA4.un1_time_set_2_i ));
  CPWMA4_TIME_SET_1_RNIJPM6_3__SLICE_169 
    \CPWMA4/TIME_SET_1_RNIJPM6[3]/SLICE_169 ( .B1(\CPWMA4/TIME_SET_1[5] ), 
    .A1(\CPWMA4/TIME_SET_1[6] ), .D0(\CPWMA4/TIME_SET_1[4] ), 
    .C0(\CPWMA4/TIME_SET_1[5] ), .B0(\CPWMA4/TIME_SET_1[6] ), 
    .A0(\CPWMA4/TIME_SET_1[2] ), .M0(\CPWMA4/TIME_SET_1[3] ), 
    .OFX0(\CPWMA4.un4_bpwm_i ));
  CPWMB3_TIME_SET_2_RNIQLEU2_3__SLICE_170 
    \CPWMB3/TIME_SET_2_RNIQLEU2[3]/SLICE_170 ( .B1(\CPWMB3/TIME_SET_2[5] ), 
    .A1(\CPWMB3/TIME_SET_2[6] ), .D0(\CPWMB3/TIME_SET_2[4] ), 
    .C0(\CPWMB3/TIME_SET_2[5] ), .B0(\CPWMB3/TIME_SET_2[6] ), 
    .A0(\CPWMB3/TIME_SET_2[2] ), .M0(\CPWMB3/TIME_SET_2[3] ), 
    .OFX0(\CPWMB3.un1_time_set_2_i ));
  CPWMB3_TIME_SET_1_RNIJ0PM2_3__SLICE_171 
    \CPWMB3/TIME_SET_1_RNIJ0PM2[3]/SLICE_171 ( .B1(\CPWMB3/TIME_SET_1[5] ), 
    .A1(\CPWMB3/TIME_SET_1[6] ), .D0(\CPWMB3/TIME_SET_1[4] ), 
    .C0(\CPWMB3/TIME_SET_1[5] ), .B0(\CPWMB3/TIME_SET_1[6] ), 
    .A0(\CPWMB3/TIME_SET_1[2] ), .M0(\CPWMB3/TIME_SET_1[3] ), 
    .OFX0(\CPWMB3.un4_bpwm_i ));
  CPWMA3_TIME_SET_2_RNIJCCM_3__SLICE_172 
    \CPWMA3/TIME_SET_2_RNIJCCM[3]/SLICE_172 ( .B1(\CPWMA3/TIME_SET_2[5] ), 
    .A1(\CPWMA3/TIME_SET_2[6] ), .D0(\CPWMA3/TIME_SET_2[4] ), 
    .C0(\CPWMA3/TIME_SET_2[5] ), .B0(\CPWMA3/TIME_SET_2[6] ), 
    .A0(\CPWMA3/TIME_SET_2[2] ), .M0(\CPWMA3/TIME_SET_2[3] ), 
    .OFX0(\CPWMA3.un1_time_set_2_i ));
  CPWMA3_TIME_SET_1_RNICNME_3__SLICE_173 
    \CPWMA3/TIME_SET_1_RNICNME[3]/SLICE_173 ( .B1(\CPWMA3/TIME_SET_1[5] ), 
    .A1(\CPWMA3/TIME_SET_1[6] ), .D0(\CPWMA3/TIME_SET_1[4] ), 
    .C0(\CPWMA3/TIME_SET_1[5] ), .B0(\CPWMA3/TIME_SET_1[6] ), 
    .A0(\CPWMA3/TIME_SET_1[2] ), .M0(\CPWMA3/TIME_SET_1[3] ), 
    .OFX0(\CPWMA3.un4_bpwm_i ));
  CPWMB2_TIME_SET_1_RNICUOU2_3__SLICE_174 
    \CPWMB2/TIME_SET_1_RNICUOU2[3]/SLICE_174 ( .B1(\CPWMB2/TIME_SET_1[5] ), 
    .A1(\CPWMB2/TIME_SET_1[6] ), .D0(\CPWMB2/TIME_SET_1[4] ), 
    .C0(\CPWMB2/TIME_SET_1[5] ), .B0(\CPWMB2/TIME_SET_1[6] ), 
    .A0(\CPWMB2/TIME_SET_1[2] ), .M0(\CPWMB2/TIME_SET_1[3] ), 
    .OFX0(\CPWMB2.un4_bpwm_i ));
  CPWMA2_TIME_SET_2_RNICACU_3__SLICE_175 
    \CPWMA2/TIME_SET_2_RNICACU[3]/SLICE_175 ( .B1(\CPWMA2/TIME_SET_2[5] ), 
    .A1(\CPWMA2/TIME_SET_2[6] ), .D0(\CPWMA2/TIME_SET_2[4] ), 
    .C0(\CPWMA2/TIME_SET_2[5] ), .B0(\CPWMA2/TIME_SET_2[6] ), 
    .A0(\CPWMA2/TIME_SET_2[2] ), .M0(\CPWMA2/TIME_SET_2[3] ), 
    .OFX0(\CPWMA2.un1_time_set_2_i ));
  CPWMA2_TIME_SET_1_RNI5LMM_3__SLICE_176 
    \CPWMA2/TIME_SET_1_RNI5LMM[3]/SLICE_176 ( .B1(\CPWMA2/TIME_SET_1[5] ), 
    .A1(\CPWMA2/TIME_SET_1[6] ), .D0(\CPWMA2/TIME_SET_1[4] ), 
    .C0(\CPWMA2/TIME_SET_1[5] ), .B0(\CPWMA2/TIME_SET_1[6] ), 
    .A0(\CPWMA2/TIME_SET_1[2] ), .M0(\CPWMA2/TIME_SET_1[3] ), 
    .OFX0(\CPWMA2.un4_bpwm_i ));
  CPWMB1_TIME_SET_2_RNICHEE3_3__SLICE_177 
    \CPWMB1/TIME_SET_2_RNICHEE3[3]/SLICE_177 ( .B1(\CPWMB1/TIME_SET_2[5] ), 
    .A1(\CPWMB1/TIME_SET_2[6] ), .D0(\CPWMB1/TIME_SET_2[4] ), 
    .C0(\CPWMB1/TIME_SET_2[5] ), .B0(\CPWMB1/TIME_SET_2[6] ), 
    .A0(\CPWMB1/TIME_SET_2[2] ), .M0(\CPWMB1/TIME_SET_2[3] ), 
    .OFX0(\CPWMB1.un1_time_set_2_i ));
  CPWMB1_TIME_SET_1_RNI5SO63_3__SLICE_178 
    \CPWMB1/TIME_SET_1_RNI5SO63[3]/SLICE_178 ( .B1(\CPWMB1/TIME_SET_1[5] ), 
    .A1(\CPWMB1/TIME_SET_1[6] ), .D0(\CPWMB1/TIME_SET_1[4] ), 
    .C0(\CPWMB1/TIME_SET_1[5] ), .B0(\CPWMB1/TIME_SET_1[6] ), 
    .A0(\CPWMB1/TIME_SET_1[2] ), .M0(\CPWMB1/TIME_SET_1[3] ), 
    .OFX0(\CPWMB1.un4_bpwm_i ));
  CPWMA1_TIME_SET_1_RNIUIMU_3__SLICE_179 
    \CPWMA1/TIME_SET_1_RNIUIMU[3]/SLICE_179 ( .B1(\CPWMA1/TIME_SET_1[5] ), 
    .A1(\CPWMA1/TIME_SET_1[6] ), .D0(\CPWMA1/TIME_SET_1[4] ), 
    .C0(\CPWMA1/TIME_SET_1[5] ), .B0(\CPWMA1/TIME_SET_1[6] ), 
    .A0(\CPWMA1/TIME_SET_1[2] ), .M0(\CPWMA1/TIME_SET_1[3] ), 
    .OFX0(\CPWMA1.un4_bpwm_i ));
  CPWMB6_SLICE_180 \CPWMB6/SLICE_180 ( 
    .D1(\CPWMB6/un1_TIME_SET_1_axbxc6_a0_1_0 ), .C1(\CPWMB6/TIME_SET_1[3] ), 
    .B1(\CPWMB6/TIME_SET_1[2] ), .A1(\CPWMB6/TIME_SET_1[0] ), 
    .C0(\CPWMB6/TIME_SET_1[5] ), .B0(\CPWMB6/TIME_SET_1[4] ), 
    .A0(\CPWMB6/TIME_SET_1[1] ), .F0(\CPWMB6/un1_TIME_SET_1_axbxc6_a0_1_0 ), 
    .F1(\CPWMB6/un1_TIME_SET_1_axbxc6_a0_4 ));
  CPWMB4_SLICE_181 \CPWMB4/SLICE_181 ( 
    .D1(\CPWMB4/un1_TIME_SET_1_axbxc6_a0_1_0 ), .C1(\CPWMB4/TIME_SET_1[3] ), 
    .B1(\CPWMB4/TIME_SET_1[2] ), .A1(\CPWMB4/TIME_SET_1[0] ), 
    .C0(\CPWMB4/TIME_SET_1[5] ), .B0(\CPWMB4/TIME_SET_1[4] ), 
    .A0(\CPWMB4/TIME_SET_1[1] ), .F0(\CPWMB4/un1_TIME_SET_1_axbxc6_a0_1_0 ), 
    .F1(\CPWMB4/un1_TIME_SET_1_axbxc6_a0_11 ));
  CPWMB2_SLICE_182 \CPWMB2/SLICE_182 ( .D1(\CPWMB2/G_7_1 ), 
    .C1(\CPWMB2/TIME_SET_2[4] ), .B1(\CPWMB2/TIME_SET_2[3] ), 
    .A1(\CPWMB2/TIME_SET_2[2] ), .C0(\CPWMB2/TIME_SET_2[5] ), 
    .B0(\CPWMB2/TIME_SET_2[1] ), .A0(\CPWMB2/TIME_SET_2[0] ), 
    .F0(\CPWMB2/G_7_1 ), .F1(\CPWMB2/TIME_SET_2_RNINRPN2[4] ));
  CPWMA2_SLICE_183 \CPWMA2/SLICE_183 ( 
    .D1(\CPWMA2/un1_TIME_SET_2_axbxc6_a0_1_0 ), .C1(\CPWMA2/TIME_SET_2[3] ), 
    .B1(\CPWMA2/TIME_SET_2[2] ), .A1(\CPWMA2/TIME_SET_2[0] ), 
    .C0(\CPWMA2/TIME_SET_2[5] ), .B0(\CPWMA2/TIME_SET_2[4] ), 
    .A0(\CPWMA2/TIME_SET_2[1] ), .F0(\CPWMA2/un1_TIME_SET_2_axbxc6_a0_1_0 ), 
    .F1(\CPWMA2/un1_TIME_SET_2_axbxc6_a0_0 ));
  CPWMB1_SLICE_184 \CPWMB1/SLICE_184 ( 
    .D1(\CPWMB1/un1_TIME_SET_2_axbxc6_a0_1_0 ), .C1(\CPWMB1/TIME_SET_2[3] ), 
    .B1(\CPWMB1/TIME_SET_2[2] ), .A1(\CPWMB1/TIME_SET_2[0] ), 
    .C0(\CPWMB1/TIME_SET_2[5] ), .B0(\CPWMB1/TIME_SET_2[4] ), 
    .A0(\CPWMB1/TIME_SET_2[1] ), .F0(\CPWMB1/un1_TIME_SET_2_axbxc6_a0_1_0 ), 
    .F1(\CPWMB1/un1_TIME_SET_2_axbxc6_a0_10 ));
  CPWMA1_SLICE_185 \CPWMA1/SLICE_185 ( 
    .D1(\CPWMA1/un1_TIME_SET_1_axbxc6_a0_3 ), .C1(\CPWMA1/TIME_SET_1[3] ), 
    .B1(\CPWMA1/TIME_SET_1[2] ), .A1(\CPWMA1/TIME_SET_1[0] ), 
    .C0(\CPWMA1/TIME_SET_1[5] ), .B0(\CPWMA1/TIME_SET_1[4] ), 
    .A0(\CPWMA1/TIME_SET_1[1] ), .F0(\CPWMA1/un1_TIME_SET_1_axbxc6_a0_3 ), 
    .F1(\CPWMA1/un1_TIME_SET_1_axbxc6_a0 ));
  CPWMB9_SLICE_186 \CPWMB9/SLICE_186 ( .D1(\CPWMB9/TIME_SET_2[3] ), 
    .C1(\CPWMB9/TIME_SET_2[2] ), .B1(\CPWMB9/TIME_SET_2[1] ), 
    .A1(\CPWMB9/TIME_SET_2[0] ), .D0(\CPWMB9/TIME_SET_2[3] ), 
    .C0(\CPWMB9/TIME_SET_2[2] ), .B0(\CPWMB9/TIME_SET_2[1] ), 
    .A0(\CPWMB9/TIME_SET_2[0] ), .F0(\CPWMB9/g0_2_2 ), .F1(\CPWMB9/g0_1 ));
  CPWMB9_SLICE_187 \CPWMB9/SLICE_187 ( .D1(\CPWMB9/TIME_SET_1[3] ), 
    .C1(\CPWMB9/TIME_SET_1[2] ), .B1(\CPWMB9/TIME_SET_1[1] ), 
    .A1(\CPWMB9/TIME_SET_1[0] ), .D0(\CPWMB9/TIME_SET_1[3] ), 
    .C0(\CPWMB9/TIME_SET_1[2] ), .B0(\CPWMB9/TIME_SET_1[1] ), 
    .A0(\CPWMB9/TIME_SET_1[0] ), .F0(\CPWMB9/g0_0_2 ), .F1(\CPWMB9/g0_3_1 ));
  CPWMA9_SLICE_188 \CPWMA9/SLICE_188 ( .D1(\CPWMA9/TIME_SET_2[3] ), 
    .C1(\CPWMA9/TIME_SET_2[2] ), .B1(\CPWMA9/TIME_SET_2[1] ), 
    .A1(\CPWMA9/TIME_SET_2[0] ), .D0(\CPWMA9/TIME_SET_2[3] ), 
    .C0(\CPWMA9/TIME_SET_2[2] ), .B0(\CPWMA9/TIME_SET_2[1] ), 
    .A0(\CPWMA9/TIME_SET_2[0] ), .F0(\CPWMA9/g0_2_2 ), .F1(\CPWMA9/g0_1 ));
  CPWMA9_SLICE_189 \CPWMA9/SLICE_189 ( .D1(\CPWMA9/TIME_SET_1[3] ), 
    .C1(\CPWMA9/TIME_SET_1[2] ), .B1(\CPWMA9/TIME_SET_1[1] ), 
    .A1(\CPWMA9/TIME_SET_1[0] ), .D0(\CPWMA9/TIME_SET_1[3] ), 
    .C0(\CPWMA9/TIME_SET_1[2] ), .B0(\CPWMA9/TIME_SET_1[1] ), 
    .A0(\CPWMA9/TIME_SET_1[0] ), .F0(\CPWMA9/g0_0_2 ), .F1(\CPWMA9/g0_3_1 ));
  CPWMB8_SLICE_190 \CPWMB8/SLICE_190 ( .D1(\CPWMB8/TIME_SET_2[3] ), 
    .C1(\CPWMB8/TIME_SET_2[2] ), .B1(\CPWMB8/TIME_SET_2[1] ), 
    .A1(\CPWMB8/TIME_SET_2[0] ), .D0(\CPWMB8/TIME_SET_2[3] ), 
    .C0(\CPWMB8/TIME_SET_2[2] ), .B0(\CPWMB8/TIME_SET_2[1] ), 
    .A0(\CPWMB8/TIME_SET_2[0] ), .F0(\CPWMB8/g0_2_2 ), .F1(\CPWMB8/g0_1 ));
  CPWMA8_SLICE_191 \CPWMA8/SLICE_191 ( .D1(\CPWMA8/TIME_SET_2[3] ), 
    .C1(\CPWMA8/TIME_SET_2[2] ), .B1(\CPWMA8/TIME_SET_2[1] ), 
    .A1(\CPWMA8/TIME_SET_2[0] ), .D0(\CPWMA8/TIME_SET_2[3] ), 
    .C0(\CPWMA8/TIME_SET_2[2] ), .B0(\CPWMA8/TIME_SET_2[1] ), 
    .A0(\CPWMA8/TIME_SET_2[0] ), .F0(\CPWMA8/g0_2_2 ), .F1(\CPWMA8/g0_1 ));
  CPWMA8_SLICE_192 \CPWMA8/SLICE_192 ( .D1(\CPWMA8/TIME_SET_1[3] ), 
    .C1(\CPWMA8/TIME_SET_1[2] ), .B1(\CPWMA8/TIME_SET_1[1] ), 
    .A1(\CPWMA8/TIME_SET_1[0] ), .D0(\CPWMA8/TIME_SET_1[3] ), 
    .C0(\CPWMA8/TIME_SET_1[2] ), .B0(\CPWMA8/TIME_SET_1[1] ), 
    .A0(\CPWMA8/TIME_SET_1[0] ), .F0(\CPWMA8/g0_0_2 ), .F1(\CPWMA8/g0_3_1 ));
  CPWMB7_SLICE_193 \CPWMB7/SLICE_193 ( .D1(\CPWMB7/TIME_SET_2[3] ), 
    .C1(\CPWMB7/TIME_SET_2[2] ), .B1(\CPWMB7/TIME_SET_2[1] ), 
    .A1(\CPWMB7/TIME_SET_2[0] ), .D0(\CPWMB7/TIME_SET_2[3] ), 
    .C0(\CPWMB7/TIME_SET_2[2] ), .B0(\CPWMB7/TIME_SET_2[1] ), 
    .A0(\CPWMB7/TIME_SET_2[0] ), .F0(\CPWMB7/g0_2_2 ), .F1(\CPWMB7/g0_1 ));
  CPWMA7_SLICE_194 \CPWMA7/SLICE_194 ( .D1(\CPWMA7/TIME_SET_2[3] ), 
    .C1(\CPWMA7/TIME_SET_2[2] ), .B1(\CPWMA7/TIME_SET_2[1] ), 
    .A1(\CPWMA7/TIME_SET_2[0] ), .D0(\CPWMA7/TIME_SET_2[3] ), 
    .C0(\CPWMA7/TIME_SET_2[2] ), .B0(\CPWMA7/TIME_SET_2[1] ), 
    .A0(\CPWMA7/TIME_SET_2[0] ), .F0(\CPWMA7/g0_2_2 ), .F1(\CPWMA7/g0_1 ));
  CPWMA7_SLICE_195 \CPWMA7/SLICE_195 ( .D1(\CPWMA7/TIME_SET_1[3] ), 
    .C1(\CPWMA7/TIME_SET_1[2] ), .B1(\CPWMA7/TIME_SET_1[1] ), 
    .A1(\CPWMA7/TIME_SET_1[0] ), .D0(\CPWMA7/TIME_SET_1[3] ), 
    .C0(\CPWMA7/TIME_SET_1[2] ), .B0(\CPWMA7/TIME_SET_1[1] ), 
    .A0(\CPWMA7/TIME_SET_1[0] ), .F0(\CPWMA7/g0_0_2 ), .F1(\CPWMA7/g0_3_1 ));
  CPWMB6_SLICE_196 \CPWMB6/SLICE_196 ( .D1(\CPWMB6/TIME_SET_2[3] ), 
    .C1(\CPWMB6/TIME_SET_2[2] ), .B1(\CPWMB6/TIME_SET_2[1] ), 
    .A1(\CPWMB6/TIME_SET_2[0] ), .D0(\CPWMB6/TIME_SET_2[3] ), 
    .C0(\CPWMB6/TIME_SET_2[2] ), .B0(\CPWMB6/TIME_SET_2[1] ), 
    .A0(\CPWMB6/TIME_SET_2[0] ), .F0(\CPWMB6/g0_2_2 ), .F1(\CPWMB6/g0_1 ));
  CPWMA6_SLICE_197 \CPWMA6/SLICE_197 ( .D1(\CPWMA6/TIME_SET_1[3] ), 
    .C1(\CPWMA6/TIME_SET_1[2] ), .B1(\CPWMA6/TIME_SET_1[1] ), 
    .A1(\CPWMA6/TIME_SET_1[0] ), .D0(\CPWMA6/TIME_SET_1[3] ), 
    .C0(\CPWMA6/TIME_SET_1[2] ), .B0(\CPWMA6/TIME_SET_1[1] ), 
    .A0(\CPWMA6/TIME_SET_1[0] ), .F0(\CPWMA6/g0_2_2 ), .F1(\CPWMA6/g0_1 ));
  CPWMB5_SLICE_198 \CPWMB5/SLICE_198 ( .D1(\CPWMB5/TIME_SET_2[3] ), 
    .C1(\CPWMB5/TIME_SET_2[2] ), .B1(\CPWMB5/TIME_SET_2[1] ), 
    .A1(\CPWMB5/TIME_SET_2[0] ), .D0(\CPWMB5/TIME_SET_2[3] ), 
    .C0(\CPWMB5/TIME_SET_2[2] ), .B0(\CPWMB5/TIME_SET_2[1] ), 
    .A0(\CPWMB5/TIME_SET_2[0] ), .F0(\CPWMB5/g0_2_2 ), .F1(\CPWMB5/g0_1 ));
  CPWMA3_SLICE_199 \CPWMA3/SLICE_199 ( .D1(\CPWMA3/TIME_SET_2[3] ), 
    .C1(\CPWMA3/TIME_SET_2[2] ), .B1(\CPWMA3/TIME_SET_2[1] ), 
    .A1(\CPWMA3/TIME_SET_2[0] ), .D0(\CPWMA3/TIME_SET_2[3] ), 
    .C0(\CPWMA3/TIME_SET_2[2] ), .B0(\CPWMA3/TIME_SET_2[1] ), 
    .A0(\CPWMA3/TIME_SET_2[0] ), .F0(\CPWMA3/g0_2_2 ), .F1(\CPWMA3/g0_1 ));
  CPWMA1_SLICE_200 \CPWMA1/SLICE_200 ( .D1(\CPWMA1/TIME_SET_1[4] ), 
    .C1(\CPWMA1/TIME_SET_1[3] ), .B1(\CPWMA1/TIME_SET_1[1] ), 
    .A1(\CPWMA1/TIME_SET_1[0] ), .D0(\CPWMA1/TIME_SET_1[3] ), 
    .C0(\CPWMA1/TIME_SET_1[2] ), .B0(\CPWMA1/TIME_SET_1[1] ), 
    .A0(\CPWMA1/TIME_SET_1[0] ), .F0(\CPWMA1/un1_TIME_SET_1_ac0_5_1 ), 
    .F1(\CPWMA1/un1_TIME_SET_1_axbxc5_1 ));
  CPWMA3_SLICE_201 \CPWMA3/SLICE_201 ( .C1(\CPWMA3/TIME_SET_2[4] ), 
    .B1(\CPWMA3/TIME_SET_2[3] ), .A1(\CPWMA3/TIME_SET_2[2] ), 
    .C0(\CPWMA3/TIME_SET_2[5] ), .B0(\CPWMA3/TIME_SET_2[1] ), 
    .A0(\CPWMA3/TIME_SET_2[0] ), 
    .F0(\CPWMA3/un1_TIME_SET_2_axbxc6_a0_N_2L1_13 ), 
    .F1(\CPWMA3/un1_time_set_2lt6 ));
  CPWMA6_SLICE_202 \CPWMA6/SLICE_202 ( .C1(\CPWMA6/TIME_SET_1[4] ), 
    .B1(\CPWMA6/TIME_SET_1[3] ), .A1(\CPWMA6/TIME_SET_1[2] ), 
    .C0(\CPWMA6/TIME_SET_1[5] ), .B0(\CPWMA6/TIME_SET_1[1] ), 
    .A0(\CPWMA6/TIME_SET_1[0] ), 
    .F0(\CPWMA6/un1_TIME_SET_1_axbxc6_a0_N_2L1_11 ), .F1(\CPWMA6/un4_bpwmlt6 ));
  CPWMA7_SLICE_203 \CPWMA7/SLICE_203 ( .C1(\CPWMA7/TIME_SET_1[4] ), 
    .B1(\CPWMA7/TIME_SET_1[3] ), .A1(\CPWMA7/TIME_SET_1[2] ), 
    .C0(\CPWMA7/TIME_SET_1[5] ), .B0(\CPWMA7/TIME_SET_1[1] ), 
    .A0(\CPWMA7/TIME_SET_1[0] ), 
    .F0(\CPWMA7/un1_TIME_SET_1_axbxc6_a0_N_2L1_12 ), .F1(\CPWMA7/un4_bpwmlt6 ));
  CPWMB7_SLICE_204 \CPWMB7/SLICE_204 ( .C1(\CPWMB7/TIME_SET_2[4] ), 
    .B1(\CPWMB7/TIME_SET_2[3] ), .A1(\CPWMB7/TIME_SET_2[2] ), 
    .C0(\CPWMB7/TIME_SET_2[5] ), .B0(\CPWMB7/TIME_SET_2[1] ), 
    .A0(\CPWMB7/TIME_SET_2[0] ), 
    .F0(\CPWMB7/un1_TIME_SET_2_axbxc6_a0_N_2L1_10 ), 
    .F1(\CPWMB7/un1_time_set_2lt6 ));
  CPWMA8_SLICE_205 \CPWMA8/SLICE_205 ( .C1(\CPWMA8/TIME_SET_2[4] ), 
    .B1(\CPWMA8/TIME_SET_2[3] ), .A1(\CPWMA8/TIME_SET_2[2] ), 
    .C0(\CPWMA8/TIME_SET_2[5] ), .B0(\CPWMA8/TIME_SET_2[1] ), 
    .A0(\CPWMA8/TIME_SET_2[0] ), 
    .F0(\CPWMA8/un1_TIME_SET_2_axbxc6_a0_N_2L1_9 ), 
    .F1(\CPWMA8/un1_time_set_2lt6 ));
  CPWMA8_SLICE_206 \CPWMA8/SLICE_206 ( .C1(\CPWMA8/TIME_SET_1[4] ), 
    .B1(\CPWMA8/TIME_SET_1[3] ), .A1(\CPWMA8/TIME_SET_1[2] ), 
    .C0(\CPWMA8/TIME_SET_1[5] ), .B0(\CPWMA8/TIME_SET_1[1] ), 
    .A0(\CPWMA8/TIME_SET_1[0] ), 
    .F0(\CPWMA8/un1_TIME_SET_1_axbxc6_a0_N_2L1_13 ), .F1(\CPWMA8/un4_bpwmlt6 ));
  CPWMB8_SLICE_207 \CPWMB8/SLICE_207 ( .C1(\CPWMB8/TIME_SET_2[4] ), 
    .B1(\CPWMB8/TIME_SET_2[3] ), .A1(\CPWMB8/TIME_SET_2[2] ), 
    .C0(\CPWMB8/TIME_SET_2[5] ), .B0(\CPWMB8/TIME_SET_2[1] ), 
    .A0(\CPWMB8/TIME_SET_2[0] ), 
    .F0(\CPWMB8/un1_TIME_SET_2_axbxc6_a0_N_2L1_11 ), 
    .F1(\CPWMB8/un1_time_set_2lt6 ));
  CPWMA9_SLICE_208 \CPWMA9/SLICE_208 ( .C1(\CPWMA9/TIME_SET_2[4] ), 
    .B1(\CPWMA9/TIME_SET_2[3] ), .A1(\CPWMA9/TIME_SET_2[2] ), 
    .C0(\CPWMA9/TIME_SET_2[5] ), .B0(\CPWMA9/TIME_SET_2[1] ), 
    .A0(\CPWMA9/TIME_SET_2[0] ), 
    .F0(\CPWMA9/un1_TIME_SET_2_axbxc6_a0_N_2L1_12 ), 
    .F1(\CPWMA9/un1_time_set_2lt6 ));
  CPWMB9_SLICE_209 \CPWMB9/SLICE_209 ( .C1(\CPWMB9/TIME_SET_2[4] ), 
    .B1(\CPWMB9/TIME_SET_2[3] ), .A1(\CPWMB9/TIME_SET_2[2] ), 
    .C0(\CPWMB9/TIME_SET_2[5] ), .B0(\CPWMB9/TIME_SET_2[1] ), 
    .A0(\CPWMB9/TIME_SET_2[0] ), 
    .F0(\CPWMB9/un1_TIME_SET_2_axbxc6_a0_N_2L1_8 ), 
    .F1(\CPWMB9/un1_time_set_2lt6 ));
  CPWMA1_SLICE_210 \CPWMA1/SLICE_210 ( .D1(\CPWMA1/TIME_SET_2[4] ), 
    .C1(\CPWMA1/TIME_SET_2[3] ), .B1(\CPWMA1/TIME_SET_2[1] ), 
    .A1(\CPWMA1/TIME_SET_2[0] ), .C0(\CPWMA1/TIME_SET_2[5] ), 
    .B0(\CPWMA1/TIME_SET_2[4] ), .A0(\CPWMA1/TIME_SET_2[0] ), 
    .F0(\CPWMA1/un1_TIME_SET_2_axbxc6_a0_N_2L1 ), 
    .F1(\CPWMA1/un1_TIME_SET_2_axbxc5_1 ));
  CPWMA4_SLICE_211 \CPWMA4/SLICE_211 ( .D1(\CPWMA4/TIME_SET_2[4] ), 
    .C1(\CPWMA4/TIME_SET_2[3] ), .B1(\CPWMA4/TIME_SET_2[1] ), 
    .A1(\CPWMA4/TIME_SET_2[0] ), .C0(\CPWMA4/TIME_SET_2[5] ), 
    .B0(\CPWMA4/TIME_SET_2[4] ), .A0(\CPWMA4/TIME_SET_2[0] ), 
    .F0(\CPWMA4/un1_TIME_SET_2_axbxc6_a0_N_2L1_0 ), 
    .F1(\CPWMA4/un1_TIME_SET_2_axbxc5_1 ));
  CPWMA4_SLICE_212 \CPWMA4/SLICE_212 ( .D1(\CPWMA4/TIME_SET_1[4] ), 
    .C1(\CPWMA4/TIME_SET_1[3] ), .B1(\CPWMA4/TIME_SET_1[1] ), 
    .A1(\CPWMA4/TIME_SET_1[0] ), .C0(\CPWMA4/TIME_SET_1[5] ), 
    .B0(\CPWMA4/TIME_SET_1[4] ), .A0(\CPWMA4/TIME_SET_1[0] ), 
    .F0(\CPWMA4/un1_TIME_SET_1_axbxc6_a0_N_2L1 ), 
    .F1(\CPWMA4/un1_TIME_SET_1_axbxc5_1 ));
  CPWMA5_SLICE_213 \CPWMA5/SLICE_213 ( .D1(\CPWMA5/TIME_SET_2[4] ), 
    .C1(\CPWMA5/TIME_SET_2[3] ), .B1(\CPWMA5/TIME_SET_2[1] ), 
    .A1(\CPWMA5/TIME_SET_2[0] ), .C0(\CPWMA5/TIME_SET_2[5] ), 
    .B0(\CPWMA5/TIME_SET_2[4] ), .A0(\CPWMA5/TIME_SET_2[0] ), 
    .F0(\CPWMA5/un1_TIME_SET_2_axbxc6_a0_N_2L1_1 ), 
    .F1(\CPWMA5/un1_TIME_SET_2_axbxc5_1 ));
  CPWMA6_SLICE_214 \CPWMA6/SLICE_214 ( .D1(\CPWMA6/TIME_SET_2[4] ), 
    .C1(\CPWMA6/TIME_SET_2[3] ), .B1(\CPWMA6/TIME_SET_2[1] ), 
    .A1(\CPWMA6/TIME_SET_2[0] ), .C0(\CPWMA6/TIME_SET_2[5] ), 
    .B0(\CPWMA6/TIME_SET_2[4] ), .A0(\CPWMA6/TIME_SET_2[0] ), 
    .F0(\CPWMA6/un1_TIME_SET_2_axbxc6_a0_N_2L1_2 ), 
    .F1(\CPWMA6/un1_TIME_SET_2_axbxc5_1 ));
  CPWMB9_SLICE_215 \CPWMB9/SLICE_215 ( .C0(\CPWMB9/TIME_SET_1[4] ), 
    .B0(\CPWMB9/TIME_SET_1[3] ), .A0(\CPWMB9/TIME_SET_1[2] ), 
    .F0(\CPWMB9/un4_bpwmlt6 ));
  CPWMB9_SLICE_216 \CPWMB9/SLICE_216 ( .B0(\CPWMB9/TIME_SET_1[1] ), 
    .A0(\CPWMB9/TIME_SET_1[0] ), .F0(\CPWMB9/un1_TIME_SET_1_ac0_1_0 ));
  CPWMB9_SLICE_217 \CPWMB9/SLICE_217 ( .B0(\CPWMB9/TIME_SET_2[1] ), 
    .A0(\CPWMB9/TIME_SET_2[0] ), .F0(\CPWMB9/un1_TIME_SET_2_ac0_1_0 ));
  CPWMB9_SLICE_218 \CPWMB9/SLICE_218 ( .B0(\CPWMB9/TIME_SET_1[2] ), 
    .A0(\CPWMB9/TIME_SET_1[1] ), .F0(\CPWMB9/un1_TIME_SET_1_ac0_3_a0_1_0 ));
  CPWMB9_SLICE_219 \CPWMB9/SLICE_219 ( .B0(\CPWMB9/TIME_SET_2[6] ), 
    .A0(\CPWMB9/TIME_SET_2[5] ), .F0(\CPWMB9/un1_time_set_2lto6_0 ));
  CPWMB9_SLICE_220 \CPWMB9/SLICE_220 ( .B0(\CPWMB9/TIME_SET_1[6] ), 
    .A0(\CPWMB9/TIME_SET_1[5] ), .F0(\CPWMB9/un4_bpwmlto6_0 ));
  CPWMB9_SLICE_221 \CPWMB9/SLICE_221 ( .C0(\CPWMB9/TIME_SET_1[5] ), 
    .B0(\CPWMB9/TIME_SET_1[4] ), .A0(\CPWMB9/TIME_SET_1[1] ), 
    .F0(\CPWMB9/un1_TIME_SET_1_axbxc6_a0_N_2L1_0 ));
  CPWMB9_SLICE_222 \CPWMB9/SLICE_222 ( .B0(\CPWMB9/TIME_SET_2[4] ), 
    .A0(\CPWMB9/TIME_SET_2[3] ), .F0(\CPWMB9/un1_time_set_2lto4_x_14 ));
  CPWMB9_SLICE_223 \CPWMB9/SLICE_223 ( .B0(\CPWMB9/TIME_SET_1[4] ), 
    .A0(\CPWMB9/TIME_SET_1[3] ), .F0(\CPWMB9/un4_bpwmlto4_x_10 ));
  CPWMA9_SLICE_224 \CPWMA9/SLICE_224 ( .C0(\CPWMA9/TIME_SET_1[4] ), 
    .B0(\CPWMA9/TIME_SET_1[3] ), .A0(\CPWMA9/TIME_SET_1[2] ), 
    .F0(\CPWMA9/un4_bpwmlt6 ));
  CPWMA9_SLICE_225 \CPWMA9/SLICE_225 ( .B0(\CPWMA9/TIME_SET_1[1] ), 
    .A0(\CPWMA9/TIME_SET_1[0] ), .F0(\CPWMA9/un1_TIME_SET_1_ac0_1_0 ));
  CPWMA9_SLICE_226 \CPWMA9/SLICE_226 ( .B0(\CPWMA9/TIME_SET_2[1] ), 
    .A0(\CPWMA9/TIME_SET_2[0] ), .F0(\CPWMA9/un1_TIME_SET_2_ac0_1_0 ));
  CPWMA9_SLICE_227 \CPWMA9/SLICE_227 ( .B0(\CPWMA9/TIME_SET_1[2] ), 
    .A0(\CPWMA9/TIME_SET_1[1] ), .F0(\CPWMA9/un1_TIME_SET_1_ac0_3_a0_1_0 ));
  CPWMA9_SLICE_228 \CPWMA9/SLICE_228 ( .B0(\CPWMA9/TIME_SET_2[6] ), 
    .A0(\CPWMA9/TIME_SET_2[5] ), .F0(\CPWMA9/un1_time_set_2lto6_0 ));
  CPWMA9_SLICE_229 \CPWMA9/SLICE_229 ( .B0(\CPWMA9/TIME_SET_1[6] ), 
    .A0(\CPWMA9/TIME_SET_1[5] ), .F0(\CPWMA9/un4_bpwmlto6_0 ));
  CPWMA9_SLICE_230 \CPWMA9/SLICE_230 ( .C0(\CPWMA9/TIME_SET_1[5] ), 
    .B0(\CPWMA9/TIME_SET_1[4] ), .A0(\CPWMA9/TIME_SET_1[1] ), 
    .F0(\CPWMA9/un1_TIME_SET_1_axbxc6_a0_N_2L1_8 ));
  CPWMA9_SLICE_231 \CPWMA9/SLICE_231 ( .B0(\CPWMA9/TIME_SET_2[4] ), 
    .A0(\CPWMA9/TIME_SET_2[3] ), .F0(\CPWMA9/un1_time_set_2lto4_x_16 ));
  CPWMA9_SLICE_232 \CPWMA9/SLICE_232 ( .B0(\CPWMA9/TIME_SET_1[4] ), 
    .A0(\CPWMA9/TIME_SET_1[3] ), .F0(\CPWMA9/un4_bpwmlto4_x_11 ));
  CPWMB8_SLICE_233 \CPWMB8/SLICE_233 ( .C0(\CPWMB8/TIME_SET_1[4] ), 
    .B0(\CPWMB8/TIME_SET_1[3] ), .A0(\CPWMB8/TIME_SET_1[2] ), 
    .F0(\CPWMB8/un4_bpwmlt6 ));
  CPWMB8_SLICE_234 \CPWMB8/SLICE_234 ( .D0(\CPWMB8/TIME_SET_1[3] ), 
    .C0(\CPWMB8/TIME_SET_1[2] ), .B0(\CPWMB8/TIME_SET_1[1] ), 
    .A0(\CPWMB8/TIME_SET_1[0] ), .F0(\CPWMB8/un1_TIME_SET_1_axbxc4_4_tz_2 ));
  CPWMB8_SLICE_235 \CPWMB8/SLICE_235 ( .C0(\CPWMB8/TIME_SET_1[4] ), 
    .B0(\CPWMB8/TIME_SET_1[3] ), .A0(\CPWMB8/TIME_SET_1[0] ), 
    .F0(\CPWMB8/un1_TIME_SET_1_ac0_7_a0_1_0 ));
  CPWMB8_SLICE_236 \CPWMB8/SLICE_236 ( .B0(\CPWMB8/TIME_SET_1[6] ), 
    .A0(\CPWMB8/TIME_SET_1[5] ), .F0(\CPWMB8/un4_bpwmlto6_0 ));
  CPWMB8_SLICE_237 \CPWMB8/SLICE_237 ( .B0(\CPWMB8/TIME_SET_1[2] ), 
    .A0(\CPWMB8/TIME_SET_1[1] ), .F0(\CPWMB8/un1_TIME_SET_1_ac0_7_a0_1 ));
  CPWMB8_SLICE_238 \CPWMB8/SLICE_238 ( .B0(\CPWMB8/TIME_SET_1[1] ), 
    .A0(\CPWMB8/TIME_SET_1[0] ), .F0(\CPWMB8/un1_TIME_SET_1_ac0_1_0 ));
  CPWMB8_SLICE_239 \CPWMB8/SLICE_239 ( .B0(\CPWMB8/TIME_SET_2[1] ), 
    .A0(\CPWMB8/TIME_SET_2[0] ), .F0(\CPWMB8/un1_TIME_SET_2_ac0_1_0 ));
  CPWMB8_SLICE_240 \CPWMB8/SLICE_240 ( .B0(\CPWMB8/TIME_SET_2[6] ), 
    .A0(\CPWMB8/TIME_SET_2[5] ), .F0(\CPWMB8/un1_time_set_2lto6_0 ));
  CPWMB8_SLICE_241 \CPWMB8/SLICE_241 ( .C0(\CPWMB8/TIME_SET_1[5] ), 
    .B0(\CPWMB8/TIME_SET_1[4] ), .A0(\CPWMB8/TIME_SET_1[1] ), 
    .F0(\CPWMB8/un1_TIME_SET_1_axbxc6_a0_N_2L1_3 ));
  CPWMB8_SLICE_242 \CPWMB8/SLICE_242 ( .B0(\CPWMB8/TIME_SET_2[4] ), 
    .A0(\CPWMB8/TIME_SET_2[3] ), .F0(\CPWMB8/un1_time_set_2lto4_x_15 ));
  CPWMB8_SLICE_243 \CPWMB8/SLICE_243 ( .B0(\CPWMB8/TIME_SET_1[4] ), 
    .A0(\CPWMB8/TIME_SET_1[3] ), .F0(\CPWMB8/un4_bpwmlto4_x_7 ));
  CPWMB8_SLICE_244 \CPWMB8/SLICE_244 ( .D0(\CPWMB8/TIME_SET_1[6] ), 
    .C0(\CPWMB8/TIME_SET_1[5] ), .B0(\CPWMB8/TIME_SET_1[2] ), 
    .A0(\CPWMB8/TIME_SET_1[1] ), .F0(\CPWMB8/un1_TIME_SET_1_axbxc5_x1_7 ));
  CPWMA8_SLICE_245 \CPWMA8/SLICE_245 ( .B0(\CPWMA8/TIME_SET_2[1] ), 
    .A0(\CPWMA8/TIME_SET_2[0] ), .F0(\CPWMA8/un1_TIME_SET_2_ac0_1_0 ));
  CPWMA8_SLICE_246 \CPWMA8/SLICE_246 ( .B0(\CPWMA8/TIME_SET_1[1] ), 
    .A0(\CPWMA8/TIME_SET_1[0] ), .F0(\CPWMA8/un1_TIME_SET_1_ac0_1_0 ));
  CPWMA8_SLICE_247 \CPWMA8/SLICE_247 ( .B0(\CPWMA8/TIME_SET_2[6] ), 
    .A0(\CPWMA8/TIME_SET_2[5] ), .F0(\CPWMA8/un1_time_set_2lto6_0 ));
  CPWMA8_SLICE_248 \CPWMA8/SLICE_248 ( .B0(\CPWMA8/TIME_SET_1[6] ), 
    .A0(\CPWMA8/TIME_SET_1[5] ), .F0(\CPWMA8/un4_bpwmlto6_0 ));
  CPWMA8_SLICE_249 \CPWMA8/SLICE_249 ( .B0(\CPWMA8/TIME_SET_1[4] ), 
    .A0(\CPWMA8/TIME_SET_1[3] ), .F0(\CPWMA8/un4_bpwmlto4_x_16 ));
  CPWMA8_SLICE_250 \CPWMA8/SLICE_250 ( .B0(\CPWMA8/TIME_SET_2[4] ), 
    .A0(\CPWMA8/TIME_SET_2[3] ), .F0(\CPWMA8/un1_time_set_2lto4_x_11 ));
  CPWMB7_SLICE_251 \CPWMB7/SLICE_251 ( .C0(\CPWMB7/TIME_SET_1[4] ), 
    .B0(\CPWMB7/TIME_SET_1[3] ), .A0(\CPWMB7/TIME_SET_1[2] ), 
    .F0(\CPWMB7/un4_bpwmlt6 ));
  CPWMB7_SLICE_252 \CPWMB7/SLICE_252 ( .D0(\CPWMB7/TIME_SET_1[3] ), 
    .C0(\CPWMB7/TIME_SET_1[2] ), .B0(\CPWMB7/TIME_SET_1[1] ), 
    .A0(\CPWMB7/TIME_SET_1[0] ), .F0(\CPWMB7/un1_TIME_SET_1_axbxc4_4_tz_2 ));
  CPWMB7_SLICE_253 \CPWMB7/SLICE_253 ( .C0(\CPWMB7/TIME_SET_1[4] ), 
    .B0(\CPWMB7/TIME_SET_1[3] ), .A0(\CPWMB7/TIME_SET_1[0] ), 
    .F0(\CPWMB7/un1_TIME_SET_1_ac0_7_a0_1_0 ));
  CPWMB7_SLICE_254 \CPWMB7/SLICE_254 ( .B0(\CPWMB7/TIME_SET_1[6] ), 
    .A0(\CPWMB7/TIME_SET_1[5] ), .F0(\CPWMB7/un4_bpwmlto6_0 ));
  CPWMB7_SLICE_255 \CPWMB7/SLICE_255 ( .B0(\CPWMB7/TIME_SET_1[2] ), 
    .A0(\CPWMB7/TIME_SET_1[1] ), .F0(\CPWMB7/un1_TIME_SET_1_ac0_7_a0_1 ));
  CPWMB7_SLICE_256 \CPWMB7/SLICE_256 ( .B0(\CPWMB7/TIME_SET_1[1] ), 
    .A0(\CPWMB7/TIME_SET_1[0] ), .F0(\CPWMB7/un1_TIME_SET_1_ac0_1_0 ));
  CPWMB7_SLICE_257 \CPWMB7/SLICE_257 ( .B0(\CPWMB7/TIME_SET_2[1] ), 
    .A0(\CPWMB7/TIME_SET_2[0] ), .F0(\CPWMB7/un1_TIME_SET_2_ac0_1_0 ));
  CPWMB7_SLICE_258 \CPWMB7/SLICE_258 ( .B0(\CPWMB7/TIME_SET_2[6] ), 
    .A0(\CPWMB7/TIME_SET_2[5] ), .F0(\CPWMB7/un1_time_set_2lto6_0 ));
  CPWMB7_SLICE_259 \CPWMB7/SLICE_259 ( .C0(\CPWMB7/TIME_SET_1[5] ), 
    .B0(\CPWMB7/TIME_SET_1[4] ), .A0(\CPWMB7/TIME_SET_1[1] ), 
    .F0(\CPWMB7/un1_TIME_SET_1_axbxc6_a0_N_2L1_1 ));
  CPWMB7_SLICE_260 \CPWMB7/SLICE_260 ( .B0(\CPWMB7/TIME_SET_2[4] ), 
    .A0(\CPWMB7/TIME_SET_2[3] ), .F0(\CPWMB7/un1_time_set_2lto4_x_12 ));
  CPWMB7_SLICE_261 \CPWMB7/SLICE_261 ( .B0(\CPWMB7/TIME_SET_1[4] ), 
    .A0(\CPWMB7/TIME_SET_1[3] ), .F0(\CPWMB7/un4_bpwmlto4_x_5 ));
  CPWMB7_SLICE_262 \CPWMB7/SLICE_262 ( .D0(\CPWMB7/TIME_SET_1[6] ), 
    .C0(\CPWMB7/TIME_SET_1[5] ), .B0(\CPWMB7/TIME_SET_1[2] ), 
    .A0(\CPWMB7/TIME_SET_1[1] ), .F0(\CPWMB7/un1_TIME_SET_1_axbxc5_x1_6 ));
  CPWMA7_SLICE_263 \CPWMA7/SLICE_263 ( .C0(\CPWMA7/TIME_SET_2[4] ), 
    .B0(\CPWMA7/TIME_SET_2[3] ), .A0(\CPWMA7/TIME_SET_2[2] ), 
    .F0(\CPWMA7/un1_time_set_2lt6 ));
  CPWMA7_SLICE_264 \CPWMA7/SLICE_264 ( .B0(\CPWMA7/TIME_SET_2[1] ), 
    .A0(\CPWMA7/TIME_SET_2[0] ), .F0(\CPWMA7/un1_TIME_SET_2_ac0_1_0 ));
  CPWMA7_SLICE_265 \CPWMA7/SLICE_265 ( .B0(\CPWMA7/TIME_SET_2[2] ), 
    .A0(\CPWMA7/TIME_SET_2[1] ), .F0(\CPWMA7/un1_TIME_SET_2_ac0_3_a0_1_0 ));
  CPWMA7_SLICE_266 \CPWMA7/SLICE_266 ( .B0(\CPWMA7/TIME_SET_1[1] ), 
    .A0(\CPWMA7/TIME_SET_1[0] ), .F0(\CPWMA7/un1_TIME_SET_1_ac0_1_0 ));
  CPWMA7_SLICE_267 \CPWMA7/SLICE_267 ( .B0(\CPWMA7/TIME_SET_2[6] ), 
    .A0(\CPWMA7/TIME_SET_2[5] ), .F0(\CPWMA7/un1_time_set_2lto6_0 ));
  CPWMA7_SLICE_268 \CPWMA7/SLICE_268 ( .B0(\CPWMA7/TIME_SET_1[6] ), 
    .A0(\CPWMA7/TIME_SET_1[5] ), .F0(\CPWMA7/un4_bpwmlto6_0 ));
  CPWMA7_SLICE_269 \CPWMA7/SLICE_269 ( .C0(\CPWMA7/TIME_SET_2[5] ), 
    .B0(\CPWMA7/TIME_SET_2[4] ), .A0(\CPWMA7/TIME_SET_2[1] ), 
    .F0(\CPWMA7/un1_TIME_SET_2_axbxc6_a0_N_2L1_6 ));
  CPWMA7_SLICE_270 \CPWMA7/SLICE_270 ( .B0(\CPWMA7/TIME_SET_1[4] ), 
    .A0(\CPWMA7/TIME_SET_1[3] ), .F0(\CPWMA7/un4_bpwmlto4_x_15 ));
  CPWMA7_SLICE_271 \CPWMA7/SLICE_271 ( .B0(\CPWMA7/TIME_SET_2[4] ), 
    .A0(\CPWMA7/TIME_SET_2[3] ), .F0(\CPWMA7/un1_time_set_2lto4_x_3 ));
  CPWMB6_SLICE_272 \CPWMB6/SLICE_272 ( .C0(\CPWMB6/TIME_SET_2[4] ), 
    .B0(\CPWMB6/TIME_SET_2[3] ), .A0(\CPWMB6/TIME_SET_2[2] ), 
    .F0(\CPWMB6/un1_time_set_2lt6 ));
  CPWMB6_SLICE_273 \CPWMB6/SLICE_273 ( .C0(\CPWMB6/TIME_SET_1[4] ), 
    .B0(\CPWMB6/TIME_SET_1[3] ), .A0(\CPWMB6/TIME_SET_1[2] ), 
    .F0(\CPWMB6/un4_bpwmlt6 ));
  CPWMB6_SLICE_274 \CPWMB6/SLICE_274 ( .C0(\CPWMB6/TIME_SET_1[2] ), 
    .B0(\CPWMB6/TIME_SET_1[1] ), .A0(\CPWMB6/TIME_SET_1[0] ), 
    .F0(\CPWMB6/un1_TIME_SET_1_axbxc3_0_0_tz_1 ));
  CPWMB6_SLICE_275 \CPWMB6/SLICE_275 ( .B0(\CPWMB6/TIME_SET_1[6] ), 
    .A0(\CPWMB6/TIME_SET_1[5] ), .F0(\CPWMB6/un4_bpwmlto6_0 ));
  CPWMB6_SLICE_276 \CPWMB6/SLICE_276 ( .B0(\CPWMB6/TIME_SET_1[3] ), 
    .A0(\CPWMB6/TIME_SET_1[2] ), .F0(\CPWMB6/un1_TIME_SET_1_ac0_5_a0_0 ));
  CPWMB6_SLICE_277 \CPWMB6/SLICE_277 ( .B0(\CPWMB6/TIME_SET_1[1] ), 
    .A0(\CPWMB6/TIME_SET_1[0] ), .F0(\CPWMB6/un1_TIME_SET_1_ac0_1_0 ));
  CPWMB6_SLICE_278 \CPWMB6/SLICE_278 ( .B0(\CPWMB6/TIME_SET_2[1] ), 
    .A0(\CPWMB6/TIME_SET_2[0] ), .F0(\CPWMB6/un1_TIME_SET_2_ac0_1_0 ));
  CPWMB6_SLICE_279 \CPWMB6/SLICE_279 ( .D0(\CPWMB6/TIME_SET_1[4] ), 
    .C0(\CPWMB6/TIME_SET_1[3] ), .B0(\CPWMB6/TIME_SET_1[1] ), 
    .A0(\CPWMB6/TIME_SET_1[0] ), .F0(\CPWMB6/un1_TIME_SET_1_axbxc5_1 ));
  CPWMB6_SLICE_280 \CPWMB6/SLICE_280 ( .B0(\CPWMB6/TIME_SET_2[2] ), 
    .A0(\CPWMB6/TIME_SET_2[1] ), .F0(\CPWMB6/un1_TIME_SET_2_ac0_3_a0_1_0 ));
  CPWMB6_SLICE_281 \CPWMB6/SLICE_281 ( .B0(\CPWMB6/TIME_SET_2[6] ), 
    .A0(\CPWMB6/TIME_SET_2[5] ), .F0(\CPWMB6/un1_time_set_2lto6_0 ));
  CPWMB6_SLICE_282 \CPWMB6/SLICE_282 ( .C0(\CPWMB6/TIME_SET_2[5] ), 
    .B0(\CPWMB6/TIME_SET_2[4] ), .A0(\CPWMB6/TIME_SET_2[1] ), 
    .F0(\CPWMB6/un1_TIME_SET_2_axbxc6_a0_N_2L1_5 ));
  CPWMB6_SLICE_283 \CPWMB6/SLICE_283 ( .B0(\CPWMB6/TIME_SET_2[4] ), 
    .A0(\CPWMB6/TIME_SET_2[3] ), .F0(\CPWMB6/un1_time_set_2lto4_x_4 ));
  CPWMB6_SLICE_284 \CPWMB6/SLICE_284 ( .B0(\CPWMB6/TIME_SET_1[4] ), 
    .A0(\CPWMB6/TIME_SET_1[3] ), .F0(\CPWMB6/un4_bpwmlto4_x_0 ));
  CPWMA6_SLICE_285 \CPWMA6/SLICE_285 ( .C0(\CPWMA6/TIME_SET_2[4] ), 
    .B0(\CPWMA6/TIME_SET_2[3] ), .A0(\CPWMA6/TIME_SET_2[2] ), 
    .F0(\CPWMA6/un1_time_set_2lt6 ));
  CPWMA6_SLICE_286 \CPWMA6/SLICE_286 ( .B0(\CPWMA6/TIME_SET_2[6] ), 
    .A0(\CPWMA6/TIME_SET_2[5] ), .F0(\CPWMA6/un1_time_set_2lto6_0 ));
  CPWMA6_SLICE_287 \CPWMA6/SLICE_287 ( .B0(\CPWMA6/TIME_SET_2[1] ), 
    .A0(\CPWMA6/TIME_SET_2[0] ), .F0(\CPWMA6/un1_TIME_SET_2_ac0_1_out ));
  CPWMA6_SLICE_288 \CPWMA6/SLICE_288 ( .B0(\CPWMA6/TIME_SET_2[3] ), 
    .A0(\CPWMA6/TIME_SET_2[2] ), .F0(\CPWMA6/un1_TIME_SET_2_ac0_5_a0_0 ));
  CPWMA6_SLICE_289 \CPWMA6/SLICE_289 ( .B0(\CPWMA6/TIME_SET_1[1] ), 
    .A0(\CPWMA6/TIME_SET_1[0] ), .F0(\CPWMA6/un1_TIME_SET_1_ac0_1_0 ));
  CPWMA6_SLICE_290 \CPWMA6/SLICE_290 ( .B0(\CPWMA6/TIME_SET_1[6] ), 
    .A0(\CPWMA6/TIME_SET_1[5] ), .F0(\CPWMA6/un4_bpwmlto6_0 ));
  CPWMA6_SLICE_291 \CPWMA6/SLICE_291 ( .B0(\CPWMA6/TIME_SET_1[4] ), 
    .A0(\CPWMA6/TIME_SET_1[3] ), .F0(\CPWMA6/un4_bpwmlto4_x_14 ));
  CPWMA6_SLICE_292 \CPWMA6/SLICE_292 ( .B0(\CPWMA6/TIME_SET_2[4] ), 
    .A0(\CPWMA6/TIME_SET_2[3] ), .F0(\CPWMA6/un1_time_set_2lto4_x_8 ));
  CPWMB5_SLICE_293 \CPWMB5/SLICE_293 ( .C0(\CPWMB5/TIME_SET_2[4] ), 
    .B0(\CPWMB5/TIME_SET_2[3] ), .A0(\CPWMB5/TIME_SET_2[2] ), 
    .F0(\CPWMB5/un1_time_set_2lt6 ));
  CPWMB5_SLICE_294 \CPWMB5/SLICE_294 ( .C0(\CPWMB5/TIME_SET_1[4] ), 
    .B0(\CPWMB5/TIME_SET_1[3] ), .A0(\CPWMB5/TIME_SET_1[2] ), 
    .F0(\CPWMB5/un4_bpwmlt6 ));
  CPWMB5_SLICE_295 \CPWMB5/SLICE_295 ( .D0(\CPWMB5/TIME_SET_1[3] ), 
    .C0(\CPWMB5/TIME_SET_1[2] ), .B0(\CPWMB5/TIME_SET_1[1] ), 
    .A0(\CPWMB5/TIME_SET_1[0] ), .F0(\CPWMB5/un1_TIME_SET_1_axbxc4_4_tz_2 ));
  CPWMB5_SLICE_296 \CPWMB5/SLICE_296 ( .C0(\CPWMB5/TIME_SET_1[4] ), 
    .B0(\CPWMB5/TIME_SET_1[3] ), .A0(\CPWMB5/TIME_SET_1[0] ), 
    .F0(\CPWMB5/un1_TIME_SET_1_ac0_7_a0_1_0 ));
  CPWMB5_SLICE_297 \CPWMB5/SLICE_297 ( .B0(\CPWMB5/TIME_SET_1[6] ), 
    .A0(\CPWMB5/TIME_SET_1[5] ), .F0(\CPWMB5/un4_bpwmlto6_0 ));
  CPWMB5_SLICE_298 \CPWMB5/SLICE_298 ( .B0(\CPWMB5/TIME_SET_1[2] ), 
    .A0(\CPWMB5/TIME_SET_1[1] ), .F0(\CPWMB5/un1_TIME_SET_1_ac0_7_a0_1 ));
  CPWMB5_SLICE_299 \CPWMB5/SLICE_299 ( .B0(\CPWMB5/TIME_SET_1[1] ), 
    .A0(\CPWMB5/TIME_SET_1[0] ), .F0(\CPWMB5/un1_TIME_SET_1_ac0_1_0 ));
  CPWMB5_SLICE_300 \CPWMB5/SLICE_300 ( .B0(\CPWMB5/TIME_SET_2[1] ), 
    .A0(\CPWMB5/TIME_SET_2[0] ), .F0(\CPWMB5/un1_TIME_SET_2_ac0_1_0 ));
  CPWMB5_SLICE_301 \CPWMB5/SLICE_301 ( .B0(\CPWMB5/TIME_SET_2[2] ), 
    .A0(\CPWMB5/TIME_SET_2[1] ), .F0(\CPWMB5/un1_TIME_SET_2_ac0_3_a0_1_0 ));
  CPWMB5_SLICE_302 \CPWMB5/SLICE_302 ( .B0(\CPWMB5/TIME_SET_2[6] ), 
    .A0(\CPWMB5/TIME_SET_2[5] ), .F0(\CPWMB5/un1_time_set_2lto6_0 ));
  CPWMB5_SLICE_303 \CPWMB5/SLICE_303 ( .C0(\CPWMB5/TIME_SET_2[5] ), 
    .B0(\CPWMB5/TIME_SET_2[4] ), .A0(\CPWMB5/TIME_SET_2[1] ), 
    .F0(\CPWMB5/un1_TIME_SET_2_axbxc6_a0_N_2L1_7 ));
  CPWMB5_SLICE_304 \CPWMB5/SLICE_304 ( .C0(\CPWMB5/TIME_SET_1[5] ), 
    .B0(\CPWMB5/TIME_SET_1[4] ), .A0(\CPWMB5/TIME_SET_1[1] ), 
    .F0(\CPWMB5/un1_TIME_SET_1_axbxc6_a0_N_2L1_2 ));
  CPWMB5_SLICE_305 \CPWMB5/SLICE_305 ( .B0(\CPWMB5/TIME_SET_2[4] ), 
    .A0(\CPWMB5/TIME_SET_2[3] ), .F0(\CPWMB5/un1_time_set_2lto4_x_5 ));
  CPWMB5_SLICE_306 \CPWMB5/SLICE_306 ( .B0(\CPWMB5/TIME_SET_1[4] ), 
    .A0(\CPWMB5/TIME_SET_1[3] ), .F0(\CPWMB5/un4_bpwmlto4_x_2 ));
  CPWMB5_SLICE_307 \CPWMB5/SLICE_307 ( .D0(\CPWMB5/TIME_SET_1[6] ), 
    .C0(\CPWMB5/TIME_SET_1[5] ), .B0(\CPWMB5/TIME_SET_1[2] ), 
    .A0(\CPWMB5/TIME_SET_1[1] ), .F0(\CPWMB5/un1_TIME_SET_1_axbxc5_x1_0 ));
  CPWMA5_SLICE_308 \CPWMA5/SLICE_308 ( .C0(\CPWMA5/TIME_SET_1[4] ), 
    .B0(\CPWMA5/TIME_SET_1[3] ), .A0(\CPWMA5/TIME_SET_1[2] ), 
    .F0(\CPWMA5/un4_bpwmlt6 ));
  CPWMA5_SLICE_309 \CPWMA5/SLICE_309 ( .C0(\CPWMA5/TIME_SET_2[4] ), 
    .B0(\CPWMA5/TIME_SET_2[3] ), .A0(\CPWMA5/TIME_SET_2[2] ), 
    .F0(\CPWMA5/un1_time_set_2lt6 ));
  CPWMA5_SLICE_310 \CPWMA5/SLICE_310 ( .D0(\CPWMA5/TIME_SET_1[3] ), 
    .C0(\CPWMA5/TIME_SET_1[2] ), .B0(\CPWMA5/TIME_SET_1[1] ), 
    .A0(\CPWMA5/TIME_SET_1[0] ), .F0(\CPWMA5/un1_TIME_SET_1_axbxc4_4_tz_2 ));
  CPWMA5_SLICE_311 \CPWMA5/SLICE_311 ( .C0(\CPWMA5/TIME_SET_1[4] ), 
    .B0(\CPWMA5/TIME_SET_1[3] ), .A0(\CPWMA5/TIME_SET_1[0] ), 
    .F0(\CPWMA5/un1_TIME_SET_1_ac0_7_a0_1_0 ));
  CPWMA5_SLICE_312 \CPWMA5/SLICE_312 ( .B0(\CPWMA5/TIME_SET_2[6] ), 
    .A0(\CPWMA5/TIME_SET_2[5] ), .F0(\CPWMA5/un1_time_set_2lto6_0 ));
  CPWMA5_SLICE_313 \CPWMA5/SLICE_313 ( .B0(\CPWMA5/TIME_SET_1[6] ), 
    .A0(\CPWMA5/TIME_SET_1[5] ), .F0(\CPWMA5/un4_bpwmlto6_0 ));
  CPWMA5_SLICE_314 \CPWMA5/SLICE_314 ( .B0(\CPWMA5/TIME_SET_2[1] ), 
    .A0(\CPWMA5/TIME_SET_2[0] ), .F0(\CPWMA5/un1_TIME_SET_2_ac0_1_out ));
  CPWMA5_SLICE_315 \CPWMA5/SLICE_315 ( .B0(\CPWMA5/TIME_SET_1[2] ), 
    .A0(\CPWMA5/TIME_SET_1[1] ), .F0(\CPWMA5/un1_TIME_SET_1_ac0_7_a0_1 ));
  CPWMA5_SLICE_316 \CPWMA5/SLICE_316 ( .B0(\CPWMA5/TIME_SET_2[3] ), 
    .A0(\CPWMA5/TIME_SET_2[2] ), .F0(\CPWMA5/un1_TIME_SET_2_ac0_5_a0_0 ));
  CPWMA5_SLICE_317 \CPWMA5/SLICE_317 ( .B0(\CPWMA5/TIME_SET_1[1] ), 
    .A0(\CPWMA5/TIME_SET_1[0] ), .F0(\CPWMA5/un1_TIME_SET_1_ac0_1_0 ));
  CPWMA5_SLICE_318 \CPWMA5/SLICE_318 ( .C0(\CPWMA5/TIME_SET_1[5] ), 
    .B0(\CPWMA5/TIME_SET_1[4] ), .A0(\CPWMA5/TIME_SET_1[1] ), 
    .F0(\CPWMA5/un1_TIME_SET_1_axbxc6_a0_N_2L1_4 ));
  CPWMA5_SLICE_319 \CPWMA5/SLICE_319 ( .B0(\CPWMA5/TIME_SET_2[4] ), 
    .A0(\CPWMA5/TIME_SET_2[3] ), .F0(\CPWMA5/un1_time_set_2lto4_x_7 ));
  CPWMA5_SLICE_320 \CPWMA5/SLICE_320 ( .B0(\CPWMA5/TIME_SET_1[4] ), 
    .A0(\CPWMA5/TIME_SET_1[3] ), .F0(\CPWMA5/un4_bpwmlto4_x_3 ));
  CPWMA5_SLICE_321 \CPWMA5/SLICE_321 ( .D0(\CPWMA5/TIME_SET_1[6] ), 
    .C0(\CPWMA5/TIME_SET_1[5] ), .B0(\CPWMA5/TIME_SET_1[2] ), 
    .A0(\CPWMA5/TIME_SET_1[1] ), .F0(\CPWMA5/un1_TIME_SET_1_axbxc5_x1 ));
  CPWMB4_SLICE_322 \CPWMB4/SLICE_322 ( .C0(\CPWMB4/TIME_SET_2[4] ), 
    .B0(\CPWMB4/TIME_SET_2[3] ), .A0(\CPWMB4/TIME_SET_2[2] ), 
    .F0(\CPWMB4/un1_time_set_2lt6 ));
  CPWMB4_SLICE_323 \CPWMB4/SLICE_323 ( .C0(\CPWMB4/TIME_SET_1[4] ), 
    .B0(\CPWMB4/TIME_SET_1[3] ), .A0(\CPWMB4/TIME_SET_1[2] ), 
    .F0(\CPWMB4/un4_bpwmlt6 ));
  CPWMB4_SLICE_324 \CPWMB4/SLICE_324 ( .C0(\CPWMB4/TIME_SET_1[2] ), 
    .B0(\CPWMB4/TIME_SET_1[1] ), .A0(\CPWMB4/TIME_SET_1[0] ), 
    .F0(\CPWMB4/un1_TIME_SET_1_axbxc3_0_0_tz_1 ));
  CPWMB4_SLICE_325 \CPWMB4/SLICE_325 ( .D0(\CPWMB4/TIME_SET_2[3] ), 
    .C0(\CPWMB4/TIME_SET_2[2] ), .B0(\CPWMB4/TIME_SET_2[1] ), 
    .A0(\CPWMB4/TIME_SET_2[0] ), .F0(\CPWMB4/un1_TIME_SET_2_axbxc4_4_tz_2 ));
  CPWMB4_SLICE_326 \CPWMB4/SLICE_326 ( .C0(\CPWMB4/TIME_SET_2[4] ), 
    .B0(\CPWMB4/TIME_SET_2[3] ), .A0(\CPWMB4/TIME_SET_2[0] ), 
    .F0(\CPWMB4/un1_TIME_SET_2_ac0_7_a0_1_0 ));
  CPWMB4_SLICE_327 \CPWMB4/SLICE_327 ( .B0(\CPWMB4/TIME_SET_1[6] ), 
    .A0(\CPWMB4/TIME_SET_1[5] ), .F0(\CPWMB4/un4_bpwmlto6_0 ));
  CPWMB4_SLICE_328 \CPWMB4/SLICE_328 ( .B0(\CPWMB4/TIME_SET_2[6] ), 
    .A0(\CPWMB4/TIME_SET_2[5] ), .F0(\CPWMB4/un1_time_set_2lto6_0 ));
  CPWMB4_SLICE_329 \CPWMB4/SLICE_329 ( .B0(\CPWMB4/TIME_SET_2[2] ), 
    .A0(\CPWMB4/TIME_SET_2[1] ), .F0(\CPWMB4/un1_TIME_SET_2_ac0_7_a0_1 ));
  CPWMB4_SLICE_330 \CPWMB4/SLICE_330 ( .B0(\CPWMB4/TIME_SET_1[3] ), 
    .A0(\CPWMB4/TIME_SET_1[2] ), .F0(\CPWMB4/un1_TIME_SET_1_ac0_5_a0_0 ));
  CPWMB4_SLICE_331 \CPWMB4/SLICE_331 ( .B0(\CPWMB4/TIME_SET_2[1] ), 
    .A0(\CPWMB4/TIME_SET_2[0] ), .F0(\CPWMB4/un1_TIME_SET_2_ac0_1_0 ));
  CPWMB4_SLICE_332 \CPWMB4/SLICE_332 ( .B0(\CPWMB4/TIME_SET_1[1] ), 
    .A0(\CPWMB4/TIME_SET_1[0] ), .F0(\CPWMB4/un1_TIME_SET_1_ac0_1_0 ));
  CPWMB4_SLICE_333 \CPWMB4/SLICE_333 ( .D0(\CPWMB4/TIME_SET_1[4] ), 
    .C0(\CPWMB4/TIME_SET_1[3] ), .B0(\CPWMB4/TIME_SET_1[1] ), 
    .A0(\CPWMB4/TIME_SET_1[0] ), .F0(\CPWMB4/un1_TIME_SET_1_axbxc5_1 ));
  CPWMB4_SLICE_334 \CPWMB4/SLICE_334 ( .C0(\CPWMB4/TIME_SET_2[5] ), 
    .B0(\CPWMB4/TIME_SET_2[4] ), .A0(\CPWMB4/TIME_SET_2[1] ), 
    .F0(\CPWMB4/un1_TIME_SET_2_axbxc6_a0_N_2L1_4 ));
  CPWMB4_SLICE_335 \CPWMB4/SLICE_335 ( .B0(\CPWMB4/TIME_SET_2[4] ), 
    .A0(\CPWMB4/TIME_SET_2[3] ), .F0(\CPWMB4/un1_time_set_2lto4_x_1 ));
  CPWMB4_SLICE_336 \CPWMB4/SLICE_336 ( .B0(\CPWMB4/TIME_SET_1[4] ), 
    .A0(\CPWMB4/TIME_SET_1[3] ), .F0(\CPWMB4/un4_bpwmlto4_x ));
  CPWMB4_SLICE_337 \CPWMB4/SLICE_337 ( .D0(\CPWMB4/TIME_SET_2[6] ), 
    .C0(\CPWMB4/TIME_SET_2[5] ), .B0(\CPWMB4/TIME_SET_2[2] ), 
    .A0(\CPWMB4/TIME_SET_2[1] ), .F0(\CPWMB4/un1_TIME_SET_2_axbxc5_x1 ));
  CPWMA4_SLICE_338 \CPWMA4/SLICE_338 ( .C0(\CPWMA4/TIME_SET_1[4] ), 
    .B0(\CPWMA4/TIME_SET_1[3] ), .A0(\CPWMA4/TIME_SET_1[2] ), 
    .F0(\CPWMA4/un4_bpwmlt6 ));
  CPWMA4_SLICE_339 \CPWMA4/SLICE_339 ( .C0(\CPWMA4/TIME_SET_2[4] ), 
    .B0(\CPWMA4/TIME_SET_2[3] ), .A0(\CPWMA4/TIME_SET_2[2] ), 
    .F0(\CPWMA4/un1_time_set_2lt6 ));
  CPWMA4_SLICE_340 \CPWMA4/SLICE_340 ( .B0(\CPWMA4/TIME_SET_1[6] ), 
    .A0(\CPWMA4/TIME_SET_1[5] ), .F0(\CPWMA4/un4_bpwmlto6_0 ));
  CPWMA4_SLICE_341 \CPWMA4/SLICE_341 ( .B0(\CPWMA4/TIME_SET_2[6] ), 
    .A0(\CPWMA4/TIME_SET_2[5] ), .F0(\CPWMA4/un1_time_set_2lto6_0 ));
  CPWMA4_SLICE_342 \CPWMA4/SLICE_342 ( .B0(\CPWMA4/TIME_SET_2[1] ), 
    .A0(\CPWMA4/TIME_SET_2[0] ), .F0(\CPWMA4/un1_TIME_SET_2_ac0_1_out ));
  CPWMA4_SLICE_343 \CPWMA4/SLICE_343 ( .B0(\CPWMA4/TIME_SET_1[1] ), 
    .A0(\CPWMA4/TIME_SET_1[0] ), .F0(\CPWMA4/un1_TIME_SET_1_ac0_1_out ));
  CPWMA4_SLICE_344 \CPWMA4/SLICE_344 ( .B0(\CPWMA4/TIME_SET_2[3] ), 
    .A0(\CPWMA4/TIME_SET_2[2] ), .F0(\CPWMA4/un1_TIME_SET_2_ac0_5_a0_0 ));
  CPWMA4_SLICE_345 \CPWMA4/SLICE_345 ( .B0(\CPWMA4/TIME_SET_1[3] ), 
    .A0(\CPWMA4/TIME_SET_1[2] ), .F0(\CPWMA4/un1_TIME_SET_1_ac0_5_a0_0 ));
  CPWMA4_SLICE_346 \CPWMA4/SLICE_346 ( .B0(\CPWMA4/TIME_SET_2[4] ), 
    .A0(\CPWMA4/TIME_SET_2[3] ), .F0(\CPWMA4/un1_time_set_2lto4_x_6 ));
  CPWMA4_SLICE_347 \CPWMA4/SLICE_347 ( .B0(\CPWMA4/TIME_SET_1[4] ), 
    .A0(\CPWMA4/TIME_SET_1[3] ), .F0(\CPWMA4/un4_bpwmlto4_x_12 ));
  CPWMB3_SLICE_348 \CPWMB3/SLICE_348 ( .C0(\CPWMB3/TIME_SET_2[4] ), 
    .B0(\CPWMB3/TIME_SET_2[3] ), .A0(\CPWMB3/TIME_SET_2[2] ), 
    .F0(\CPWMB3/un1_time_set_2lt6 ));
  CPWMB3_SLICE_349 \CPWMB3/SLICE_349 ( .C0(\CPWMB3/TIME_SET_1[4] ), 
    .B0(\CPWMB3/TIME_SET_1[3] ), .A0(\CPWMB3/TIME_SET_1[2] ), 
    .F0(\CPWMB3/un4_bpwmlt6 ));
  CPWMB3_SLICE_350 \CPWMB3/SLICE_350 ( .D0(\CPWMB3/TIME_SET_1[3] ), 
    .C0(\CPWMB3/TIME_SET_1[2] ), .B0(\CPWMB3/TIME_SET_1[1] ), 
    .A0(\CPWMB3/TIME_SET_1[0] ), .F0(\CPWMB3/un1_TIME_SET_1_axbxc4_4_tz_2 ));
  CPWMB3_SLICE_351 \CPWMB3/SLICE_351 ( .D0(\CPWMB3/TIME_SET_2[3] ), 
    .C0(\CPWMB3/TIME_SET_2[2] ), .B0(\CPWMB3/TIME_SET_2[1] ), 
    .A0(\CPWMB3/TIME_SET_2[0] ), .F0(\CPWMB3/un1_TIME_SET_2_axbxc4_4_tz_2 ));
  CPWMB3_SLICE_352 \CPWMB3/SLICE_352 ( .C0(\CPWMB3/TIME_SET_1[4] ), 
    .B0(\CPWMB3/TIME_SET_1[3] ), .A0(\CPWMB3/TIME_SET_1[0] ), 
    .F0(\CPWMB3/un1_TIME_SET_1_ac0_7_a0_1_0 ));
  CPWMB3_SLICE_353 \CPWMB3/SLICE_353 ( .C0(\CPWMB3/TIME_SET_2[4] ), 
    .B0(\CPWMB3/TIME_SET_2[3] ), .A0(\CPWMB3/TIME_SET_2[0] ), 
    .F0(\CPWMB3/un1_TIME_SET_2_ac0_7_a0_1_0 ));
  CPWMB3_SLICE_354 \CPWMB3/SLICE_354 ( .B0(\CPWMB3/TIME_SET_2[6] ), 
    .A0(\CPWMB3/TIME_SET_2[5] ), .F0(\CPWMB3/un1_time_set_2lto6_0 ));
  CPWMB3_SLICE_355 \CPWMB3/SLICE_355 ( .B0(\CPWMB3/TIME_SET_1[6] ), 
    .A0(\CPWMB3/TIME_SET_1[5] ), .F0(\CPWMB3/un4_bpwmlto6_0 ));
  CPWMB3_SLICE_356 \CPWMB3/SLICE_356 ( .B0(\CPWMB3/TIME_SET_1[2] ), 
    .A0(\CPWMB3/TIME_SET_1[1] ), .F0(\CPWMB3/un1_TIME_SET_1_ac0_7_a0_1 ));
  CPWMB3_SLICE_357 \CPWMB3/SLICE_357 ( .B0(\CPWMB3/TIME_SET_2[2] ), 
    .A0(\CPWMB3/TIME_SET_2[1] ), .F0(\CPWMB3/un1_TIME_SET_2_ac0_7_a0_1 ));
  CPWMB3_SLICE_358 \CPWMB3/SLICE_358 ( .B0(\CPWMB3/TIME_SET_1[1] ), 
    .A0(\CPWMB3/TIME_SET_1[0] ), .F0(\CPWMB3/un1_TIME_SET_1_ac0_1_0 ));
  CPWMB3_SLICE_359 \CPWMB3/SLICE_359 ( .B0(\CPWMB3/TIME_SET_2[1] ), 
    .A0(\CPWMB3/TIME_SET_2[0] ), .F0(\CPWMB3/un1_TIME_SET_2_ac0_1_0 ));
  CPWMB3_SLICE_360 \CPWMB3/SLICE_360 ( .C0(\CPWMB3/TIME_SET_1[5] ), 
    .B0(\CPWMB3/TIME_SET_1[4] ), .A0(\CPWMB3/TIME_SET_1[1] ), 
    .F0(\CPWMB3/un1_TIME_SET_1_axbxc6_a0_N_2L1_10 ));
  CPWMB3_SLICE_361 \CPWMB3/SLICE_361 ( .C0(\CPWMB3/TIME_SET_2[5] ), 
    .B0(\CPWMB3/TIME_SET_2[4] ), .A0(\CPWMB3/TIME_SET_2[1] ), 
    .F0(\CPWMB3/un1_TIME_SET_2_axbxc6_a0_N_2L1_3 ));
  CPWMB3_SLICE_362 \CPWMB3/SLICE_362 ( .B0(\CPWMB3/TIME_SET_2[4] ), 
    .A0(\CPWMB3/TIME_SET_2[3] ), .F0(\CPWMB3/un1_time_set_2lto4_x_2 ));
  CPWMB3_SLICE_363 \CPWMB3/SLICE_363 ( .B0(\CPWMB3/TIME_SET_1[4] ), 
    .A0(\CPWMB3/TIME_SET_1[3] ), .F0(\CPWMB3/un4_bpwmlto4_x_6 ));
  CPWMB3_SLICE_364 \CPWMB3/SLICE_364 ( .D0(\CPWMB3/TIME_SET_2[6] ), 
    .C0(\CPWMB3/TIME_SET_2[5] ), .B0(\CPWMB3/TIME_SET_2[2] ), 
    .A0(\CPWMB3/TIME_SET_2[1] ), .F0(\CPWMB3/un1_TIME_SET_2_axbxc5_x1_0 ));
  CPWMB3_SLICE_365 \CPWMB3/SLICE_365 ( .D0(\CPWMB3/TIME_SET_1[6] ), 
    .C0(\CPWMB3/TIME_SET_1[5] ), .B0(\CPWMB3/TIME_SET_1[2] ), 
    .A0(\CPWMB3/TIME_SET_1[1] ), .F0(\CPWMB3/un1_TIME_SET_1_axbxc5_x1_4 ));
  CPWMA3_SLICE_366 \CPWMA3/SLICE_366 ( .C0(\CPWMA3/TIME_SET_1[4] ), 
    .B0(\CPWMA3/TIME_SET_1[3] ), .A0(\CPWMA3/TIME_SET_1[2] ), 
    .F0(\CPWMA3/un4_bpwmlt6 ));
  CPWMA3_SLICE_367 \CPWMA3/SLICE_367 ( .D0(\CPWMA3/TIME_SET_1[3] ), 
    .C0(\CPWMA3/TIME_SET_1[2] ), .B0(\CPWMA3/TIME_SET_1[1] ), 
    .A0(\CPWMA3/TIME_SET_1[0] ), .F0(\CPWMA3/un1_TIME_SET_1_axbxc4_4_tz_2 ));
  CPWMA3_SLICE_368 \CPWMA3/SLICE_368 ( .C0(\CPWMA3/TIME_SET_1[4] ), 
    .B0(\CPWMA3/TIME_SET_1[3] ), .A0(\CPWMA3/TIME_SET_1[0] ), 
    .F0(\CPWMA3/un1_TIME_SET_1_ac0_7_a0_1_0 ));
  CPWMA3_SLICE_369 \CPWMA3/SLICE_369 ( .B0(\CPWMA3/TIME_SET_1[6] ), 
    .A0(\CPWMA3/TIME_SET_1[5] ), .F0(\CPWMA3/un4_bpwmlto6_0 ));
  CPWMA3_SLICE_370 \CPWMA3/SLICE_370 ( .B0(\CPWMA3/TIME_SET_1[2] ), 
    .A0(\CPWMA3/TIME_SET_1[1] ), .F0(\CPWMA3/un1_TIME_SET_1_ac0_7_a0_1 ));
  CPWMA3_SLICE_371 \CPWMA3/SLICE_371 ( .B0(\CPWMA3/TIME_SET_1[1] ), 
    .A0(\CPWMA3/TIME_SET_1[0] ), .F0(\CPWMA3/un1_TIME_SET_1_ac0_1_0 ));
  CPWMA3_SLICE_372 \CPWMA3/SLICE_372 ( .B0(\CPWMA3/TIME_SET_2[1] ), 
    .A0(\CPWMA3/TIME_SET_2[0] ), .F0(\CPWMA3/un1_TIME_SET_2_ac0_1_0 ));
  CPWMA3_SLICE_373 \CPWMA3/SLICE_373 ( .B0(\CPWMA3/TIME_SET_2[6] ), 
    .A0(\CPWMA3/TIME_SET_2[5] ), .F0(\CPWMA3/un1_time_set_2lto6_0 ));
  CPWMA3_SLICE_374 \CPWMA3/SLICE_374 ( .C0(\CPWMA3/TIME_SET_1[5] ), 
    .B0(\CPWMA3/TIME_SET_1[4] ), .A0(\CPWMA3/TIME_SET_1[1] ), 
    .F0(\CPWMA3/un1_TIME_SET_1_axbxc6_a0_N_2L1_5 ));
  CPWMA3_SLICE_375 \CPWMA3/SLICE_375 ( .B0(\CPWMA3/TIME_SET_2[4] ), 
    .A0(\CPWMA3/TIME_SET_2[3] ), .F0(\CPWMA3/un1_time_set_2lto4_x_13 ));
  CPWMA3_SLICE_376 \CPWMA3/SLICE_376 ( .B0(\CPWMA3/TIME_SET_1[4] ), 
    .A0(\CPWMA3/TIME_SET_1[3] ), .F0(\CPWMA3/un4_bpwmlto4_x_1 ));
  CPWMA3_SLICE_377 \CPWMA3/SLICE_377 ( .D0(\CPWMA3/TIME_SET_1[6] ), 
    .C0(\CPWMA3/TIME_SET_1[5] ), .B0(\CPWMA3/TIME_SET_1[2] ), 
    .A0(\CPWMA3/TIME_SET_1[1] ), .F0(\CPWMA3/un1_TIME_SET_1_axbxc5_x1_1 ));
  CPWMB2_SLICE_378 \CPWMB2/SLICE_378 ( .C0(\CPWMB2/TIME_SET_2[4] ), 
    .B0(\CPWMB2/TIME_SET_2[3] ), .A0(\CPWMB2/TIME_SET_2[2] ), 
    .F0(\CPWMB2/un1_time_set_2lt6 ));
  CPWMB2_SLICE_379 \CPWMB2/SLICE_379 ( .C0(\CPWMB2/TIME_SET_1[4] ), 
    .B0(\CPWMB2/TIME_SET_1[3] ), .A0(\CPWMB2/TIME_SET_1[2] ), 
    .F0(\CPWMB2/un4_bpwmlt6 ));
  CPWMB2_SLICE_380 \CPWMB2/SLICE_380 ( .D0(\CPWMB2/TIME_SET_1[3] ), 
    .C0(\CPWMB2/TIME_SET_1[2] ), .B0(\CPWMB2/TIME_SET_1[1] ), 
    .A0(\CPWMB2/TIME_SET_1[0] ), .F0(\CPWMB2/un1_TIME_SET_1_axbxc4_4_tz_2 ));
  CPWMB2_SLICE_381 \CPWMB2/SLICE_381 ( .C0(\CPWMB2/TIME_SET_1[4] ), 
    .B0(\CPWMB2/TIME_SET_1[3] ), .A0(\CPWMB2/TIME_SET_1[0] ), 
    .F0(\CPWMB2/un1_TIME_SET_1_ac0_7_a0_1_0 ));
  CPWMB2_SLICE_382 \CPWMB2/SLICE_382 ( .B0(\CPWMB2/TIME_SET_1[6] ), 
    .A0(\CPWMB2/TIME_SET_1[5] ), .F0(\CPWMB2/un4_bpwmlto6_0 ));
  CPWMB2_SLICE_383 \CPWMB2/SLICE_383 ( .B0(\CPWMB2/TIME_SET_2[6] ), 
    .A0(\CPWMB2/TIME_SET_2[5] ), .F0(\CPWMB2/un1_time_set_2lto6_0 ));
  CPWMB2_SLICE_384 \CPWMB2/SLICE_384 ( .B0(\CPWMB2/TIME_SET_2[1] ), 
    .A0(\CPWMB2/TIME_SET_2[0] ), .F0(\CPWMB2/un1_TIME_SET_2_ac0_1_out ));
  CPWMB2_SLICE_385 \CPWMB2/SLICE_385 ( .B0(\CPWMB2/TIME_SET_1[2] ), 
    .A0(\CPWMB2/TIME_SET_1[1] ), .F0(\CPWMB2/un1_TIME_SET_1_ac0_7_a0_1 ));
  CPWMB2_SLICE_386 \CPWMB2/SLICE_386 ( .B0(\CPWMB2/TIME_SET_2[3] ), 
    .A0(\CPWMB2/TIME_SET_2[2] ), .F0(\CPWMB2/un1_TIME_SET_2_ac0_5_a0_0 ));
  CPWMB2_SLICE_387 \CPWMB2/SLICE_387 ( .B0(\CPWMB2/TIME_SET_1[1] ), 
    .A0(\CPWMB2/TIME_SET_1[0] ), .F0(\CPWMB2/un1_TIME_SET_1_ac0_1_0 ));
  CPWMB2_SLICE_388 \CPWMB2/SLICE_388 ( .D0(\CPWMB2/TIME_SET_2[4] ), 
    .C0(\CPWMB2/TIME_SET_2[3] ), .B0(\CPWMB2/TIME_SET_2[1] ), 
    .A0(\CPWMB2/TIME_SET_2[0] ), .F0(\CPWMB2/un1_TIME_SET_2_axbxc5_1 ));
  CPWMB2_SLICE_389 \CPWMB2/SLICE_389 ( .C0(\CPWMB2/TIME_SET_1[5] ), 
    .B0(\CPWMB2/TIME_SET_1[4] ), .A0(\CPWMB2/TIME_SET_1[1] ), 
    .F0(\CPWMB2/un1_TIME_SET_1_axbxc6_a0_N_2L1_9 ));
  CPWMB2_SLICE_390 \CPWMB2/SLICE_390 ( .B0(\CPWMB2/TIME_SET_2[4] ), 
    .A0(\CPWMB2/TIME_SET_2[3] ), .F0(\CPWMB2/un1_time_set_2lto4_x_10 ));
  CPWMB2_SLICE_391 \CPWMB2/SLICE_391 ( .B0(\CPWMB2/TIME_SET_1[4] ), 
    .A0(\CPWMB2/TIME_SET_1[3] ), .F0(\CPWMB2/un4_bpwmlto4_x_4 ));
  CPWMB2_SLICE_392 \CPWMB2/SLICE_392 ( .D0(\CPWMB2/TIME_SET_1[6] ), 
    .C0(\CPWMB2/TIME_SET_1[5] ), .B0(\CPWMB2/TIME_SET_1[2] ), 
    .A0(\CPWMB2/TIME_SET_1[1] ), .F0(\CPWMB2/un1_TIME_SET_1_axbxc5_x1_5 ));
  CPWMA2_SLICE_393 \CPWMA2/SLICE_393 ( .C0(\CPWMA2/TIME_SET_1[4] ), 
    .B0(\CPWMA2/TIME_SET_1[3] ), .A0(\CPWMA2/TIME_SET_1[2] ), 
    .F0(\CPWMA2/un4_bpwmlt6 ));
  CPWMA2_SLICE_394 \CPWMA2/SLICE_394 ( .C0(\CPWMA2/TIME_SET_2[4] ), 
    .B0(\CPWMA2/TIME_SET_2[3] ), .A0(\CPWMA2/TIME_SET_2[2] ), 
    .F0(\CPWMA2/un1_time_set_2lt6 ));
  CPWMA2_SLICE_395 \CPWMA2/SLICE_395 ( .C0(\CPWMA2/TIME_SET_2[2] ), 
    .B0(\CPWMA2/TIME_SET_2[1] ), .A0(\CPWMA2/TIME_SET_2[0] ), 
    .F0(\CPWMA2/un1_TIME_SET_2_axbxc3_0_0_tz_1 ));
  CPWMA2_SLICE_396 \CPWMA2/SLICE_396 ( .D0(\CPWMA2/TIME_SET_1[3] ), 
    .C0(\CPWMA2/TIME_SET_1[2] ), .B0(\CPWMA2/TIME_SET_1[1] ), 
    .A0(\CPWMA2/TIME_SET_1[0] ), .F0(\CPWMA2/un1_TIME_SET_1_axbxc4_4_tz_2 ));
  CPWMA2_SLICE_397 \CPWMA2/SLICE_397 ( .C0(\CPWMA2/TIME_SET_1[4] ), 
    .B0(\CPWMA2/TIME_SET_1[3] ), .A0(\CPWMA2/TIME_SET_1[0] ), 
    .F0(\CPWMA2/un1_TIME_SET_1_ac0_7_a0_1_0 ));
  CPWMA2_SLICE_398 \CPWMA2/SLICE_398 ( .B0(\CPWMA2/TIME_SET_2[6] ), 
    .A0(\CPWMA2/TIME_SET_2[5] ), .F0(\CPWMA2/un1_time_set_2lto6_0 ));
  CPWMA2_SLICE_399 \CPWMA2/SLICE_399 ( .B0(\CPWMA2/TIME_SET_1[6] ), 
    .A0(\CPWMA2/TIME_SET_1[5] ), .F0(\CPWMA2/un4_bpwmlto6_0 ));
  CPWMA2_SLICE_400 \CPWMA2/SLICE_400 ( .B0(\CPWMA2/TIME_SET_1[2] ), 
    .A0(\CPWMA2/TIME_SET_1[1] ), .F0(\CPWMA2/un1_TIME_SET_1_ac0_7_a0_1 ));
  CPWMA2_SLICE_401 \CPWMA2/SLICE_401 ( .B0(\CPWMA2/TIME_SET_2[3] ), 
    .A0(\CPWMA2/TIME_SET_2[2] ), .F0(\CPWMA2/un1_TIME_SET_2_ac0_5_a0_0 ));
  CPWMA2_SLICE_402 \CPWMA2/SLICE_402 ( .B0(\CPWMA2/TIME_SET_2[1] ), 
    .A0(\CPWMA2/TIME_SET_2[0] ), .F0(\CPWMA2/un1_TIME_SET_2_ac0_1_0 ));
  CPWMA2_SLICE_403 \CPWMA2/SLICE_403 ( .B0(\CPWMA2/TIME_SET_1[1] ), 
    .A0(\CPWMA2/TIME_SET_1[0] ), .F0(\CPWMA2/un1_TIME_SET_1_ac0_1_0 ));
  CPWMA2_SLICE_404 \CPWMA2/SLICE_404 ( .D0(\CPWMA2/TIME_SET_2[4] ), 
    .C0(\CPWMA2/TIME_SET_2[3] ), .B0(\CPWMA2/TIME_SET_2[1] ), 
    .A0(\CPWMA2/TIME_SET_2[0] ), .F0(\CPWMA2/un1_TIME_SET_2_axbxc5_1 ));
  CPWMA2_SLICE_405 \CPWMA2/SLICE_405 ( .C0(\CPWMA2/TIME_SET_1[5] ), 
    .B0(\CPWMA2/TIME_SET_1[4] ), .A0(\CPWMA2/TIME_SET_1[1] ), 
    .F0(\CPWMA2/un1_TIME_SET_1_axbxc6_a0_N_2L1_6 ));
  CPWMA2_SLICE_406 \CPWMA2/SLICE_406 ( .B0(\CPWMA2/TIME_SET_1[4] ), 
    .A0(\CPWMA2/TIME_SET_1[3] ), .F0(\CPWMA2/un4_bpwmlto4_x_8 ));
  CPWMA2_SLICE_407 \CPWMA2/SLICE_407 ( .B0(\CPWMA2/TIME_SET_2[4] ), 
    .A0(\CPWMA2/TIME_SET_2[3] ), .F0(\CPWMA2/un1_time_set_2lto4_x ));
  CPWMA2_SLICE_408 \CPWMA2/SLICE_408 ( .D0(\CPWMA2/TIME_SET_1[6] ), 
    .C0(\CPWMA2/TIME_SET_1[5] ), .B0(\CPWMA2/TIME_SET_1[2] ), 
    .A0(\CPWMA2/TIME_SET_1[1] ), .F0(\CPWMA2/un1_TIME_SET_1_axbxc5_x1_3 ));
  CPWMB1_SLICE_409 \CPWMB1/SLICE_409 ( .C0(\CPWMB1/TIME_SET_2[4] ), 
    .B0(\CPWMB1/TIME_SET_2[3] ), .A0(\CPWMB1/TIME_SET_2[2] ), 
    .F0(\CPWMB1/un1_time_set_2lt6 ));
  CPWMB1_SLICE_410 \CPWMB1/SLICE_410 ( .C0(\CPWMB1/TIME_SET_1[4] ), 
    .B0(\CPWMB1/TIME_SET_1[3] ), .A0(\CPWMB1/TIME_SET_1[2] ), 
    .F0(\CPWMB1/un4_bpwmlt6 ));
  CPWMB1_SLICE_411 \CPWMB1/SLICE_411 ( .C0(\CPWMB1/TIME_SET_2[2] ), 
    .B0(\CPWMB1/TIME_SET_2[1] ), .A0(\CPWMB1/TIME_SET_2[0] ), 
    .F0(\CPWMB1/un1_TIME_SET_2_axbxc3_0_0_tz_1 ));
  CPWMB1_SLICE_412 \CPWMB1/SLICE_412 ( .D0(\CPWMB1/TIME_SET_1[3] ), 
    .C0(\CPWMB1/TIME_SET_1[2] ), .B0(\CPWMB1/TIME_SET_1[1] ), 
    .A0(\CPWMB1/TIME_SET_1[0] ), .F0(\CPWMB1/un1_TIME_SET_1_axbxc4_4_tz_2 ));
  CPWMB1_SLICE_413 \CPWMB1/SLICE_413 ( .C0(\CPWMB1/TIME_SET_1[4] ), 
    .B0(\CPWMB1/TIME_SET_1[3] ), .A0(\CPWMB1/TIME_SET_1[0] ), 
    .F0(\CPWMB1/un1_TIME_SET_1_ac0_7_a0_1_0 ));
  CPWMB1_SLICE_414 \CPWMB1/SLICE_414 ( .B0(\CPWMB1/TIME_SET_2[6] ), 
    .A0(\CPWMB1/TIME_SET_2[5] ), .F0(\CPWMB1/un1_time_set_2lto6_0 ));
  CPWMB1_SLICE_415 \CPWMB1/SLICE_415 ( .B0(\CPWMB1/TIME_SET_1[6] ), 
    .A0(\CPWMB1/TIME_SET_1[5] ), .F0(\CPWMB1/un4_bpwmlto6_0 ));
  CPWMB1_SLICE_416 \CPWMB1/SLICE_416 ( .B0(\CPWMB1/TIME_SET_1[2] ), 
    .A0(\CPWMB1/TIME_SET_1[1] ), .F0(\CPWMB1/un1_TIME_SET_1_ac0_7_a0_1 ));
  CPWMB1_SLICE_417 \CPWMB1/SLICE_417 ( .B0(\CPWMB1/TIME_SET_2[3] ), 
    .A0(\CPWMB1/TIME_SET_2[2] ), .F0(\CPWMB1/un1_TIME_SET_2_ac0_5_a0_0 ));
  CPWMB1_SLICE_418 \CPWMB1/SLICE_418 ( .B0(\CPWMB1/TIME_SET_1[1] ), 
    .A0(\CPWMB1/TIME_SET_1[0] ), .F0(\CPWMB1/un1_TIME_SET_1_ac0_1_0 ));
  CPWMB1_SLICE_419 \CPWMB1/SLICE_419 ( .B0(\CPWMB1/TIME_SET_2[1] ), 
    .A0(\CPWMB1/TIME_SET_2[0] ), .F0(\CPWMB1/un1_TIME_SET_2_ac0_1_0 ));
  CPWMB1_SLICE_420 \CPWMB1/SLICE_420 ( .D0(\CPWMB1/TIME_SET_2[4] ), 
    .C0(\CPWMB1/TIME_SET_2[3] ), .B0(\CPWMB1/TIME_SET_2[1] ), 
    .A0(\CPWMB1/TIME_SET_2[0] ), .F0(\CPWMB1/un1_TIME_SET_2_axbxc5_1 ));
  CPWMB1_SLICE_421 \CPWMB1/SLICE_421 ( .C0(\CPWMB1/TIME_SET_1[5] ), 
    .B0(\CPWMB1/TIME_SET_1[4] ), .A0(\CPWMB1/TIME_SET_1[1] ), 
    .F0(\CPWMB1/un1_TIME_SET_1_axbxc6_a0_N_2L1_7 ));
  CPWMB1_SLICE_422 \CPWMB1/SLICE_422 ( .B0(\CPWMB1/TIME_SET_1[4] ), 
    .A0(\CPWMB1/TIME_SET_1[3] ), .F0(\CPWMB1/un4_bpwmlto4_x_9 ));
  CPWMB1_SLICE_423 \CPWMB1/SLICE_423 ( .B0(\CPWMB1/TIME_SET_2[4] ), 
    .A0(\CPWMB1/TIME_SET_2[3] ), .F0(\CPWMB1/un1_time_set_2lto4_x_0 ));
  CPWMB1_SLICE_424 \CPWMB1/SLICE_424 ( .D0(\CPWMB1/TIME_SET_1[6] ), 
    .C0(\CPWMB1/TIME_SET_1[5] ), .B0(\CPWMB1/TIME_SET_1[2] ), 
    .A0(\CPWMB1/TIME_SET_1[1] ), .F0(\CPWMB1/un1_TIME_SET_1_axbxc5_x1_2 ));
  CPWMA1_SLICE_425 \CPWMA1/SLICE_425 ( .C0(\CPWMA1/TIME_SET_2[4] ), 
    .B0(\CPWMA1/TIME_SET_2[3] ), .A0(\CPWMA1/TIME_SET_2[2] ), 
    .F0(\CPWMA1/un1_time_set_2lt6 ));
  CPWMA1_SLICE_426 \CPWMA1/SLICE_426 ( .C0(\CPWMA1/TIME_SET_1[4] ), 
    .B0(\CPWMA1/TIME_SET_1[3] ), .A0(\CPWMA1/TIME_SET_1[2] ), 
    .F0(\CPWMA1/un4_bpwmlt6 ));
  CPWMA1_SLICE_427 \CPWMA1/SLICE_427 ( .B0(\CPWMA1/TIME_SET_2[6] ), 
    .A0(\CPWMA1/TIME_SET_2[5] ), .F0(\CPWMA1/un1_time_set_2lto6_0 ));
  CPWMA1_SLICE_428 \CPWMA1/SLICE_428 ( .B0(\CPWMA1/TIME_SET_1[6] ), 
    .A0(\CPWMA1/TIME_SET_1[5] ), .F0(\CPWMA1/un4_bpwmlto6_0 ));
  CPWMA1_SLICE_429 \CPWMA1/SLICE_429 ( .B0(\CPWMA1/TIME_SET_2[1] ), 
    .A0(\CPWMA1/TIME_SET_2[0] ), .F0(\CPWMA1/un1_TIME_SET_2_ac0_1_out ));
  CPWMA1_SLICE_430 \CPWMA1/SLICE_430 ( .B0(\CPWMA1/TIME_SET_1[1] ), 
    .A0(\CPWMA1/TIME_SET_1[0] ), .F0(\CPWMA1/un1_TIME_SET_1_ac0_1_out ));
  CPWMA1_SLICE_431 \CPWMA1/SLICE_431 ( .B0(\CPWMA1/TIME_SET_2[3] ), 
    .A0(\CPWMA1/TIME_SET_2[2] ), .F0(\CPWMA1/un1_TIME_SET_2_ac0_5_a0_0 ));
  CPWMA1_SLICE_432 \CPWMA1/SLICE_432 ( .B0(\CPWMA1/TIME_SET_2[4] ), 
    .A0(\CPWMA1/TIME_SET_2[3] ), .F0(\CPWMA1/un1_time_set_2lto4_x_9 ));
  CPWMA1_SLICE_433 \CPWMA1/SLICE_433 ( .B0(\CPWMA1/TIME_SET_1[4] ), 
    .A0(\CPWMA1/TIME_SET_1[3] ), .F0(\CPWMA1/un4_bpwmlto4_x_13 ));
  SLICE_434 SLICE_434( .F0(GND));
  IO20_D IO20_D_I( .PADDO(GND), .IO20_D(IO20_D));
  IO15_D IO15_D_I( .PADDO(GND), .IO15_D(IO15_D));
  IO23_C IO23_C_I( .PADDO(GND), .IO23_C(IO23_C));
  IO22_C IO22_C_I( .PADDO(GND), .IO22_C(IO22_C));
  IO21_C IO21_C_I( .PADDO(GND), .IO21_C(IO21_C));
  IO20_C IO20_C_I( .PADDO(GND), .IO20_C(IO20_C));
  IO19_C IO19_C_I( .PADDO(GND), .IO19_C(IO19_C));
  IO18_C IO18_C_I( .PADDO(GND), .IO18_C(IO18_C));
  IO17_C IO17_C_I( .PADDO(GND), .IO17_C(IO17_C));
  IO16_C IO16_C_I( .PADDO(GND), .IO16_C(IO16_C));
  IO15_C IO15_C_I( .PADDO(GND), .IO15_C(IO15_C));
  IO14_C IO14_C_I( .PADDO(GND), .IO14_C(IO14_C));
  IO13_C IO13_C_I( .PADDO(GND), .IO13_C(IO13_C));
  IO12_C IO12_C_I( .PADDO(GND), .IO12_C(IO12_C));
  IO8_C IO8_C_I( .PADDO(GND), .IO8_C(IO8_C));
  IO7_C IO7_C_I( .PADDO(GND), .IO7_C(IO7_C));
  IO6_C IO6_C_I( .PADDO(GND), .IO6_C(IO6_C));
  IO5_C IO5_C_I( .PADDO(GND), .IO5_C(IO5_C));
  IO4_C IO4_C_I( .PADDO(IO4_C_c), .IO4_C(IO4_C));
  IO3_C IO3_C_I( .PADDO(IO3_C_c), .IO3_C(IO3_C));
  IO2_C IO2_C_I( .PADDO(IO2_C_c), .IO2_C(IO2_C));
  IO1_C IO1_C_I( .PADDO(IO1_C_c), .IO1_C(IO1_C));
  IO0_C IO0_C_I( .PADDO(GND), .IO0_C(IO0_C));
  CLK_C CLK_C_I( .PADDI(IO1_C_c), .CLK_C(CLK_C));
  PWM18B_C PWM18B_C_I( .IOLDO(PWM18B_C_c), .PWM18B_C(PWM18B_C));
  PWM18B_C_MGIOL PWM18B_C_MGIOL( .IOLDO(PWM18B_C_c), 
    .OPOS(\CPWMB9.un1_time_set_2_i ), .LSR(PWM9B_D_c), .CLK(Clk_250MHz));
  PWM18A_C PWM18A_C_I( .IOLDO(PWM18A_C_c), .PWM18A_C(PWM18A_C));
  PWM18A_C_MGIOL PWM18A_C_MGIOL( .IOLDO(PWM18A_C_c), 
    .OPOS(\CPWMB9.un4_bpwm_i ), .LSR(PWM9B_D_c), .CLK(Clk_250MHz));
  PWM17B_C PWM17B_C_I( .IOLDO(PWM17B_C_c), .PWM17B_C(PWM17B_C));
  PWM17B_C_MGIOL PWM17B_C_MGIOL( .IOLDO(PWM17B_C_c), 
    .OPOS(\CPWMA9.un1_time_set_2_i ), .LSR(PWM9A_D_c), .CLK(Clk_250MHz));
  PWM17A_C PWM17A_C_I( .IOLDO(PWM17A_C_c), .PWM17A_C(PWM17A_C));
  PWM17A_C_MGIOL PWM17A_C_MGIOL( .IOLDO(PWM17A_C_c), 
    .OPOS(\CPWMA9.un4_bpwm_i ), .LSR(PWM9A_D_c), .CLK(Clk_250MHz));
  PWM16B_C PWM16B_C_I( .IOLDO(PWM16B_C_c), .PWM16B_C(PWM16B_C));
  PWM16B_C_MGIOL PWM16B_C_MGIOL( .IOLDO(PWM16B_C_c), 
    .OPOS(\CPWMB8.un1_time_set_2_i ), .LSR(PWM8B_D_c), .CLK(Clk_250MHz));
  PWM16A_C PWM16A_C_I( .IOLDO(PWM16A_C_c), .PWM16A_C(PWM16A_C));
  PWM16A_C_MGIOL PWM16A_C_MGIOL( .IOLDO(PWM16A_C_c), 
    .OPOS(\CPWMB8.un4_bpwm_i ), .LSR(PWM8B_D_c), .CLK(Clk_250MHz));
  PWM15B_C PWM15B_C_I( .IOLDO(PWM15B_C_c), .PWM15B_C(PWM15B_C));
  PWM15B_C_MGIOL PWM15B_C_MGIOL( .IOLDO(PWM15B_C_c), 
    .OPOS(\CPWMA8.un1_time_set_2_i ), .LSR(PWM8A_D_c), .CLK(Clk_250MHz));
  PWM15A_C PWM15A_C_I( .IOLDO(PWM15A_C_c), .PWM15A_C(PWM15A_C));
  PWM15A_C_MGIOL PWM15A_C_MGIOL( .IOLDO(PWM15A_C_c), 
    .OPOS(\CPWMA8.un4_bpwm_i ), .LSR(PWM8A_D_c), .CLK(Clk_250MHz));
  PWM14B_C PWM14B_C_I( .IOLDO(PWM14B_C_c), .PWM14B_C(PWM14B_C));
  PWM14B_C_MGIOL PWM14B_C_MGIOL( .IOLDO(PWM14B_C_c), 
    .OPOS(\CPWMB7.un1_time_set_2_i ), .LSR(PWM7B_D_c), .CLK(Clk_250MHz));
  PWM14A_C PWM14A_C_I( .IOLDO(PWM14A_C_c), .PWM14A_C(PWM14A_C));
  PWM14A_C_MGIOL PWM14A_C_MGIOL( .IOLDO(PWM14A_C_c), 
    .OPOS(\CPWMB7.un4_bpwm_i ), .LSR(PWM7B_D_c), .CLK(Clk_250MHz));
  PWM13B_C PWM13B_C_I( .IOLDO(PWM13B_C_c), .PWM13B_C(PWM13B_C));
  PWM13B_C_MGIOL PWM13B_C_MGIOL( .IOLDO(PWM13B_C_c), 
    .OPOS(\CPWMA7.un1_time_set_2_i ), .LSR(PWM7A_D_c), .CLK(Clk_250MHz));
  PWM13A_C PWM13A_C_I( .IOLDO(PWM13A_C_c), .PWM13A_C(PWM13A_C));
  PWM13A_C_MGIOL PWM13A_C_MGIOL( .IOLDO(PWM13A_C_c), 
    .OPOS(\CPWMA7.un4_bpwm_i ), .LSR(PWM7A_D_c), .CLK(Clk_250MHz));
  PWM12B_C PWM12B_C_I( .IOLDO(PWM12B_C_c), .PWM12B_C(PWM12B_C));
  PWM12B_C_MGIOL PWM12B_C_MGIOL( .IOLDO(PWM12B_C_c), 
    .OPOS(\CPWMB6.un1_time_set_2_i ), .LSR(PWM6B_D_c), .CLK(Clk_250MHz));
  PWM12A_C PWM12A_C_I( .IOLDO(PWM12A_C_c), .PWM12A_C(PWM12A_C));
  PWM12A_C_MGIOL PWM12A_C_MGIOL( .IOLDO(PWM12A_C_c), 
    .OPOS(\CPWMB6.un4_bpwm_i ), .LSR(PWM6B_D_c), .CLK(Clk_250MHz));
  PWM11B_C PWM11B_C_I( .IOLDO(PWM11B_C_c), .PWM11B_C(PWM11B_C));
  PWM11B_C_MGIOL PWM11B_C_MGIOL( .IOLDO(PWM11B_C_c), 
    .OPOS(\CPWMA6.un1_time_set_2_i ), .LSR(PWM6A_D_c), .CLK(Clk_250MHz));
  PWM11A_C PWM11A_C_I( .IOLDO(PWM11A_C_c), .PWM11A_C(PWM11A_C));
  PWM11A_C_MGIOL PWM11A_C_MGIOL( .IOLDO(PWM11A_C_c), 
    .OPOS(\CPWMA6.un4_bpwm_i ), .LSR(PWM6A_D_c), .CLK(Clk_250MHz));
  PWM10B_C PWM10B_C_I( .IOLDO(PWM10B_C_c), .PWM10B_C(PWM10B_C));
  PWM10B_C_MGIOL PWM10B_C_MGIOL( .IOLDO(PWM10B_C_c), 
    .OPOS(\CPWMB5.un1_time_set_2_i ), .LSR(PWM5B_D_c), .CLK(Clk_250MHz));
  PWM10A_C PWM10A_C_I( .IOLDO(PWM10A_C_c), .PWM10A_C(PWM10A_C));
  PWM10A_C_MGIOL PWM10A_C_MGIOL( .IOLDO(PWM10A_C_c), 
    .OPOS(\CPWMB5.un4_bpwm_i ), .LSR(PWM5B_D_c), .CLK(Clk_250MHz));
  PWM9B_C PWM9B_C_I( .IOLDO(PWM9B_C_c), .PWM9B_C(PWM9B_C));
  PWM9B_C_MGIOL PWM9B_C_MGIOL( .IOLDO(PWM9B_C_c), 
    .OPOS(\CPWMA5.un1_time_set_2_i ), .LSR(PWM5A_D_c), .CLK(Clk_250MHz));
  PWM9A_C PWM9A_C_I( .IOLDO(PWM9A_C_c), .PWM9A_C(PWM9A_C));
  PWM9A_C_MGIOL PWM9A_C_MGIOL( .IOLDO(PWM9A_C_c), .OPOS(\CPWMA5.un4_bpwm_i ), 
    .LSR(PWM5A_D_c), .CLK(Clk_250MHz));
  PWM8B_C PWM8B_C_I( .IOLDO(PWM8B_C_c), .PWM8B_C(PWM8B_C));
  PWM8B_C_MGIOL PWM8B_C_MGIOL( .IOLDO(PWM8B_C_c), 
    .OPOS(\CPWMB4.un1_time_set_2_i ), .LSR(PWM4B_D_c), .CLK(Clk_250MHz));
  PWM8A_C PWM8A_C_I( .IOLDO(PWM8A_C_c), .PWM8A_C(PWM8A_C));
  PWM8A_C_MGIOL PWM8A_C_MGIOL( .IOLDO(PWM8A_C_c), .OPOS(\CPWMB4.un4_bpwm_i ), 
    .LSR(PWM4B_D_c), .CLK(Clk_250MHz));
  PWM7B_C PWM7B_C_I( .IOLDO(PWM7B_C_c), .PWM7B_C(PWM7B_C));
  PWM7B_C_MGIOL PWM7B_C_MGIOL( .IOLDO(PWM7B_C_c), 
    .OPOS(\CPWMA4.un1_time_set_2_i ), .LSR(PWM4A_D_c), .CLK(Clk_250MHz));
  PWM7A_C PWM7A_C_I( .IOLDO(PWM7A_C_c), .PWM7A_C(PWM7A_C));
  PWM7A_C_MGIOL PWM7A_C_MGIOL( .IOLDO(PWM7A_C_c), .OPOS(\CPWMA4.un4_bpwm_i ), 
    .LSR(PWM4A_D_c), .CLK(Clk_250MHz));
  PWM6B_C PWM6B_C_I( .IOLDO(PWM6B_C_c), .PWM6B_C(PWM6B_C));
  PWM6B_C_MGIOL PWM6B_C_MGIOL( .IOLDO(PWM6B_C_c), 
    .OPOS(\CPWMB3.un1_time_set_2_i ), .LSR(PWM3B_D_c), .CLK(Clk_250MHz));
  PWM6A_C PWM6A_C_I( .IOLDO(PWM6A_C_c), .PWM6A_C(PWM6A_C));
  PWM6A_C_MGIOL PWM6A_C_MGIOL( .IOLDO(PWM6A_C_c), .OPOS(\CPWMB3.un4_bpwm_i ), 
    .LSR(PWM3B_D_c), .CLK(Clk_250MHz));
  PWM5B_C PWM5B_C_I( .IOLDO(PWM5B_C_c), .PWM5B_C(PWM5B_C));
  PWM5B_C_MGIOL PWM5B_C_MGIOL( .IOLDO(PWM5B_C_c), 
    .OPOS(\CPWMA3.un1_time_set_2_i ), .LSR(PWM3A_D_c), .CLK(Clk_250MHz));
  PWM5A_C PWM5A_C_I( .IOLDO(PWM5A_C_c), .PWM5A_C(PWM5A_C));
  PWM5A_C_MGIOL PWM5A_C_MGIOL( .IOLDO(PWM5A_C_c), .OPOS(\CPWMA3.un4_bpwm_i ), 
    .LSR(PWM3A_D_c), .CLK(Clk_250MHz));
  PWM4B_C PWM4B_C_I( .PADDO(IO4_C_c), .PWM4B_C(PWM4B_C));
  PWM4A_C PWM4A_C_I( .IOLDO(PWM4A_C_c), .PWM4A_C(PWM4A_C));
  PWM4A_C_MGIOL PWM4A_C_MGIOL( .IOLDO(PWM4A_C_c), .OPOS(\CPWMB2.un4_bpwm_i ), 
    .LSR(PWM2B_D_c), .CLK(Clk_250MHz));
  PWM3B_C PWM3B_C_I( .IOLDO(PWM3B_C_c), .PWM3B_C(PWM3B_C));
  PWM3B_C_MGIOL PWM3B_C_MGIOL( .IOLDO(PWM3B_C_c), 
    .OPOS(\CPWMA2.un1_time_set_2_i ), .LSR(PWM2A_D_c), .CLK(Clk_250MHz));
  PWM3A_C PWM3A_C_I( .IOLDO(PWM3A_C_c), .PWM3A_C(PWM3A_C));
  PWM3A_C_MGIOL PWM3A_C_MGIOL( .IOLDO(PWM3A_C_c), .OPOS(\CPWMA2.un4_bpwm_i ), 
    .LSR(PWM2A_D_c), .CLK(Clk_250MHz));
  PWM2B_C PWM2B_C_I( .IOLDO(PWM2B_C_c), .PWM2B_C(PWM2B_C));
  PWM2B_C_MGIOL PWM2B_C_MGIOL( .IOLDO(PWM2B_C_c), 
    .OPOS(\CPWMB1.un1_time_set_2_i ), .LSR(PWM1B_D_c), .CLK(Clk_250MHz));
  PWM2A_C PWM2A_C_I( .IOLDO(PWM2A_C_c), .PWM2A_C(PWM2A_C));
  PWM2A_C_MGIOL PWM2A_C_MGIOL( .IOLDO(PWM2A_C_c), .OPOS(\CPWMB1.un4_bpwm_i ), 
    .LSR(PWM1B_D_c), .CLK(Clk_250MHz));
  PWM1B_C PWM1B_C_I( .PADDO(IO3_C_c), .PWM1B_C(PWM1B_C));
  PWM1A_C PWM1A_C_I( .IOLDO(PWM1A_C_c), .PWM1A_C(PWM1A_C));
  PWM1A_C_MGIOL PWM1A_C_MGIOL( .IOLDO(PWM1A_C_c), .OPOS(\CPWMA1.un4_bpwm_i ), 
    .LSR(PWM1A_D_c), .CLK(Clk_250MHz));
  PWM_ENn PWM_ENn_I( .PADDO(GND), .PWM_ENn(PWM_ENn));
  TZ2n TZ2n_I( .PADDO(GND), .TZ2n(TZ2n));
  TZ1n TZ1n_I( .PADDO(GND), .TZ1n(TZ1n));
  PWM9B_D PWM9B_D_I( .PADDI(PWM9B_D_c), .PWM9B_D(PWM9B_D));
  PWM9A_D PWM9A_D_I( .PADDI(PWM9A_D_c), .PWM9A_D(PWM9A_D));
  PWM8B_D PWM8B_D_I( .PADDI(PWM8B_D_c), .PWM8B_D(PWM8B_D));
  PWM8A_D PWM8A_D_I( .PADDI(PWM8A_D_c), .PWM8A_D(PWM8A_D));
  PWM7B_D PWM7B_D_I( .PADDI(PWM7B_D_c), .PWM7B_D(PWM7B_D));
  PWM7A_D PWM7A_D_I( .PADDI(PWM7A_D_c), .PWM7A_D(PWM7A_D));
  PWM6B_D PWM6B_D_I( .PADDI(PWM6B_D_c), .PWM6B_D(PWM6B_D));
  PWM6A_D PWM6A_D_I( .PADDI(PWM6A_D_c), .PWM6A_D(PWM6A_D));
  PWM5B_D PWM5B_D_I( .PADDI(PWM5B_D_c), .PWM5B_D(PWM5B_D));
  PWM5A_D PWM5A_D_I( .PADDI(PWM5A_D_c), .PWM5A_D(PWM5A_D));
  PWM4B_D PWM4B_D_I( .PADDI(PWM4B_D_c), .PWM4B_D(PWM4B_D));
  PWM4A_D PWM4A_D_I( .PADDI(PWM4A_D_c), .PWM4A_D(PWM4A_D));
  PWM3B_D PWM3B_D_I( .PADDI(PWM3B_D_c), .PWM3B_D(PWM3B_D));
  PWM3A_D PWM3A_D_I( .PADDI(PWM3A_D_c), .PWM3A_D(PWM3A_D));
  PWM2B_D PWM2B_D_I( .PADDI(PWM2B_D_c), .PWM2B_D(PWM2B_D));
  PWM2A_D PWM2A_D_I( .PADDI(PWM2A_D_c), .PWM2A_D(PWM2A_D));
  PWM1B_D PWM1B_D_I( .PADDI(PWM1B_D_c), .PWM1B_D(PWM1B_D));
  PWM1A_D PWM1A_D_I( .PADDI(PWM1A_D_c), .PWM1A_D(PWM1A_D));
  IO22_D IO22_D_I( .PADDI(IO2_C_c), .IO22_D(IO22_D));
  IO21_D IO21_D_I( .PADDO(GND), .IO21_D(IO21_D));
  IO85_D IO85_D_I( .PADDO(GND), .IO85_D(IO85_D));
  IO84_D IO84_D_I( .PADDO(GND), .IO84_D(IO84_D));
  PLL_PLLInst_0 \PLL/PLLInst_0 ( .CLKI(IO1_C_c), .CLKFB(Clk_250MHz), 
    .CLKOP(Clk_250MHz));
  VHI VHI_INST( .Z(VCCI));
  PUR PUR_INST( .PUR(VCCI));
  GSR GSR_INST( .GSR(VCCI));
endmodule

module CPWMA1_SLICE_0 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMA1/un1_TIME_SET_1_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMA1/un1_TIME_SET_1_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA1/TIME_SET_1[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA1/TIME_SET_1[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h666C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h595A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vmuxregsre ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3IY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module inverter ( input I, output Z );

  INV INST1( .A(I), .Z(Z));
endmodule

module CPWMA1_SLICE_1 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMA1/un1_TIME_SET_1_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMA1/un1_TIME_SET_1_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA1/TIME_SET_1[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA1/TIME_SET_1[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6CCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h666A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPWMA1_SLICE_2 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \CPWMA1/un1_TIME_SET_1_axbxc5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40005 \CPWMA1/un1_TIME_SET_1_axbxc4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA1/TIME_SET_1[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA1/TIME_SET_1[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCE6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC666) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPWMA1_SLICE_3 ( input B0, A0, DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40006 \CPWMA1/TIME_SET_1_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMA1/TIME_SET_1[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module CPWMA1_SLICE_4 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMA1/un1_TIME_SET_2_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMA1/un1_TIME_SET_2_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA1/TIME_SET_2[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA1/TIME_SET_2[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA1_SLICE_5 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMA1/un1_TIME_SET_2_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMA1/un1_TIME_SET_2_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA1/TIME_SET_2[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA1/TIME_SET_2[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA1_SLICE_6 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \CPWMA1/un1_TIME_SET_2_axbxc5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \CPWMA1/un1_TIME_SET_2_axbxc4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA1/TIME_SET_2[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA1/TIME_SET_2[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6AAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPWMA1_SLICE_7 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMA1/un1_TIME_SET_2_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMA1/TIME_SET_2_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMA1/TIME_SET_2[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPWMA2_SLICE_8 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMA2/un1_TIME_SET_1_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMA2/un1_TIME_SET_1_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA2/TIME_SET_1[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA2/TIME_SET_1[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA2_SLICE_9 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMA2/un1_TIME_SET_1_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMA2/un1_TIME_SET_1_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA2/TIME_SET_1[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA2/TIME_SET_1[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA2_SLICE_10 ( input C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40009 \CPWMA2/un1_TIME_SET_1_axbxc5 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \CPWMA2/un1_TIME_SET_1_axbxc4_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA2/TIME_SET_1[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA2/TIME_SET_1[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE2E2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC999) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPWMA2_SLICE_11 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMA2/un1_TIME_SET_1_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMA2/TIME_SET_1_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMA2/TIME_SET_1[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA2_SLICE_12 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMA2/un1_TIME_SET_2_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMA2/un1_TIME_SET_2_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA2/TIME_SET_2[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA2/TIME_SET_2[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA2_SLICE_13 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40010 \CPWMA2/un1_TIME_SET_2_axbxc3_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMA2/un1_TIME_SET_2_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA2/TIME_SET_2[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA2/TIME_SET_2[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA2_SLICE_14 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \CPWMA2/un1_TIME_SET_2_axbxc5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \CPWMA2/un1_TIME_SET_2_axbxc4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA2/TIME_SET_2[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA2/TIME_SET_2[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA2_SLICE_15 ( input B0, A0, DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40006 \CPWMA2/TIME_SET_2_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMA2/TIME_SET_2[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA3_SLICE_16 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMA3/un1_TIME_SET_1_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMA3/un1_TIME_SET_1_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA3/TIME_SET_1[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA3/TIME_SET_1[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA3_SLICE_17 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMA3/un1_TIME_SET_1_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMA3/un1_TIME_SET_1_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA3/TIME_SET_1[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA3/TIME_SET_1[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA3_SLICE_18 ( input C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40009 \CPWMA3/un1_TIME_SET_1_axbxc5 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \CPWMA3/un1_TIME_SET_1_axbxc4_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA3/TIME_SET_1[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA3/TIME_SET_1[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA3_SLICE_19 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMA3/un1_TIME_SET_1_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMA3/TIME_SET_1_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMA3/TIME_SET_1[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA3_SLICE_20 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMA3/un1_TIME_SET_2_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMA3/un1_TIME_SET_2_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA3/TIME_SET_2[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA3/TIME_SET_2[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA3_SLICE_21 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMA3/un1_TIME_SET_2_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMA3/un1_TIME_SET_2_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA3/TIME_SET_2[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA3/TIME_SET_2[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA3_SLICE_22 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \CPWMA3/TIME_SET_2_RNO[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40005 \CPWMA3/TIME_SET_2_RNO[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \CPWMA3/TIME_SET_2[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA3/TIME_SET_2[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA3_SLICE_23 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMA3/un1_TIME_SET_2_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMA3/TIME_SET_2_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMA3/TIME_SET_2[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA4_SLICE_24 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMA4/un1_TIME_SET_1_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMA4/un1_TIME_SET_1_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA4/TIME_SET_1[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA4/TIME_SET_1[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA4_SLICE_25 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMA4/un1_TIME_SET_1_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMA4/un1_TIME_SET_1_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA4/TIME_SET_1[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA4/TIME_SET_1[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA4_SLICE_26 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \CPWMA4/un1_TIME_SET_1_axbxc5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \CPWMA4/un1_TIME_SET_1_axbxc4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA4/TIME_SET_1[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA4/TIME_SET_1[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA4_SLICE_27 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMA4/un1_TIME_SET_1_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMA4/TIME_SET_1_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMA4/TIME_SET_1[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA4_SLICE_28 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMA4/un1_TIME_SET_2_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMA4/un1_TIME_SET_2_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA4/TIME_SET_2[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA4/TIME_SET_2[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA4_SLICE_29 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMA4/un1_TIME_SET_2_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMA4/un1_TIME_SET_2_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA4/TIME_SET_2[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA4/TIME_SET_2[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA4_SLICE_30 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \CPWMA4/un1_TIME_SET_2_axbxc5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \CPWMA4/un1_TIME_SET_2_axbxc4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA4/TIME_SET_2[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA4/TIME_SET_2[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA4_SLICE_31 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMA4/un1_TIME_SET_2_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMA4/TIME_SET_2_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMA4/TIME_SET_2[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA5_SLICE_32 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMA5/un1_TIME_SET_1_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMA5/un1_TIME_SET_1_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA5/TIME_SET_1[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA5/TIME_SET_1[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA5_SLICE_33 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMA5/un1_TIME_SET_1_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMA5/un1_TIME_SET_1_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA5/TIME_SET_1[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA5/TIME_SET_1[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA5_SLICE_34 ( input C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40009 \CPWMA5/un1_TIME_SET_1_axbxc5 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \CPWMA5/un1_TIME_SET_1_axbxc4_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA5/TIME_SET_1[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA5/TIME_SET_1[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA5_SLICE_35 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMA5/un1_TIME_SET_1_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMA5/TIME_SET_1_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMA5/TIME_SET_1[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA5_SLICE_36 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMA5/un1_TIME_SET_2_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMA5/un1_TIME_SET_2_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA5/TIME_SET_2[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA5/TIME_SET_2[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA5_SLICE_37 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMA5/un1_TIME_SET_2_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMA5/un1_TIME_SET_2_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA5/TIME_SET_2[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA5/TIME_SET_2[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA5_SLICE_38 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \CPWMA5/un1_TIME_SET_2_axbxc5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \CPWMA5/un1_TIME_SET_2_axbxc4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA5/TIME_SET_2[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA5/TIME_SET_2[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA5_SLICE_39 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMA5/un1_TIME_SET_2_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMA5/TIME_SET_2_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMA5/TIME_SET_2[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA6_SLICE_40 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMA6/un1_TIME_SET_1_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMA6/un1_TIME_SET_1_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA6/TIME_SET_1[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA6/TIME_SET_1[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA6_SLICE_41 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMA6/un1_TIME_SET_1_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMA6/un1_TIME_SET_1_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA6/TIME_SET_1[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA6/TIME_SET_1[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA6_SLICE_42 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \CPWMA6/TIME_SET_1_RNO[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40005 \CPWMA6/TIME_SET_1_RNO[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \CPWMA6/TIME_SET_1[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA6/TIME_SET_1[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA6_SLICE_43 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMA6/un1_TIME_SET_1_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMA6/TIME_SET_1_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMA6/TIME_SET_1[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA6_SLICE_44 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMA6/un1_TIME_SET_2_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMA6/un1_TIME_SET_2_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA6/TIME_SET_2[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA6/TIME_SET_2[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA6_SLICE_45 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMA6/un1_TIME_SET_2_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMA6/un1_TIME_SET_2_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA6/TIME_SET_2[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA6/TIME_SET_2[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA6_SLICE_46 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \CPWMA6/un1_TIME_SET_2_axbxc5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \CPWMA6/un1_TIME_SET_2_axbxc4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA6/TIME_SET_2[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA6/TIME_SET_2[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA6_SLICE_47 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMA6/un1_TIME_SET_2_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMA6/TIME_SET_2_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMA6/TIME_SET_2[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA7_SLICE_48 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMA7/un1_TIME_SET_1_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMA7/un1_TIME_SET_1_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA7/TIME_SET_1[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA7/TIME_SET_1[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA7_SLICE_49 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMA7/un1_TIME_SET_1_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMA7/un1_TIME_SET_1_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA7/TIME_SET_1[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA7/TIME_SET_1[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA7_SLICE_50 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \CPWMA7/TIME_SET_1_RNO[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40005 \CPWMA7/TIME_SET_1_RNO[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \CPWMA7/TIME_SET_1[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA7/TIME_SET_1[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA7_SLICE_51 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMA7/un1_TIME_SET_1_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMA7/TIME_SET_1_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMA7/TIME_SET_1[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA7_SLICE_52 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMA7/un1_TIME_SET_2_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMA7/un1_TIME_SET_2_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA7/TIME_SET_2[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA7/TIME_SET_2[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA7_SLICE_53 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMA7/un1_TIME_SET_2_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMA7/un1_TIME_SET_2_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA7/TIME_SET_2[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA7/TIME_SET_2[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA7_SLICE_54 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \CPWMA7/TIME_SET_2_RNO[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40005 \CPWMA7/TIME_SET_2_RNO[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \CPWMA7/TIME_SET_2[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA7/TIME_SET_2[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA7_SLICE_55 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMA7/un1_TIME_SET_2_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMA7/TIME_SET_2_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMA7/TIME_SET_2[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA8_SLICE_56 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMA8/un1_TIME_SET_1_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMA8/un1_TIME_SET_1_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA8/TIME_SET_1[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA8/TIME_SET_1[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA8_SLICE_57 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMA8/un1_TIME_SET_1_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMA8/un1_TIME_SET_1_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA8/TIME_SET_1[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA8/TIME_SET_1[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA8_SLICE_58 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \CPWMA8/TIME_SET_1_RNO[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40005 \CPWMA8/TIME_SET_1_RNO[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \CPWMA8/TIME_SET_1[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA8/TIME_SET_1[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA8_SLICE_59 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMA8/un1_TIME_SET_1_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMA8/TIME_SET_1_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMA8/TIME_SET_1[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA8_SLICE_60 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMA8/un1_TIME_SET_2_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMA8/un1_TIME_SET_2_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA8/TIME_SET_2[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA8/TIME_SET_2[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA8_SLICE_61 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMA8/un1_TIME_SET_2_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMA8/un1_TIME_SET_2_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA8/TIME_SET_2[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA8/TIME_SET_2[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA8_SLICE_62 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \CPWMA8/TIME_SET_2_RNO[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40005 \CPWMA8/TIME_SET_2_RNO[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \CPWMA8/TIME_SET_2[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA8/TIME_SET_2[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA8_SLICE_63 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMA8/un1_TIME_SET_2_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMA8/TIME_SET_2_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMA8/TIME_SET_2[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA9_SLICE_64 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMA9/un1_TIME_SET_1_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMA9/un1_TIME_SET_1_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA9/TIME_SET_1[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA9/TIME_SET_1[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA9_SLICE_65 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMA9/un1_TIME_SET_1_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMA9/un1_TIME_SET_1_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA9/TIME_SET_1[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA9/TIME_SET_1[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA9_SLICE_66 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \CPWMA9/TIME_SET_1_RNO[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40005 \CPWMA9/TIME_SET_1_RNO[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \CPWMA9/TIME_SET_1[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMA9/TIME_SET_1[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA9_SLICE_67 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMA9/un1_TIME_SET_1_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMA9/TIME_SET_1_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMA9/TIME_SET_1[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA9_SLICE_68 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMA9/un1_TIME_SET_2_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMA9/un1_TIME_SET_2_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA9/TIME_SET_2[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA9/TIME_SET_2[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA9_SLICE_69 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMA9/un1_TIME_SET_2_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMA9/un1_TIME_SET_2_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMA9/TIME_SET_2[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA9/TIME_SET_2[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA9_SLICE_70 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \CPWMA9/TIME_SET_2_RNO[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40005 \CPWMA9/TIME_SET_2_RNO[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \CPWMA9/TIME_SET_2[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMA9/TIME_SET_2[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA9_SLICE_71 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMA9/un1_TIME_SET_2_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMA9/TIME_SET_2_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMA9/TIME_SET_2[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB1_SLICE_72 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMB1/un1_TIME_SET_1_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMB1/un1_TIME_SET_1_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB1/TIME_SET_1[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB1/TIME_SET_1[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB1_SLICE_73 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMB1/un1_TIME_SET_1_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMB1/un1_TIME_SET_1_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB1/TIME_SET_1[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB1/TIME_SET_1[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB1_SLICE_74 ( input C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40009 \CPWMB1/un1_TIME_SET_1_axbxc5 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \CPWMB1/un1_TIME_SET_1_axbxc4_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB1/TIME_SET_1[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB1/TIME_SET_1[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB1_SLICE_75 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMB1/un1_TIME_SET_1_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMB1/TIME_SET_1_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMB1/TIME_SET_1[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB1_SLICE_76 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMB1/un1_TIME_SET_2_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMB1/un1_TIME_SET_2_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB1/TIME_SET_2[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB1/TIME_SET_2[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB1_SLICE_77 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40010 \CPWMB1/un1_TIME_SET_2_axbxc3_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMB1/un1_TIME_SET_2_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB1/TIME_SET_2[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB1/TIME_SET_2[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB1_SLICE_78 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \CPWMB1/un1_TIME_SET_2_axbxc5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \CPWMB1/un1_TIME_SET_2_axbxc4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB1/TIME_SET_2[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB1/TIME_SET_2[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB1_SLICE_79 ( input B0, A0, DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40006 \CPWMB1/TIME_SET_2_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMB1/TIME_SET_2[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB2_SLICE_80 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMB2/un1_TIME_SET_1_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMB2/un1_TIME_SET_1_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB2/TIME_SET_1[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB2/TIME_SET_1[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB2_SLICE_81 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMB2/un1_TIME_SET_1_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMB2/un1_TIME_SET_1_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB2/TIME_SET_1[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB2/TIME_SET_1[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB2_SLICE_82 ( input C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40009 \CPWMB2/un1_TIME_SET_1_axbxc5 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \CPWMB2/un1_TIME_SET_1_axbxc4_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB2/TIME_SET_1[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB2/TIME_SET_1[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB2_SLICE_83 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMB2/un1_TIME_SET_1_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMB2/TIME_SET_1_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMB2/TIME_SET_1[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB2_SLICE_84 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMB2/un1_TIME_SET_2_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMB2/un1_TIME_SET_2_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB2/TIME_SET_2[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB2/TIME_SET_2[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB2_SLICE_85 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMB2/un1_TIME_SET_2_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMB2/un1_TIME_SET_2_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB2/TIME_SET_2[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB2/TIME_SET_2[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB2_SLICE_86 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \CPWMB2/un1_TIME_SET_2_axbxc5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \CPWMB2/un1_TIME_SET_2_axbxc4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB2/TIME_SET_2[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB2/TIME_SET_2[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB2_SLICE_87 ( input B0, A0, DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40006 \CPWMB2/TIME_SET_2_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMB2/TIME_SET_2[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB3_SLICE_88 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMB3/un1_TIME_SET_1_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMB3/un1_TIME_SET_1_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB3/TIME_SET_1[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB3/TIME_SET_1[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB3_SLICE_89 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMB3/un1_TIME_SET_1_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMB3/un1_TIME_SET_1_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB3/TIME_SET_1[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB3/TIME_SET_1[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB3_SLICE_90 ( input C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40009 \CPWMB3/un1_TIME_SET_1_axbxc5 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \CPWMB3/un1_TIME_SET_1_axbxc4_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB3/TIME_SET_1[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB3/TIME_SET_1[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB3_SLICE_91 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMB3/un1_TIME_SET_1_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMB3/TIME_SET_1_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMB3/TIME_SET_1[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB3_SLICE_92 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMB3/un1_TIME_SET_2_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMB3/un1_TIME_SET_2_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB3/TIME_SET_2[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB3/TIME_SET_2[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB3_SLICE_93 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMB3/un1_TIME_SET_2_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMB3/un1_TIME_SET_2_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB3/TIME_SET_2[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB3/TIME_SET_2[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB3_SLICE_94 ( input C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40009 \CPWMB3/un1_TIME_SET_2_axbxc5 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \CPWMB3/un1_TIME_SET_2_axbxc4_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB3/TIME_SET_2[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB3/TIME_SET_2[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB3_SLICE_95 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMB3/un1_TIME_SET_2_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMB3/TIME_SET_2_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMB3/TIME_SET_2[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB4_SLICE_96 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMB4/un1_TIME_SET_1_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMB4/un1_TIME_SET_1_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB4/TIME_SET_1[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB4/TIME_SET_1[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB4_SLICE_97 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40010 \CPWMB4/un1_TIME_SET_1_axbxc3_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMB4/un1_TIME_SET_1_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB4/TIME_SET_1[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB4/TIME_SET_1[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB4_SLICE_98 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \CPWMB4/un1_TIME_SET_1_axbxc5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \CPWMB4/un1_TIME_SET_1_axbxc4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB4/TIME_SET_1[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB4/TIME_SET_1[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB4_SLICE_99 ( input B0, A0, DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40006 \CPWMB4/TIME_SET_1_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMB4/TIME_SET_1[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB4_SLICE_100 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMB4/un1_TIME_SET_2_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMB4/un1_TIME_SET_2_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB4/TIME_SET_2[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB4/TIME_SET_2[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB4_SLICE_101 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMB4/un1_TIME_SET_2_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMB4/un1_TIME_SET_2_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB4/TIME_SET_2[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB4/TIME_SET_2[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB4_SLICE_102 ( input C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40009 \CPWMB4/un1_TIME_SET_2_axbxc5 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \CPWMB4/un1_TIME_SET_2_axbxc4_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB4/TIME_SET_2[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB4/TIME_SET_2[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB4_SLICE_103 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMB4/un1_TIME_SET_2_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMB4/TIME_SET_2_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMB4/TIME_SET_2[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB5_SLICE_104 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMB5/un1_TIME_SET_1_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMB5/un1_TIME_SET_1_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB5/TIME_SET_1[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB5/TIME_SET_1[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB5_SLICE_105 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMB5/un1_TIME_SET_1_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMB5/un1_TIME_SET_1_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB5/TIME_SET_1[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB5/TIME_SET_1[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB5_SLICE_106 ( input C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40009 \CPWMB5/un1_TIME_SET_1_axbxc5 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \CPWMB5/un1_TIME_SET_1_axbxc4_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB5/TIME_SET_1[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB5/TIME_SET_1[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB5_SLICE_107 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMB5/un1_TIME_SET_1_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMB5/TIME_SET_1_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMB5/TIME_SET_1[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB5_SLICE_108 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMB5/un1_TIME_SET_2_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMB5/un1_TIME_SET_2_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB5/TIME_SET_2[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB5/TIME_SET_2[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB5_SLICE_109 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMB5/un1_TIME_SET_2_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMB5/un1_TIME_SET_2_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB5/TIME_SET_2[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB5/TIME_SET_2[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB5_SLICE_110 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \CPWMB5/TIME_SET_2_RNO[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40005 \CPWMB5/TIME_SET_2_RNO[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \CPWMB5/TIME_SET_2[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB5/TIME_SET_2[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB5_SLICE_111 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMB5/un1_TIME_SET_2_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMB5/TIME_SET_2_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMB5/TIME_SET_2[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB6_SLICE_112 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMB6/un1_TIME_SET_1_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMB6/un1_TIME_SET_1_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB6/TIME_SET_1[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB6/TIME_SET_1[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB6_SLICE_113 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40010 \CPWMB6/un1_TIME_SET_1_axbxc3_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMB6/un1_TIME_SET_1_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB6/TIME_SET_1[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB6/TIME_SET_1[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB6_SLICE_114 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \CPWMB6/un1_TIME_SET_1_axbxc5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \CPWMB6/un1_TIME_SET_1_axbxc4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB6/TIME_SET_1[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB6/TIME_SET_1[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB6_SLICE_115 ( input B0, A0, DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40006 \CPWMB6/TIME_SET_1_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMB6/TIME_SET_1[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB6_SLICE_116 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMB6/un1_TIME_SET_2_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMB6/un1_TIME_SET_2_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB6/TIME_SET_2[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB6/TIME_SET_2[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB6_SLICE_117 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMB6/un1_TIME_SET_2_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMB6/un1_TIME_SET_2_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB6/TIME_SET_2[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB6/TIME_SET_2[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB6_SLICE_118 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \CPWMB6/TIME_SET_2_RNO[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40005 \CPWMB6/TIME_SET_2_RNO[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \CPWMB6/TIME_SET_2[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB6/TIME_SET_2[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB6_SLICE_119 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMB6/un1_TIME_SET_2_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMB6/TIME_SET_2_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMB6/TIME_SET_2[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB7_SLICE_120 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMB7/un1_TIME_SET_1_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMB7/un1_TIME_SET_1_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB7/TIME_SET_1[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB7/TIME_SET_1[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB7_SLICE_121 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMB7/un1_TIME_SET_1_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMB7/un1_TIME_SET_1_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB7/TIME_SET_1[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB7/TIME_SET_1[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB7_SLICE_122 ( input C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40009 \CPWMB7/un1_TIME_SET_1_axbxc5 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \CPWMB7/un1_TIME_SET_1_axbxc4_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB7/TIME_SET_1[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB7/TIME_SET_1[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB7_SLICE_123 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMB7/un1_TIME_SET_1_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMB7/TIME_SET_1_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMB7/TIME_SET_1[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB7_SLICE_124 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMB7/un1_TIME_SET_2_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMB7/un1_TIME_SET_2_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB7/TIME_SET_2[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB7/TIME_SET_2[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB7_SLICE_125 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMB7/un1_TIME_SET_2_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMB7/un1_TIME_SET_2_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB7/TIME_SET_2[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB7/TIME_SET_2[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB7_SLICE_126 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \CPWMB7/TIME_SET_2_RNO[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40005 \CPWMB7/TIME_SET_2_RNO[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \CPWMB7/TIME_SET_2[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB7/TIME_SET_2[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB7_SLICE_127 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMB7/un1_TIME_SET_2_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMB7/TIME_SET_2_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMB7/TIME_SET_2[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB8_SLICE_128 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMB8/un1_TIME_SET_1_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMB8/un1_TIME_SET_1_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB8/TIME_SET_1[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB8/TIME_SET_1[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB8_SLICE_129 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMB8/un1_TIME_SET_1_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMB8/un1_TIME_SET_1_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB8/TIME_SET_1[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB8/TIME_SET_1[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB8_SLICE_130 ( input C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40009 \CPWMB8/un1_TIME_SET_1_axbxc5 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \CPWMB8/un1_TIME_SET_1_axbxc4_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB8/TIME_SET_1[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB8/TIME_SET_1[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB8_SLICE_131 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMB8/un1_TIME_SET_1_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMB8/TIME_SET_1_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMB8/TIME_SET_1[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB8_SLICE_132 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMB8/un1_TIME_SET_2_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMB8/un1_TIME_SET_2_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB8/TIME_SET_2[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB8/TIME_SET_2[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB8_SLICE_133 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMB8/un1_TIME_SET_2_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMB8/un1_TIME_SET_2_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB8/TIME_SET_2[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB8/TIME_SET_2[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB8_SLICE_134 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \CPWMB8/TIME_SET_2_RNO[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40005 \CPWMB8/TIME_SET_2_RNO[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \CPWMB8/TIME_SET_2[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB8/TIME_SET_2[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB8_SLICE_135 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMB8/un1_TIME_SET_2_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMB8/TIME_SET_2_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMB8/TIME_SET_2[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB9_SLICE_136 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMB9/un1_TIME_SET_1_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMB9/un1_TIME_SET_1_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB9/TIME_SET_1[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB9/TIME_SET_1[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB9_SLICE_137 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMB9/un1_TIME_SET_1_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMB9/un1_TIME_SET_1_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB9/TIME_SET_1[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB9/TIME_SET_1[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB9_SLICE_138 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \CPWMB9/TIME_SET_1_RNO[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40005 \CPWMB9/TIME_SET_1_RNO[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \CPWMB9/TIME_SET_1[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \CPWMB9/TIME_SET_1[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB9_SLICE_139 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMB9/un1_TIME_SET_1_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMB9/TIME_SET_1_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMB9/TIME_SET_1[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB9_SLICE_140 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \CPWMB9/un1_TIME_SET_2_axbxc1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \CPWMB9/un1_TIME_SET_2_axbxc0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB9/TIME_SET_2[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB9/TIME_SET_2[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB9_SLICE_141 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \CPWMB9/un1_TIME_SET_2_axbxc3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \CPWMB9/un1_TIME_SET_2_axbxc2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \CPWMB9/TIME_SET_2[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB9/TIME_SET_2[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB9_SLICE_142 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \CPWMB9/TIME_SET_2_RNO[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40005 \CPWMB9/TIME_SET_2_RNO[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \CPWMB9/TIME_SET_2[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \CPWMB9/TIME_SET_2[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB9_SLICE_143 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \CPWMB9/un1_TIME_SET_2_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \CPWMB9/TIME_SET_2_6_.fb ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \CPWMB9/TIME_SET_2[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMA1_SLICE_144 ( input B1, A1, D0, C0, B0, A0, DI0, M0, LSR, CLK, 
    output OFX0, Q0 );
  wire   GNDI, \CPWMA1/SLICE_144/CPWMA1/SLICE_144_K1_H1 , 
         \CPWMA1/SLICE_144/CPWMA1/BPWM_N_RNO/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         LSR_dly;

  lut40011 \CPWMA1/SLICE_144_K1 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(\CPWMA1/SLICE_144/CPWMA1/SLICE_144_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMA1/BPWM_N_RNO/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPWMA1/SLICE_144/CPWMA1/BPWM_N_RNO/GATE_H0 ));
  vmuxregsre \CPWMA1/BPWM_N ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \CPWMA1/SLICE_144_K0K1MUX ( 
    .D0(\CPWMA1/SLICE_144/CPWMA1/BPWM_N_RNO/GATE_H0 ), 
    .D1(\CPWMA1/SLICE_144/CPWMA1/SLICE_144_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module selmux2 ( input D0, D1, SD, output Z );

  MUX21 INST1( .D0(D0), .D1(D1), .SD(SD), .Z(Z));
endmodule

module CPWMB2_SLICE_145 ( input B1, A1, D0, C0, B0, A0, DI0, M0, LSR, CLK, 
    output OFX0, Q0 );
  wire   GNDI, \CPWMB2/SLICE_145/CPWMB2/SLICE_145_K1_H1 , 
         \CPWMB2/SLICE_145/CPWMB2/BPWM_N_RNO/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         LSR_dly;

  lut40011 \CPWMB2/SLICE_145_K1 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(\CPWMB2/SLICE_145/CPWMB2/SLICE_145_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMB2/BPWM_N_RNO/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPWMB2/SLICE_145/CPWMB2/BPWM_N_RNO/GATE_H0 ));
  vmuxregsre \CPWMB2/BPWM_N ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \CPWMB2/SLICE_145_K0K1MUX ( 
    .D0(\CPWMB2/SLICE_145/CPWMB2/BPWM_N_RNO/GATE_H0 ), 
    .D1(\CPWMB2/SLICE_145/CPWMB2/SLICE_145_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module CPWMB9_TIME_SET_1_RNITDP61_3__SLICE_146 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMB9/TIME_SET_1_RNITDP61[3]/SLICE_146/CPWMB9/TIME_SET_1_RNITDP61[3]/SLICE_146_K1_H1 
         , 
         \CPWMB9/TIME_SET_1_RNITDP61[3]/SLICE_146/CPWMB9/TIME_SET_1_RNITDP61[3]/GATE_H0 
         ;

  lut40011 \CPWMB9/TIME_SET_1_RNITDP61[3]/SLICE_146_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMB9/TIME_SET_1_RNITDP61[3]/SLICE_146/CPWMB9/TIME_SET_1_RNITDP61[3]/SLICE_146_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMB9/TIME_SET_1_RNITDP61[3]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\CPWMB9/TIME_SET_1_RNITDP61[3]/SLICE_146/CPWMB9/TIME_SET_1_RNITDP61[3]/GATE_H0 )
    );
  selmux2 \CPWMB9/TIME_SET_1_RNITDP61[3]/SLICE_146_K0K1MUX ( 
    .D0(\CPWMB9/TIME_SET_1_RNITDP61[3]/SLICE_146/CPWMB9/TIME_SET_1_RNITDP61[3]/GATE_H0 )
    , 
    .D1(\CPWMB9/TIME_SET_1_RNITDP61[3]/SLICE_146/CPWMB9/TIME_SET_1_RNITDP61[3]/SLICE_146_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB9_TIME_SET_2_RNI43FE1_3__SLICE_147 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMB9/TIME_SET_2_RNI43FE1[3]/SLICE_147/CPWMB9/TIME_SET_2_RNI43FE1[3]/SLICE_147_K1_H1 
         , 
         \CPWMB9/TIME_SET_2_RNI43FE1[3]/SLICE_147/CPWMB9/TIME_SET_2_RNI43FE1[3]/GATE_H0 
         ;

  lut40011 \CPWMB9/TIME_SET_2_RNI43FE1[3]/SLICE_147_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMB9/TIME_SET_2_RNI43FE1[3]/SLICE_147/CPWMB9/TIME_SET_2_RNI43FE1[3]/SLICE_147_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMB9/TIME_SET_2_RNI43FE1[3]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\CPWMB9/TIME_SET_2_RNI43FE1[3]/SLICE_147/CPWMB9/TIME_SET_2_RNI43FE1[3]/GATE_H0 )
    );
  selmux2 \CPWMB9/TIME_SET_2_RNI43FE1[3]/SLICE_147_K0K1MUX ( 
    .D0(\CPWMB9/TIME_SET_2_RNI43FE1[3]/SLICE_147/CPWMB9/TIME_SET_2_RNI43FE1[3]/GATE_H0 )
    , 
    .D1(\CPWMB9/TIME_SET_2_RNI43FE1[3]/SLICE_147/CPWMB9/TIME_SET_2_RNI43FE1[3]/SLICE_147_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA9_TIME_SET_2_RNITPCM2_3__SLICE_148 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMA9/TIME_SET_2_RNITPCM2[3]/SLICE_148/CPWMA9/TIME_SET_2_RNITPCM2[3]/SLICE_148_K1_H1 
         , 
         \CPWMA9/TIME_SET_2_RNITPCM2[3]/SLICE_148/CPWMA9/TIME_SET_2_RNITPCM2[3]/GATE_H0 
         ;

  lut40011 \CPWMA9/TIME_SET_2_RNITPCM2[3]/SLICE_148_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMA9/TIME_SET_2_RNITPCM2[3]/SLICE_148/CPWMA9/TIME_SET_2_RNITPCM2[3]/SLICE_148_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMA9/TIME_SET_2_RNITPCM2[3]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\CPWMA9/TIME_SET_2_RNITPCM2[3]/SLICE_148/CPWMA9/TIME_SET_2_RNITPCM2[3]/GATE_H0 )
    );
  selmux2 \CPWMA9/TIME_SET_2_RNITPCM2[3]/SLICE_148_K0K1MUX ( 
    .D0(\CPWMA9/TIME_SET_2_RNITPCM2[3]/SLICE_148/CPWMA9/TIME_SET_2_RNITPCM2[3]/GATE_H0 )
    , 
    .D1(\CPWMA9/TIME_SET_2_RNITPCM2[3]/SLICE_148/CPWMA9/TIME_SET_2_RNITPCM2[3]/SLICE_148_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA9_TIME_SET_1_RNIM4NE2_3__SLICE_149 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMA9/TIME_SET_1_RNIM4NE2[3]/SLICE_149/CPWMA9/TIME_SET_1_RNIM4NE2[3]/SLICE_149_K1_H1 
         , 
         \CPWMA9/TIME_SET_1_RNIM4NE2[3]/SLICE_149/CPWMA9/TIME_SET_1_RNIM4NE2[3]/GATE_H0 
         ;

  lut40011 \CPWMA9/TIME_SET_1_RNIM4NE2[3]/SLICE_149_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMA9/TIME_SET_1_RNIM4NE2[3]/SLICE_149/CPWMA9/TIME_SET_1_RNIM4NE2[3]/SLICE_149_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMA9/TIME_SET_1_RNIM4NE2[3]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\CPWMA9/TIME_SET_1_RNIM4NE2[3]/SLICE_149/CPWMA9/TIME_SET_1_RNIM4NE2[3]/GATE_H0 )
    );
  selmux2 \CPWMA9/TIME_SET_1_RNIM4NE2[3]/SLICE_149_K0K1MUX ( 
    .D0(\CPWMA9/TIME_SET_1_RNIM4NE2[3]/SLICE_149/CPWMA9/TIME_SET_1_RNIM4NE2[3]/GATE_H0 )
    , 
    .D1(\CPWMA9/TIME_SET_1_RNIM4NE2[3]/SLICE_149/CPWMA9/TIME_SET_1_RNIM4NE2[3]/SLICE_149_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB8_TIME_SET_2_RNIT0FM1_3__SLICE_150 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMB8/TIME_SET_2_RNIT0FM1[3]/SLICE_150/CPWMB8/TIME_SET_2_RNIT0FM1[3]/SLICE_150_K1_H1 
         , 
         \CPWMB8/TIME_SET_2_RNIT0FM1[3]/SLICE_150/CPWMB8/TIME_SET_2_RNIT0FM1[3]/GATE_H0 
         ;

  lut40011 \CPWMB8/TIME_SET_2_RNIT0FM1[3]/SLICE_150_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMB8/TIME_SET_2_RNIT0FM1[3]/SLICE_150/CPWMB8/TIME_SET_2_RNIT0FM1[3]/SLICE_150_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMB8/TIME_SET_2_RNIT0FM1[3]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\CPWMB8/TIME_SET_2_RNIT0FM1[3]/SLICE_150/CPWMB8/TIME_SET_2_RNIT0FM1[3]/GATE_H0 )
    );
  selmux2 \CPWMB8/TIME_SET_2_RNIT0FM1[3]/SLICE_150_K0K1MUX ( 
    .D0(\CPWMB8/TIME_SET_2_RNIT0FM1[3]/SLICE_150/CPWMB8/TIME_SET_2_RNIT0FM1[3]/GATE_H0 )
    , 
    .D1(\CPWMB8/TIME_SET_2_RNIT0FM1[3]/SLICE_150/CPWMB8/TIME_SET_2_RNIT0FM1[3]/SLICE_150_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB8_TIME_SET_1_RNIMBPE1_3__SLICE_151 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMB8/TIME_SET_1_RNIMBPE1[3]/SLICE_151/CPWMB8/TIME_SET_1_RNIMBPE1[3]/SLICE_151_K1_H1 
         , 
         \CPWMB8/TIME_SET_1_RNIMBPE1[3]/SLICE_151/CPWMB8/TIME_SET_1_RNIMBPE1[3]/GATE_H0 
         ;

  lut40011 \CPWMB8/TIME_SET_1_RNIMBPE1[3]/SLICE_151_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMB8/TIME_SET_1_RNIMBPE1[3]/SLICE_151/CPWMB8/TIME_SET_1_RNIMBPE1[3]/SLICE_151_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMB8/TIME_SET_1_RNIMBPE1[3]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\CPWMB8/TIME_SET_1_RNIMBPE1[3]/SLICE_151/CPWMB8/TIME_SET_1_RNIMBPE1[3]/GATE_H0 )
    );
  selmux2 \CPWMB8/TIME_SET_1_RNIMBPE1[3]/SLICE_151_K0K1MUX ( 
    .D0(\CPWMB8/TIME_SET_1_RNIMBPE1[3]/SLICE_151/CPWMB8/TIME_SET_1_RNIMBPE1[3]/GATE_H0 )
    , 
    .D1(\CPWMB8/TIME_SET_1_RNIMBPE1[3]/SLICE_151/CPWMB8/TIME_SET_1_RNIMBPE1[3]/SLICE_151_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA8_TIME_SET_1_RNIF2NM2_3__SLICE_152 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMA8/TIME_SET_1_RNIF2NM2[3]/SLICE_152/CPWMA8/TIME_SET_1_RNIF2NM2[3]/SLICE_152_K1_H1 
         , 
         \CPWMA8/TIME_SET_1_RNIF2NM2[3]/SLICE_152/CPWMA8/TIME_SET_1_RNIF2NM2[3]/GATE_H0 
         ;

  lut40011 \CPWMA8/TIME_SET_1_RNIF2NM2[3]/SLICE_152_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMA8/TIME_SET_1_RNIF2NM2[3]/SLICE_152/CPWMA8/TIME_SET_1_RNIF2NM2[3]/SLICE_152_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMA8/TIME_SET_1_RNIF2NM2[3]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\CPWMA8/TIME_SET_1_RNIF2NM2[3]/SLICE_152/CPWMA8/TIME_SET_1_RNIF2NM2[3]/GATE_H0 )
    );
  selmux2 \CPWMA8/TIME_SET_1_RNIF2NM2[3]/SLICE_152_K0K1MUX ( 
    .D0(\CPWMA8/TIME_SET_1_RNIF2NM2[3]/SLICE_152/CPWMA8/TIME_SET_1_RNIF2NM2[3]/GATE_H0 )
    , 
    .D1(\CPWMA8/TIME_SET_1_RNIF2NM2[3]/SLICE_152/CPWMA8/TIME_SET_1_RNIF2NM2[3]/SLICE_152_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA8_TIME_SET_2_RNIMNCU2_3__SLICE_153 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMA8/TIME_SET_2_RNIMNCU2[3]/SLICE_153/CPWMA8/TIME_SET_2_RNIMNCU2[3]/SLICE_153_K1_H1 
         , 
         \CPWMA8/TIME_SET_2_RNIMNCU2[3]/SLICE_153/CPWMA8/TIME_SET_2_RNIMNCU2[3]/GATE_H0 
         ;

  lut40011 \CPWMA8/TIME_SET_2_RNIMNCU2[3]/SLICE_153_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMA8/TIME_SET_2_RNIMNCU2[3]/SLICE_153/CPWMA8/TIME_SET_2_RNIMNCU2[3]/SLICE_153_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMA8/TIME_SET_2_RNIMNCU2[3]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\CPWMA8/TIME_SET_2_RNIMNCU2[3]/SLICE_153/CPWMA8/TIME_SET_2_RNIMNCU2[3]/GATE_H0 )
    );
  selmux2 \CPWMA8/TIME_SET_2_RNIMNCU2[3]/SLICE_153_K0K1MUX ( 
    .D0(\CPWMA8/TIME_SET_2_RNIMNCU2[3]/SLICE_153/CPWMA8/TIME_SET_2_RNIMNCU2[3]/GATE_H0 )
    , 
    .D1(\CPWMA8/TIME_SET_2_RNIMNCU2[3]/SLICE_153/CPWMA8/TIME_SET_2_RNIMNCU2[3]/SLICE_153_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB7_TIME_SET_2_RNIMUEU1_3__SLICE_154 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMB7/TIME_SET_2_RNIMUEU1[3]/SLICE_154/CPWMB7/TIME_SET_2_RNIMUEU1[3]/SLICE_154_K1_H1 
         , 
         \CPWMB7/TIME_SET_2_RNIMUEU1[3]/SLICE_154/CPWMB7/TIME_SET_2_RNIMUEU1[3]/GATE_H0 
         ;

  lut40011 \CPWMB7/TIME_SET_2_RNIMUEU1[3]/SLICE_154_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMB7/TIME_SET_2_RNIMUEU1[3]/SLICE_154/CPWMB7/TIME_SET_2_RNIMUEU1[3]/SLICE_154_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMB7/TIME_SET_2_RNIMUEU1[3]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\CPWMB7/TIME_SET_2_RNIMUEU1[3]/SLICE_154/CPWMB7/TIME_SET_2_RNIMUEU1[3]/GATE_H0 )
    );
  selmux2 \CPWMB7/TIME_SET_2_RNIMUEU1[3]/SLICE_154_K0K1MUX ( 
    .D0(\CPWMB7/TIME_SET_2_RNIMUEU1[3]/SLICE_154/CPWMB7/TIME_SET_2_RNIMUEU1[3]/GATE_H0 )
    , 
    .D1(\CPWMB7/TIME_SET_2_RNIMUEU1[3]/SLICE_154/CPWMB7/TIME_SET_2_RNIMUEU1[3]/SLICE_154_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB7_TIME_SET_1_RNIF9PM1_3__SLICE_155 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMB7/TIME_SET_1_RNIF9PM1[3]/SLICE_155/CPWMB7/TIME_SET_1_RNIF9PM1[3]/SLICE_155_K1_H1 
         , 
         \CPWMB7/TIME_SET_1_RNIF9PM1[3]/SLICE_155/CPWMB7/TIME_SET_1_RNIF9PM1[3]/GATE_H0 
         ;

  lut40011 \CPWMB7/TIME_SET_1_RNIF9PM1[3]/SLICE_155_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMB7/TIME_SET_1_RNIF9PM1[3]/SLICE_155/CPWMB7/TIME_SET_1_RNIF9PM1[3]/SLICE_155_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMB7/TIME_SET_1_RNIF9PM1[3]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\CPWMB7/TIME_SET_1_RNIF9PM1[3]/SLICE_155/CPWMB7/TIME_SET_1_RNIF9PM1[3]/GATE_H0 )
    );
  selmux2 \CPWMB7/TIME_SET_1_RNIF9PM1[3]/SLICE_155_K0K1MUX ( 
    .D0(\CPWMB7/TIME_SET_1_RNIF9PM1[3]/SLICE_155/CPWMB7/TIME_SET_1_RNIF9PM1[3]/GATE_H0 )
    , 
    .D1(\CPWMB7/TIME_SET_1_RNIF9PM1[3]/SLICE_155/CPWMB7/TIME_SET_1_RNIF9PM1[3]/SLICE_155_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA7_TIME_SET_1_RNI80NU2_3__SLICE_156 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMA7/TIME_SET_1_RNI80NU2[3]/SLICE_156/CPWMA7/TIME_SET_1_RNI80NU2[3]/SLICE_156_K1_H1 
         , 
         \CPWMA7/TIME_SET_1_RNI80NU2[3]/SLICE_156/CPWMA7/TIME_SET_1_RNI80NU2[3]/GATE_H0 
         ;

  lut40011 \CPWMA7/TIME_SET_1_RNI80NU2[3]/SLICE_156_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMA7/TIME_SET_1_RNI80NU2[3]/SLICE_156/CPWMA7/TIME_SET_1_RNI80NU2[3]/SLICE_156_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMA7/TIME_SET_1_RNI80NU2[3]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\CPWMA7/TIME_SET_1_RNI80NU2[3]/SLICE_156/CPWMA7/TIME_SET_1_RNI80NU2[3]/GATE_H0 )
    );
  selmux2 \CPWMA7/TIME_SET_1_RNI80NU2[3]/SLICE_156_K0K1MUX ( 
    .D0(\CPWMA7/TIME_SET_1_RNI80NU2[3]/SLICE_156/CPWMA7/TIME_SET_1_RNI80NU2[3]/GATE_H0 )
    , 
    .D1(\CPWMA7/TIME_SET_1_RNI80NU2[3]/SLICE_156/CPWMA7/TIME_SET_1_RNI80NU2[3]/SLICE_156_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA7_TIME_SET_2_RNIFLC63_3__SLICE_157 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMA7/TIME_SET_2_RNIFLC63[3]/SLICE_157/CPWMA7/TIME_SET_2_RNIFLC63[3]/SLICE_157_K1_H1 
         , 
         \CPWMA7/TIME_SET_2_RNIFLC63[3]/SLICE_157/CPWMA7/TIME_SET_2_RNIFLC63[3]/GATE_H0 
         ;

  lut40011 \CPWMA7/TIME_SET_2_RNIFLC63[3]/SLICE_157_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMA7/TIME_SET_2_RNIFLC63[3]/SLICE_157/CPWMA7/TIME_SET_2_RNIFLC63[3]/SLICE_157_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMA7/TIME_SET_2_RNIFLC63[3]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\CPWMA7/TIME_SET_2_RNIFLC63[3]/SLICE_157/CPWMA7/TIME_SET_2_RNIFLC63[3]/GATE_H0 )
    );
  selmux2 \CPWMA7/TIME_SET_2_RNIFLC63[3]/SLICE_157_K0K1MUX ( 
    .D0(\CPWMA7/TIME_SET_2_RNIFLC63[3]/SLICE_157/CPWMA7/TIME_SET_2_RNIFLC63[3]/GATE_H0 )
    , 
    .D1(\CPWMA7/TIME_SET_2_RNIFLC63[3]/SLICE_157/CPWMA7/TIME_SET_2_RNIFLC63[3]/SLICE_157_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB6_TIME_SET_1_RNI87PU1_3__SLICE_158 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMB6/TIME_SET_1_RNI87PU1[3]/SLICE_158/CPWMB6/TIME_SET_1_RNI87PU1[3]/SLICE_158_K1_H1 
         , 
         \CPWMB6/TIME_SET_1_RNI87PU1[3]/SLICE_158/CPWMB6/TIME_SET_1_RNI87PU1[3]/GATE_H0 
         ;

  lut40011 \CPWMB6/TIME_SET_1_RNI87PU1[3]/SLICE_158_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMB6/TIME_SET_1_RNI87PU1[3]/SLICE_158/CPWMB6/TIME_SET_1_RNI87PU1[3]/SLICE_158_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMB6/TIME_SET_1_RNI87PU1[3]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\CPWMB6/TIME_SET_1_RNI87PU1[3]/SLICE_158/CPWMB6/TIME_SET_1_RNI87PU1[3]/GATE_H0 )
    );
  selmux2 \CPWMB6/TIME_SET_1_RNI87PU1[3]/SLICE_158_K0K1MUX ( 
    .D0(\CPWMB6/TIME_SET_1_RNI87PU1[3]/SLICE_158/CPWMB6/TIME_SET_1_RNI87PU1[3]/GATE_H0 )
    , 
    .D1(\CPWMB6/TIME_SET_1_RNI87PU1[3]/SLICE_158/CPWMB6/TIME_SET_1_RNI87PU1[3]/SLICE_158_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB6_TIME_SET_2_RNIFSE62_3__SLICE_159 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMB6/TIME_SET_2_RNIFSE62[3]/SLICE_159/CPWMB6/TIME_SET_2_RNIFSE62[3]/SLICE_159_K1_H1 
         , 
         \CPWMB6/TIME_SET_2_RNIFSE62[3]/SLICE_159/CPWMB6/TIME_SET_2_RNIFSE62[3]/GATE_H0 
         ;

  lut40011 \CPWMB6/TIME_SET_2_RNIFSE62[3]/SLICE_159_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMB6/TIME_SET_2_RNIFSE62[3]/SLICE_159/CPWMB6/TIME_SET_2_RNIFSE62[3]/SLICE_159_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMB6/TIME_SET_2_RNIFSE62[3]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\CPWMB6/TIME_SET_2_RNIFSE62[3]/SLICE_159/CPWMB6/TIME_SET_2_RNIFSE62[3]/GATE_H0 )
    );
  selmux2 \CPWMB6/TIME_SET_2_RNIFSE62[3]/SLICE_159_K0K1MUX ( 
    .D0(\CPWMB6/TIME_SET_2_RNIFSE62[3]/SLICE_159/CPWMB6/TIME_SET_2_RNIFSE62[3]/GATE_H0 )
    , 
    .D1(\CPWMB6/TIME_SET_2_RNIFSE62[3]/SLICE_159/CPWMB6/TIME_SET_2_RNIFSE62[3]/SLICE_159_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA6_TIME_SET_2_RNI8JCE3_3__SLICE_160 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMA6/TIME_SET_2_RNI8JCE3[3]/SLICE_160/CPWMA6/TIME_SET_2_RNI8JCE3[3]/SLICE_160_K1_H1 
         , 
         \CPWMA6/TIME_SET_2_RNI8JCE3[3]/SLICE_160/CPWMA6/TIME_SET_2_RNI8JCE3[3]/GATE_H0 
         ;

  lut40011 \CPWMA6/TIME_SET_2_RNI8JCE3[3]/SLICE_160_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMA6/TIME_SET_2_RNI8JCE3[3]/SLICE_160/CPWMA6/TIME_SET_2_RNI8JCE3[3]/SLICE_160_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMA6/TIME_SET_2_RNI8JCE3[3]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\CPWMA6/TIME_SET_2_RNI8JCE3[3]/SLICE_160/CPWMA6/TIME_SET_2_RNI8JCE3[3]/GATE_H0 )
    );
  selmux2 \CPWMA6/TIME_SET_2_RNI8JCE3[3]/SLICE_160_K0K1MUX ( 
    .D0(\CPWMA6/TIME_SET_2_RNI8JCE3[3]/SLICE_160/CPWMA6/TIME_SET_2_RNI8JCE3[3]/GATE_H0 )
    , 
    .D1(\CPWMA6/TIME_SET_2_RNI8JCE3[3]/SLICE_160/CPWMA6/TIME_SET_2_RNI8JCE3[3]/SLICE_160_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA6_TIME_SET_1_RNI1UM63_3__SLICE_161 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMA6/TIME_SET_1_RNI1UM63[3]/SLICE_161/CPWMA6/TIME_SET_1_RNI1UM63[3]/SLICE_161_K1_H1 
         , 
         \CPWMA6/TIME_SET_1_RNI1UM63[3]/SLICE_161/CPWMA6/TIME_SET_1_RNI1UM63[3]/GATE_H0 
         ;

  lut40011 \CPWMA6/TIME_SET_1_RNI1UM63[3]/SLICE_161_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMA6/TIME_SET_1_RNI1UM63[3]/SLICE_161/CPWMA6/TIME_SET_1_RNI1UM63[3]/SLICE_161_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMA6/TIME_SET_1_RNI1UM63[3]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\CPWMA6/TIME_SET_1_RNI1UM63[3]/SLICE_161/CPWMA6/TIME_SET_1_RNI1UM63[3]/GATE_H0 )
    );
  selmux2 \CPWMA6/TIME_SET_1_RNI1UM63[3]/SLICE_161_K0K1MUX ( 
    .D0(\CPWMA6/TIME_SET_1_RNI1UM63[3]/SLICE_161/CPWMA6/TIME_SET_1_RNI1UM63[3]/GATE_H0 )
    , 
    .D1(\CPWMA6/TIME_SET_1_RNI1UM63[3]/SLICE_161/CPWMA6/TIME_SET_1_RNI1UM63[3]/SLICE_161_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB5_TIME_SET_2_RNI8QEE2_3__SLICE_162 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMB5/TIME_SET_2_RNI8QEE2[3]/SLICE_162/CPWMB5/TIME_SET_2_RNI8QEE2[3]/SLICE_162_K1_H1 
         , 
         \CPWMB5/TIME_SET_2_RNI8QEE2[3]/SLICE_162/CPWMB5/TIME_SET_2_RNI8QEE2[3]/GATE_H0 
         ;

  lut40011 \CPWMB5/TIME_SET_2_RNI8QEE2[3]/SLICE_162_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMB5/TIME_SET_2_RNI8QEE2[3]/SLICE_162/CPWMB5/TIME_SET_2_RNI8QEE2[3]/SLICE_162_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMB5/TIME_SET_2_RNI8QEE2[3]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\CPWMB5/TIME_SET_2_RNI8QEE2[3]/SLICE_162/CPWMB5/TIME_SET_2_RNI8QEE2[3]/GATE_H0 )
    );
  selmux2 \CPWMB5/TIME_SET_2_RNI8QEE2[3]/SLICE_162_K0K1MUX ( 
    .D0(\CPWMB5/TIME_SET_2_RNI8QEE2[3]/SLICE_162/CPWMB5/TIME_SET_2_RNI8QEE2[3]/GATE_H0 )
    , 
    .D1(\CPWMB5/TIME_SET_2_RNI8QEE2[3]/SLICE_162/CPWMB5/TIME_SET_2_RNI8QEE2[3]/SLICE_162_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB5_TIME_SET_1_RNI15P62_3__SLICE_163 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMB5/TIME_SET_1_RNI15P62[3]/SLICE_163/CPWMB5/TIME_SET_1_RNI15P62[3]/SLICE_163_K1_H1 
         , 
         \CPWMB5/TIME_SET_1_RNI15P62[3]/SLICE_163/CPWMB5/TIME_SET_1_RNI15P62[3]/GATE_H0 
         ;

  lut40011 \CPWMB5/TIME_SET_1_RNI15P62[3]/SLICE_163_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMB5/TIME_SET_1_RNI15P62[3]/SLICE_163/CPWMB5/TIME_SET_1_RNI15P62[3]/SLICE_163_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMB5/TIME_SET_1_RNI15P62[3]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\CPWMB5/TIME_SET_1_RNI15P62[3]/SLICE_163/CPWMB5/TIME_SET_1_RNI15P62[3]/GATE_H0 )
    );
  selmux2 \CPWMB5/TIME_SET_1_RNI15P62[3]/SLICE_163_K0K1MUX ( 
    .D0(\CPWMB5/TIME_SET_1_RNI15P62[3]/SLICE_163/CPWMB5/TIME_SET_1_RNI15P62[3]/GATE_H0 )
    , 
    .D1(\CPWMB5/TIME_SET_1_RNI15P62[3]/SLICE_163/CPWMB5/TIME_SET_1_RNI15P62[3]/SLICE_163_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA5_TIME_SET_2_RNI1HC6_3__SLICE_164 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMA5/TIME_SET_2_RNI1HC6[3]/SLICE_164/CPWMA5/TIME_SET_2_RNI1HC6[3]/SLICE_164_K1_H1 
         , 
         \CPWMA5/TIME_SET_2_RNI1HC6[3]/SLICE_164/CPWMA5/TIME_SET_2_RNI1HC6[3]/GATE_H0 
         ;

  lut40011 \CPWMA5/TIME_SET_2_RNI1HC6[3]/SLICE_164_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMA5/TIME_SET_2_RNI1HC6[3]/SLICE_164/CPWMA5/TIME_SET_2_RNI1HC6[3]/SLICE_164_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMA5/TIME_SET_2_RNI1HC6[3]/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPWMA5/TIME_SET_2_RNI1HC6[3]/SLICE_164/CPWMA5/TIME_SET_2_RNI1HC6[3]/GATE_H0 )
    );
  selmux2 \CPWMA5/TIME_SET_2_RNI1HC6[3]/SLICE_164_K0K1MUX ( 
    .D0(\CPWMA5/TIME_SET_2_RNI1HC6[3]/SLICE_164/CPWMA5/TIME_SET_2_RNI1HC6[3]/GATE_H0 )
    , 
    .D1(\CPWMA5/TIME_SET_2_RNI1HC6[3]/SLICE_164/CPWMA5/TIME_SET_2_RNI1HC6[3]/SLICE_164_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA5_TIME_SET_1_RNIQRME3_3__SLICE_165 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMA5/TIME_SET_1_RNIQRME3[3]/SLICE_165/CPWMA5/TIME_SET_1_RNIQRME3[3]/SLICE_165_K1_H1 
         , 
         \CPWMA5/TIME_SET_1_RNIQRME3[3]/SLICE_165/CPWMA5/TIME_SET_1_RNIQRME3[3]/GATE_H0 
         ;

  lut40011 \CPWMA5/TIME_SET_1_RNIQRME3[3]/SLICE_165_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMA5/TIME_SET_1_RNIQRME3[3]/SLICE_165/CPWMA5/TIME_SET_1_RNIQRME3[3]/SLICE_165_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMA5/TIME_SET_1_RNIQRME3[3]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\CPWMA5/TIME_SET_1_RNIQRME3[3]/SLICE_165/CPWMA5/TIME_SET_1_RNIQRME3[3]/GATE_H0 )
    );
  selmux2 \CPWMA5/TIME_SET_1_RNIQRME3[3]/SLICE_165_K0K1MUX ( 
    .D0(\CPWMA5/TIME_SET_1_RNIQRME3[3]/SLICE_165/CPWMA5/TIME_SET_1_RNIQRME3[3]/GATE_H0 )
    , 
    .D1(\CPWMA5/TIME_SET_1_RNIQRME3[3]/SLICE_165/CPWMA5/TIME_SET_1_RNIQRME3[3]/SLICE_165_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB4_TIME_SET_1_RNIQ2PE2_3__SLICE_166 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMB4/TIME_SET_1_RNIQ2PE2[3]/SLICE_166/CPWMB4/TIME_SET_1_RNIQ2PE2[3]/SLICE_166_K1_H1 
         , 
         \CPWMB4/TIME_SET_1_RNIQ2PE2[3]/SLICE_166/CPWMB4/TIME_SET_1_RNIQ2PE2[3]/GATE_H0 
         ;

  lut40011 \CPWMB4/TIME_SET_1_RNIQ2PE2[3]/SLICE_166_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMB4/TIME_SET_1_RNIQ2PE2[3]/SLICE_166/CPWMB4/TIME_SET_1_RNIQ2PE2[3]/SLICE_166_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMB4/TIME_SET_1_RNIQ2PE2[3]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\CPWMB4/TIME_SET_1_RNIQ2PE2[3]/SLICE_166/CPWMB4/TIME_SET_1_RNIQ2PE2[3]/GATE_H0 )
    );
  selmux2 \CPWMB4/TIME_SET_1_RNIQ2PE2[3]/SLICE_166_K0K1MUX ( 
    .D0(\CPWMB4/TIME_SET_1_RNIQ2PE2[3]/SLICE_166/CPWMB4/TIME_SET_1_RNIQ2PE2[3]/GATE_H0 )
    , 
    .D1(\CPWMB4/TIME_SET_1_RNIQ2PE2[3]/SLICE_166/CPWMB4/TIME_SET_1_RNIQ2PE2[3]/SLICE_166_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB4_TIME_SET_2_RNI1OEM2_3__SLICE_167 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMB4/TIME_SET_2_RNI1OEM2[3]/SLICE_167/CPWMB4/TIME_SET_2_RNI1OEM2[3]/SLICE_167_K1_H1 
         , 
         \CPWMB4/TIME_SET_2_RNI1OEM2[3]/SLICE_167/CPWMB4/TIME_SET_2_RNI1OEM2[3]/GATE_H0 
         ;

  lut40011 \CPWMB4/TIME_SET_2_RNI1OEM2[3]/SLICE_167_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMB4/TIME_SET_2_RNI1OEM2[3]/SLICE_167/CPWMB4/TIME_SET_2_RNI1OEM2[3]/SLICE_167_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMB4/TIME_SET_2_RNI1OEM2[3]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\CPWMB4/TIME_SET_2_RNI1OEM2[3]/SLICE_167/CPWMB4/TIME_SET_2_RNI1OEM2[3]/GATE_H0 )
    );
  selmux2 \CPWMB4/TIME_SET_2_RNI1OEM2[3]/SLICE_167_K0K1MUX ( 
    .D0(\CPWMB4/TIME_SET_2_RNI1OEM2[3]/SLICE_167/CPWMB4/TIME_SET_2_RNI1OEM2[3]/GATE_H0 )
    , 
    .D1(\CPWMB4/TIME_SET_2_RNI1OEM2[3]/SLICE_167/CPWMB4/TIME_SET_2_RNI1OEM2[3]/SLICE_167_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA4_TIME_SET_2_RNIQECE_3__SLICE_168 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMA4/TIME_SET_2_RNIQECE[3]/SLICE_168/CPWMA4/TIME_SET_2_RNIQECE[3]/SLICE_168_K1_H1 
         , 
         \CPWMA4/TIME_SET_2_RNIQECE[3]/SLICE_168/CPWMA4/TIME_SET_2_RNIQECE[3]/GATE_H0 
         ;

  lut40011 \CPWMA4/TIME_SET_2_RNIQECE[3]/SLICE_168_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMA4/TIME_SET_2_RNIQECE[3]/SLICE_168/CPWMA4/TIME_SET_2_RNIQECE[3]/SLICE_168_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMA4/TIME_SET_2_RNIQECE[3]/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPWMA4/TIME_SET_2_RNIQECE[3]/SLICE_168/CPWMA4/TIME_SET_2_RNIQECE[3]/GATE_H0 )
    );
  selmux2 \CPWMA4/TIME_SET_2_RNIQECE[3]/SLICE_168_K0K1MUX ( 
    .D0(\CPWMA4/TIME_SET_2_RNIQECE[3]/SLICE_168/CPWMA4/TIME_SET_2_RNIQECE[3]/GATE_H0 )
    , 
    .D1(\CPWMA4/TIME_SET_2_RNIQECE[3]/SLICE_168/CPWMA4/TIME_SET_2_RNIQECE[3]/SLICE_168_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA4_TIME_SET_1_RNIJPM6_3__SLICE_169 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMA4/TIME_SET_1_RNIJPM6[3]/SLICE_169/CPWMA4/TIME_SET_1_RNIJPM6[3]/SLICE_169_K1_H1 
         , 
         \CPWMA4/TIME_SET_1_RNIJPM6[3]/SLICE_169/CPWMA4/TIME_SET_1_RNIJPM6[3]/GATE_H0 
         ;

  lut40011 \CPWMA4/TIME_SET_1_RNIJPM6[3]/SLICE_169_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMA4/TIME_SET_1_RNIJPM6[3]/SLICE_169/CPWMA4/TIME_SET_1_RNIJPM6[3]/SLICE_169_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMA4/TIME_SET_1_RNIJPM6[3]/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPWMA4/TIME_SET_1_RNIJPM6[3]/SLICE_169/CPWMA4/TIME_SET_1_RNIJPM6[3]/GATE_H0 )
    );
  selmux2 \CPWMA4/TIME_SET_1_RNIJPM6[3]/SLICE_169_K0K1MUX ( 
    .D0(\CPWMA4/TIME_SET_1_RNIJPM6[3]/SLICE_169/CPWMA4/TIME_SET_1_RNIJPM6[3]/GATE_H0 )
    , 
    .D1(\CPWMA4/TIME_SET_1_RNIJPM6[3]/SLICE_169/CPWMA4/TIME_SET_1_RNIJPM6[3]/SLICE_169_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB3_TIME_SET_2_RNIQLEU2_3__SLICE_170 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMB3/TIME_SET_2_RNIQLEU2[3]/SLICE_170/CPWMB3/TIME_SET_2_RNIQLEU2[3]/SLICE_170_K1_H1 
         , 
         \CPWMB3/TIME_SET_2_RNIQLEU2[3]/SLICE_170/CPWMB3/TIME_SET_2_RNIQLEU2[3]/GATE_H0 
         ;

  lut40011 \CPWMB3/TIME_SET_2_RNIQLEU2[3]/SLICE_170_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMB3/TIME_SET_2_RNIQLEU2[3]/SLICE_170/CPWMB3/TIME_SET_2_RNIQLEU2[3]/SLICE_170_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMB3/TIME_SET_2_RNIQLEU2[3]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\CPWMB3/TIME_SET_2_RNIQLEU2[3]/SLICE_170/CPWMB3/TIME_SET_2_RNIQLEU2[3]/GATE_H0 )
    );
  selmux2 \CPWMB3/TIME_SET_2_RNIQLEU2[3]/SLICE_170_K0K1MUX ( 
    .D0(\CPWMB3/TIME_SET_2_RNIQLEU2[3]/SLICE_170/CPWMB3/TIME_SET_2_RNIQLEU2[3]/GATE_H0 )
    , 
    .D1(\CPWMB3/TIME_SET_2_RNIQLEU2[3]/SLICE_170/CPWMB3/TIME_SET_2_RNIQLEU2[3]/SLICE_170_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB3_TIME_SET_1_RNIJ0PM2_3__SLICE_171 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMB3/TIME_SET_1_RNIJ0PM2[3]/SLICE_171/CPWMB3/TIME_SET_1_RNIJ0PM2[3]/SLICE_171_K1_H1 
         , 
         \CPWMB3/TIME_SET_1_RNIJ0PM2[3]/SLICE_171/CPWMB3/TIME_SET_1_RNIJ0PM2[3]/GATE_H0 
         ;

  lut40011 \CPWMB3/TIME_SET_1_RNIJ0PM2[3]/SLICE_171_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMB3/TIME_SET_1_RNIJ0PM2[3]/SLICE_171/CPWMB3/TIME_SET_1_RNIJ0PM2[3]/SLICE_171_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMB3/TIME_SET_1_RNIJ0PM2[3]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\CPWMB3/TIME_SET_1_RNIJ0PM2[3]/SLICE_171/CPWMB3/TIME_SET_1_RNIJ0PM2[3]/GATE_H0 )
    );
  selmux2 \CPWMB3/TIME_SET_1_RNIJ0PM2[3]/SLICE_171_K0K1MUX ( 
    .D0(\CPWMB3/TIME_SET_1_RNIJ0PM2[3]/SLICE_171/CPWMB3/TIME_SET_1_RNIJ0PM2[3]/GATE_H0 )
    , 
    .D1(\CPWMB3/TIME_SET_1_RNIJ0PM2[3]/SLICE_171/CPWMB3/TIME_SET_1_RNIJ0PM2[3]/SLICE_171_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA3_TIME_SET_2_RNIJCCM_3__SLICE_172 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMA3/TIME_SET_2_RNIJCCM[3]/SLICE_172/CPWMA3/TIME_SET_2_RNIJCCM[3]/SLICE_172_K1_H1 
         , 
         \CPWMA3/TIME_SET_2_RNIJCCM[3]/SLICE_172/CPWMA3/TIME_SET_2_RNIJCCM[3]/GATE_H0 
         ;

  lut40011 \CPWMA3/TIME_SET_2_RNIJCCM[3]/SLICE_172_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMA3/TIME_SET_2_RNIJCCM[3]/SLICE_172/CPWMA3/TIME_SET_2_RNIJCCM[3]/SLICE_172_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMA3/TIME_SET_2_RNIJCCM[3]/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPWMA3/TIME_SET_2_RNIJCCM[3]/SLICE_172/CPWMA3/TIME_SET_2_RNIJCCM[3]/GATE_H0 )
    );
  selmux2 \CPWMA3/TIME_SET_2_RNIJCCM[3]/SLICE_172_K0K1MUX ( 
    .D0(\CPWMA3/TIME_SET_2_RNIJCCM[3]/SLICE_172/CPWMA3/TIME_SET_2_RNIJCCM[3]/GATE_H0 )
    , 
    .D1(\CPWMA3/TIME_SET_2_RNIJCCM[3]/SLICE_172/CPWMA3/TIME_SET_2_RNIJCCM[3]/SLICE_172_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA3_TIME_SET_1_RNICNME_3__SLICE_173 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMA3/TIME_SET_1_RNICNME[3]/SLICE_173/CPWMA3/TIME_SET_1_RNICNME[3]/SLICE_173_K1_H1 
         , 
         \CPWMA3/TIME_SET_1_RNICNME[3]/SLICE_173/CPWMA3/TIME_SET_1_RNICNME[3]/GATE_H0 
         ;

  lut40011 \CPWMA3/TIME_SET_1_RNICNME[3]/SLICE_173_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMA3/TIME_SET_1_RNICNME[3]/SLICE_173/CPWMA3/TIME_SET_1_RNICNME[3]/SLICE_173_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMA3/TIME_SET_1_RNICNME[3]/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPWMA3/TIME_SET_1_RNICNME[3]/SLICE_173/CPWMA3/TIME_SET_1_RNICNME[3]/GATE_H0 )
    );
  selmux2 \CPWMA3/TIME_SET_1_RNICNME[3]/SLICE_173_K0K1MUX ( 
    .D0(\CPWMA3/TIME_SET_1_RNICNME[3]/SLICE_173/CPWMA3/TIME_SET_1_RNICNME[3]/GATE_H0 )
    , 
    .D1(\CPWMA3/TIME_SET_1_RNICNME[3]/SLICE_173/CPWMA3/TIME_SET_1_RNICNME[3]/SLICE_173_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB2_TIME_SET_1_RNICUOU2_3__SLICE_174 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMB2/TIME_SET_1_RNICUOU2[3]/SLICE_174/CPWMB2/TIME_SET_1_RNICUOU2[3]/SLICE_174_K1_H1 
         , 
         \CPWMB2/TIME_SET_1_RNICUOU2[3]/SLICE_174/CPWMB2/TIME_SET_1_RNICUOU2[3]/GATE_H0 
         ;

  lut40011 \CPWMB2/TIME_SET_1_RNICUOU2[3]/SLICE_174_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMB2/TIME_SET_1_RNICUOU2[3]/SLICE_174/CPWMB2/TIME_SET_1_RNICUOU2[3]/SLICE_174_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMB2/TIME_SET_1_RNICUOU2[3]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\CPWMB2/TIME_SET_1_RNICUOU2[3]/SLICE_174/CPWMB2/TIME_SET_1_RNICUOU2[3]/GATE_H0 )
    );
  selmux2 \CPWMB2/TIME_SET_1_RNICUOU2[3]/SLICE_174_K0K1MUX ( 
    .D0(\CPWMB2/TIME_SET_1_RNICUOU2[3]/SLICE_174/CPWMB2/TIME_SET_1_RNICUOU2[3]/GATE_H0 )
    , 
    .D1(\CPWMB2/TIME_SET_1_RNICUOU2[3]/SLICE_174/CPWMB2/TIME_SET_1_RNICUOU2[3]/SLICE_174_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA2_TIME_SET_2_RNICACU_3__SLICE_175 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMA2/TIME_SET_2_RNICACU[3]/SLICE_175/CPWMA2/TIME_SET_2_RNICACU[3]/SLICE_175_K1_H1 
         , 
         \CPWMA2/TIME_SET_2_RNICACU[3]/SLICE_175/CPWMA2/TIME_SET_2_RNICACU[3]/GATE_H0 
         ;

  lut40011 \CPWMA2/TIME_SET_2_RNICACU[3]/SLICE_175_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMA2/TIME_SET_2_RNICACU[3]/SLICE_175/CPWMA2/TIME_SET_2_RNICACU[3]/SLICE_175_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMA2/TIME_SET_2_RNICACU[3]/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPWMA2/TIME_SET_2_RNICACU[3]/SLICE_175/CPWMA2/TIME_SET_2_RNICACU[3]/GATE_H0 )
    );
  selmux2 \CPWMA2/TIME_SET_2_RNICACU[3]/SLICE_175_K0K1MUX ( 
    .D0(\CPWMA2/TIME_SET_2_RNICACU[3]/SLICE_175/CPWMA2/TIME_SET_2_RNICACU[3]/GATE_H0 )
    , 
    .D1(\CPWMA2/TIME_SET_2_RNICACU[3]/SLICE_175/CPWMA2/TIME_SET_2_RNICACU[3]/SLICE_175_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA2_TIME_SET_1_RNI5LMM_3__SLICE_176 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMA2/TIME_SET_1_RNI5LMM[3]/SLICE_176/CPWMA2/TIME_SET_1_RNI5LMM[3]/SLICE_176_K1_H1 
         , 
         \CPWMA2/TIME_SET_1_RNI5LMM[3]/SLICE_176/CPWMA2/TIME_SET_1_RNI5LMM[3]/GATE_H0 
         ;

  lut40011 \CPWMA2/TIME_SET_1_RNI5LMM[3]/SLICE_176_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMA2/TIME_SET_1_RNI5LMM[3]/SLICE_176/CPWMA2/TIME_SET_1_RNI5LMM[3]/SLICE_176_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMA2/TIME_SET_1_RNI5LMM[3]/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPWMA2/TIME_SET_1_RNI5LMM[3]/SLICE_176/CPWMA2/TIME_SET_1_RNI5LMM[3]/GATE_H0 )
    );
  selmux2 \CPWMA2/TIME_SET_1_RNI5LMM[3]/SLICE_176_K0K1MUX ( 
    .D0(\CPWMA2/TIME_SET_1_RNI5LMM[3]/SLICE_176/CPWMA2/TIME_SET_1_RNI5LMM[3]/GATE_H0 )
    , 
    .D1(\CPWMA2/TIME_SET_1_RNI5LMM[3]/SLICE_176/CPWMA2/TIME_SET_1_RNI5LMM[3]/SLICE_176_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB1_TIME_SET_2_RNICHEE3_3__SLICE_177 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMB1/TIME_SET_2_RNICHEE3[3]/SLICE_177/CPWMB1/TIME_SET_2_RNICHEE3[3]/SLICE_177_K1_H1 
         , 
         \CPWMB1/TIME_SET_2_RNICHEE3[3]/SLICE_177/CPWMB1/TIME_SET_2_RNICHEE3[3]/GATE_H0 
         ;

  lut40011 \CPWMB1/TIME_SET_2_RNICHEE3[3]/SLICE_177_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMB1/TIME_SET_2_RNICHEE3[3]/SLICE_177/CPWMB1/TIME_SET_2_RNICHEE3[3]/SLICE_177_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMB1/TIME_SET_2_RNICHEE3[3]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\CPWMB1/TIME_SET_2_RNICHEE3[3]/SLICE_177/CPWMB1/TIME_SET_2_RNICHEE3[3]/GATE_H0 )
    );
  selmux2 \CPWMB1/TIME_SET_2_RNICHEE3[3]/SLICE_177_K0K1MUX ( 
    .D0(\CPWMB1/TIME_SET_2_RNICHEE3[3]/SLICE_177/CPWMB1/TIME_SET_2_RNICHEE3[3]/GATE_H0 )
    , 
    .D1(\CPWMB1/TIME_SET_2_RNICHEE3[3]/SLICE_177/CPWMB1/TIME_SET_2_RNICHEE3[3]/SLICE_177_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB1_TIME_SET_1_RNI5SO63_3__SLICE_178 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMB1/TIME_SET_1_RNI5SO63[3]/SLICE_178/CPWMB1/TIME_SET_1_RNI5SO63[3]/SLICE_178_K1_H1 
         , 
         \CPWMB1/TIME_SET_1_RNI5SO63[3]/SLICE_178/CPWMB1/TIME_SET_1_RNI5SO63[3]/GATE_H0 
         ;

  lut40011 \CPWMB1/TIME_SET_1_RNI5SO63[3]/SLICE_178_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMB1/TIME_SET_1_RNI5SO63[3]/SLICE_178/CPWMB1/TIME_SET_1_RNI5SO63[3]/SLICE_178_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMB1/TIME_SET_1_RNI5SO63[3]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\CPWMB1/TIME_SET_1_RNI5SO63[3]/SLICE_178/CPWMB1/TIME_SET_1_RNI5SO63[3]/GATE_H0 )
    );
  selmux2 \CPWMB1/TIME_SET_1_RNI5SO63[3]/SLICE_178_K0K1MUX ( 
    .D0(\CPWMB1/TIME_SET_1_RNI5SO63[3]/SLICE_178/CPWMB1/TIME_SET_1_RNI5SO63[3]/GATE_H0 )
    , 
    .D1(\CPWMB1/TIME_SET_1_RNI5SO63[3]/SLICE_178/CPWMB1/TIME_SET_1_RNI5SO63[3]/SLICE_178_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA1_TIME_SET_1_RNIUIMU_3__SLICE_179 ( input B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \CPWMA1/TIME_SET_1_RNIUIMU[3]/SLICE_179/CPWMA1/TIME_SET_1_RNIUIMU[3]/SLICE_179_K1_H1 
         , 
         \CPWMA1/TIME_SET_1_RNIUIMU[3]/SLICE_179/CPWMA1/TIME_SET_1_RNIUIMU[3]/GATE_H0 
         ;

  lut40011 \CPWMA1/TIME_SET_1_RNIUIMU[3]/SLICE_179_K1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), 
    .Z(\CPWMA1/TIME_SET_1_RNIUIMU[3]/SLICE_179/CPWMA1/TIME_SET_1_RNIUIMU[3]/SLICE_179_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \CPWMA1/TIME_SET_1_RNIUIMU[3]/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\CPWMA1/TIME_SET_1_RNIUIMU[3]/SLICE_179/CPWMA1/TIME_SET_1_RNIUIMU[3]/GATE_H0 )
    );
  selmux2 \CPWMA1/TIME_SET_1_RNIUIMU[3]/SLICE_179_K0K1MUX ( 
    .D0(\CPWMA1/TIME_SET_1_RNIUIMU[3]/SLICE_179/CPWMA1/TIME_SET_1_RNIUIMU[3]/GATE_H0 )
    , 
    .D1(\CPWMA1/TIME_SET_1_RNIUIMU[3]/SLICE_179/CPWMA1/TIME_SET_1_RNIUIMU[3]/SLICE_179_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB6_SLICE_180 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \CPWMB6/un1_TIME_SET_1_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40013 \CPWMB6/un1_TIME_SET_1_axbxc6_a0_1_0 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7F7F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPWMB4_SLICE_181 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \CPWMB4/un1_TIME_SET_1_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40013 \CPWMB4/un1_TIME_SET_1_axbxc6_a0_1_0 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB2_SLICE_182 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \CPWMB2/TIME_SET_2_RNINRPN2[4] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40013 \CPWMB2/TIME_SET_2_RNIASSB1[1] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA2_SLICE_183 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \CPWMA2/un1_TIME_SET_2_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40013 \CPWMA2/un1_TIME_SET_2_axbxc6_a0_1_0 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB1_SLICE_184 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \CPWMB1/un1_TIME_SET_2_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40013 \CPWMB1/un1_TIME_SET_2_axbxc6_a0_1_0 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA1_SLICE_185 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40014 \CPWMA1/un1_TIME_SET_1_axbxc6_a0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40015 \CPWMA1/un1_TIME_SET_1_axbxc6_a0_3 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPWMB9_SLICE_186 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40016 \CPWMB9/TIME_SET_2_RNO_0[5] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40014 \CPWMB9/TIME_SET_2_RNO_0[4] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7FFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPWMB9_SLICE_187 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40016 \CPWMB9/TIME_SET_1_RNO_0[5] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40014 \CPWMB9/TIME_SET_1_RNO_0[4] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA9_SLICE_188 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40016 \CPWMA9/TIME_SET_2_RNO_0[5] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40014 \CPWMA9/TIME_SET_2_RNO_0[4] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA9_SLICE_189 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40016 \CPWMA9/TIME_SET_1_RNO_0[5] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40014 \CPWMA9/TIME_SET_1_RNO_0[4] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB8_SLICE_190 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40016 \CPWMB8/TIME_SET_2_RNO_0[5] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40014 \CPWMB8/TIME_SET_2_RNO_0[4] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA8_SLICE_191 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40016 \CPWMA8/TIME_SET_2_RNO_0[5] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40014 \CPWMA8/TIME_SET_2_RNO_0[4] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA8_SLICE_192 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40016 \CPWMA8/TIME_SET_1_RNO_0[5] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40014 \CPWMA8/TIME_SET_1_RNO_0[4] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB7_SLICE_193 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40016 \CPWMB7/TIME_SET_2_RNO_0[5] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40014 \CPWMB7/TIME_SET_2_RNO_0[4] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA7_SLICE_194 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40016 \CPWMA7/TIME_SET_2_RNO_0[5] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40014 \CPWMA7/TIME_SET_2_RNO_0[4] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA7_SLICE_195 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40016 \CPWMA7/TIME_SET_1_RNO_0[5] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40014 \CPWMA7/TIME_SET_1_RNO_0[4] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB6_SLICE_196 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40016 \CPWMB6/TIME_SET_2_RNO_0[5] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40014 \CPWMB6/TIME_SET_2_RNO_0[4] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA6_SLICE_197 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40016 \CPWMA6/TIME_SET_1_RNO_0[5] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40014 \CPWMA6/TIME_SET_1_RNO_0[4] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB5_SLICE_198 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40016 \CPWMB5/TIME_SET_2_RNO_0[5] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40014 \CPWMB5/TIME_SET_2_RNO_0[4] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA3_SLICE_199 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40016 \CPWMA3/TIME_SET_2_RNO_0[5] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40014 \CPWMA3/TIME_SET_2_RNO_0[4] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA1_SLICE_200 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40016 \CPWMA1/un1_TIME_SET_1_axbxc5_1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40014 \CPWMA1/un1_TIME_SET_1_ac0_5_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA3_SLICE_201 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \CPWMA3/un1_time_set_2lto4 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \CPWMA3/un1_TIME_SET_2_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0101) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPWMA6_SLICE_202 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \CPWMA6/un4_bpwmlto4 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \CPWMA6/un1_TIME_SET_1_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA7_SLICE_203 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \CPWMA7/un4_bpwmlto4 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \CPWMA7/un1_TIME_SET_1_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB7_SLICE_204 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \CPWMB7/un1_time_set_2lto4 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \CPWMB7/un1_TIME_SET_2_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA8_SLICE_205 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \CPWMA8/un1_time_set_2lto4 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \CPWMA8/un1_TIME_SET_2_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA8_SLICE_206 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \CPWMA8/un4_bpwmlto4 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \CPWMA8/un1_TIME_SET_1_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB8_SLICE_207 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \CPWMB8/un1_time_set_2lto4 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \CPWMB8/un1_TIME_SET_2_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA9_SLICE_208 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \CPWMA9/un1_time_set_2lto4 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \CPWMA9/un1_TIME_SET_2_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB9_SLICE_209 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \CPWMB9/un1_time_set_2lto4 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \CPWMB9/un1_TIME_SET_2_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA1_SLICE_210 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40016 \CPWMA1/un1_TIME_SET_2_axbxc5_1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40013 \CPWMA1/un1_TIME_SET_2_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA4_SLICE_211 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40016 \CPWMA4/un1_TIME_SET_2_axbxc5_1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40013 \CPWMA4/un1_TIME_SET_2_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA4_SLICE_212 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40016 \CPWMA4/un1_TIME_SET_1_axbxc5_1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40013 \CPWMA4/un1_TIME_SET_1_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA5_SLICE_213 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40016 \CPWMA5/un1_TIME_SET_2_axbxc5_1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40013 \CPWMA5/un1_TIME_SET_2_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA6_SLICE_214 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40016 \CPWMA6/un1_TIME_SET_2_axbxc5_1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40013 \CPWMA6/un1_TIME_SET_2_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB9_SLICE_215 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMB9/un4_bpwmlto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB9_SLICE_216 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB9/un1_TIME_SET_1_ac0_1_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPWMB9_SLICE_217 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB9/TIME_SET_2_RNI7K8D[1] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB9_SLICE_218 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB9/un1_TIME_SET_1_axbxc3_RNO ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB9_SLICE_219 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMB9/TIME_SET_2_RNIHU8D_0[5] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7777) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPWMB9_SLICE_220 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMB9/TIME_SET_1_RNIFO2B_0[5] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB9_SLICE_221 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40013 \CPWMB9/un1_TIME_SET_1_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB9_SLICE_222 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMB9/un1_time_set_2lto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1111) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPWMB9_SLICE_223 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMB9/un4_bpwmlto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA9_SLICE_224 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMA9/un4_bpwmlto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA9_SLICE_225 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA9/un1_TIME_SET_1_ac0_1_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA9_SLICE_226 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA9/TIME_SET_2_RNI5MLO[1] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA9_SLICE_227 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA9/un1_TIME_SET_1_axbxc3_RNO ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA9_SLICE_228 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMA9/TIME_SET_2_RNIF0MO_0[5] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA9_SLICE_229 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMA9/TIME_SET_1_RNIDQFM_0[5] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA9_SLICE_230 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40013 \CPWMA9/un1_TIME_SET_1_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA9_SLICE_231 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMA9/un1_time_set_2lto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA9_SLICE_232 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMA9/un4_bpwmlto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB8_SLICE_233 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMB8/un4_bpwmlto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB8_SLICE_234 ( input D0, C0, B0, A0, output F0 );

  lut40016 \CPWMB8/un1_TIME_SET_1_axbxc4_4_tz_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB8_SLICE_235 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40015 \CPWMB8/un1_TIME_SET_1_ac0_7_a0_1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB8_SLICE_236 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMB8/un4_bpwmlto6_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB8_SLICE_237 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB8/un1_TIME_SET_1_ac0_3_a0_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB8_SLICE_238 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB8/un1_TIME_SET_1_ac0_1_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB8_SLICE_239 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB8/TIME_SET_2_RNI5OHF[1] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB8_SLICE_240 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMB8/TIME_SET_2_RNIF2IF_0[5] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB8_SLICE_241 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40013 \CPWMB8/un1_TIME_SET_1_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB8_SLICE_242 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMB8/un1_time_set_2lto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB8_SLICE_243 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMB8/un4_bpwmlto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB8_SLICE_244 ( input D0, C0, B0, A0, output F0 );

  lut40021 \CPWMB8/un1_TIME_SET_1_axbxc5_x1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF878) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module CPWMA8_SLICE_245 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA8/TIME_SET_2_RNI3QUQ[1] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA8_SLICE_246 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA8/TIME_SET_1_RNI1KOO[1] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA8_SLICE_247 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMA8/TIME_SET_2_RNID4VQ_0[5] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA8_SLICE_248 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMA8/TIME_SET_1_RNIBUOO_0[5] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA8_SLICE_249 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMA8/un4_bpwmlto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA8_SLICE_250 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMA8/un1_time_set_2lto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB7_SLICE_251 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMB7/un4_bpwmlto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB7_SLICE_252 ( input D0, C0, B0, A0, output F0 );

  lut40016 \CPWMB7/un1_TIME_SET_1_axbxc4_4_tz_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB7_SLICE_253 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40015 \CPWMB7/un1_TIME_SET_1_ac0_7_a0_1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB7_SLICE_254 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMB7/un4_bpwmlto6_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB7_SLICE_255 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB7/un1_TIME_SET_1_ac0_3_a0_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB7_SLICE_256 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB7/un1_TIME_SET_1_ac0_1_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB7_SLICE_257 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB7/TIME_SET_2_RNI3SQH[1] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB7_SLICE_258 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMB7/TIME_SET_2_RNID6RH_0[5] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB7_SLICE_259 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40013 \CPWMB7/un1_TIME_SET_1_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB7_SLICE_260 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMB7/un1_time_set_2lto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB7_SLICE_261 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMB7/un4_bpwmlto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB7_SLICE_262 ( input D0, C0, B0, A0, output F0 );

  lut40021 \CPWMB7/un1_TIME_SET_1_axbxc5_x1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA7_SLICE_263 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMA7/un1_time_set_2lto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA7_SLICE_264 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA7/un1_TIME_SET_2_ac0_1_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA7_SLICE_265 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA7/un1_TIME_SET_2_axbxc3_RNO ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA7_SLICE_266 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA7/TIME_SET_1_RNIVN1R[1] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA7_SLICE_267 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMA7/TIME_SET_2_RNIB88T_0[5] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA7_SLICE_268 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMA7/TIME_SET_1_RNI922R_0[5] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA7_SLICE_269 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40013 \CPWMA7/un1_TIME_SET_2_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA7_SLICE_270 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMA7/un4_bpwmlto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA7_SLICE_271 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMA7/un1_time_set_2lto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB6_SLICE_272 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMB6/un1_time_set_2lto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB6_SLICE_273 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMB6/un4_bpwmlto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB6_SLICE_274 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40013 \CPWMB6/un1_TIME_SET_1_axbxc3_0_0_tz_1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB6_SLICE_275 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMB6/un4_bpwmlto6_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB6_SLICE_276 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB6/un1_TIME_SET_1_ac0_5_a0_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB6_SLICE_277 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB6/un1_TIME_SET_1_ac0_1_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB6_SLICE_278 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB6/un1_TIME_SET_2_ac0_1_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB6_SLICE_279 ( input D0, C0, B0, A0, output F0 );

  lut40016 \CPWMB6/un1_TIME_SET_1_axbxc5_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB6_SLICE_280 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB6/un1_TIME_SET_2_axbxc3_RNO ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB6_SLICE_281 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMB6/TIME_SET_2_RNIBA4K_0[5] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB6_SLICE_282 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40013 \CPWMB6/un1_TIME_SET_2_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB6_SLICE_283 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMB6/un1_time_set_2lto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB6_SLICE_284 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMB6/un4_bpwmlto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA6_SLICE_285 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMA6/un1_time_set_2lto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA6_SLICE_286 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMA6/un1_time_set_2lto6_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA6_SLICE_287 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA6/un1_TIME_SET_2_ac0_1_s ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA6_SLICE_288 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA6/un1_TIME_SET_2_ac0_5_a0_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA6_SLICE_289 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA6/TIME_SET_1_RNITRAT[1] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA6_SLICE_290 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMA6/TIME_SET_1_RNI76BT_0[5] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA6_SLICE_291 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMA6/un4_bpwmlto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA6_SLICE_292 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMA6/un1_time_set_2lto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB5_SLICE_293 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMB5/un1_time_set_2lto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB5_SLICE_294 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMB5/un4_bpwmlto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB5_SLICE_295 ( input D0, C0, B0, A0, output F0 );

  lut40016 \CPWMB5/un1_TIME_SET_1_axbxc4_4_tz_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB5_SLICE_296 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40015 \CPWMB5/un1_TIME_SET_1_ac0_7_a0_1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB5_SLICE_297 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMB5/un4_bpwmlto6_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB5_SLICE_298 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB5/un1_TIME_SET_1_ac0_3_a0_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB5_SLICE_299 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB5/un1_TIME_SET_1_ac0_1_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB5_SLICE_300 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB5/un1_TIME_SET_2_ac0_1_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB5_SLICE_301 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB5/un1_TIME_SET_2_axbxc3_RNO ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB5_SLICE_302 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMB5/TIME_SET_2_RNI9EDM_0[5] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB5_SLICE_303 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40013 \CPWMB5/un1_TIME_SET_2_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB5_SLICE_304 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40013 \CPWMB5/un1_TIME_SET_1_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB5_SLICE_305 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMB5/un1_time_set_2lto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB5_SLICE_306 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMB5/un4_bpwmlto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB5_SLICE_307 ( input D0, C0, B0, A0, output F0 );

  lut40021 \CPWMB5/un1_TIME_SET_1_axbxc5_x1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA5_SLICE_308 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMA5/un4_bpwmlto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA5_SLICE_309 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMA5/un1_time_set_2lto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA5_SLICE_310 ( input D0, C0, B0, A0, output F0 );

  lut40016 \CPWMA5/un1_TIME_SET_1_axbxc4_4_tz_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA5_SLICE_311 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40015 \CPWMA5/un1_TIME_SET_1_ac0_7_a0_1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA5_SLICE_312 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMA5/un1_time_set_2lto6_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA5_SLICE_313 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMA5/un4_bpwmlto6_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA5_SLICE_314 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA5/un1_TIME_SET_2_ac0_1_s ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA5_SLICE_315 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA5/un1_TIME_SET_1_ac0_3_a0_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA5_SLICE_316 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA5/un1_TIME_SET_2_ac0_5_a0_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA5_SLICE_317 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA5/un1_TIME_SET_1_ac0_1_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA5_SLICE_318 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40013 \CPWMA5/un1_TIME_SET_1_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA5_SLICE_319 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMA5/un1_time_set_2lto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA5_SLICE_320 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMA5/un4_bpwmlto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA5_SLICE_321 ( input D0, C0, B0, A0, output F0 );

  lut40021 \CPWMA5/un1_TIME_SET_1_axbxc5_x1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB4_SLICE_322 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMB4/un1_time_set_2lto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB4_SLICE_323 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMB4/un4_bpwmlto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB4_SLICE_324 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40013 \CPWMB4/un1_TIME_SET_1_axbxc3_0_0_tz_1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB4_SLICE_325 ( input D0, C0, B0, A0, output F0 );

  lut40016 \CPWMB4/un1_TIME_SET_2_axbxc4_4_tz_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB4_SLICE_326 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40015 \CPWMB4/un1_TIME_SET_2_ac0_7_a0_1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB4_SLICE_327 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMB4/un4_bpwmlto6_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB4_SLICE_328 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMB4/un1_time_set_2lto6_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB4_SLICE_329 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB4/un1_TIME_SET_2_ac0_3_a0_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB4_SLICE_330 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB4/un1_TIME_SET_1_ac0_5_a0_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB4_SLICE_331 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB4/un1_TIME_SET_2_ac0_1_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB4_SLICE_332 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB4/un1_TIME_SET_1_ac0_1_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB4_SLICE_333 ( input D0, C0, B0, A0, output F0 );

  lut40016 \CPWMB4/un1_TIME_SET_1_axbxc5_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB4_SLICE_334 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40013 \CPWMB4/un1_TIME_SET_2_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB4_SLICE_335 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMB4/un1_time_set_2lto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB4_SLICE_336 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMB4/un4_bpwmlto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB4_SLICE_337 ( input D0, C0, B0, A0, output F0 );

  lut40021 \CPWMB4/un1_TIME_SET_2_axbxc5_x1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA4_SLICE_338 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMA4/un4_bpwmlto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA4_SLICE_339 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMA4/un1_time_set_2lto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA4_SLICE_340 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMA4/un4_bpwmlto6_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA4_SLICE_341 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMA4/un1_time_set_2lto6_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA4_SLICE_342 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA4/un1_TIME_SET_2_ac0_1_s ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA4_SLICE_343 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA4/un1_TIME_SET_1_ac0_1_s ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA4_SLICE_344 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA4/un1_TIME_SET_2_ac0_5_a0_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA4_SLICE_345 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA4/un1_TIME_SET_1_ac0_5_a0_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA4_SLICE_346 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMA4/un1_time_set_2lto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA4_SLICE_347 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMA4/un4_bpwmlto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB3_SLICE_348 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMB3/un1_time_set_2lto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB3_SLICE_349 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMB3/un4_bpwmlto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB3_SLICE_350 ( input D0, C0, B0, A0, output F0 );

  lut40016 \CPWMB3/un1_TIME_SET_1_axbxc4_4_tz_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB3_SLICE_351 ( input D0, C0, B0, A0, output F0 );

  lut40016 \CPWMB3/un1_TIME_SET_2_axbxc4_4_tz_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB3_SLICE_352 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40015 \CPWMB3/un1_TIME_SET_1_ac0_7_a0_1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB3_SLICE_353 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40015 \CPWMB3/un1_TIME_SET_2_ac0_7_a0_1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB3_SLICE_354 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMB3/un1_time_set_2lto6_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB3_SLICE_355 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMB3/un4_bpwmlto6_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB3_SLICE_356 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB3/un1_TIME_SET_1_ac0_3_a0_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB3_SLICE_357 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB3/un1_TIME_SET_2_ac0_3_a0_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB3_SLICE_358 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB3/un1_TIME_SET_1_ac0_1_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB3_SLICE_359 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB3/un1_TIME_SET_2_ac0_1_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB3_SLICE_360 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40013 \CPWMB3/un1_TIME_SET_1_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB3_SLICE_361 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40013 \CPWMB3/un1_TIME_SET_2_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB3_SLICE_362 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMB3/un1_time_set_2lto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB3_SLICE_363 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMB3/un4_bpwmlto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB3_SLICE_364 ( input D0, C0, B0, A0, output F0 );

  lut40021 \CPWMB3/un1_TIME_SET_2_axbxc5_x1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB3_SLICE_365 ( input D0, C0, B0, A0, output F0 );

  lut40021 \CPWMB3/un1_TIME_SET_1_axbxc5_x1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA3_SLICE_366 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMA3/un4_bpwmlto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA3_SLICE_367 ( input D0, C0, B0, A0, output F0 );

  lut40016 \CPWMA3/un1_TIME_SET_1_axbxc4_4_tz_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA3_SLICE_368 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40015 \CPWMA3/un1_TIME_SET_1_ac0_7_a0_1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA3_SLICE_369 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMA3/un4_bpwmlto6_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA3_SLICE_370 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA3/un1_TIME_SET_1_ac0_3_a0_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA3_SLICE_371 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA3/un1_TIME_SET_1_ac0_1_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA3_SLICE_372 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA3/TIME_SET_2_RNIPDC6[1] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA3_SLICE_373 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMA3/TIME_SET_2_RNI3OC6_0[5] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA3_SLICE_374 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40013 \CPWMA3/un1_TIME_SET_1_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA3_SLICE_375 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMA3/un1_time_set_2lto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA3_SLICE_376 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMA3/un4_bpwmlto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA3_SLICE_377 ( input D0, C0, B0, A0, output F0 );

  lut40021 \CPWMA3/un1_TIME_SET_1_axbxc5_x1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB2_SLICE_378 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMB2/un1_time_set_2lto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB2_SLICE_379 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMB2/un4_bpwmlto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB2_SLICE_380 ( input D0, C0, B0, A0, output F0 );

  lut40016 \CPWMB2/un1_TIME_SET_1_axbxc4_4_tz_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB2_SLICE_381 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40015 \CPWMB2/un1_TIME_SET_1_ac0_7_a0_1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB2_SLICE_382 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMB2/un4_bpwmlto6_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB2_SLICE_383 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMB2/un1_time_set_2lto6_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB2_SLICE_384 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB2/un1_TIME_SET_2_ac0_1_s ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB2_SLICE_385 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB2/un1_TIME_SET_1_ac0_3_a0_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB2_SLICE_386 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB2/un1_TIME_SET_2_ac0_5_a0_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB2_SLICE_387 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB2/un1_TIME_SET_1_ac0_1_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB2_SLICE_388 ( input D0, C0, B0, A0, output F0 );

  lut40016 \CPWMB2/un1_TIME_SET_2_axbxc5_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB2_SLICE_389 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40013 \CPWMB2/un1_TIME_SET_1_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB2_SLICE_390 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMB2/un1_time_set_2lto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB2_SLICE_391 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMB2/un4_bpwmlto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB2_SLICE_392 ( input D0, C0, B0, A0, output F0 );

  lut40021 \CPWMB2/un1_TIME_SET_1_axbxc5_x1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA2_SLICE_393 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMA2/un4_bpwmlto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA2_SLICE_394 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMA2/un1_time_set_2lto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA2_SLICE_395 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40013 \CPWMA2/un1_TIME_SET_2_axbxc3_0_0_tz_1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA2_SLICE_396 ( input D0, C0, B0, A0, output F0 );

  lut40016 \CPWMA2/un1_TIME_SET_1_axbxc4_4_tz_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA2_SLICE_397 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40015 \CPWMA2/un1_TIME_SET_1_ac0_7_a0_1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA2_SLICE_398 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMA2/un1_time_set_2lto6_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA2_SLICE_399 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMA2/un4_bpwmlto6_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA2_SLICE_400 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA2/un1_TIME_SET_1_ac0_3_a0_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA2_SLICE_401 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA2/un1_TIME_SET_2_ac0_5_a0_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA2_SLICE_402 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA2/un1_TIME_SET_2_ac0_1_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA2_SLICE_403 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA2/un1_TIME_SET_1_ac0_1_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA2_SLICE_404 ( input D0, C0, B0, A0, output F0 );

  lut40016 \CPWMA2/un1_TIME_SET_2_axbxc5_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA2_SLICE_405 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40013 \CPWMA2/un1_TIME_SET_1_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA2_SLICE_406 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMA2/un4_bpwmlto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA2_SLICE_407 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMA2/un1_time_set_2lto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA2_SLICE_408 ( input D0, C0, B0, A0, output F0 );

  lut40021 \CPWMA2/un1_TIME_SET_1_axbxc5_x1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB1_SLICE_409 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMB1/un1_time_set_2lto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB1_SLICE_410 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMB1/un4_bpwmlto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB1_SLICE_411 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40013 \CPWMB1/un1_TIME_SET_2_axbxc3_0_0_tz_1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB1_SLICE_412 ( input D0, C0, B0, A0, output F0 );

  lut40016 \CPWMB1/un1_TIME_SET_1_axbxc4_4_tz_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB1_SLICE_413 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40015 \CPWMB1/un1_TIME_SET_1_ac0_7_a0_1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB1_SLICE_414 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMB1/un1_time_set_2lto6_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB1_SLICE_415 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMB1/un4_bpwmlto6_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB1_SLICE_416 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB1/un1_TIME_SET_1_ac0_3_a0_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB1_SLICE_417 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB1/un1_TIME_SET_2_ac0_5_a0_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB1_SLICE_418 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB1/un1_TIME_SET_1_ac0_1_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB1_SLICE_419 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMB1/un1_TIME_SET_2_ac0_1_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB1_SLICE_420 ( input D0, C0, B0, A0, output F0 );

  lut40016 \CPWMB1/un1_TIME_SET_2_axbxc5_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB1_SLICE_421 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40013 \CPWMB1/un1_TIME_SET_1_axbxc6_a0_N_2L1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB1_SLICE_422 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMB1/un4_bpwmlto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB1_SLICE_423 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMB1/un1_time_set_2lto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMB1_SLICE_424 ( input D0, C0, B0, A0, output F0 );

  lut40021 \CPWMB1/un1_TIME_SET_1_axbxc5_x1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA1_SLICE_425 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMA1/un1_time_set_2lto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA1_SLICE_426 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40017 \CPWMA1/un4_bpwmlto4 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA1_SLICE_427 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMA1/un1_time_set_2lto6_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA1_SLICE_428 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40019 \CPWMA1/un4_bpwmlto6_0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA1_SLICE_429 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA1/un1_TIME_SET_2_ac0_1_s ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA1_SLICE_430 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA1/un1_TIME_SET_1_ac0_1_s ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA1_SLICE_431 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40018 \CPWMA1/un1_TIME_SET_2_ac0_5_a0_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA1_SLICE_432 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMA1/un1_time_set_2lto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module CPWMA1_SLICE_433 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40020 \CPWMA1/un4_bpwmlto4_x ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_434 ( output F0 );
  wire   GNDI;

  lut40022 GND( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module IO20_D ( input PADDO, inout IO20_D );
  wire   GNDI;

  xo2iobuf IO20_D_pad( .I(PADDO), .T(GNDI), .Z(), .PAD(IO20_D), .PADI(IO20_D));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => IO20_D) = (0:0:0,0:0:0);
    $width (posedge IO20_D, 0:0:0);
    $width (negedge IO20_D, 0:0:0);
  endspecify

endmodule

module xo2iobuf ( input I, T, output Z, PAD, input PADI );

  IBPD INST1( .I(PADI), .O(Z));
  OBZPD INST2( .I(I), .T(T), .O(PAD));
endmodule

module IO15_D ( input PADDO, output IO15_D );
  wire   GNDI;

  xo2iobuf0023 IO15_D_pad( .I(PADDO), .T(GNDI), .PAD(IO15_D));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => IO15_D) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf0023 ( input I, T, output PAD );

  OBZPD INST5( .I(I), .T(T), .O(PAD));
endmodule

module IO23_C ( input PADDO, inout IO23_C );
  wire   GNDI;

  xo2iobuf IO23_C_pad( .I(PADDO), .T(GNDI), .Z(), .PAD(IO23_C), .PADI(IO23_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => IO23_C) = (0:0:0,0:0:0);
    $width (posedge IO23_C, 0:0:0);
    $width (negedge IO23_C, 0:0:0);
  endspecify

endmodule

module IO22_C ( input PADDO, inout IO22_C );
  wire   GNDI;

  xo2iobuf IO22_C_pad( .I(PADDO), .T(GNDI), .Z(), .PAD(IO22_C), .PADI(IO22_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => IO22_C) = (0:0:0,0:0:0);
    $width (posedge IO22_C, 0:0:0);
    $width (negedge IO22_C, 0:0:0);
  endspecify

endmodule

module IO21_C ( input PADDO, inout IO21_C );
  wire   GNDI;

  xo2iobuf IO21_C_pad( .I(PADDO), .T(GNDI), .Z(), .PAD(IO21_C), .PADI(IO21_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => IO21_C) = (0:0:0,0:0:0);
    $width (posedge IO21_C, 0:0:0);
    $width (negedge IO21_C, 0:0:0);
  endspecify

endmodule

module IO20_C ( input PADDO, inout IO20_C );
  wire   GNDI;

  xo2iobuf IO20_C_pad( .I(PADDO), .T(GNDI), .Z(), .PAD(IO20_C), .PADI(IO20_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => IO20_C) = (0:0:0,0:0:0);
    $width (posedge IO20_C, 0:0:0);
    $width (negedge IO20_C, 0:0:0);
  endspecify

endmodule

module IO19_C ( input PADDO, inout IO19_C );
  wire   GNDI;

  xo2iobuf IO19_C_pad( .I(PADDO), .T(GNDI), .Z(), .PAD(IO19_C), .PADI(IO19_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => IO19_C) = (0:0:0,0:0:0);
    $width (posedge IO19_C, 0:0:0);
    $width (negedge IO19_C, 0:0:0);
  endspecify

endmodule

module IO18_C ( input PADDO, inout IO18_C );
  wire   GNDI;

  xo2iobuf IO18_C_pad( .I(PADDO), .T(GNDI), .Z(), .PAD(IO18_C), .PADI(IO18_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => IO18_C) = (0:0:0,0:0:0);
    $width (posedge IO18_C, 0:0:0);
    $width (negedge IO18_C, 0:0:0);
  endspecify

endmodule

module IO17_C ( input PADDO, inout IO17_C );
  wire   GNDI;

  xo2iobuf IO17_C_pad( .I(PADDO), .T(GNDI), .Z(), .PAD(IO17_C), .PADI(IO17_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => IO17_C) = (0:0:0,0:0:0);
    $width (posedge IO17_C, 0:0:0);
    $width (negedge IO17_C, 0:0:0);
  endspecify

endmodule

module IO16_C ( input PADDO, inout IO16_C );
  wire   GNDI;

  xo2iobuf IO16_C_pad( .I(PADDO), .T(GNDI), .Z(), .PAD(IO16_C), .PADI(IO16_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => IO16_C) = (0:0:0,0:0:0);
    $width (posedge IO16_C, 0:0:0);
    $width (negedge IO16_C, 0:0:0);
  endspecify

endmodule

module IO15_C ( input PADDO, inout IO15_C );
  wire   GNDI;

  xo2iobuf IO15_C_pad( .I(PADDO), .T(GNDI), .Z(), .PAD(IO15_C), .PADI(IO15_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => IO15_C) = (0:0:0,0:0:0);
    $width (posedge IO15_C, 0:0:0);
    $width (negedge IO15_C, 0:0:0);
  endspecify

endmodule

module IO14_C ( input PADDO, inout IO14_C );
  wire   GNDI;

  xo2iobuf IO14_C_pad( .I(PADDO), .T(GNDI), .Z(), .PAD(IO14_C), .PADI(IO14_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => IO14_C) = (0:0:0,0:0:0);
    $width (posedge IO14_C, 0:0:0);
    $width (negedge IO14_C, 0:0:0);
  endspecify

endmodule

module IO13_C ( input PADDO, inout IO13_C );
  wire   GNDI;

  xo2iobuf IO13_C_pad( .I(PADDO), .T(GNDI), .Z(), .PAD(IO13_C), .PADI(IO13_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => IO13_C) = (0:0:0,0:0:0);
    $width (posedge IO13_C, 0:0:0);
    $width (negedge IO13_C, 0:0:0);
  endspecify

endmodule

module IO12_C ( input PADDO, inout IO12_C );
  wire   GNDI;

  xo2iobuf IO12_C_pad( .I(PADDO), .T(GNDI), .Z(), .PAD(IO12_C), .PADI(IO12_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => IO12_C) = (0:0:0,0:0:0);
    $width (posedge IO12_C, 0:0:0);
    $width (negedge IO12_C, 0:0:0);
  endspecify

endmodule

module IO8_C ( input PADDO, output IO8_C );
  wire   GNDI;

  xo2iobuf0023 IO8_C_pad( .I(PADDO), .T(GNDI), .PAD(IO8_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => IO8_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module IO7_C ( input PADDO, output IO7_C );
  wire   GNDI;

  xo2iobuf0023 IO7_C_pad( .I(PADDO), .T(GNDI), .PAD(IO7_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => IO7_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module IO6_C ( input PADDO, output IO6_C );
  wire   GNDI;

  xo2iobuf0023 IO6_C_pad( .I(PADDO), .T(GNDI), .PAD(IO6_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => IO6_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module IO5_C ( input PADDO, output IO5_C );
  wire   GNDI;

  xo2iobuf0023 IO5_C_pad( .I(PADDO), .T(GNDI), .PAD(IO5_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => IO5_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module IO4_C ( input PADDO, output IO4_C );
  wire   GNDI;

  xo2iobuf0023 IO4_C_pad( .I(PADDO), .T(GNDI), .PAD(IO4_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => IO4_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module IO3_C ( input PADDO, output IO3_C );
  wire   GNDI;

  xo2iobuf0023 IO3_C_pad( .I(PADDO), .T(GNDI), .PAD(IO3_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => IO3_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module IO2_C ( input PADDO, output IO2_C );
  wire   GNDI;

  xo2iobuf0023 IO2_C_pad( .I(PADDO), .T(GNDI), .PAD(IO2_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => IO2_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module IO1_C ( input PADDO, output IO1_C );
  wire   GNDI;

  xo2iobuf0023 IO1_C_pad( .I(PADDO), .T(GNDI), .PAD(IO1_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => IO1_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module IO0_C ( input PADDO, output IO0_C );
  wire   GNDI;

  xo2iobuf0023 IO0_C_pad( .I(PADDO), .T(GNDI), .PAD(IO0_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => IO0_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module CLK_C ( output PADDI, input CLK_C );

  xo2iobuf0024 CLK_C_pad( .Z(PADDI), .PAD(CLK_C));

  specify
    (CLK_C => PADDI) = (0:0:0,0:0:0);
    $width (posedge CLK_C, 0:0:0);
    $width (negedge CLK_C, 0:0:0);
  endspecify

endmodule

module xo2iobuf0024 ( output Z, input PAD );

  IBPD INST1( .I(PAD), .O(Z));
endmodule

module PWM18B_C ( input IOLDO, output PWM18B_C );
  wire   GNDI;

  xo2iobuf0023 PWM18B_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM18B_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM18B_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM18B_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMB9_BPWM_Nio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mfflsre ( input D0, SP, CK, LSR, output Q );

  FD1P3IX INST01( .D(D0), .SP(SP), .CK(CK), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module PWM18A_C ( input IOLDO, output PWM18A_C );
  wire   GNDI;

  xo2iobuf0023 PWM18A_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM18A_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM18A_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM18A_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, LSR_NOTIN, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMB9_BPWM_Pio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_NOTIN), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM17B_C ( input IOLDO, output PWM17B_C );
  wire   GNDI;

  xo2iobuf0023 PWM17B_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM17B_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM17B_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM17B_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMA9_BPWM_Nio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM17A_C ( input IOLDO, output PWM17A_C );
  wire   GNDI;

  xo2iobuf0023 PWM17A_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM17A_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM17A_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM17A_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, LSR_NOTIN, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMA9_BPWM_Pio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_NOTIN), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM16B_C ( input IOLDO, output PWM16B_C );
  wire   GNDI;

  xo2iobuf0023 PWM16B_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM16B_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM16B_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM16B_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMB8_BPWM_Nio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM16A_C ( input IOLDO, output PWM16A_C );
  wire   GNDI;

  xo2iobuf0023 PWM16A_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM16A_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM16A_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM16A_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, LSR_NOTIN, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMB8_BPWM_Pio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_NOTIN), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM15B_C ( input IOLDO, output PWM15B_C );
  wire   GNDI;

  xo2iobuf0023 PWM15B_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM15B_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM15B_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM15B_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMA8_BPWM_Nio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM15A_C ( input IOLDO, output PWM15A_C );
  wire   GNDI;

  xo2iobuf0023 PWM15A_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM15A_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM15A_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM15A_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, LSR_NOTIN, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMA8_BPWM_Pio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_NOTIN), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM14B_C ( input IOLDO, output PWM14B_C );
  wire   GNDI;

  xo2iobuf0023 PWM14B_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM14B_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM14B_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM14B_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMB7_BPWM_Nio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM14A_C ( input IOLDO, output PWM14A_C );
  wire   GNDI;

  xo2iobuf0023 PWM14A_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM14A_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM14A_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM14A_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, LSR_NOTIN, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMB7_BPWM_Pio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_NOTIN), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM13B_C ( input IOLDO, output PWM13B_C );
  wire   GNDI;

  xo2iobuf0023 PWM13B_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM13B_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM13B_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM13B_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMA7_BPWM_Nio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM13A_C ( input IOLDO, output PWM13A_C );
  wire   GNDI;

  xo2iobuf0023 PWM13A_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM13A_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM13A_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM13A_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, LSR_NOTIN, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMA7_BPWM_Pio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_NOTIN), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM12B_C ( input IOLDO, output PWM12B_C );
  wire   GNDI;

  xo2iobuf0023 PWM12B_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM12B_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM12B_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM12B_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMB6_BPWM_Nio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM12A_C ( input IOLDO, output PWM12A_C );
  wire   GNDI;

  xo2iobuf0023 PWM12A_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM12A_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM12A_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM12A_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, LSR_NOTIN, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMB6_BPWM_Pio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_NOTIN), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM11B_C ( input IOLDO, output PWM11B_C );
  wire   GNDI;

  xo2iobuf0023 PWM11B_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM11B_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM11B_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM11B_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMA6_BPWM_Nio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM11A_C ( input IOLDO, output PWM11A_C );
  wire   GNDI;

  xo2iobuf0023 PWM11A_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM11A_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM11A_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM11A_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, LSR_NOTIN, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMA6_BPWM_Pio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_NOTIN), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM10B_C ( input IOLDO, output PWM10B_C );
  wire   GNDI;

  xo2iobuf0023 PWM10B_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM10B_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM10B_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM10B_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMB5_BPWM_Nio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM10A_C ( input IOLDO, output PWM10A_C );
  wire   GNDI;

  xo2iobuf0023 PWM10A_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM10A_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM10A_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM10A_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, LSR_NOTIN, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMB5_BPWM_Pio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_NOTIN), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM9B_C ( input IOLDO, output PWM9B_C );
  wire   GNDI;

  xo2iobuf0023 PWM9B_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM9B_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM9B_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM9B_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMA5_BPWM_Nio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM9A_C ( input IOLDO, output PWM9A_C );
  wire   GNDI;

  xo2iobuf0023 PWM9A_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM9A_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM9A_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM9A_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, LSR_NOTIN, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMA5_BPWM_Pio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_NOTIN), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM8B_C ( input IOLDO, output PWM8B_C );
  wire   GNDI;

  xo2iobuf0023 PWM8B_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM8B_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM8B_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM8B_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMB4_BPWM_Nio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM8A_C ( input IOLDO, output PWM8A_C );
  wire   GNDI;

  xo2iobuf0023 PWM8A_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM8A_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM8A_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM8A_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, LSR_NOTIN, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMB4_BPWM_Pio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_NOTIN), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM7B_C ( input IOLDO, output PWM7B_C );
  wire   GNDI;

  xo2iobuf0023 PWM7B_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM7B_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM7B_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM7B_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMA4_BPWM_Nio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM7A_C ( input IOLDO, output PWM7A_C );
  wire   GNDI;

  xo2iobuf0023 PWM7A_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM7A_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM7A_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM7A_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, LSR_NOTIN, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMA4_BPWM_Pio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_NOTIN), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM6B_C ( input IOLDO, output PWM6B_C );
  wire   GNDI;

  xo2iobuf0023 PWM6B_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM6B_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM6B_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM6B_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMB3_BPWM_Nio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM6A_C ( input IOLDO, output PWM6A_C );
  wire   GNDI;

  xo2iobuf0023 PWM6A_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM6A_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM6A_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM6A_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, LSR_NOTIN, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMB3_BPWM_Pio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_NOTIN), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM5B_C ( input IOLDO, output PWM5B_C );
  wire   GNDI;

  xo2iobuf0023 PWM5B_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM5B_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM5B_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM5B_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMA3_BPWM_Nio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM5A_C ( input IOLDO, output PWM5A_C );
  wire   GNDI;

  xo2iobuf0023 PWM5A_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM5A_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM5A_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM5A_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, LSR_NOTIN, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMA3_BPWM_Pio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_NOTIN), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM4B_C ( input PADDO, output PWM4B_C );
  wire   GNDI;

  xo2iobuf0023 PWM4B_C_pad( .I(PADDO), .T(GNDI), .PAD(PWM4B_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PWM4B_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM4A_C ( input IOLDO, output PWM4A_C );
  wire   GNDI;

  xo2iobuf0023 PWM4A_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM4A_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM4A_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM4A_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, LSR_NOTIN, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMB2_BPWM_Pio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_NOTIN), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM3B_C ( input IOLDO, output PWM3B_C );
  wire   GNDI;

  xo2iobuf0023 PWM3B_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM3B_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM3B_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM3B_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMA2_BPWM_Nio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM3A_C ( input IOLDO, output PWM3A_C );
  wire   GNDI;

  xo2iobuf0023 PWM3A_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM3A_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM3A_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM3A_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, LSR_NOTIN, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMA2_BPWM_Pio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_NOTIN), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM2B_C ( input IOLDO, output PWM2B_C );
  wire   GNDI;

  xo2iobuf0023 PWM2B_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM2B_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM2B_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM2B_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMB1_BPWM_Nio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM2A_C ( input IOLDO, output PWM2A_C );
  wire   GNDI;

  xo2iobuf0023 PWM2A_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM2A_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM2A_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM2A_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, LSR_NOTIN, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMB1_BPWM_Pio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_NOTIN), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM1B_C ( input PADDO, output PWM1B_C );
  wire   GNDI;

  xo2iobuf0023 PWM1B_C_pad( .I(PADDO), .T(GNDI), .PAD(PWM1B_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PWM1B_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM1A_C ( input IOLDO, output PWM1A_C );
  wire   GNDI;

  xo2iobuf0023 PWM1A_C_pad( .I(IOLDO), .T(GNDI), .PAD(PWM1A_C));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (IOLDO => PWM1A_C) = (0:0:0,0:0:0);
  endspecify

endmodule

module PWM1A_C_MGIOL ( output IOLDO, input OPOS, LSR, CLK );
  wire   VCCI, LSR_NOTIN, OPOS_dly, CLK_dly, LSR_dly;

  mfflsre CPWMA1_BPWM_Pio( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_NOTIN), .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PWM_ENn ( input PADDO, output PWM_ENn );
  wire   GNDI;

  xo2iobuf0023 PWM_ENn_pad( .I(PADDO), .T(GNDI), .PAD(PWM_ENn));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PWM_ENn) = (0:0:0,0:0:0);
  endspecify

endmodule

module TZ2n ( input PADDO, inout TZ2n );
  wire   GNDI;

  xo2iobuf TZ2n_pad( .I(PADDO), .T(GNDI), .Z(), .PAD(TZ2n), .PADI(TZ2n));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => TZ2n) = (0:0:0,0:0:0);
    $width (posedge TZ2n, 0:0:0);
    $width (negedge TZ2n, 0:0:0);
  endspecify

endmodule

module TZ1n ( input PADDO, inout TZ1n );
  wire   GNDI;

  xo2iobuf TZ1n_pad( .I(PADDO), .T(GNDI), .Z(), .PAD(TZ1n), .PADI(TZ1n));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => TZ1n) = (0:0:0,0:0:0);
    $width (posedge TZ1n, 0:0:0);
    $width (negedge TZ1n, 0:0:0);
  endspecify

endmodule

module PWM9B_D ( output PADDI, input PWM9B_D );

  xo2iobuf0024 PWM9B_D_pad( .Z(PADDI), .PAD(PWM9B_D));

  specify
    (PWM9B_D => PADDI) = (0:0:0,0:0:0);
    $width (posedge PWM9B_D, 0:0:0);
    $width (negedge PWM9B_D, 0:0:0);
  endspecify

endmodule

module PWM9A_D ( output PADDI, input PWM9A_D );

  xo2iobuf0024 PWM9A_D_pad( .Z(PADDI), .PAD(PWM9A_D));

  specify
    (PWM9A_D => PADDI) = (0:0:0,0:0:0);
    $width (posedge PWM9A_D, 0:0:0);
    $width (negedge PWM9A_D, 0:0:0);
  endspecify

endmodule

module PWM8B_D ( output PADDI, input PWM8B_D );

  xo2iobuf0024 PWM8B_D_pad( .Z(PADDI), .PAD(PWM8B_D));

  specify
    (PWM8B_D => PADDI) = (0:0:0,0:0:0);
    $width (posedge PWM8B_D, 0:0:0);
    $width (negedge PWM8B_D, 0:0:0);
  endspecify

endmodule

module PWM8A_D ( output PADDI, input PWM8A_D );

  xo2iobuf0024 PWM8A_D_pad( .Z(PADDI), .PAD(PWM8A_D));

  specify
    (PWM8A_D => PADDI) = (0:0:0,0:0:0);
    $width (posedge PWM8A_D, 0:0:0);
    $width (negedge PWM8A_D, 0:0:0);
  endspecify

endmodule

module PWM7B_D ( output PADDI, input PWM7B_D );

  xo2iobuf0024 PWM7B_D_pad( .Z(PADDI), .PAD(PWM7B_D));

  specify
    (PWM7B_D => PADDI) = (0:0:0,0:0:0);
    $width (posedge PWM7B_D, 0:0:0);
    $width (negedge PWM7B_D, 0:0:0);
  endspecify

endmodule

module PWM7A_D ( output PADDI, input PWM7A_D );

  xo2iobuf0024 PWM7A_D_pad( .Z(PADDI), .PAD(PWM7A_D));

  specify
    (PWM7A_D => PADDI) = (0:0:0,0:0:0);
    $width (posedge PWM7A_D, 0:0:0);
    $width (negedge PWM7A_D, 0:0:0);
  endspecify

endmodule

module PWM6B_D ( output PADDI, input PWM6B_D );

  xo2iobuf0024 PWM6B_D_pad( .Z(PADDI), .PAD(PWM6B_D));

  specify
    (PWM6B_D => PADDI) = (0:0:0,0:0:0);
    $width (posedge PWM6B_D, 0:0:0);
    $width (negedge PWM6B_D, 0:0:0);
  endspecify

endmodule

module PWM6A_D ( output PADDI, input PWM6A_D );

  xo2iobuf0024 PWM6A_D_pad( .Z(PADDI), .PAD(PWM6A_D));

  specify
    (PWM6A_D => PADDI) = (0:0:0,0:0:0);
    $width (posedge PWM6A_D, 0:0:0);
    $width (negedge PWM6A_D, 0:0:0);
  endspecify

endmodule

module PWM5B_D ( output PADDI, input PWM5B_D );

  xo2iobuf0024 PWM5B_D_pad( .Z(PADDI), .PAD(PWM5B_D));

  specify
    (PWM5B_D => PADDI) = (0:0:0,0:0:0);
    $width (posedge PWM5B_D, 0:0:0);
    $width (negedge PWM5B_D, 0:0:0);
  endspecify

endmodule

module PWM5A_D ( output PADDI, input PWM5A_D );

  xo2iobuf0024 PWM5A_D_pad( .Z(PADDI), .PAD(PWM5A_D));

  specify
    (PWM5A_D => PADDI) = (0:0:0,0:0:0);
    $width (posedge PWM5A_D, 0:0:0);
    $width (negedge PWM5A_D, 0:0:0);
  endspecify

endmodule

module PWM4B_D ( output PADDI, input PWM4B_D );

  xo2iobuf0024 PWM4B_D_pad( .Z(PADDI), .PAD(PWM4B_D));

  specify
    (PWM4B_D => PADDI) = (0:0:0,0:0:0);
    $width (posedge PWM4B_D, 0:0:0);
    $width (negedge PWM4B_D, 0:0:0);
  endspecify

endmodule

module PWM4A_D ( output PADDI, input PWM4A_D );

  xo2iobuf0024 PWM4A_D_pad( .Z(PADDI), .PAD(PWM4A_D));

  specify
    (PWM4A_D => PADDI) = (0:0:0,0:0:0);
    $width (posedge PWM4A_D, 0:0:0);
    $width (negedge PWM4A_D, 0:0:0);
  endspecify

endmodule

module PWM3B_D ( output PADDI, input PWM3B_D );

  xo2iobuf0024 PWM3B_D_pad( .Z(PADDI), .PAD(PWM3B_D));

  specify
    (PWM3B_D => PADDI) = (0:0:0,0:0:0);
    $width (posedge PWM3B_D, 0:0:0);
    $width (negedge PWM3B_D, 0:0:0);
  endspecify

endmodule

module PWM3A_D ( output PADDI, input PWM3A_D );

  xo2iobuf0024 PWM3A_D_pad( .Z(PADDI), .PAD(PWM3A_D));

  specify
    (PWM3A_D => PADDI) = (0:0:0,0:0:0);
    $width (posedge PWM3A_D, 0:0:0);
    $width (negedge PWM3A_D, 0:0:0);
  endspecify

endmodule

module PWM2B_D ( output PADDI, input PWM2B_D );

  xo2iobuf0024 PWM2B_D_pad( .Z(PADDI), .PAD(PWM2B_D));

  specify
    (PWM2B_D => PADDI) = (0:0:0,0:0:0);
    $width (posedge PWM2B_D, 0:0:0);
    $width (negedge PWM2B_D, 0:0:0);
  endspecify

endmodule

module PWM2A_D ( output PADDI, input PWM2A_D );

  xo2iobuf0024 PWM2A_D_pad( .Z(PADDI), .PAD(PWM2A_D));

  specify
    (PWM2A_D => PADDI) = (0:0:0,0:0:0);
    $width (posedge PWM2A_D, 0:0:0);
    $width (negedge PWM2A_D, 0:0:0);
  endspecify

endmodule

module PWM1B_D ( output PADDI, input PWM1B_D );

  xo2iobuf0024 PWM1B_D_pad( .Z(PADDI), .PAD(PWM1B_D));

  specify
    (PWM1B_D => PADDI) = (0:0:0,0:0:0);
    $width (posedge PWM1B_D, 0:0:0);
    $width (negedge PWM1B_D, 0:0:0);
  endspecify

endmodule

module PWM1A_D ( output PADDI, input PWM1A_D );

  xo2iobuf0024 PWM1A_D_pad( .Z(PADDI), .PAD(PWM1A_D));

  specify
    (PWM1A_D => PADDI) = (0:0:0,0:0:0);
    $width (posedge PWM1A_D, 0:0:0);
    $width (negedge PWM1A_D, 0:0:0);
  endspecify

endmodule

module IO22_D ( output PADDI, input IO22_D );

  xo2iobuf0024 IO22_D_pad( .Z(PADDI), .PAD(IO22_D));

  specify
    (IO22_D => PADDI) = (0:0:0,0:0:0);
    $width (posedge IO22_D, 0:0:0);
    $width (negedge IO22_D, 0:0:0);
  endspecify

endmodule

module IO21_D ( input PADDO, inout IO21_D );
  wire   GNDI;

  xo2iobuf IO21_D_pad( .I(PADDO), .T(GNDI), .Z(), .PAD(IO21_D), .PADI(IO21_D));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => IO21_D) = (0:0:0,0:0:0);
    $width (posedge IO21_D, 0:0:0);
    $width (negedge IO21_D, 0:0:0);
  endspecify

endmodule

module IO85_D ( input PADDO, output IO85_D );
  wire   GNDI;

  xo2iobuf0023 IO85_D_pad( .I(PADDO), .T(GNDI), .PAD(IO85_D));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => IO85_D) = (0:0:0,0:0:0);
  endspecify

endmodule

module IO84_D ( input PADDO, output IO84_D );
  wire   GNDI;

  xo2iobuf0023 IO84_D_pad( .I(PADDO), .T(GNDI), .PAD(IO84_D));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => IO84_D) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_PLLInst_0 ( input CLKI, CLKFB, output CLKOP );
  wire   GNDI;

  EHXPLLJ_B \PLL/PLLInst_0_EHXPLLJ ( .CLKI(CLKI), .CLKFB(CLKFB), 
    .PHASESEL1(GNDI), .PHASESEL0(GNDI), .PHASEDIR(GNDI), .PHASESTEP(GNDI), 
    .LOADREG(GNDI), .STDBY(GNDI), .PLLWAKESYNC(GNDI), .RST(GNDI), 
    .RESETM(GNDI), .RESETC(GNDI), .RESETD(GNDI), .ENCLKOP(GNDI), 
    .ENCLKOS(GNDI), .ENCLKOS2(GNDI), .ENCLKOS3(GNDI), .PLLCLK(GNDI), 
    .PLLRST(GNDI), .PLLSTB(GNDI), .PLLWE(GNDI), .PLLDATI7(GNDI), 
    .PLLDATI6(GNDI), .PLLDATI5(GNDI), .PLLDATI4(GNDI), .PLLDATI3(GNDI), 
    .PLLDATI2(GNDI), .PLLDATI1(GNDI), .PLLDATI0(GNDI), .PLLADDR4(GNDI), 
    .PLLADDR3(GNDI), .PLLADDR2(GNDI), .PLLADDR1(GNDI), .PLLADDR0(GNDI), 
    .CLKOP(CLKOP), .CLKOS(), .CLKOS2(), .CLKOS3(), .LOCK(), .INTLOCK(), 
    .REFCLK(), .CLKINTFB(), .DPHSRC(), .PLLDATO7(), .PLLDATO6(), .PLLDATO5(), 
    .PLLDATO4(), .PLLDATO3(), .PLLDATO2(), .PLLDATO1(), .PLLDATO0(), .PLLACK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKI => CLKOP) = (0:0:0,0:0:0);
    (CLKFB => CLKOP) = (0:0:0,0:0:0);
  endspecify

endmodule

module EHXPLLJ_B ( input CLKI, CLKFB, PHASESEL1, PHASESEL0, PHASEDIR, 
    PHASESTEP, LOADREG, STDBY, PLLWAKESYNC, RST, RESETM, RESETC, RESETD, 
    ENCLKOP, ENCLKOS, ENCLKOS2, ENCLKOS3, PLLCLK, PLLRST, PLLSTB, PLLWE, 
    PLLDATI7, PLLDATI6, PLLDATI5, PLLDATI4, PLLDATI3, PLLDATI2, PLLDATI1, 
    PLLDATI0, PLLADDR4, PLLADDR3, PLLADDR2, PLLADDR1, PLLADDR0, output CLKOP, 
    CLKOS, CLKOS2, CLKOS3, LOCK, INTLOCK, REFCLK, CLKINTFB, DPHSRC, PLLDATO7, 
    PLLDATO6, PLLDATO5, PLLDATO4, PLLDATO3, PLLDATO2, PLLDATO1, PLLDATO0, 
    PLLACK );

  EHXPLLJ INST10( .CLKI(CLKI), .CLKFB(CLKFB), .PHASESEL1(PHASESEL1), 
    .PHASESEL0(PHASESEL0), .PHASEDIR(PHASEDIR), .PHASESTEP(PHASESTEP), 
    .LOADREG(LOADREG), .STDBY(STDBY), .PLLWAKESYNC(PLLWAKESYNC), .RST(RST), 
    .RESETM(RESETM), .RESETC(RESETC), .RESETD(RESETD), .ENCLKOP(ENCLKOP), 
    .ENCLKOS(ENCLKOS), .ENCLKOS2(ENCLKOS2), .ENCLKOS3(ENCLKOS3), 
    .PLLCLK(PLLCLK), .PLLRST(PLLRST), .PLLSTB(PLLSTB), .PLLWE(PLLWE), 
    .PLLADDR4(PLLADDR4), .PLLADDR3(PLLADDR3), .PLLADDR2(PLLADDR2), 
    .PLLADDR1(PLLADDR1), .PLLADDR0(PLLADDR0), .PLLDATI7(PLLDATI7), 
    .PLLDATI6(PLLDATI6), .PLLDATI5(PLLDATI5), .PLLDATI4(PLLDATI4), 
    .PLLDATI3(PLLDATI3), .PLLDATI2(PLLDATI2), .PLLDATI1(PLLDATI1), 
    .PLLDATI0(PLLDATI0), .CLKOP(CLKOP), .CLKOS(CLKOS), .CLKOS2(CLKOS2), 
    .CLKOS3(CLKOS3), .LOCK(LOCK), .REFCLK(REFCLK), .INTLOCK(INTLOCK), 
    .PLLDATO7(PLLDATO7), .PLLDATO6(PLLDATO6), .PLLDATO5(PLLDATO5), 
    .PLLDATO4(PLLDATO4), .PLLDATO3(PLLDATO3), .PLLDATO2(PLLDATO2), 
    .PLLDATO1(PLLDATO1), .PLLDATO0(PLLDATO0), .PLLACK(PLLACK), .DPHSRC(DPHSRC), 
    .CLKINTFB(CLKINTFB));
  defparam INST10.CLKFB_DIV = 25;
  defparam INST10.CLKI_DIV = 1;
  defparam INST10.CLKOP_CPHASE = 1;
  defparam INST10.CLKOP_DIV = 2;
  defparam INST10.CLKOP_ENABLE = "ENABLED";
  defparam INST10.CLKOP_FPHASE = 0;
  defparam INST10.CLKOP_TRIM_DELAY = 0;
  defparam INST10.CLKOP_TRIM_POL = "RISING";
  defparam INST10.CLKOS2_CPHASE = 0;
  defparam INST10.CLKOS2_DIV = 1;
  defparam INST10.CLKOS2_ENABLE = "DISABLED";
  defparam INST10.CLKOS2_FPHASE = 0;
  defparam INST10.CLKOS3_CPHASE = 0;
  defparam INST10.CLKOS3_DIV = 1;
  defparam INST10.CLKOS3_ENABLE = "DISABLED";
  defparam INST10.CLKOS3_FPHASE = 0;
  defparam INST10.CLKOS_CPHASE = 0;
  defparam INST10.CLKOS_DIV = 1;
  defparam INST10.CLKOS_ENABLE = "DISABLED";
  defparam INST10.CLKOS_FPHASE = 0;
  defparam INST10.CLKOS_TRIM_DELAY = 0;
  defparam INST10.CLKOS_TRIM_POL = "FALLING";
  defparam INST10.DCRST_ENA = "DISABLED";
  defparam INST10.DDRST_ENA = "DISABLED";
  defparam INST10.DPHASE_SOURCE = "DISABLED";
  defparam INST10.FEEDBK_PATH = "CLKOP";
  defparam INST10.FRACN_DIV = 0;
  defparam INST10.FRACN_ENABLE = "DISABLED";
  defparam INST10.INTFB_WAKE = "DISABLED";
  defparam INST10.MRST_ENA = "DISABLED";
  defparam INST10.OUTDIVIDER_MUXA2 = "DIVA";
  defparam INST10.OUTDIVIDER_MUXB2 = "DIVB";
  defparam INST10.OUTDIVIDER_MUXC2 = "DIVC";
  defparam INST10.OUTDIVIDER_MUXD2 = "DIVD";
  defparam INST10.PLLRST_ENA = "DISABLED";
  defparam INST10.PLL_LOCK_MODE = 0;
  defparam INST10.PLL_USE_WB = "DISABLED";
  defparam INST10.PREDIVIDER_MUXA1 = 0;
  defparam INST10.PREDIVIDER_MUXB1 = 0;
  defparam INST10.PREDIVIDER_MUXC1 = 0;
  defparam INST10.PREDIVIDER_MUXD1 = 0;
  defparam INST10.STDBY_ENABLE = "DISABLED";
  defparam INST10.VCO_BYPASS_A0 = "DISABLED";
  defparam INST10.VCO_BYPASS_B0 = "DISABLED";
  defparam INST10.VCO_BYPASS_C0 = "DISABLED";
  defparam INST10.VCO_BYPASS_D0 = "DISABLED";
endmodule
