
vrs_cv4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000175c  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000004  08001898  08001898  00011898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800189c  0800189c  0001189c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080018a0  080018a0  000118a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  000118a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000020  20000000  080018a4  00020000  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20000020  080018a4  00020020  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000118a4  2**0
                  CONTENTS, READONLY
  9 .debug_info   00003618  00000000  00000000  000118cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000a97  00000000  00000000  00014ee5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000468  00000000  00000000  00015980  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000003f0  00000000  00000000  00015de8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000179f  00000000  00000000  000161d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000169b  00000000  00000000  00017977  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007e  00000000  00000000  00019012  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001248  00000000  00000000  00019090  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stab         00000024  00000000  00000000  0001a2d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0001a2fc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000000 	.word	0x20000000
 8000158:	00000000 	.word	0x00000000
 800015c:	08001880 	.word	0x08001880

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000004 	.word	0x20000004
 8000178:	08001880 	.word	0x08001880

0800017c <__aeabi_drsub>:
 800017c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000180:	e002      	b.n	8000188 <__adddf3>
 8000182:	bf00      	nop

08000184 <__aeabi_dsub>:
 8000184:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000188 <__adddf3>:
 8000188:	b530      	push	{r4, r5, lr}
 800018a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800018e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000192:	ea94 0f05 	teq	r4, r5
 8000196:	bf08      	it	eq
 8000198:	ea90 0f02 	teqeq	r0, r2
 800019c:	bf1f      	itttt	ne
 800019e:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001a2:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001a6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001aa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001ae:	f000 80e2 	beq.w	8000376 <__adddf3+0x1ee>
 80001b2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001b6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ba:	bfb8      	it	lt
 80001bc:	426d      	neglt	r5, r5
 80001be:	dd0c      	ble.n	80001da <__adddf3+0x52>
 80001c0:	442c      	add	r4, r5
 80001c2:	ea80 0202 	eor.w	r2, r0, r2
 80001c6:	ea81 0303 	eor.w	r3, r1, r3
 80001ca:	ea82 0000 	eor.w	r0, r2, r0
 80001ce:	ea83 0101 	eor.w	r1, r3, r1
 80001d2:	ea80 0202 	eor.w	r2, r0, r2
 80001d6:	ea81 0303 	eor.w	r3, r1, r3
 80001da:	2d36      	cmp	r5, #54	; 0x36
 80001dc:	bf88      	it	hi
 80001de:	bd30      	pophi	{r4, r5, pc}
 80001e0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001e4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001ec:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001f0:	d002      	beq.n	80001f8 <__adddf3+0x70>
 80001f2:	4240      	negs	r0, r0
 80001f4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000200:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x84>
 8000206:	4252      	negs	r2, r2
 8000208:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800020c:	ea94 0f05 	teq	r4, r5
 8000210:	f000 80a7 	beq.w	8000362 <__adddf3+0x1da>
 8000214:	f1a4 0401 	sub.w	r4, r4, #1
 8000218:	f1d5 0e20 	rsbs	lr, r5, #32
 800021c:	db0d      	blt.n	800023a <__adddf3+0xb2>
 800021e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000222:	fa22 f205 	lsr.w	r2, r2, r5
 8000226:	1880      	adds	r0, r0, r2
 8000228:	f141 0100 	adc.w	r1, r1, #0
 800022c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000230:	1880      	adds	r0, r0, r2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	4159      	adcs	r1, r3
 8000238:	e00e      	b.n	8000258 <__adddf3+0xd0>
 800023a:	f1a5 0520 	sub.w	r5, r5, #32
 800023e:	f10e 0e20 	add.w	lr, lr, #32
 8000242:	2a01      	cmp	r2, #1
 8000244:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000248:	bf28      	it	cs
 800024a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800024e:	fa43 f305 	asr.w	r3, r3, r5
 8000252:	18c0      	adds	r0, r0, r3
 8000254:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000258:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800025c:	d507      	bpl.n	800026e <__adddf3+0xe6>
 800025e:	f04f 0e00 	mov.w	lr, #0
 8000262:	f1dc 0c00 	rsbs	ip, ip, #0
 8000266:	eb7e 0000 	sbcs.w	r0, lr, r0
 800026a:	eb6e 0101 	sbc.w	r1, lr, r1
 800026e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000272:	d31b      	bcc.n	80002ac <__adddf3+0x124>
 8000274:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000278:	d30c      	bcc.n	8000294 <__adddf3+0x10c>
 800027a:	0849      	lsrs	r1, r1, #1
 800027c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000280:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000284:	f104 0401 	add.w	r4, r4, #1
 8000288:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800028c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000290:	f080 809a 	bcs.w	80003c8 <__adddf3+0x240>
 8000294:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000298:	bf08      	it	eq
 800029a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800029e:	f150 0000 	adcs.w	r0, r0, #0
 80002a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002a6:	ea41 0105 	orr.w	r1, r1, r5
 80002aa:	bd30      	pop	{r4, r5, pc}
 80002ac:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002b0:	4140      	adcs	r0, r0
 80002b2:	eb41 0101 	adc.w	r1, r1, r1
 80002b6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002ba:	f1a4 0401 	sub.w	r4, r4, #1
 80002be:	d1e9      	bne.n	8000294 <__adddf3+0x10c>
 80002c0:	f091 0f00 	teq	r1, #0
 80002c4:	bf04      	itt	eq
 80002c6:	4601      	moveq	r1, r0
 80002c8:	2000      	moveq	r0, #0
 80002ca:	fab1 f381 	clz	r3, r1
 80002ce:	bf08      	it	eq
 80002d0:	3320      	addeq	r3, #32
 80002d2:	f1a3 030b 	sub.w	r3, r3, #11
 80002d6:	f1b3 0220 	subs.w	r2, r3, #32
 80002da:	da0c      	bge.n	80002f6 <__adddf3+0x16e>
 80002dc:	320c      	adds	r2, #12
 80002de:	dd08      	ble.n	80002f2 <__adddf3+0x16a>
 80002e0:	f102 0c14 	add.w	ip, r2, #20
 80002e4:	f1c2 020c 	rsb	r2, r2, #12
 80002e8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002ec:	fa21 f102 	lsr.w	r1, r1, r2
 80002f0:	e00c      	b.n	800030c <__adddf3+0x184>
 80002f2:	f102 0214 	add.w	r2, r2, #20
 80002f6:	bfd8      	it	le
 80002f8:	f1c2 0c20 	rsble	ip, r2, #32
 80002fc:	fa01 f102 	lsl.w	r1, r1, r2
 8000300:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000304:	bfdc      	itt	le
 8000306:	ea41 010c 	orrle.w	r1, r1, ip
 800030a:	4090      	lslle	r0, r2
 800030c:	1ae4      	subs	r4, r4, r3
 800030e:	bfa2      	ittt	ge
 8000310:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000314:	4329      	orrge	r1, r5
 8000316:	bd30      	popge	{r4, r5, pc}
 8000318:	ea6f 0404 	mvn.w	r4, r4
 800031c:	3c1f      	subs	r4, #31
 800031e:	da1c      	bge.n	800035a <__adddf3+0x1d2>
 8000320:	340c      	adds	r4, #12
 8000322:	dc0e      	bgt.n	8000342 <__adddf3+0x1ba>
 8000324:	f104 0414 	add.w	r4, r4, #20
 8000328:	f1c4 0220 	rsb	r2, r4, #32
 800032c:	fa20 f004 	lsr.w	r0, r0, r4
 8000330:	fa01 f302 	lsl.w	r3, r1, r2
 8000334:	ea40 0003 	orr.w	r0, r0, r3
 8000338:	fa21 f304 	lsr.w	r3, r1, r4
 800033c:	ea45 0103 	orr.w	r1, r5, r3
 8000340:	bd30      	pop	{r4, r5, pc}
 8000342:	f1c4 040c 	rsb	r4, r4, #12
 8000346:	f1c4 0220 	rsb	r2, r4, #32
 800034a:	fa20 f002 	lsr.w	r0, r0, r2
 800034e:	fa01 f304 	lsl.w	r3, r1, r4
 8000352:	ea40 0003 	orr.w	r0, r0, r3
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	fa21 f004 	lsr.w	r0, r1, r4
 800035e:	4629      	mov	r1, r5
 8000360:	bd30      	pop	{r4, r5, pc}
 8000362:	f094 0f00 	teq	r4, #0
 8000366:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800036a:	bf06      	itte	eq
 800036c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000370:	3401      	addeq	r4, #1
 8000372:	3d01      	subne	r5, #1
 8000374:	e74e      	b.n	8000214 <__adddf3+0x8c>
 8000376:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800037a:	bf18      	it	ne
 800037c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000380:	d029      	beq.n	80003d6 <__adddf3+0x24e>
 8000382:	ea94 0f05 	teq	r4, r5
 8000386:	bf08      	it	eq
 8000388:	ea90 0f02 	teqeq	r0, r2
 800038c:	d005      	beq.n	800039a <__adddf3+0x212>
 800038e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000392:	bf04      	itt	eq
 8000394:	4619      	moveq	r1, r3
 8000396:	4610      	moveq	r0, r2
 8000398:	bd30      	pop	{r4, r5, pc}
 800039a:	ea91 0f03 	teq	r1, r3
 800039e:	bf1e      	ittt	ne
 80003a0:	2100      	movne	r1, #0
 80003a2:	2000      	movne	r0, #0
 80003a4:	bd30      	popne	{r4, r5, pc}
 80003a6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003aa:	d105      	bne.n	80003b8 <__adddf3+0x230>
 80003ac:	0040      	lsls	r0, r0, #1
 80003ae:	4149      	adcs	r1, r1
 80003b0:	bf28      	it	cs
 80003b2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003b6:	bd30      	pop	{r4, r5, pc}
 80003b8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003bc:	bf3c      	itt	cc
 80003be:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003c2:	bd30      	popcc	{r4, r5, pc}
 80003c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003cc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003d0:	f04f 0000 	mov.w	r0, #0
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003da:	bf1a      	itte	ne
 80003dc:	4619      	movne	r1, r3
 80003de:	4610      	movne	r0, r2
 80003e0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003e4:	bf1c      	itt	ne
 80003e6:	460b      	movne	r3, r1
 80003e8:	4602      	movne	r2, r0
 80003ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003ee:	bf06      	itte	eq
 80003f0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003f4:	ea91 0f03 	teqeq	r1, r3
 80003f8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	bf00      	nop

08000400 <__aeabi_ui2d>:
 8000400:	f090 0f00 	teq	r0, #0
 8000404:	bf04      	itt	eq
 8000406:	2100      	moveq	r1, #0
 8000408:	4770      	bxeq	lr
 800040a:	b530      	push	{r4, r5, lr}
 800040c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000410:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000414:	f04f 0500 	mov.w	r5, #0
 8000418:	f04f 0100 	mov.w	r1, #0
 800041c:	e750      	b.n	80002c0 <__adddf3+0x138>
 800041e:	bf00      	nop

08000420 <__aeabi_i2d>:
 8000420:	f090 0f00 	teq	r0, #0
 8000424:	bf04      	itt	eq
 8000426:	2100      	moveq	r1, #0
 8000428:	4770      	bxeq	lr
 800042a:	b530      	push	{r4, r5, lr}
 800042c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000430:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000434:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000438:	bf48      	it	mi
 800043a:	4240      	negmi	r0, r0
 800043c:	f04f 0100 	mov.w	r1, #0
 8000440:	e73e      	b.n	80002c0 <__adddf3+0x138>
 8000442:	bf00      	nop

08000444 <__aeabi_f2d>:
 8000444:	0042      	lsls	r2, r0, #1
 8000446:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800044a:	ea4f 0131 	mov.w	r1, r1, rrx
 800044e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000452:	bf1f      	itttt	ne
 8000454:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000458:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800045c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000460:	4770      	bxne	lr
 8000462:	f092 0f00 	teq	r2, #0
 8000466:	bf14      	ite	ne
 8000468:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e720      	b.n	80002c0 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aedc 	beq.w	800026e <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6c1      	b.n	800026e <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains 
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)               
{
 8000a20:	b480      	push	{r7}
 8000a22:	b085      	sub	sp, #20
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	685b      	ldr	r3, [r3, #4]
 8000a36:	60fb      	str	r3, [r7, #12]
  /* Clear RES and SCAN bits */ 
  tmpreg1 &= CR1_CLEAR_MASK;
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000a3e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000a42:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | ADC_InitStruct->ADC_Resolution);
 8000a44:	683b      	ldr	r3, [r7, #0]
 8000a46:	791b      	ldrb	r3, [r3, #4]
 8000a48:	021a      	lsls	r2, r3, #8
 8000a4a:	683b      	ldr	r3, [r7, #0]
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	4313      	orrs	r3, r2
 8000a50:	68fa      	ldr	r2, [r7, #12]
 8000a52:	4313      	orrs	r3, r2
 8000a54:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	68fa      	ldr	r2, [r7, #12]
 8000a5a:	605a      	str	r2, [r3, #4]
  
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	689b      	ldr	r3, [r3, #8]
 8000a60:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8000a62:	68fa      	ldr	r2, [r7, #12]
 8000a64:	4b17      	ldr	r3, [pc, #92]	; (8000ac4 <ADC_Init+0xa4>)
 8000a66:	4013      	ands	r3, r2
 8000a68:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	691a      	ldr	r2, [r3, #16]
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	68db      	ldr	r3, [r3, #12]
 8000a72:	431a      	orrs	r2, r3
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	689b      	ldr	r3, [r3, #8]
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 8000a78:	431a      	orrs	r2, r3
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	795b      	ldrb	r3, [r3, #5]
 8000a7e:	005b      	lsls	r3, r3, #1
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 8000a80:	4313      	orrs	r3, r2
 8000a82:	68fa      	ldr	r2, [r7, #12]
 8000a84:	4313      	orrs	r3, r2
 8000a86:	60fb      	str	r3, [r7, #12]
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	68fa      	ldr	r2, [r7, #12]
 8000a8c:	609a      	str	r2, [r3, #8]
  
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a92:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	f023 73f8 	bic.w	r3, r3, #32505856	; 0x1f00000
 8000a9a:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */ 
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	7d1b      	ldrb	r3, [r3, #20]
 8000aa0:	3b01      	subs	r3, #1
 8000aa2:	b2da      	uxtb	r2, r3
 8000aa4:	7afb      	ldrb	r3, [r7, #11]
 8000aa6:	4313      	orrs	r3, r2
 8000aa8:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000aaa:	7afb      	ldrb	r3, [r7, #11]
 8000aac:	051b      	lsls	r3, r3, #20
 8000aae:	68fa      	ldr	r2, [r7, #12]
 8000ab0:	4313      	orrs	r3, r2
 8000ab2:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	68fa      	ldr	r2, [r7, #12]
 8000ab8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8000aba:	bf00      	nop
 8000abc:	3714      	adds	r7, #20
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bc80      	pop	{r7}
 8000ac2:	4770      	bx	lr
 8000ac4:	c0fff7fd 	.word	0xc0fff7fd

08000ac8 <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)                            
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b083      	sub	sp, #12
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Resolution member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	601a      	str	r2, [r3, #0]

  /* Initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	2200      	movs	r2, #0
 8000ada:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	2200      	movs	r2, #0
 8000ae0:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T2_CC2;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
 8000aee:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	2200      	movs	r2, #0
 8000af4:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	2201      	movs	r2, #1
 8000afa:	751a      	strb	r2, [r3, #20]
}
 8000afc:	bf00      	nop
 8000afe:	370c      	adds	r7, #12
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bc80      	pop	{r7}
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	b083      	sub	sp, #12
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
 8000b10:	460b      	mov	r3, r1
 8000b12:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000b14:	78fb      	ldrb	r3, [r7, #3]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d006      	beq.n	8000b28 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	689b      	ldr	r3, [r3, #8]
 8000b1e:	f043 0201 	orr.w	r2, r3, #1
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8000b26:	e005      	b.n	8000b34 <ADC_Cmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	689b      	ldr	r3, [r3, #8]
 8000b2c:	f023 0201 	bic.w	r2, r3, #1
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	609a      	str	r2, [r3, #8]
  }
}
 8000b34:	bf00      	nop
 8000b36:	370c      	adds	r7, #12
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bc80      	pop	{r7}
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop

08000b40 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_192Cycles: Sample time equal to 192 cycles	
  *     @arg ADC_SampleTime_384Cycles: Sample time equal to 384 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b085      	sub	sp, #20
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
 8000b48:	4608      	mov	r0, r1
 8000b4a:	4611      	mov	r1, r2
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	4603      	mov	r3, r0
 8000b50:	70fb      	strb	r3, [r7, #3]
 8000b52:	460b      	mov	r3, r1
 8000b54:	70bb      	strb	r3, [r7, #2]
 8000b56:	4613      	mov	r3, r2
 8000b58:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	60fb      	str	r3, [r7, #12]
 8000b5e:	2300      	movs	r3, #0
 8000b60:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* If ADC_Channel_30 or ADC_Channel_31 is selected */
  if (ADC_Channel > ADC_Channel_29)
 8000b62:	78fb      	ldrb	r3, [r7, #3]
 8000b64:	2b1d      	cmp	r3, #29
 8000b66:	d923      	bls.n	8000bb0 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR0;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b6c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR0_SMP_SET << (3 * (ADC_Channel - 30));
 8000b6e:	78fb      	ldrb	r3, [r7, #3]
 8000b70:	f1a3 021e 	sub.w	r2, r3, #30
 8000b74:	4613      	mov	r3, r2
 8000b76:	005b      	lsls	r3, r3, #1
 8000b78:	4413      	add	r3, r2
 8000b7a:	2207      	movs	r2, #7
 8000b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b80:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000b82:	68bb      	ldr	r3, [r7, #8]
 8000b84:	43db      	mvns	r3, r3
 8000b86:	68fa      	ldr	r2, [r7, #12]
 8000b88:	4013      	ands	r3, r2
 8000b8a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 30));
 8000b8c:	7879      	ldrb	r1, [r7, #1]
 8000b8e:	78fb      	ldrb	r3, [r7, #3]
 8000b90:	f1a3 021e 	sub.w	r2, r3, #30
 8000b94:	4613      	mov	r3, r2
 8000b96:	005b      	lsls	r3, r3, #1
 8000b98:	4413      	add	r3, r2
 8000b9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b9e:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000ba0:	68fa      	ldr	r2, [r7, #12]
 8000ba2:	68bb      	ldr	r3, [r7, #8]
 8000ba4:	4313      	orrs	r3, r2
 8000ba6:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR0 = tmpreg1;
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	68fa      	ldr	r2, [r7, #12]
 8000bac:	65da      	str	r2, [r3, #92]	; 0x5c
 8000bae:	e06c      	b.n	8000c8a <ADC_RegularChannelConfig+0x14a>
  }
  /* If ADC_Channel_20 ... ADC_Channel_29 is selected */
  else if (ADC_Channel > ADC_Channel_19)
 8000bb0:	78fb      	ldrb	r3, [r7, #3]
 8000bb2:	2b13      	cmp	r3, #19
 8000bb4:	d923      	bls.n	8000bfe <ADC_RegularChannelConfig+0xbe>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	68db      	ldr	r3, [r3, #12]
 8000bba:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 20));
 8000bbc:	78fb      	ldrb	r3, [r7, #3]
 8000bbe:	f1a3 0214 	sub.w	r2, r3, #20
 8000bc2:	4613      	mov	r3, r2
 8000bc4:	005b      	lsls	r3, r3, #1
 8000bc6:	4413      	add	r3, r2
 8000bc8:	2207      	movs	r2, #7
 8000bca:	fa02 f303 	lsl.w	r3, r2, r3
 8000bce:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000bd0:	68bb      	ldr	r3, [r7, #8]
 8000bd2:	43db      	mvns	r3, r3
 8000bd4:	68fa      	ldr	r2, [r7, #12]
 8000bd6:	4013      	ands	r3, r2
 8000bd8:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 20));
 8000bda:	7879      	ldrb	r1, [r7, #1]
 8000bdc:	78fb      	ldrb	r3, [r7, #3]
 8000bde:	f1a3 0214 	sub.w	r2, r3, #20
 8000be2:	4613      	mov	r3, r2
 8000be4:	005b      	lsls	r3, r3, #1
 8000be6:	4413      	add	r3, r2
 8000be8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bec:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000bee:	68fa      	ldr	r2, [r7, #12]
 8000bf0:	68bb      	ldr	r3, [r7, #8]
 8000bf2:	4313      	orrs	r3, r2
 8000bf4:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	68fa      	ldr	r2, [r7, #12]
 8000bfa:	60da      	str	r2, [r3, #12]
 8000bfc:	e045      	b.n	8000c8a <ADC_RegularChannelConfig+0x14a>
  }
  /* If ADC_Channel_10 ... ADC_Channel_19 is selected */
  else if (ADC_Channel > ADC_Channel_9)
 8000bfe:	78fb      	ldrb	r3, [r7, #3]
 8000c00:	2b09      	cmp	r3, #9
 8000c02:	d923      	bls.n	8000c4c <ADC_RegularChannelConfig+0x10c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	691b      	ldr	r3, [r3, #16]
 8000c08:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * (ADC_Channel - 10));
 8000c0a:	78fb      	ldrb	r3, [r7, #3]
 8000c0c:	f1a3 020a 	sub.w	r2, r3, #10
 8000c10:	4613      	mov	r3, r2
 8000c12:	005b      	lsls	r3, r3, #1
 8000c14:	4413      	add	r3, r2
 8000c16:	2207      	movs	r2, #7
 8000c18:	fa02 f303 	lsl.w	r3, r2, r3
 8000c1c:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000c1e:	68bb      	ldr	r3, [r7, #8]
 8000c20:	43db      	mvns	r3, r3
 8000c22:	68fa      	ldr	r2, [r7, #12]
 8000c24:	4013      	ands	r3, r2
 8000c26:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000c28:	7879      	ldrb	r1, [r7, #1]
 8000c2a:	78fb      	ldrb	r3, [r7, #3]
 8000c2c:	f1a3 020a 	sub.w	r2, r3, #10
 8000c30:	4613      	mov	r3, r2
 8000c32:	005b      	lsls	r3, r3, #1
 8000c34:	4413      	add	r3, r2
 8000c36:	fa01 f303 	lsl.w	r3, r1, r3
 8000c3a:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000c3c:	68fa      	ldr	r2, [r7, #12]
 8000c3e:	68bb      	ldr	r3, [r7, #8]
 8000c40:	4313      	orrs	r3, r2
 8000c42:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	68fa      	ldr	r2, [r7, #12]
 8000c48:	611a      	str	r2, [r3, #16]
 8000c4a:	e01e      	b.n	8000c8a <ADC_RegularChannelConfig+0x14a>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR3;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	695b      	ldr	r3, [r3, #20]
 8000c50:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR3_SMP_SET << (3 * ADC_Channel);
 8000c52:	78fa      	ldrb	r2, [r7, #3]
 8000c54:	4613      	mov	r3, r2
 8000c56:	005b      	lsls	r3, r3, #1
 8000c58:	4413      	add	r3, r2
 8000c5a:	2207      	movs	r2, #7
 8000c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c60:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000c62:	68bb      	ldr	r3, [r7, #8]
 8000c64:	43db      	mvns	r3, r3
 8000c66:	68fa      	ldr	r2, [r7, #12]
 8000c68:	4013      	ands	r3, r2
 8000c6a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000c6c:	7879      	ldrb	r1, [r7, #1]
 8000c6e:	78fa      	ldrb	r2, [r7, #3]
 8000c70:	4613      	mov	r3, r2
 8000c72:	005b      	lsls	r3, r3, #1
 8000c74:	4413      	add	r3, r2
 8000c76:	fa01 f303 	lsl.w	r3, r1, r3
 8000c7a:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000c7c:	68fa      	ldr	r2, [r7, #12]
 8000c7e:	68bb      	ldr	r3, [r7, #8]
 8000c80:	4313      	orrs	r3, r2
 8000c82:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR3 = tmpreg1;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	68fa      	ldr	r2, [r7, #12]
 8000c88:	615a      	str	r2, [r3, #20]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8000c8a:	78bb      	ldrb	r3, [r7, #2]
 8000c8c:	2b06      	cmp	r3, #6
 8000c8e:	d821      	bhi.n	8000cd4 <ADC_RegularChannelConfig+0x194>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR5;
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c94:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR5_SQ_SET << (5 * (Rank - 1));
 8000c96:	78bb      	ldrb	r3, [r7, #2]
 8000c98:	1e5a      	subs	r2, r3, #1
 8000c9a:	4613      	mov	r3, r2
 8000c9c:	009b      	lsls	r3, r3, #2
 8000c9e:	4413      	add	r3, r2
 8000ca0:	221f      	movs	r2, #31
 8000ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca6:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000ca8:	68bb      	ldr	r3, [r7, #8]
 8000caa:	43db      	mvns	r3, r3
 8000cac:	68fa      	ldr	r2, [r7, #12]
 8000cae:	4013      	ands	r3, r2
 8000cb0:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8000cb2:	78f9      	ldrb	r1, [r7, #3]
 8000cb4:	78bb      	ldrb	r3, [r7, #2]
 8000cb6:	1e5a      	subs	r2, r3, #1
 8000cb8:	4613      	mov	r3, r2
 8000cba:	009b      	lsls	r3, r3, #2
 8000cbc:	4413      	add	r3, r2
 8000cbe:	fa01 f303 	lsl.w	r3, r1, r3
 8000cc2:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000cc4:	68fa      	ldr	r2, [r7, #12]
 8000cc6:	68bb      	ldr	r3, [r7, #8]
 8000cc8:	4313      	orrs	r3, r2
 8000cca:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR5 = tmpreg1;
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	68fa      	ldr	r2, [r7, #12]
 8000cd0:	641a      	str	r2, [r3, #64]	; 0x40
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000cd2:	e095      	b.n	8000e00 <ADC_RegularChannelConfig+0x2c0>
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR5 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8000cd4:	78bb      	ldrb	r3, [r7, #2]
 8000cd6:	2b0c      	cmp	r3, #12
 8000cd8:	d821      	bhi.n	8000d1e <ADC_RegularChannelConfig+0x1de>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR4;
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000cde:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR4_SQ_SET << (5 * (Rank - 7));
 8000ce0:	78bb      	ldrb	r3, [r7, #2]
 8000ce2:	1fda      	subs	r2, r3, #7
 8000ce4:	4613      	mov	r3, r2
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	4413      	add	r3, r2
 8000cea:	221f      	movs	r2, #31
 8000cec:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf0:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000cf2:	68bb      	ldr	r3, [r7, #8]
 8000cf4:	43db      	mvns	r3, r3
 8000cf6:	68fa      	ldr	r2, [r7, #12]
 8000cf8:	4013      	ands	r3, r2
 8000cfa:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8000cfc:	78f9      	ldrb	r1, [r7, #3]
 8000cfe:	78bb      	ldrb	r3, [r7, #2]
 8000d00:	1fda      	subs	r2, r3, #7
 8000d02:	4613      	mov	r3, r2
 8000d04:	009b      	lsls	r3, r3, #2
 8000d06:	4413      	add	r3, r2
 8000d08:	fa01 f303 	lsl.w	r3, r1, r3
 8000d0c:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000d0e:	68fa      	ldr	r2, [r7, #12]
 8000d10:	68bb      	ldr	r3, [r7, #8]
 8000d12:	4313      	orrs	r3, r2
 8000d14:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR4 = tmpreg1;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	68fa      	ldr	r2, [r7, #12]
 8000d1a:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000d1c:	e070      	b.n	8000e00 <ADC_RegularChannelConfig+0x2c0>
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR4 = tmpreg1;
  }  
  /* For Rank 13 to 18 */
  else if (Rank < 19)
 8000d1e:	78bb      	ldrb	r3, [r7, #2]
 8000d20:	2b12      	cmp	r3, #18
 8000d22:	d823      	bhi.n	8000d6c <ADC_RegularChannelConfig+0x22c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d28:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 13));
 8000d2a:	78bb      	ldrb	r3, [r7, #2]
 8000d2c:	f1a3 020d 	sub.w	r2, r3, #13
 8000d30:	4613      	mov	r3, r2
 8000d32:	009b      	lsls	r3, r3, #2
 8000d34:	4413      	add	r3, r2
 8000d36:	221f      	movs	r2, #31
 8000d38:	fa02 f303 	lsl.w	r3, r2, r3
 8000d3c:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000d3e:	68bb      	ldr	r3, [r7, #8]
 8000d40:	43db      	mvns	r3, r3
 8000d42:	68fa      	ldr	r2, [r7, #12]
 8000d44:	4013      	ands	r3, r2
 8000d46:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000d48:	78f9      	ldrb	r1, [r7, #3]
 8000d4a:	78bb      	ldrb	r3, [r7, #2]
 8000d4c:	f1a3 020d 	sub.w	r2, r3, #13
 8000d50:	4613      	mov	r3, r2
 8000d52:	009b      	lsls	r3, r3, #2
 8000d54:	4413      	add	r3, r2
 8000d56:	fa01 f303 	lsl.w	r3, r1, r3
 8000d5a:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000d5c:	68fa      	ldr	r2, [r7, #12]
 8000d5e:	68bb      	ldr	r3, [r7, #8]
 8000d60:	4313      	orrs	r3, r2
 8000d62:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	68fa      	ldr	r2, [r7, #12]
 8000d68:	639a      	str	r2, [r3, #56]	; 0x38
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000d6a:	e049      	b.n	8000e00 <ADC_RegularChannelConfig+0x2c0>
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
    
  /* For Rank 19 to 24 */
  else if (Rank < 25)
 8000d6c:	78bb      	ldrb	r3, [r7, #2]
 8000d6e:	2b18      	cmp	r3, #24
 8000d70:	d823      	bhi.n	8000dba <ADC_RegularChannelConfig+0x27a>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d76:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 19));
 8000d78:	78bb      	ldrb	r3, [r7, #2]
 8000d7a:	f1a3 0213 	sub.w	r2, r3, #19
 8000d7e:	4613      	mov	r3, r2
 8000d80:	009b      	lsls	r3, r3, #2
 8000d82:	4413      	add	r3, r2
 8000d84:	221f      	movs	r2, #31
 8000d86:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8a:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	43db      	mvns	r3, r3
 8000d90:	68fa      	ldr	r2, [r7, #12]
 8000d92:	4013      	ands	r3, r2
 8000d94:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 19));
 8000d96:	78f9      	ldrb	r1, [r7, #3]
 8000d98:	78bb      	ldrb	r3, [r7, #2]
 8000d9a:	f1a3 0213 	sub.w	r2, r3, #19
 8000d9e:	4613      	mov	r3, r2
 8000da0:	009b      	lsls	r3, r3, #2
 8000da2:	4413      	add	r3, r2
 8000da4:	fa01 f303 	lsl.w	r3, r1, r3
 8000da8:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000daa:	68fa      	ldr	r2, [r7, #12]
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	4313      	orrs	r3, r2
 8000db0:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	68fa      	ldr	r2, [r7, #12]
 8000db6:	635a      	str	r2, [r3, #52]	; 0x34
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000db8:	e022      	b.n	8000e00 <ADC_RegularChannelConfig+0x2c0>
  
  /* For Rank 25 to 28 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dbe:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 25));
 8000dc0:	78bb      	ldrb	r3, [r7, #2]
 8000dc2:	f1a3 0219 	sub.w	r2, r3, #25
 8000dc6:	4613      	mov	r3, r2
 8000dc8:	009b      	lsls	r3, r3, #2
 8000dca:	4413      	add	r3, r2
 8000dcc:	221f      	movs	r2, #31
 8000dce:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd2:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000dd4:	68bb      	ldr	r3, [r7, #8]
 8000dd6:	43db      	mvns	r3, r3
 8000dd8:	68fa      	ldr	r2, [r7, #12]
 8000dda:	4013      	ands	r3, r2
 8000ddc:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 25));
 8000dde:	78f9      	ldrb	r1, [r7, #3]
 8000de0:	78bb      	ldrb	r3, [r7, #2]
 8000de2:	f1a3 0219 	sub.w	r2, r3, #25
 8000de6:	4613      	mov	r3, r2
 8000de8:	009b      	lsls	r3, r3, #2
 8000dea:	4413      	add	r3, r2
 8000dec:	fa01 f303 	lsl.w	r3, r1, r3
 8000df0:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000df2:	68fa      	ldr	r2, [r7, #12]
 8000df4:	68bb      	ldr	r3, [r7, #8]
 8000df6:	4313      	orrs	r3, r2
 8000df8:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	68fa      	ldr	r2, [r7, #12]
 8000dfe:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 8000e00:	bf00      	nop
 8000e02:	3714      	adds	r7, #20
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bc80      	pop	{r7}
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop

08000e0c <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1 to select the ADC1 peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	689b      	ldr	r3, [r3, #8]
 8000e18:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	609a      	str	r2, [r3, #8]
}
 8000e20:	bf00      	nop
 8000e22:	370c      	adds	r7, #12
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bc80      	pop	{r7}
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop

08000e2c <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1 to select the ADC1 peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e38:	b29b      	uxth	r3, r3
}
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	370c      	adds	r7, #12
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bc80      	pop	{r7}
 8000e42:	4770      	bx	lr

08000e44 <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_RCNR: Regular channel not ready
  *     @arg ADC_FLAG_JCNR: Injected channel not ready
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint16_t ADC_FLAG)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b085      	sub	sp, #20
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
 8000e4c:	460b      	mov	r3, r1
 8000e4e:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000e50:	2300      	movs	r3, #0
 8000e52:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681a      	ldr	r2, [r3, #0]
 8000e58:	887b      	ldrh	r3, [r7, #2]
 8000e5a:	4013      	ands	r3, r2
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d002      	beq.n	8000e66 <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8000e60:	2301      	movs	r3, #1
 8000e62:	73fb      	strb	r3, [r7, #15]
 8000e64:	e001      	b.n	8000e6a <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8000e66:	2300      	movs	r3, #0
 8000e68:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8000e6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	3714      	adds	r7, #20
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bc80      	pop	{r7}
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop

08000e78 <GPIO_Init>:
  *         peripheral.

  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b087      	sub	sp, #28
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
 8000e80:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000e82:	2300      	movs	r3, #0
 8000e84:	617b      	str	r3, [r7, #20]
 8000e86:	2300      	movs	r3, #0
 8000e88:	613b      	str	r3, [r7, #16]
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000e8e:	2300      	movs	r3, #0
 8000e90:	617b      	str	r3, [r7, #20]
 8000e92:	e07e      	b.n	8000f92 <GPIO_Init+0x11a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000e94:	2201      	movs	r2, #1
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9c:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	693b      	ldr	r3, [r7, #16]
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000ea8:	68fa      	ldr	r2, [r7, #12]
 8000eaa:	693b      	ldr	r3, [r7, #16]
 8000eac:	429a      	cmp	r2, r3
 8000eae:	d16d      	bne.n	8000f8c <GPIO_Init+0x114>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	005b      	lsls	r3, r3, #1
 8000eb8:	2103      	movs	r1, #3
 8000eba:	fa01 f303 	lsl.w	r3, r1, r3
 8000ebe:	43db      	mvns	r3, r3
 8000ec0:	401a      	ands	r2, r3
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681a      	ldr	r2, [r3, #0]
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	791b      	ldrb	r3, [r3, #4]
 8000ece:	4619      	mov	r1, r3
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	005b      	lsls	r3, r3, #1
 8000ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ed8:	431a      	orrs	r2, r3
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	791b      	ldrb	r3, [r3, #4]
 8000ee2:	2b01      	cmp	r3, #1
 8000ee4:	d003      	beq.n	8000eee <GPIO_Init+0x76>
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	791b      	ldrb	r3, [r3, #4]
 8000eea:	2b02      	cmp	r3, #2
 8000eec:	d136      	bne.n	8000f5c <GPIO_Init+0xe4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	689a      	ldr	r2, [r3, #8]
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	005b      	lsls	r3, r3, #1
 8000ef6:	2103      	movs	r1, #3
 8000ef8:	fa01 f303 	lsl.w	r3, r1, r3
 8000efc:	43db      	mvns	r3, r3
 8000efe:	401a      	ands	r2, r3
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	689a      	ldr	r2, [r3, #8]
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	795b      	ldrb	r3, [r3, #5]
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	005b      	lsls	r3, r3, #1
 8000f12:	fa01 f303 	lsl.w	r3, r1, r3
 8000f16:	431a      	orrs	r2, r3
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	609a      	str	r2, [r3, #8]

        /*Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	889b      	ldrh	r3, [r3, #4]
 8000f20:	b29a      	uxth	r2, r3
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	b29b      	uxth	r3, r3
 8000f26:	2101      	movs	r1, #1
 8000f28:	fa01 f303 	lsl.w	r3, r1, r3
 8000f2c:	b29b      	uxth	r3, r3
 8000f2e:	43db      	mvns	r3, r3
 8000f30:	b29b      	uxth	r3, r3
 8000f32:	4013      	ands	r3, r2
 8000f34:	b29a      	uxth	r2, r3
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	889b      	ldrh	r3, [r3, #4]
 8000f3e:	b29b      	uxth	r3, r3
 8000f40:	b21a      	sxth	r2, r3
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	799b      	ldrb	r3, [r3, #6]
 8000f46:	4619      	mov	r1, r3
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	b29b      	uxth	r3, r3
 8000f4c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f50:	b21b      	sxth	r3, r3
 8000f52:	4313      	orrs	r3, r2
 8000f54:	b21b      	sxth	r3, r3
 8000f56:	b29a      	uxth	r2, r3
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	809a      	strh	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	68da      	ldr	r2, [r3, #12]
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	b29b      	uxth	r3, r3
 8000f64:	005b      	lsls	r3, r3, #1
 8000f66:	2103      	movs	r1, #3
 8000f68:	fa01 f303 	lsl.w	r3, r1, r3
 8000f6c:	43db      	mvns	r3, r3
 8000f6e:	401a      	ands	r2, r3
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	68da      	ldr	r2, [r3, #12]
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	79db      	ldrb	r3, [r3, #7]
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	005b      	lsls	r3, r3, #1
 8000f82:	fa01 f303 	lsl.w	r3, r1, r3
 8000f86:	431a      	orrs	r2, r3
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	3301      	adds	r3, #1
 8000f90:	617b      	str	r3, [r7, #20]
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	2b0f      	cmp	r3, #15
 8000f96:	f67f af7d 	bls.w	8000e94 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8000f9a:	bf00      	nop
 8000f9c:	371c      	adds	r7, #28
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bc80      	pop	{r7}
 8000fa2:	4770      	bx	lr

08000fa4 <GPIO_SetBits>:
  *        accesses. In this way, there is no risk of an IRQ occurring between
  *        the read and the modify access.
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	460b      	mov	r3, r1
 8000fae:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRRL = GPIO_Pin;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	887a      	ldrh	r2, [r7, #2]
 8000fb4:	831a      	strh	r2, [r3, #24]
}
 8000fb6:	bf00      	nop
 8000fb8:	370c      	adds	r7, #12
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bc80      	pop	{r7}
 8000fbe:	4770      	bx	lr

08000fc0 <GPIO_ResetBits>:
  *        accesses. In this way, there is no risk of an IRQ occurring between
  *        the read and the modify access.
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
 8000fc8:	460b      	mov	r3, r1
 8000fca:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRRH = GPIO_Pin;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	887a      	ldrh	r2, [r7, #2]
 8000fd0:	835a      	strh	r2, [r3, #26]
}
 8000fd2:	bf00      	nop
 8000fd4:	370c      	adds	r7, #12
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bc80      	pop	{r7}
 8000fda:	4770      	bx	lr

08000fdc <RCC_HSICmd>:
  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
  *         clock cycles.  
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8000fe6:	4a04      	ldr	r2, [pc, #16]	; (8000ff8 <RCC_HSICmd+0x1c>)
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
 8000fea:	6013      	str	r3, [r2, #0]
}
 8000fec:	bf00      	nop
 8000fee:	370c      	adds	r7, #12
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bc80      	pop	{r7}
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop
 8000ff8:	42470000 	.word	0x42470000

08000ffc <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	b083      	sub	sp, #12
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
 8001004:	460b      	mov	r3, r1
 8001006:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001008:	78fb      	ldrb	r3, [r7, #3]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d006      	beq.n	800101c <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 800100e:	4909      	ldr	r1, [pc, #36]	; (8001034 <RCC_AHBPeriphClockCmd+0x38>)
 8001010:	4b08      	ldr	r3, [pc, #32]	; (8001034 <RCC_AHBPeriphClockCmd+0x38>)
 8001012:	69da      	ldr	r2, [r3, #28]
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	4313      	orrs	r3, r2
 8001018:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 800101a:	e006      	b.n	800102a <RCC_AHBPeriphClockCmd+0x2e>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 800101c:	4905      	ldr	r1, [pc, #20]	; (8001034 <RCC_AHBPeriphClockCmd+0x38>)
 800101e:	4b05      	ldr	r3, [pc, #20]	; (8001034 <RCC_AHBPeriphClockCmd+0x38>)
 8001020:	69da      	ldr	r2, [r3, #28]
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	43db      	mvns	r3, r3
 8001026:	4013      	ands	r3, r2
 8001028:	61cb      	str	r3, [r1, #28]
  }
}
 800102a:	bf00      	nop
 800102c:	370c      	adds	r7, #12
 800102e:	46bd      	mov	sp, r7
 8001030:	bc80      	pop	{r7}
 8001032:	4770      	bx	lr
 8001034:	40023800 	.word	0x40023800

08001038 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001038:	b480      	push	{r7}
 800103a:	b083      	sub	sp, #12
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	460b      	mov	r3, r1
 8001042:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001044:	78fb      	ldrb	r3, [r7, #3]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d006      	beq.n	8001058 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800104a:	4909      	ldr	r1, [pc, #36]	; (8001070 <RCC_APB2PeriphClockCmd+0x38>)
 800104c:	4b08      	ldr	r3, [pc, #32]	; (8001070 <RCC_APB2PeriphClockCmd+0x38>)
 800104e:	6a1a      	ldr	r2, [r3, #32]
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	4313      	orrs	r3, r2
 8001054:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001056:	e006      	b.n	8001066 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001058:	4905      	ldr	r1, [pc, #20]	; (8001070 <RCC_APB2PeriphClockCmd+0x38>)
 800105a:	4b05      	ldr	r3, [pc, #20]	; (8001070 <RCC_APB2PeriphClockCmd+0x38>)
 800105c:	6a1a      	ldr	r2, [r3, #32]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	43db      	mvns	r3, r3
 8001062:	4013      	ands	r3, r2
 8001064:	620b      	str	r3, [r1, #32]
  }
}
 8001066:	bf00      	nop
 8001068:	370c      	adds	r7, #12
 800106a:	46bd      	mov	sp, r7
 800106c:	bc80      	pop	{r7}
 800106e:	4770      	bx	lr
 8001070:	40023800 	.word	0x40023800

08001074 <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8001074:	b480      	push	{r7}
 8001076:	b087      	sub	sp, #28
 8001078:	af00      	add	r7, sp, #0
 800107a:	4603      	mov	r3, r0
 800107c:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 800107e:	2300      	movs	r3, #0
 8001080:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 8001082:	2300      	movs	r3, #0
 8001084:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 8001086:	2300      	movs	r3, #0
 8001088:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 800108a:	79fb      	ldrb	r3, [r7, #7]
 800108c:	095b      	lsrs	r3, r3, #5
 800108e:	b2db      	uxtb	r3, r3
 8001090:	60fb      	str	r3, [r7, #12]

  if (tmp == 1)               /* The flag to check is in CR register */
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	2b01      	cmp	r3, #1
 8001096:	d103      	bne.n	80010a0 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8001098:	4b0e      	ldr	r3, [pc, #56]	; (80010d4 <RCC_GetFlagStatus+0x60>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	617b      	str	r3, [r7, #20]
 800109e:	e002      	b.n	80010a6 <RCC_GetFlagStatus+0x32>
  }
  else          /* The flag to check is in CSR register (tmp == 2) */
  {
    statusreg = RCC->CSR;
 80010a0:	4b0c      	ldr	r3, [pc, #48]	; (80010d4 <RCC_GetFlagStatus+0x60>)
 80010a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010a4:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 80010a6:	79fb      	ldrb	r3, [r7, #7]
 80010a8:	f003 031f 	and.w	r3, r3, #31
 80010ac:	60fb      	str	r3, [r7, #12]

  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80010ae:	697a      	ldr	r2, [r7, #20]
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	fa22 f303 	lsr.w	r3, r2, r3
 80010b6:	f003 0301 	and.w	r3, r3, #1
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d002      	beq.n	80010c4 <RCC_GetFlagStatus+0x50>
  {
    bitstatus = SET;
 80010be:	2301      	movs	r3, #1
 80010c0:	74fb      	strb	r3, [r7, #19]
 80010c2:	e001      	b.n	80010c8 <RCC_GetFlagStatus+0x54>
  }
  else
  {
    bitstatus = RESET;
 80010c4:	2300      	movs	r3, #0
 80010c6:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 80010c8:	7cfb      	ldrb	r3, [r7, #19]
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	371c      	adds	r7, #28
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bc80      	pop	{r7}
 80010d2:	4770      	bx	lr
 80010d4:	40023800 	.word	0x40023800

080010d8 <adc_init>:
**  Abstract: main program
**
**===========================================================================
*/
void adc_init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b088      	sub	sp, #32
 80010dc:	af00      	add	r7, sp, #0
 GPIO_InitTypeDef GPIO_InitStructure;
 ADC_InitTypeDef ADC_InitStructure;
 /* Enable GPIO clock */
 RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);//Opravi a upravi
 80010de:	2101      	movs	r1, #1
 80010e0:	2001      	movs	r0, #1
 80010e2:	f7ff ff8b 	bl	8000ffc <RCC_AHBPeriphClockCmd>
 /* Configure ADCx Channel 2 as analog input */
 GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 ;
 80010e6:	2302      	movs	r3, #2
 80010e8:	61bb      	str	r3, [r7, #24]
 GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 80010ea:	2303      	movs	r3, #3
 80010ec:	773b      	strb	r3, [r7, #28]
 GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 80010ee:	2300      	movs	r3, #0
 80010f0:	77fb      	strb	r3, [r7, #31]
 GPIO_Init(GPIOA, &GPIO_InitStructure);
 80010f2:	f107 0318 	add.w	r3, r7, #24
 80010f6:	4619      	mov	r1, r3
 80010f8:	481e      	ldr	r0, [pc, #120]	; (8001174 <adc_init+0x9c>)
 80010fa:	f7ff febd 	bl	8000e78 <GPIO_Init>
/* Enable the HSI oscillator */
 RCC_HSICmd(ENABLE);
 80010fe:	2001      	movs	r0, #1
 8001100:	f7ff ff6c 	bl	8000fdc <RCC_HSICmd>
/* Check that HSI oscillator is ready */
 while(RCC_GetFlagStatus(RCC_FLAG_HSIRDY) == RESET);
 8001104:	bf00      	nop
 8001106:	2021      	movs	r0, #33	; 0x21
 8001108:	f7ff ffb4 	bl	8001074 <RCC_GetFlagStatus>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d0f9      	beq.n	8001106 <adc_init+0x2e>
 /* Enable ADC clock */
 RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8001112:	2101      	movs	r1, #1
 8001114:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001118:	f7ff ff8e 	bl	8001038 <RCC_APB2PeriphClockCmd>
 /* Initialize ADC structure */
 ADC_StructInit(&ADC_InitStructure);
 800111c:	463b      	mov	r3, r7
 800111e:	4618      	mov	r0, r3
 8001120:	f7ff fcd2 	bl	8000ac8 <ADC_StructInit>
 /* ADC1 configuration */
 ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 8001124:	2300      	movs	r3, #0
 8001126:	603b      	str	r3, [r7, #0]
 ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 8001128:	2300      	movs	r3, #0
 800112a:	717b      	strb	r3, [r7, #5]
 ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 800112c:	2300      	movs	r3, #0
 800112e:	60bb      	str	r3, [r7, #8]
 ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8001130:	2300      	movs	r3, #0
 8001132:	613b      	str	r3, [r7, #16]
 ADC_InitStructure.ADC_NbrOfConversion = 1;
 8001134:	2301      	movs	r3, #1
 8001136:	753b      	strb	r3, [r7, #20]
 ADC_Init(ADC1, &ADC_InitStructure);
 8001138:	463b      	mov	r3, r7
 800113a:	4619      	mov	r1, r3
 800113c:	480e      	ldr	r0, [pc, #56]	; (8001178 <adc_init+0xa0>)
 800113e:	f7ff fc6f 	bl	8000a20 <ADC_Init>
/* ADCx regular channel8 configuration */
 ADC_RegularChannelConfig(ADC1, ADC_Channel_1, 1, ADC_SampleTime_16Cycles);
 8001142:	2302      	movs	r3, #2
 8001144:	2201      	movs	r2, #1
 8001146:	2101      	movs	r1, #1
 8001148:	480b      	ldr	r0, [pc, #44]	; (8001178 <adc_init+0xa0>)
 800114a:	f7ff fcf9 	bl	8000b40 <ADC_RegularChannelConfig>
 /* Enable the ADC */
 ADC_Cmd(ADC1, ENABLE);
 800114e:	2101      	movs	r1, #1
 8001150:	4809      	ldr	r0, [pc, #36]	; (8001178 <adc_init+0xa0>)
 8001152:	f7ff fcd9 	bl	8000b08 <ADC_Cmd>
 /* Wait until the ADC1 is ready */
 while(ADC_GetFlagStatus(ADC1, ADC_FLAG_ADONS) == RESET)
 8001156:	bf00      	nop
 8001158:	2140      	movs	r1, #64	; 0x40
 800115a:	4807      	ldr	r0, [pc, #28]	; (8001178 <adc_init+0xa0>)
 800115c:	f7ff fe72 	bl	8000e44 <ADC_GetFlagStatus>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d0f8      	beq.n	8001158 <adc_init+0x80>
 {
 }
 /* Start ADC Software Conversion */
 ADC_SoftwareStartConv(ADC1);
 8001166:	4804      	ldr	r0, [pc, #16]	; (8001178 <adc_init+0xa0>)
 8001168:	f7ff fe50 	bl	8000e0c <ADC_SoftwareStartConv>
}
 800116c:	bf00      	nop
 800116e:	3720      	adds	r7, #32
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	40020000 	.word	0x40020000
 8001178:	40012400 	.word	0x40012400

0800117c <main>:



int main(void)
{
 800117c:	b5b0      	push	{r4, r5, r7, lr}
 800117e:	b086      	sub	sp, #24
 8001180:	af00      	add	r7, sp, #0
  int i = 0;
 8001182:	2300      	movs	r3, #0
 8001184:	617b      	str	r3, [r7, #20]
  adc_init();
 8001186:	f7ff ffa7 	bl	80010d8 <adc_init>

  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 800118a:	2101      	movs	r1, #1
 800118c:	2001      	movs	r0, #1
 800118e:	f7ff ff35 	bl	8000ffc <RCC_AHBPeriphClockCmd>
      //RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, ENABLE);
      GPIO_InitTypeDef gpioInitStruc;
      gpioInitStruc.GPIO_Mode = GPIO_Mode_OUT;
 8001192:	2301      	movs	r3, #1
 8001194:	713b      	strb	r3, [r7, #4]
      gpioInitStruc.GPIO_OType = GPIO_OType_PP;
 8001196:	2300      	movs	r3, #0
 8001198:	71bb      	strb	r3, [r7, #6]
      gpioInitStruc.GPIO_Pin = GPIO_Pin_5;
 800119a:	2320      	movs	r3, #32
 800119c:	603b      	str	r3, [r7, #0]
      gpioInitStruc.GPIO_Speed = GPIO_Speed_400KHz;
 800119e:	2300      	movs	r3, #0
 80011a0:	717b      	strb	r3, [r7, #5]

      GPIO_Init(GPIOA, &gpioInitStruc);
 80011a2:	463b      	mov	r3, r7
 80011a4:	4619      	mov	r1, r3
 80011a6:	482c      	ldr	r0, [pc, #176]	; (8001258 <main+0xdc>)
 80011a8:	f7ff fe66 	bl	8000e78 <GPIO_Init>

  /* Infinite loop */
  while (1)
  {
	//i++;
	ADC_SoftwareStartConv(ADC1);
 80011ac:	482b      	ldr	r0, [pc, #172]	; (800125c <main+0xe0>)
 80011ae:	f7ff fe2d 	bl	8000e0c <ADC_SoftwareStartConv>
	while(!ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC)){}
 80011b2:	bf00      	nop
 80011b4:	2102      	movs	r1, #2
 80011b6:	4829      	ldr	r0, [pc, #164]	; (800125c <main+0xe0>)
 80011b8:	f7ff fe44 	bl	8000e44 <ADC_GetFlagStatus>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d0f8      	beq.n	80011b4 <main+0x38>
	double AD_value=ADC_GetConversionValue(ADC1);
 80011c2:	4826      	ldr	r0, [pc, #152]	; (800125c <main+0xe0>)
 80011c4:	f7ff fe32 	bl	8000e2c <ADC_GetConversionValue>
 80011c8:	4603      	mov	r3, r0
 80011ca:	4618      	mov	r0, r3
 80011cc:	f7ff f918 	bl	8000400 <__aeabi_ui2d>
 80011d0:	4603      	mov	r3, r0
 80011d2:	460c      	mov	r4, r1
 80011d4:	e9c7 3402 	strd	r3, r4, [r7, #8]
	printf("%f",AD_value);
 80011d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80011dc:	4820      	ldr	r0, [pc, #128]	; (8001260 <main+0xe4>)
 80011de:	f000 fad7 	bl	8001790 <iprintf>

	for (i=0; i<AD_value * 20; i++){
 80011e2:	2300      	movs	r3, #0
 80011e4:	617b      	str	r3, [r7, #20]
 80011e6:	e020      	b.n	800122a <main+0xae>
	  	 if (i < (AD_value * 10)){
 80011e8:	6978      	ldr	r0, [r7, #20]
 80011ea:	f7ff f919 	bl	8000420 <__aeabi_i2d>
 80011ee:	4604      	mov	r4, r0
 80011f0:	460d      	mov	r5, r1
 80011f2:	f04f 0200 	mov.w	r2, #0
 80011f6:	4b1b      	ldr	r3, [pc, #108]	; (8001264 <main+0xe8>)
 80011f8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80011fc:	f7ff f976 	bl	80004ec <__aeabi_dmul>
 8001200:	4602      	mov	r2, r0
 8001202:	460b      	mov	r3, r1
 8001204:	4620      	mov	r0, r4
 8001206:	4629      	mov	r1, r5
 8001208:	f7ff fbe2 	bl	80009d0 <__aeabi_dcmplt>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d004      	beq.n	800121c <main+0xa0>
	  		GPIO_SetBits(GPIOA, GPIO_ODR_ODR_5);
 8001212:	2120      	movs	r1, #32
 8001214:	4810      	ldr	r0, [pc, #64]	; (8001258 <main+0xdc>)
 8001216:	f7ff fec5 	bl	8000fa4 <GPIO_SetBits>
 800121a:	e003      	b.n	8001224 <main+0xa8>
	  	 }
	  	 else{
	  		GPIO_ResetBits(GPIOA, GPIO_ODR_ODR_5);
 800121c:	2120      	movs	r1, #32
 800121e:	480e      	ldr	r0, [pc, #56]	; (8001258 <main+0xdc>)
 8001220:	f7ff fece 	bl	8000fc0 <GPIO_ResetBits>
	ADC_SoftwareStartConv(ADC1);
	while(!ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC)){}
	double AD_value=ADC_GetConversionValue(ADC1);
	printf("%f",AD_value);

	for (i=0; i<AD_value * 20; i++){
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	3301      	adds	r3, #1
 8001228:	617b      	str	r3, [r7, #20]
 800122a:	6978      	ldr	r0, [r7, #20]
 800122c:	f7ff f8f8 	bl	8000420 <__aeabi_i2d>
 8001230:	4604      	mov	r4, r0
 8001232:	460d      	mov	r5, r1
 8001234:	f04f 0200 	mov.w	r2, #0
 8001238:	4b0b      	ldr	r3, [pc, #44]	; (8001268 <main+0xec>)
 800123a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800123e:	f7ff f955 	bl	80004ec <__aeabi_dmul>
 8001242:	4602      	mov	r2, r0
 8001244:	460b      	mov	r3, r1
 8001246:	4620      	mov	r0, r4
 8001248:	4629      	mov	r1, r5
 800124a:	f7ff fbc1 	bl	80009d0 <__aeabi_dcmplt>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d1c9      	bne.n	80011e8 <main+0x6c>
	  	 }
	  	 else{
	  		GPIO_ResetBits(GPIOA, GPIO_ODR_ODR_5);
	     }
	}
  }
 8001254:	e7aa      	b.n	80011ac <main+0x30>
 8001256:	bf00      	nop
 8001258:	40020000 	.word	0x40020000
 800125c:	40012400 	.word	0x40012400
 8001260:	08001898 	.word	0x08001898
 8001264:	40240000 	.word	0x40240000
 8001268:	40340000 	.word	0x40340000

0800126c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800126c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80012a4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001270:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001272:	e003      	b.n	800127c <LoopCopyDataInit>

08001274 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001274:	4b0c      	ldr	r3, [pc, #48]	; (80012a8 <LoopFillZerobss+0x18>)
  ldr r3, [r3, r1]
 8001276:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001278:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800127a:	3104      	adds	r1, #4

0800127c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800127c:	480b      	ldr	r0, [pc, #44]	; (80012ac <LoopFillZerobss+0x1c>)
  ldr r3, =_edata
 800127e:	4b0c      	ldr	r3, [pc, #48]	; (80012b0 <LoopFillZerobss+0x20>)
  adds r2, r0, r1
 8001280:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001282:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001284:	d3f6      	bcc.n	8001274 <CopyDataInit>
  ldr r2, =_sbss
 8001286:	4a0b      	ldr	r2, [pc, #44]	; (80012b4 <LoopFillZerobss+0x24>)
  b LoopFillZerobss
 8001288:	e002      	b.n	8001290 <LoopFillZerobss>

0800128a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800128a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800128c:	f842 3b04 	str.w	r3, [r2], #4

08001290 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001290:	4b09      	ldr	r3, [pc, #36]	; (80012b8 <LoopFillZerobss+0x28>)
  cmp r2, r3
 8001292:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001294:	d3f9      	bcc.n	800128a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001296:	f000 f841 	bl	800131c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800129a:	f000 fac3 	bl	8001824 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800129e:	f7ff ff6d 	bl	800117c <main>
  bx lr
 80012a2:	4770      	bx	lr

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80012a4:	20014000 	.word	0x20014000
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 80012a8:	080018a4 	.word	0x080018a4
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 80012ac:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80012b0:	20000000 	.word	0x20000000
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 80012b4:	20000000 	.word	0x20000000
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 80012b8:	20000020 	.word	0x20000020

080012bc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012bc:	e7fe      	b.n	80012bc <ADC1_IRQHandler>
	...

080012c0 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
}
 80012c4:	bf00      	nop
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bc80      	pop	{r7}
 80012ca:	4770      	bx	lr

080012cc <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 80012d0:	e7fe      	b.n	80012d0 <HardFault_Handler+0x4>
 80012d2:	bf00      	nop

080012d4 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 80012d8:	e7fe      	b.n	80012d8 <MemManage_Handler+0x4>
 80012da:	bf00      	nop

080012dc <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 80012e0:	e7fe      	b.n	80012e0 <BusFault_Handler+0x4>
 80012e2:	bf00      	nop

080012e4 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 80012e8:	e7fe      	b.n	80012e8 <UsageFault_Handler+0x4>
 80012ea:	bf00      	nop

080012ec <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
}
 80012f0:	bf00      	nop
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bc80      	pop	{r7}
 80012f6:	4770      	bx	lr

080012f8 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
}
 80012fc:	bf00      	nop
 80012fe:	46bd      	mov	sp, r7
 8001300:	bc80      	pop	{r7}
 8001302:	4770      	bx	lr

08001304 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
}
 8001308:	bf00      	nop
 800130a:	46bd      	mov	sp, r7
 800130c:	bc80      	pop	{r7}
 800130e:	4770      	bx	lr

08001310 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
	/*  TimingDelay_Decrement(); */
#ifdef USE_STM32L_DISCOVERY
  TimingDelay_Decrement();
#endif
}
 8001314:	bf00      	nop
 8001316:	46bd      	mov	sp, r7
 8001318:	bc80      	pop	{r7}
 800131a:	4770      	bx	lr

0800131c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8001320:	4a15      	ldr	r2, [pc, #84]	; (8001378 <SystemInit+0x5c>)
 8001322:	4b15      	ldr	r3, [pc, #84]	; (8001378 <SystemInit+0x5c>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800132a:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 800132c:	4912      	ldr	r1, [pc, #72]	; (8001378 <SystemInit+0x5c>)
 800132e:	4b12      	ldr	r3, [pc, #72]	; (8001378 <SystemInit+0x5c>)
 8001330:	689a      	ldr	r2, [r3, #8]
 8001332:	4b12      	ldr	r3, [pc, #72]	; (800137c <SystemInit+0x60>)
 8001334:	4013      	ands	r3, r2
 8001336:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8001338:	4a0f      	ldr	r2, [pc, #60]	; (8001378 <SystemInit+0x5c>)
 800133a:	4b0f      	ldr	r3, [pc, #60]	; (8001378 <SystemInit+0x5c>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8001342:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 8001346:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001348:	4a0b      	ldr	r2, [pc, #44]	; (8001378 <SystemInit+0x5c>)
 800134a:	4b0b      	ldr	r3, [pc, #44]	; (8001378 <SystemInit+0x5c>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001352:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8001354:	4a08      	ldr	r2, [pc, #32]	; (8001378 <SystemInit+0x5c>)
 8001356:	4b08      	ldr	r3, [pc, #32]	; (8001378 <SystemInit+0x5c>)
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 800135e:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001360:	4b05      	ldr	r3, [pc, #20]	; (8001378 <SystemInit+0x5c>)
 8001362:	2200      	movs	r2, #0
 8001364:	60da      	str	r2, [r3, #12]
#ifdef DATA_IN_ExtSRAM
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
    
  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 8001366:	f000 f80d 	bl	8001384 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800136a:	4b05      	ldr	r3, [pc, #20]	; (8001380 <SystemInit+0x64>)
 800136c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001370:	609a      	str	r2, [r3, #8]
#endif
}
 8001372:	bf00      	nop
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	40023800 	.word	0x40023800
 800137c:	88ffc00c 	.word	0x88ffc00c
 8001380:	e000ed00 	.word	0xe000ed00

08001384 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800138a:	2300      	movs	r3, #0
 800138c:	607b      	str	r3, [r7, #4]
 800138e:	2300      	movs	r3, #0
 8001390:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001392:	4a41      	ldr	r2, [pc, #260]	; (8001498 <SetSysClock+0x114>)
 8001394:	4b40      	ldr	r3, [pc, #256]	; (8001498 <SetSysClock+0x114>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800139c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800139e:	4b3e      	ldr	r3, [pc, #248]	; (8001498 <SetSysClock+0x114>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013a6:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	3301      	adds	r3, #1
 80013ac:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d103      	bne.n	80013bc <SetSysClock+0x38>
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80013ba:	d1f0      	bne.n	800139e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80013bc:	4b36      	ldr	r3, [pc, #216]	; (8001498 <SetSysClock+0x114>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d002      	beq.n	80013ce <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80013c8:	2301      	movs	r3, #1
 80013ca:	603b      	str	r3, [r7, #0]
 80013cc:	e001      	b.n	80013d2 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80013ce:	2300      	movs	r3, #0
 80013d0:	603b      	str	r3, [r7, #0]
  }
  
  if (HSEStatus == (uint32_t)0x01)
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	2b01      	cmp	r3, #1
 80013d6:	d15a      	bne.n	800148e <SetSysClock+0x10a>
  {
    /* Enable 64-bit access */
    FLASH->ACR |= FLASH_ACR_ACC64;
 80013d8:	4a30      	ldr	r2, [pc, #192]	; (800149c <SetSysClock+0x118>)
 80013da:	4b30      	ldr	r3, [pc, #192]	; (800149c <SetSysClock+0x118>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f043 0304 	orr.w	r3, r3, #4
 80013e2:	6013      	str	r3, [r2, #0]
    
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 80013e4:	4a2d      	ldr	r2, [pc, #180]	; (800149c <SetSysClock+0x118>)
 80013e6:	4b2d      	ldr	r3, [pc, #180]	; (800149c <SetSysClock+0x118>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f043 0302 	orr.w	r3, r3, #2
 80013ee:	6013      	str	r3, [r2, #0]

    /* Flash 1 wait state */
    FLASH->ACR |= FLASH_ACR_LATENCY;
 80013f0:	4a2a      	ldr	r2, [pc, #168]	; (800149c <SetSysClock+0x118>)
 80013f2:	4b2a      	ldr	r3, [pc, #168]	; (800149c <SetSysClock+0x118>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f043 0301 	orr.w	r3, r3, #1
 80013fa:	6013      	str	r3, [r2, #0]
    
    /* Power enable */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80013fc:	4a26      	ldr	r2, [pc, #152]	; (8001498 <SetSysClock+0x114>)
 80013fe:	4b26      	ldr	r3, [pc, #152]	; (8001498 <SetSysClock+0x114>)
 8001400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001402:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001406:	6253      	str	r3, [r2, #36]	; 0x24
  
    /* Select the Voltage Range 1 (1.8 V) */
    PWR->CR = PWR_CR_VOS_0;
 8001408:	4b25      	ldr	r3, [pc, #148]	; (80014a0 <SetSysClock+0x11c>)
 800140a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800140e:	601a      	str	r2, [r3, #0]
  
    /* Wait Until the Voltage Regulator is ready */
    while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 8001410:	bf00      	nop
 8001412:	4b23      	ldr	r3, [pc, #140]	; (80014a0 <SetSysClock+0x11c>)
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f003 0310 	and.w	r3, r3, #16
 800141a:	2b00      	cmp	r3, #0
 800141c:	d1f9      	bne.n	8001412 <SetSysClock+0x8e>
    {
    }
        
    /* HCLK = SYSCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 800141e:	4a1e      	ldr	r2, [pc, #120]	; (8001498 <SetSysClock+0x114>)
 8001420:	4b1d      	ldr	r3, [pc, #116]	; (8001498 <SetSysClock+0x114>)
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	6093      	str	r3, [r2, #8]
  
    /* PCLK2 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8001426:	4a1c      	ldr	r2, [pc, #112]	; (8001498 <SetSysClock+0x114>)
 8001428:	4b1b      	ldr	r3, [pc, #108]	; (8001498 <SetSysClock+0x114>)
 800142a:	689b      	ldr	r3, [r3, #8]
 800142c:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 800142e:	4a1a      	ldr	r2, [pc, #104]	; (8001498 <SetSysClock+0x114>)
 8001430:	4b19      	ldr	r3, [pc, #100]	; (8001498 <SetSysClock+0x114>)
 8001432:	689b      	ldr	r3, [r3, #8]
 8001434:	6093      	str	r3, [r2, #8]
    
    /*  PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL |
 8001436:	4a18      	ldr	r2, [pc, #96]	; (8001498 <SetSysClock+0x114>)
 8001438:	4b17      	ldr	r3, [pc, #92]	; (8001498 <SetSysClock+0x114>)
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8001440:	6093      	str	r3, [r2, #8]
                                        RCC_CFGR_PLLDIV));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMUL12 | RCC_CFGR_PLLDIV3);
 8001442:	4a15      	ldr	r2, [pc, #84]	; (8001498 <SetSysClock+0x114>)
 8001444:	4b14      	ldr	r3, [pc, #80]	; (8001498 <SetSysClock+0x114>)
 8001446:	689b      	ldr	r3, [r3, #8]
 8001448:	f443 0311 	orr.w	r3, r3, #9502720	; 0x910000
 800144c:	6093      	str	r3, [r2, #8]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 800144e:	4a12      	ldr	r2, [pc, #72]	; (8001498 <SetSysClock+0x114>)
 8001450:	4b11      	ldr	r3, [pc, #68]	; (8001498 <SetSysClock+0x114>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001458:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800145a:	bf00      	nop
 800145c:	4b0e      	ldr	r3, [pc, #56]	; (8001498 <SetSysClock+0x114>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001464:	2b00      	cmp	r3, #0
 8001466:	d0f9      	beq.n	800145c <SetSysClock+0xd8>
    {
    }
        
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001468:	4a0b      	ldr	r2, [pc, #44]	; (8001498 <SetSysClock+0x114>)
 800146a:	4b0b      	ldr	r3, [pc, #44]	; (8001498 <SetSysClock+0x114>)
 800146c:	689b      	ldr	r3, [r3, #8]
 800146e:	f023 0303 	bic.w	r3, r3, #3
 8001472:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8001474:	4a08      	ldr	r2, [pc, #32]	; (8001498 <SetSysClock+0x114>)
 8001476:	4b08      	ldr	r3, [pc, #32]	; (8001498 <SetSysClock+0x114>)
 8001478:	689b      	ldr	r3, [r3, #8]
 800147a:	f043 0303 	orr.w	r3, r3, #3
 800147e:	6093      	str	r3, [r2, #8]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8001480:	bf00      	nop
 8001482:	4b05      	ldr	r3, [pc, #20]	; (8001498 <SetSysClock+0x114>)
 8001484:	689b      	ldr	r3, [r3, #8]
 8001486:	f003 030c 	and.w	r3, r3, #12
 800148a:	2b0c      	cmp	r3, #12
 800148c:	d1f9      	bne.n	8001482 <SetSysClock+0xfe>
  else
  {
    /* If HSE fails to start-up, the application will have wrong clock
       configuration. User can add here some code to deal with this error */
  }
}
 800148e:	bf00      	nop
 8001490:	370c      	adds	r7, #12
 8001492:	46bd      	mov	sp, r7
 8001494:	bc80      	pop	{r7}
 8001496:	4770      	bx	lr
 8001498:	40023800 	.word	0x40023800
 800149c:	40023c00 	.word	0x40023c00
 80014a0:	40007000 	.word	0x40007000

080014a4 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b087      	sub	sp, #28
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	60f8      	str	r0, [r7, #12]
 80014ac:	60b9      	str	r1, [r7, #8]
 80014ae:	607a      	str	r2, [r7, #4]
	int div = 1;
 80014b0:	2301      	movs	r3, #1
 80014b2:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 80014b4:	e004      	b.n	80014c0 <ts_itoa+0x1c>
		div *= base;
 80014b6:	697b      	ldr	r3, [r7, #20]
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	fb02 f303 	mul.w	r3, r2, r3
 80014be:	617b      	str	r3, [r7, #20]
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
	int div = 1;
	while (d/div >= base)
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	68ba      	ldr	r2, [r7, #8]
 80014c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	429a      	cmp	r2, r3
 80014cc:	d2f3      	bcs.n	80014b6 <ts_itoa+0x12>
		div *= base;

	while (div != 0)
 80014ce:	e029      	b.n	8001524 <ts_itoa+0x80>
	{
		int num = d/div;
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	68ba      	ldr	r2, [r7, #8]
 80014d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80014d8:	613b      	str	r3, [r7, #16]
		d = d%div;
 80014da:	697a      	ldr	r2, [r7, #20]
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	fbb3 f1f2 	udiv	r1, r3, r2
 80014e2:	fb02 f201 	mul.w	r2, r2, r1
 80014e6:	1a9b      	subs	r3, r3, r2
 80014e8:	60bb      	str	r3, [r7, #8]
		div /= base;
 80014ea:	697a      	ldr	r2, [r7, #20]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	fb92 f3f3 	sdiv	r3, r2, r3
 80014f2:	617b      	str	r3, [r7, #20]
		if (num > 9)
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	2b09      	cmp	r3, #9
 80014f8:	dd0a      	ble.n	8001510 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	1c59      	adds	r1, r3, #1
 8001500:	68fa      	ldr	r2, [r7, #12]
 8001502:	6011      	str	r1, [r2, #0]
 8001504:	693a      	ldr	r2, [r7, #16]
 8001506:	b2d2      	uxtb	r2, r2
 8001508:	3237      	adds	r2, #55	; 0x37
 800150a:	b2d2      	uxtb	r2, r2
 800150c:	701a      	strb	r2, [r3, #0]
 800150e:	e009      	b.n	8001524 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	1c59      	adds	r1, r3, #1
 8001516:	68fa      	ldr	r2, [r7, #12]
 8001518:	6011      	str	r1, [r2, #0]
 800151a:	693a      	ldr	r2, [r7, #16]
 800151c:	b2d2      	uxtb	r2, r2
 800151e:	3230      	adds	r2, #48	; 0x30
 8001520:	b2d2      	uxtb	r2, r2
 8001522:	701a      	strb	r2, [r3, #0]
{
	int div = 1;
	while (d/div >= base)
		div *= base;

	while (div != 0)
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d1d2      	bne.n	80014d0 <ts_itoa+0x2c>
		if (num > 9)
			*((*buf)++) = (num-10) + 'A';
		else
			*((*buf)++) = num + '0';
	}
}
 800152a:	bf00      	nop
 800152c:	371c      	adds	r7, #28
 800152e:	46bd      	mov	sp, r7
 8001530:	bc80      	pop	{r7}
 8001532:	4770      	bx	lr

08001534 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b088      	sub	sp, #32
 8001538:	af00      	add	r7, sp, #0
 800153a:	60f8      	str	r0, [r7, #12]
 800153c:	60b9      	str	r1, [r7, #8]
 800153e:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8001544:	e07d      	b.n	8001642 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	2b25      	cmp	r3, #37	; 0x25
 800154c:	d171      	bne.n	8001632 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 800154e:	68bb      	ldr	r3, [r7, #8]
 8001550:	3301      	adds	r3, #1
 8001552:	60bb      	str	r3, [r7, #8]
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	2b64      	cmp	r3, #100	; 0x64
 800155a:	d01e      	beq.n	800159a <ts_formatstring+0x66>
 800155c:	2b64      	cmp	r3, #100	; 0x64
 800155e:	dc06      	bgt.n	800156e <ts_formatstring+0x3a>
 8001560:	2b58      	cmp	r3, #88	; 0x58
 8001562:	d050      	beq.n	8001606 <ts_formatstring+0xd2>
 8001564:	2b63      	cmp	r3, #99	; 0x63
 8001566:	d00e      	beq.n	8001586 <ts_formatstring+0x52>
 8001568:	2b25      	cmp	r3, #37	; 0x25
 800156a:	d058      	beq.n	800161e <ts_formatstring+0xea>
 800156c:	e05d      	b.n	800162a <ts_formatstring+0xf6>
 800156e:	2b73      	cmp	r3, #115	; 0x73
 8001570:	d02b      	beq.n	80015ca <ts_formatstring+0x96>
 8001572:	2b73      	cmp	r3, #115	; 0x73
 8001574:	dc02      	bgt.n	800157c <ts_formatstring+0x48>
 8001576:	2b69      	cmp	r3, #105	; 0x69
 8001578:	d00f      	beq.n	800159a <ts_formatstring+0x66>
 800157a:	e056      	b.n	800162a <ts_formatstring+0xf6>
 800157c:	2b75      	cmp	r3, #117	; 0x75
 800157e:	d037      	beq.n	80015f0 <ts_formatstring+0xbc>
 8001580:	2b78      	cmp	r3, #120	; 0x78
 8001582:	d040      	beq.n	8001606 <ts_formatstring+0xd2>
 8001584:	e051      	b.n	800162a <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	1c5a      	adds	r2, r3, #1
 800158a:	60fa      	str	r2, [r7, #12]
 800158c:	687a      	ldr	r2, [r7, #4]
 800158e:	1d11      	adds	r1, r2, #4
 8001590:	6079      	str	r1, [r7, #4]
 8001592:	6812      	ldr	r2, [r2, #0]
 8001594:	b2d2      	uxtb	r2, r2
 8001596:	701a      	strb	r2, [r3, #0]
				break;
 8001598:	e047      	b.n	800162a <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	1d1a      	adds	r2, r3, #4
 800159e:	607a      	str	r2, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 80015a4:	69fb      	ldr	r3, [r7, #28]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	da07      	bge.n	80015ba <ts_formatstring+0x86>
					{
						val *= -1;
 80015aa:	69fb      	ldr	r3, [r7, #28]
 80015ac:	425b      	negs	r3, r3
 80015ae:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	1c5a      	adds	r2, r3, #1
 80015b4:	60fa      	str	r2, [r7, #12]
 80015b6:	222d      	movs	r2, #45	; 0x2d
 80015b8:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 80015ba:	69f9      	ldr	r1, [r7, #28]
 80015bc:	f107 030c 	add.w	r3, r7, #12
 80015c0:	220a      	movs	r2, #10
 80015c2:	4618      	mov	r0, r3
 80015c4:	f7ff ff6e 	bl	80014a4 <ts_itoa>
				}
				break;
 80015c8:	e02f      	b.n	800162a <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	1d1a      	adds	r2, r3, #4
 80015ce:	607a      	str	r2, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	61bb      	str	r3, [r7, #24]
					while (*arg)
 80015d4:	e007      	b.n	80015e6 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	1c5a      	adds	r2, r3, #1
 80015da:	60fa      	str	r2, [r7, #12]
 80015dc:	69ba      	ldr	r2, [r7, #24]
 80015de:	1c51      	adds	r1, r2, #1
 80015e0:	61b9      	str	r1, [r7, #24]
 80015e2:	7812      	ldrb	r2, [r2, #0]
 80015e4:	701a      	strb	r2, [r3, #0]
				}
				break;
			  case 's':
				{
					char * arg = va_arg(va, char *);
					while (*arg)
 80015e6:	69bb      	ldr	r3, [r7, #24]
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d1f3      	bne.n	80015d6 <ts_formatstring+0xa2>
					{
						*buf++ = *arg++;
					}
				}
				break;
 80015ee:	e01c      	b.n	800162a <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	1d1a      	adds	r2, r3, #4
 80015f4:	607a      	str	r2, [r7, #4]
 80015f6:	6819      	ldr	r1, [r3, #0]
 80015f8:	f107 030c 	add.w	r3, r7, #12
 80015fc:	220a      	movs	r2, #10
 80015fe:	4618      	mov	r0, r3
 8001600:	f7ff ff50 	bl	80014a4 <ts_itoa>
				break;
 8001604:	e011      	b.n	800162a <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	1d1a      	adds	r2, r3, #4
 800160a:	607a      	str	r2, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4619      	mov	r1, r3
 8001610:	f107 030c 	add.w	r3, r7, #12
 8001614:	2210      	movs	r2, #16
 8001616:	4618      	mov	r0, r3
 8001618:	f7ff ff44 	bl	80014a4 <ts_itoa>
				break;
 800161c:	e005      	b.n	800162a <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	1c5a      	adds	r2, r3, #1
 8001622:	60fa      	str	r2, [r7, #12]
 8001624:	2225      	movs	r2, #37	; 0x25
 8001626:	701a      	strb	r2, [r3, #0]
				  break;
 8001628:	bf00      	nop
			}
			fmt++;
 800162a:	68bb      	ldr	r3, [r7, #8]
 800162c:	3301      	adds	r3, #1
 800162e:	60bb      	str	r3, [r7, #8]
 8001630:	e007      	b.n	8001642 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	1c5a      	adds	r2, r3, #1
 8001636:	60fa      	str	r2, [r7, #12]
 8001638:	68ba      	ldr	r2, [r7, #8]
 800163a:	1c51      	adds	r1, r2, #1
 800163c:	60b9      	str	r1, [r7, #8]
 800163e:	7812      	ldrb	r2, [r2, #0]
 8001640:	701a      	strb	r2, [r3, #0]
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
	char *start_buf = buf;
	while(*fmt)
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	2b00      	cmp	r3, #0
 8001648:	f47f af7d 	bne.w	8001546 <ts_formatstring+0x12>
		else
		{
			*buf++ = *fmt++;
		}
	}
	*buf = 0;
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	2200      	movs	r2, #0
 8001650:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	461a      	mov	r2, r3
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	1ad3      	subs	r3, r2, r3
}
 800165a:	4618      	mov	r0, r3
 800165c:	3720      	adds	r7, #32
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop

08001664 <ts_formatlength>:
**            format string and va_list va
**  Returns:  Maximum length
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
 8001664:	b480      	push	{r7}
 8001666:	b085      	sub	sp, #20
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
 800166c:	6039      	str	r1, [r7, #0]
	int length = 0;
 800166e:	2300      	movs	r3, #0
 8001670:	60fb      	str	r3, [r7, #12]
	while (*fmt)
 8001672:	e081      	b.n	8001778 <ts_formatlength+0x114>
	{
		if (*fmt == '%')
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	2b25      	cmp	r3, #37	; 0x25
 800167a:	d177      	bne.n	800176c <ts_formatlength+0x108>
		{
			++fmt;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	3301      	adds	r3, #1
 8001680:	607b      	str	r3, [r7, #4]
			switch (*fmt)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	3b58      	subs	r3, #88	; 0x58
 8001688:	2b20      	cmp	r3, #32
 800168a:	d86a      	bhi.n	8001762 <ts_formatlength+0xfe>
 800168c:	a201      	add	r2, pc, #4	; (adr r2, 8001694 <ts_formatlength+0x30>)
 800168e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001692:	bf00      	nop
 8001694:	08001755 	.word	0x08001755
 8001698:	08001763 	.word	0x08001763
 800169c:	08001763 	.word	0x08001763
 80016a0:	08001763 	.word	0x08001763
 80016a4:	08001763 	.word	0x08001763
 80016a8:	08001763 	.word	0x08001763
 80016ac:	08001763 	.word	0x08001763
 80016b0:	08001763 	.word	0x08001763
 80016b4:	08001763 	.word	0x08001763
 80016b8:	08001763 	.word	0x08001763
 80016bc:	08001763 	.word	0x08001763
 80016c0:	08001719 	.word	0x08001719
 80016c4:	08001727 	.word	0x08001727
 80016c8:	08001763 	.word	0x08001763
 80016cc:	08001763 	.word	0x08001763
 80016d0:	08001763 	.word	0x08001763
 80016d4:	08001763 	.word	0x08001763
 80016d8:	08001727 	.word	0x08001727
 80016dc:	08001763 	.word	0x08001763
 80016e0:	08001763 	.word	0x08001763
 80016e4:	08001763 	.word	0x08001763
 80016e8:	08001763 	.word	0x08001763
 80016ec:	08001763 	.word	0x08001763
 80016f0:	08001763 	.word	0x08001763
 80016f4:	08001763 	.word	0x08001763
 80016f8:	08001763 	.word	0x08001763
 80016fc:	08001763 	.word	0x08001763
 8001700:	08001735 	.word	0x08001735
 8001704:	08001763 	.word	0x08001763
 8001708:	08001727 	.word	0x08001727
 800170c:	08001763 	.word	0x08001763
 8001710:	08001763 	.word	0x08001763
 8001714:	08001755 	.word	0x08001755
			{
			  case 'c':
		  		  va_arg(va, int);
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	3304      	adds	r3, #4
 800171c:	603b      	str	r3, [r7, #0]
				  ++length;
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	3301      	adds	r3, #1
 8001722:	60fb      	str	r3, [r7, #12]
				  break;
 8001724:	e025      	b.n	8001772 <ts_formatlength+0x10e>
			  case 'd':
			  case 'i':
			  case 'u':
				  /* 32 bits integer is max 11 characters with minus sign */
				  length += 11;
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	330b      	adds	r3, #11
 800172a:	60fb      	str	r3, [r7, #12]
				  va_arg(va, int);
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	3304      	adds	r3, #4
 8001730:	603b      	str	r3, [r7, #0]
				  break;
 8001732:	e01e      	b.n	8001772 <ts_formatlength+0x10e>
			  case 's':
			  	  {
			  		  char * str = va_arg(va, char *);
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	1d1a      	adds	r2, r3, #4
 8001738:	603a      	str	r2, [r7, #0]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	60bb      	str	r3, [r7, #8]
			  		  while (*str++)
 800173e:	e002      	b.n	8001746 <ts_formatlength+0xe2>
			  			  ++length;
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	3301      	adds	r3, #1
 8001744:	60fb      	str	r3, [r7, #12]
				  va_arg(va, int);
				  break;
			  case 's':
			  	  {
			  		  char * str = va_arg(va, char *);
			  		  while (*str++)
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	1c5a      	adds	r2, r3, #1
 800174a:	60ba      	str	r2, [r7, #8]
 800174c:	781b      	ldrb	r3, [r3, #0]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d1f6      	bne.n	8001740 <ts_formatlength+0xdc>
			  			  ++length;
			  	  }
				  break;
 8001752:	e00e      	b.n	8001772 <ts_formatlength+0x10e>
			  case 'x':
			  case 'X':
				  /* 32 bits integer as hex is max 8 characters */
				  length += 8;
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	3308      	adds	r3, #8
 8001758:	60fb      	str	r3, [r7, #12]
				  va_arg(va, unsigned int);
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	3304      	adds	r3, #4
 800175e:	603b      	str	r3, [r7, #0]
				  break;
 8001760:	e007      	b.n	8001772 <ts_formatlength+0x10e>
			  default:
				  ++length;
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	3301      	adds	r3, #1
 8001766:	60fb      	str	r3, [r7, #12]
				  break;
 8001768:	bf00      	nop
 800176a:	e002      	b.n	8001772 <ts_formatlength+0x10e>
			}
		}
		else
		{
			++length;
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	3301      	adds	r3, #1
 8001770:	60fb      	str	r3, [r7, #12]
		}
		++fmt;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	3301      	adds	r3, #1
 8001776:	607b      	str	r3, [r7, #4]
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
	int length = 0;
	while (*fmt)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	2b00      	cmp	r3, #0
 800177e:	f47f af79 	bne.w	8001674 <ts_formatlength+0x10>
		{
			++length;
		}
		++fmt;
	}
	return length;
 8001782:	68fb      	ldr	r3, [r7, #12]
}
 8001784:	4618      	mov	r0, r3
 8001786:	3714      	adds	r7, #20
 8001788:	46bd      	mov	sp, r7
 800178a:	bc80      	pop	{r7}
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop

08001790 <iprintf>:
**  Returns:  Number of bytes written
**
**===========================================================================
*/
int iprintf(const char *fmt, ...)
{
 8001790:	b40f      	push	{r0, r1, r2, r3}
 8001792:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001796:	b085      	sub	sp, #20
 8001798:	af00      	add	r7, sp, #0
	int length = 0;
 800179a:	2300      	movs	r3, #0
 800179c:	60fb      	str	r3, [r7, #12]
	va_list va;
	va_start(va, fmt);
 800179e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80017a2:	603b      	str	r3, [r7, #0]
	length = ts_formatlength(fmt, va);
 80017a4:	6839      	ldr	r1, [r7, #0]
 80017a6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80017a8:	f7ff ff5c 	bl	8001664 <ts_formatlength>
 80017ac:	60f8      	str	r0, [r7, #12]
	va_end(va);
	{
 80017ae:	466b      	mov	r3, sp
 80017b0:	461e      	mov	r6, r3
		char buf[length];
 80017b2:	68f9      	ldr	r1, [r7, #12]
 80017b4:	1e4b      	subs	r3, r1, #1
 80017b6:	60bb      	str	r3, [r7, #8]
 80017b8:	460b      	mov	r3, r1
 80017ba:	461a      	mov	r2, r3
 80017bc:	f04f 0300 	mov.w	r3, #0
 80017c0:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 80017c4:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 80017c8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 80017cc:	460b      	mov	r3, r1
 80017ce:	461a      	mov	r2, r3
 80017d0:	f04f 0300 	mov.w	r3, #0
 80017d4:	00dd      	lsls	r5, r3, #3
 80017d6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80017da:	00d4      	lsls	r4, r2, #3
 80017dc:	460b      	mov	r3, r1
 80017de:	3307      	adds	r3, #7
 80017e0:	08db      	lsrs	r3, r3, #3
 80017e2:	00db      	lsls	r3, r3, #3
 80017e4:	ebad 0d03 	sub.w	sp, sp, r3
 80017e8:	466b      	mov	r3, sp
 80017ea:	3300      	adds	r3, #0
 80017ec:	607b      	str	r3, [r7, #4]
		va_start(va, fmt);
 80017ee:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80017f2:	603b      	str	r3, [r7, #0]
		length = ts_formatstring(buf, fmt, va);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	683a      	ldr	r2, [r7, #0]
 80017f8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7ff fe9a 	bl	8001534 <ts_formatstring>
 8001800:	60f8      	str	r0, [r7, #12]
		length = _write(1, buf, length);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	68fa      	ldr	r2, [r7, #12]
 8001806:	4619      	mov	r1, r3
 8001808:	2001      	movs	r0, #1
 800180a:	f000 f831 	bl	8001870 <_write>
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	46b5      	mov	sp, r6
		va_end(va);
	}
	return length;
 8001812:	68fb      	ldr	r3, [r7, #12]
}
 8001814:	4618      	mov	r0, r3
 8001816:	3714      	adds	r7, #20
 8001818:	46bd      	mov	sp, r7
 800181a:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800181e:	b004      	add	sp, #16
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop

08001824 <__libc_init_array>:
 8001824:	4b0e      	ldr	r3, [pc, #56]	; (8001860 <__libc_init_array+0x3c>)
 8001826:	b570      	push	{r4, r5, r6, lr}
 8001828:	461e      	mov	r6, r3
 800182a:	4c0e      	ldr	r4, [pc, #56]	; (8001864 <__libc_init_array+0x40>)
 800182c:	2500      	movs	r5, #0
 800182e:	1ae4      	subs	r4, r4, r3
 8001830:	10a4      	asrs	r4, r4, #2
 8001832:	42a5      	cmp	r5, r4
 8001834:	d004      	beq.n	8001840 <__libc_init_array+0x1c>
 8001836:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800183a:	4798      	blx	r3
 800183c:	3501      	adds	r5, #1
 800183e:	e7f8      	b.n	8001832 <__libc_init_array+0xe>
 8001840:	f000 f81e 	bl	8001880 <_init>
 8001844:	4b08      	ldr	r3, [pc, #32]	; (8001868 <__libc_init_array+0x44>)
 8001846:	4c09      	ldr	r4, [pc, #36]	; (800186c <__libc_init_array+0x48>)
 8001848:	461e      	mov	r6, r3
 800184a:	1ae4      	subs	r4, r4, r3
 800184c:	10a4      	asrs	r4, r4, #2
 800184e:	2500      	movs	r5, #0
 8001850:	42a5      	cmp	r5, r4
 8001852:	d004      	beq.n	800185e <__libc_init_array+0x3a>
 8001854:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001858:	4798      	blx	r3
 800185a:	3501      	adds	r5, #1
 800185c:	e7f8      	b.n	8001850 <__libc_init_array+0x2c>
 800185e:	bd70      	pop	{r4, r5, r6, pc}
 8001860:	0800189c 	.word	0x0800189c
 8001864:	0800189c 	.word	0x0800189c
 8001868:	0800189c 	.word	0x0800189c
 800186c:	080018a0 	.word	0x080018a0

08001870 <_write>:
 8001870:	4b02      	ldr	r3, [pc, #8]	; (800187c <_write+0xc>)
 8001872:	2258      	movs	r2, #88	; 0x58
 8001874:	601a      	str	r2, [r3, #0]
 8001876:	f04f 30ff 	mov.w	r0, #4294967295
 800187a:	4770      	bx	lr
 800187c:	2000001c 	.word	0x2000001c

08001880 <_init>:
 8001880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001882:	bf00      	nop
 8001884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001886:	bc08      	pop	{r3}
 8001888:	469e      	mov	lr, r3
 800188a:	4770      	bx	lr

0800188c <_fini>:
 800188c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800188e:	bf00      	nop
 8001890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001892:	bc08      	pop	{r3}
 8001894:	469e      	mov	lr, r3
 8001896:	4770      	bx	lr
