Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 9e3cca297dd44db4a1e92527782fd1f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_256_pipeline_tb_behav xil_defaultlib.aes_256_pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.sbox_pkg
Compiling package xil_defaultlib.rcon_pkg
Compiling module xil_defaultlib.calculate_round_keys
Compiling module xil_defaultlib.aes_256_pipeline
Compiling module xil_defaultlib.aes_256_pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_256_pipeline_tb_behav
