// Seed: 287288055
module module_0 (
    input uwire id_0,
    input tri id_1,
    input wor id_2,
    output tri0 id_3,
    output wand id_4,
    input tri0 id_5,
    input wand id_6,
    input wire id_7,
    input supply1 id_8,
    output tri id_9,
    output supply1 id_10,
    input supply0 id_11,
    output wor id_12,
    output wire id_13,
    output supply0 id_14,
    input wor id_15,
    input tri0 id_16,
    input tri1 id_17
);
  wire id_19;
  wor  id_20, id_21 = id_5.id_6;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    input wand id_2,
    input tri1 id_3,
    input supply1 id_4
);
  wire id_6;
  always if (1) id_0 = 1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_0,
      id_0,
      id_3,
      id_4,
      id_4,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_4 = 0;
  wire id_7, id_8, id_9, id_10;
  wire id_11, id_12;
endmodule
