<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="ContainerTopic" />
<meta name="DC.Title" content="Signal Spy Concepts" />
<meta name="abstract" content="Signal Spy procedures for VHDL are provided in the VHDL Utilities Package (util) within the modelsim_lib library." />
<meta name="description" content="Signal Spy procedures for VHDL are provided in the VHDL Utilities Package (util) within the modelsim_lib library." />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="idd2b3d488-4817-47f1-ab62-86577ac65fcf" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Signal Spy Concepts</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Signal Spy Concepts" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="idd2b3d488-4817-47f1-ab62-86577ac65fcf">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Signal
Spy Concepts</h1>
<div class="body MGCBody"><div class="abstract ContainerAbstract"><span class="shortdesc">Signal
Spy procedures for VHDL are provided in the VHDL Utilities Package
(util) within the <span class="ph filepath">modelsim_lib</span> library. </span>
</div>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">QIS is the preferred
method to use when optimizing designs with vopt for debug/visibility
purposes. Refer to “<a class="xref fm:HeadingAndPage" href="Concept_QuestaDumpingAndVisibility_id71148e4b.html#id71148e4b-8e58-4bc9-b2f3-20f1bab7ec23__Concept_QuestaDumpingAndVisibility_id71148e4b.xml#id71148e4b-8e58-4bc9-b2f3-20f1bab7ec23" title="QIS in the tool enables full vopt simulations while providing debug or visibility capabilities.">Questa Dumping and Visibility</a>” for complete details. </p>
</div>
<p class="p">To access these procedures, you would
add lines like the following to your VHDL code: </p>
<pre class="pre codeblock leveled"><code>library modelsim_lib;
use modelsim_lib.util.all;
</code></pre><p class="p">The Verilog tasks and SystemC functions
are available as built-in <a class="xref fm:HeadingOnly" href="Contain_SystemverilogSystemTasksFunctions_id7283c7df.html#id7283c7df-da0c-4dd5-adcb-16c3b6856953__Contain_SystemverilogSystemTasksFunctions_id7283c7df.xml#id7283c7df-da0c-4dd5-adcb-16c3b6856953" title="SystemVerilog system tasks and functions are built into the simulator, although some designs depend on user-defined system tasks implemented with the various programming and procedural interfaces.">SystemVerilog System Tasks and Functions</a>.</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="idd2b3d488-4817-47f1-ab62-86577ac65fcf__id7f4a3b56-f7ad-452c-92bb-a87379dfeb0f" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 1. </span>Signal Spy Reference Comparison</span></caption><colgroup><col style="width:1.582in" /><col style="width:1.560in" /><col style="width:1.679in" /><col style="width:1.679in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76165e184"><p class="p">Refer to:</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76165e187"><p class="p">VHDL procedures</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76165e190"><p class="p">Verilog system tasks</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76165e193"><p class="p">SystemC function</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76165e184 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_DisableSignalSpy_idb06ff818.html#idb06ff818-a39c-478f-b13d-e8df8bc03f46__Command_DisableSignalSpy_idb06ff818.xml#idb06ff818-a39c-478f-b13d-e8df8bc03f46" title="The disable_signal_spy call disables the associated init_signal_spy. The association between the disable_signal_spy call and the init_signal_spy call is based on specifying the same src_object and dest_object arguments to both. The disable_signal_spy call can only affect init_signal_spy calls that had their control_state argument set to “0” or “1”.">disable_signal_spy</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76165e187 "><p class="p">disable_signal_spy()</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76165e190 "><p class="p">$disable_signal_spy()</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76165e193 "><p class="p">disable_signal_spy()</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76165e184 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_EnableSignalSpy_id68bcce09.html#id68bcce09-89d9-4cdc-85be-6ca8f9fadbeb__Command_EnableSignalSpy_id68bcce09.xml#id68bcce09-89d9-4cdc-85be-6ca8f9fadbeb" title="The enable_signal_spy() call enables the associated init_signal_spy call. The association between the enable_signal_spy call and the init_signal_spy call is based on specifying the same src_object and dest_object arguments to both. The enable_signal_spy call can only affect init_signal_spy calls that had their control_state argument set to “0” or “1”.">enable_signal_spy</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76165e187 "><p class="p">enable_signal_spy()</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76165e190 "><p class="p">$enable_signal_spy()</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76165e193 "><p class="p">enable_signal_spy()</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76165e184 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_InitSignalDriver_idc16cf7db.html#idc16cf7db-712f-4907-8763-c5411d635f8e__Command_InitSignalDriver_idc16cf7db.xml#idc16cf7db-712f-4907-8763-c5411d635f8e" title="The init_signal_driver() call drives the value of a VHDL signal, Verilog net, or SystemC (called the src_object) onto an existing VHDL signal or Verilog net (called the dest_object). This allows you to drive signals or nets at any level of the design hierarchy from within a VHDL architecture or Verilog or SystemC module (for example, a test bench).">init_signal_driver</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76165e187 "><p class="p">init_signal_driver()</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76165e190 "><p class="p">$init_signal_driver()</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76165e193 "><p class="p">init_signal_driver()</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76165e184 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_InitSignalSpy_id3a4f8e72.html#id3a4f8e72-7ed5-48dd-bc95-2fad3e50ada0__Command_InitSignalSpy_id3a4f8e72.xml#id3a4f8e72-7ed5-48dd-bc95-2fad3e50ada0" title="The init_signal_spy() call mirrors the value of a VHDL signal, SystemVerilog or Verilog register/net, or SystemC signal (called the src_object) onto an existing VHDL signal, Verilog register, or SystemC signal (called the dest_object). This allows you to reference signals, registers, or nets at any level of hierarchy from within a VHDL architecture or Verilog or SystemC module (for example, a test bench).">init_signal_spy</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76165e187 "><p class="p">init_signal_spy()</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76165e190 "><p class="p">$init_signal_spy()</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76165e193 "><p class="p">init_signal_spy()</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76165e184 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_SignalForce_id9aef5b06.html#id9aef5b06-89a9-42b7-9965-86d4c81b2074__Command_SignalForce_id9aef5b06.xml#id9aef5b06-89a9-42b7-9965-86d4c81b2074" title="The signal_force() call forces the value specified onto an existing VHDL signal, Verilog register/register bit/net, or SystemC signal (called the dest_object). This allows you to force signals, registers, bits of registers, or nets at any level of the design hierarchy from within a VHDL architecture or Verilog or SystemC module (for example, a test bench).">signal_force</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76165e187 "><p class="p">signal_force()</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76165e190 "><p class="p">$signal_force()</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76165e193 "><p class="p">signal_force()</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76165e184 "><p class="p"><a class="xref fm:HeadingOnly" href="Command_SignalRelease_id1ba5515f.html#id1ba5515f-cd20-46b8-a3c3-f66451c8f459__Command_SignalRelease_id1ba5515f.xml#id1ba5515f-cd20-46b8-a3c3-f66451c8f459" title="The signal_release() call releases any force that was applied to an existing VHDL signal, SystemVerilog or Verilog register/register bit/net, or SystemC signal (called the dest_object). This allows you to release signals, registers, bits of registers, or nets at any level of the design hierarchy from within a VHDL architecture or Verilog or SystemC module (for example, a test bench).">signal_release</a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76165e187 "><p class="p">signal_release()</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76165e190 "><p class="p">$signal_release()</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76165e193 "><p class="p">signal_release()</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">Note that using Signal Spy procedures
limits the portability of your code—HDL code with Signal Spy procedures
or tasks works only in Questa and Modelsim. Consequently, you should
use Signal Spy only in test benches, where portability is less of
a concern and the need for such procedures and tasks is more applicable. </p>
</div>
<div class="related-links TopicTOC levels:1">
<ul class="ullinks">
<li class="link ulchildlink"><strong><a href="../topics/Concept_SignalSpyFormattingSyntax_id6135c2ac.html" title="Strings that you pass to Signal Spy commands are not language-specific and should be formatted as if you were referring to the object from the command line of the simulator. Thus, you use the simulator's path separator. For example, the Verilog LRM specifies that a Verilog hierarchical reference to an object always has a period (.) as the hierarchical separator, but the reference does not begin with a period. ">Signal Spy Formatting Syntax</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_SignalSpySupportedTypes_idd9a113ab.html" title="Signal Spy supports the following SystemVerilog types and user-defined SystemC types. ">Signal Spy Supported Types</a></strong></li>
</ul>

<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_SignalSpy_idb75d9ca1.html" title="The Verilog language allows access to any signal from any other hierarchical block without having to route it through the interface. This means you can use hierarchical notation to either write or read the value of a signal in the design hierarchy from a test bench. Verilog can also reference a signal in a VHDL block or reference a signal in a Verilog block through a level of VHDL hierarchy.">Signal Spy</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Signal Spy Concepts"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Contain_SignalSpyConcepts_idd2b3d488.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>