{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1739498715585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1739498715585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 21:05:15 2025 " "Processing started: Thu Feb 13 21:05:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1739498715585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1739498715585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Finite_State_Machine -c Finite_State_Machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off Finite_State_Machine -c Finite_State_Machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1739498715585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 16 22 " "Parallel Compilation has detected 22 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 16 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1739498716096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tylerhong/development/learn/learning-fpga/20250212-finite-state-machine/stimulation/stimulation_finite_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file /tylerhong/development/learn/learning-fpga/20250212-finite-state-machine/stimulation/stimulation_finite_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stimulation_Finite_State_Machine " "Found entity 1: Stimulation_Finite_State_Machine" {  } { { "../Stimulation/Stimulation_Finite_State_Machine.v" "" { Text "D:/TylerHong/Development/Learn/Learning-FPGA/20250212-Finite-State-Machine/Stimulation/Stimulation_Finite_State_Machine.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739498716169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739498716169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tylerhong/development/learn/learning-fpga/20250212-finite-state-machine/rtl/finite_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file /tylerhong/development/learn/learning-fpga/20250212-finite-state-machine/rtl/finite_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 Finite_State_Machine " "Found entity 1: Finite_State_Machine" {  } { { "../RTL/Finite_State_Machine.v" "" { Text "D:/TylerHong/Development/Learn/Learning-FPGA/20250212-Finite-State-Machine/RTL/Finite_State_Machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739498716170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739498716170 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sys_reset_n Stimulation_Finite_State_Machine.v(41) " "Verilog HDL Implicit Net warning at Stimulation_Finite_State_Machine.v(41): created implicit net for \"sys_reset_n\"" {  } { { "../Stimulation/Stimulation_Finite_State_Machine.v" "" { Text "D:/TylerHong/Development/Learn/Learning-FPGA/20250212-Finite-State-Machine/Stimulation/Stimulation_Finite_State_Machine.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739498716175 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "sys_reset_n Stimulation_Finite_State_Machine.v(16) " "Verilog HDL Procedural Assignment error at Stimulation_Finite_State_Machine.v(16): object \"sys_reset_n\" on left-hand side of assignment must have a variable data type" {  } { { "../Stimulation/Stimulation_Finite_State_Machine.v" "" { Text "D:/TylerHong/Development/Learn/Learning-FPGA/20250212-Finite-State-Machine/Stimulation/Stimulation_Finite_State_Machine.v" 16 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1739498716175 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "sys_reset_n Stimulation_Finite_State_Machine.v(18) " "Verilog HDL Procedural Assignment error at Stimulation_Finite_State_Machine.v(18): object \"sys_reset_n\" on left-hand side of assignment must have a variable data type" {  } { { "../Stimulation/Stimulation_Finite_State_Machine.v" "" { Text "D:/TylerHong/Development/Learn/Learning-FPGA/20250212-Finite-State-Machine/Stimulation/Stimulation_Finite_State_Machine.v" 18 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1739498716175 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1739498716221 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 13 21:05:16 2025 " "Processing ended: Thu Feb 13 21:05:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1739498716221 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1739498716221 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1739498716221 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1739498716221 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1739498716812 ""}
