#OPTIONS:"|-layerid|0|-orig_srs|/home/athieka/tang/nano/impl/synthesize/rev_1/synwork/nano_comp.srs|-top|TOP|-prodtype|synplify_pro|-primux|-fixsmult|-sdff_counter|-nram|-divnmod|-nostructver|-gowin|-infer_seqShift|-D_MULTIPLE_FILE_COMPILATION_UNIT_|-I|/home/athieka/tang/nano/impl/synthesize/|-I|/home/athieka/gowin/SynplifyPro/lib|-sysv|-devicelib|/home/athieka/gowin/SynplifyPro/lib/generic/gw1n.v|-encrypt|-pro|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-D_MULTIPLE_FILE_COMPILATION_UNIT_|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work"
#CUR:"/home/athieka/gowin/SynplifyPro/linux_a_64/c_ver":1567039481
#CUR:"/home/athieka/gowin/SynplifyPro/lib/generic/gw1n.v":1567039470
#CUR:"/home/athieka/gowin/SynplifyPro/lib/vlog/hypermods.v":1567039471
#CUR:"/home/athieka/gowin/SynplifyPro/lib/vlog/umr_capim.v":1567039471
#CUR:"/home/athieka/gowin/SynplifyPro/lib/vlog/scemi_objects.v":1567039471
#CUR:"/home/athieka/gowin/SynplifyPro/lib/vlog/scemi_pipes.svh":1567039471
#CUR:"/home/athieka/tang/nano/src/TOP.v":1569162280
#CUR:"/home/athieka/tang/nano/src/SYNC_SIGNAL.v":1567969950
#CUR:"/home/athieka/tang/nano/src/GATED_CLK.v":1567969950
#CUR:"/home/athieka/tang/nano/src/PSRAM64.v":1569162096
#CUR:"/home/athieka/tang/nano/src/gowin_pll/PLL0.v":1569161652
#CUR:"/home/athieka/tang/nano/src/fifo_top/PSRAM_RDFIFO.v":1569158374
0			"/home/athieka/tang/nano/src/TOP.v" verilog
1			"/home/athieka/tang/nano/src/SYNC_SIGNAL.v" verilog
2			"/home/athieka/tang/nano/src/GATED_CLK.v" verilog
3			"/home/athieka/tang/nano/src/PSRAM64.v" verilog
4			"/home/athieka/tang/nano/src/gowin_pll/PLL0.v" verilog
5			"/home/athieka/tang/nano/src/fifo_top/PSRAM_RDFIFO.v" verilog
#Dependency Lists(Uses List)
0 3 4
1 -1
2 -1
3 1 5 2
4 -1
5 -1
#Dependency Lists(Users Of)
0 -1
1 3
2 3
3 0
4 0
5 3
#Design Unit to File Association
module work \~fifo.PSRAM_RDFIFO_ 5
module work PSRAM_RDFIFO 5
module work GATED_CLK 2
module work SYNC_SIGNAL 1
module work TOP 0
module work PSRAM64 3
module work PLL0 4
