#-----------------------------------------------------------
# xsim v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Nov 18 23:05:36 2019
# Process ID: 11845
# Current directory: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHLS/algHLS/Optimazation_2/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/myFuncAccel/xsim_script.tcl}
# Log file: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHLS/algHLS/Optimazation_2/sim/verilog/xsim.log
# Journal file: /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHLS/algHLS/Optimazation_2/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/myFuncAccel/xsim_script.tcl
# xsim {myFuncAccel} -autoloadwcfg -tclbatch {myFuncAccel.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source myFuncAccel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U1/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U1/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 305 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U1/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U1/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160245 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U1/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160285 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U1/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160325 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U1/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160365 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U1/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1 [100.00%] @ "160485000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 160525 ns : File "/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHLS/algHLS/Optimazation_2/sim/verilog/myFuncAccel.autotb.v" Line 465
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1334.203 ; gain = 0.000 ; free physical = 469 ; free virtual = 5429
## quit
INFO: [Common 17-206] Exiting xsim at Mon Nov 18 23:05:59 2019...
