Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_0.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_1.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_10.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_11.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_12.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_13.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_14.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_15.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_16.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_17.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_18.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_19.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_2.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_20.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_21.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_3.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_4.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_5.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_6.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_7.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_8.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_9.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 385000, Instance: axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_0.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 1685000, Instance: axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_1.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 2985000, Instance: axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_2.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 4285000, Instance: axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_3.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 5585000, Instance: axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_4.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 8185000, Instance: axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_6.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 9485000, Instance: axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_7.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 10785000, Instance: axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_8.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 12085000, Instance: axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_9.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 13385000, Instance: axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_10.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 14685000, Instance: axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_11.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 15985000, Instance: axi_bram_block_wrapper_tb.uut.axi_bram_block_i.DP_bram_12.inst.bram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 17285000, Instance: axi_bram_block_wrapper_tb.uu