Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Oct 30 14:41:55 2024
| Host         : bonga running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Pmod_Read_One_Second_timing_summary_routed.rpt -pb Pmod_Read_One_Second_timing_summary_routed.pb -rpx Pmod_Read_One_Second_timing_summary_routed.rpx -warn_on_violation
| Design       : Pmod_Read_One_Second
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  8           
TIMING-18  Warning   Missing input or output delay     33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.375        0.000                      0                   45        0.268        0.000                      0                   45        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.375        0.000                      0                   45        0.268        0.000                      0                   45        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 one_sec_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_sec_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 2.133ns (45.858%)  route 2.518ns (54.141%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.704     5.306    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  one_sec_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 f  one_sec_counter_reg[26]/Q
                         net (fo=2, routed)           0.795     6.558    one_sec_counter_reg[26]
    SLICE_X0Y110         LUT4 (Prop_lut4_I0_O)        0.124     6.682 r  read_pmod_i_5/O
                         net (fo=1, routed)           0.305     6.987    read_pmod_i_5_n_0
    SLICE_X0Y112         LUT5 (Prop_lut5_I4_O)        0.124     7.111 r  read_pmod_i_2/O
                         net (fo=28, routed)          1.418     8.529    read_pmod_i_2_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.653 r  one_sec_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     8.653    one_sec_counter[0]_i_2_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.054 r  one_sec_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.054    one_sec_counter_reg[0]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  one_sec_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.168    one_sec_counter_reg[4]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.282 r  one_sec_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.282    one_sec_counter_reg[8]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.396 r  one_sec_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.396    one_sec_counter_reg[12]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.510 r  one_sec_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.510    one_sec_counter_reg[16]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  one_sec_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    one_sec_counter_reg[20]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.958 r  one_sec_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.958    one_sec_counter_reg[24]_i_1_n_6
    SLICE_X1Y113         FDCE                                         r  one_sec_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.584    15.006    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  one_sec_counter_reg[25]/C
                         clock pessimism              0.300    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X1Y113         FDCE (Setup_fdce_C_D)        0.062    15.333    one_sec_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  5.375    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 one_sec_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_sec_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 2.019ns (44.498%)  route 2.518ns (55.502%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.704     5.306    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  one_sec_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 f  one_sec_counter_reg[26]/Q
                         net (fo=2, routed)           0.795     6.558    one_sec_counter_reg[26]
    SLICE_X0Y110         LUT4 (Prop_lut4_I0_O)        0.124     6.682 r  read_pmod_i_5/O
                         net (fo=1, routed)           0.305     6.987    read_pmod_i_5_n_0
    SLICE_X0Y112         LUT5 (Prop_lut5_I4_O)        0.124     7.111 r  read_pmod_i_2/O
                         net (fo=28, routed)          1.418     8.529    read_pmod_i_2_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.653 r  one_sec_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     8.653    one_sec_counter[0]_i_2_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.054 r  one_sec_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.054    one_sec_counter_reg[0]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  one_sec_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.168    one_sec_counter_reg[4]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.282 r  one_sec_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.282    one_sec_counter_reg[8]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.396 r  one_sec_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.396    one_sec_counter_reg[12]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.510 r  one_sec_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.510    one_sec_counter_reg[16]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.844 r  one_sec_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.844    one_sec_counter_reg[20]_i_1_n_6
    SLICE_X1Y112         FDCE                                         r  one_sec_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.585    15.007    CLK_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  one_sec_counter_reg[21]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y112         FDCE (Setup_fdce_C_D)        0.062    15.309    one_sec_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 one_sec_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_sec_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 2.038ns (44.730%)  route 2.518ns (55.270%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.704     5.306    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  one_sec_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 f  one_sec_counter_reg[26]/Q
                         net (fo=2, routed)           0.795     6.558    one_sec_counter_reg[26]
    SLICE_X0Y110         LUT4 (Prop_lut4_I0_O)        0.124     6.682 r  read_pmod_i_5/O
                         net (fo=1, routed)           0.305     6.987    read_pmod_i_5_n_0
    SLICE_X0Y112         LUT5 (Prop_lut5_I4_O)        0.124     7.111 r  read_pmod_i_2/O
                         net (fo=28, routed)          1.418     8.529    read_pmod_i_2_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.653 r  one_sec_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     8.653    one_sec_counter[0]_i_2_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.054 r  one_sec_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.054    one_sec_counter_reg[0]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  one_sec_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.168    one_sec_counter_reg[4]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.282 r  one_sec_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.282    one_sec_counter_reg[8]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.396 r  one_sec_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.396    one_sec_counter_reg[12]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.510 r  one_sec_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.510    one_sec_counter_reg[16]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  one_sec_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    one_sec_counter_reg[20]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.863 r  one_sec_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.863    one_sec_counter_reg[24]_i_1_n_5
    SLICE_X1Y113         FDCE                                         r  one_sec_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.584    15.006    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  one_sec_counter_reg[26]/C
                         clock pessimism              0.300    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X1Y113         FDCE (Setup_fdce_C_D)        0.062    15.333    one_sec_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 one_sec_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_sec_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 2.022ns (44.535%)  route 2.518ns (55.465%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.704     5.306    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  one_sec_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 f  one_sec_counter_reg[26]/Q
                         net (fo=2, routed)           0.795     6.558    one_sec_counter_reg[26]
    SLICE_X0Y110         LUT4 (Prop_lut4_I0_O)        0.124     6.682 r  read_pmod_i_5/O
                         net (fo=1, routed)           0.305     6.987    read_pmod_i_5_n_0
    SLICE_X0Y112         LUT5 (Prop_lut5_I4_O)        0.124     7.111 r  read_pmod_i_2/O
                         net (fo=28, routed)          1.418     8.529    read_pmod_i_2_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.653 r  one_sec_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     8.653    one_sec_counter[0]_i_2_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.054 r  one_sec_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.054    one_sec_counter_reg[0]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  one_sec_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.168    one_sec_counter_reg[4]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.282 r  one_sec_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.282    one_sec_counter_reg[8]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.396 r  one_sec_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.396    one_sec_counter_reg[12]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.510 r  one_sec_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.510    one_sec_counter_reg[16]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  one_sec_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    one_sec_counter_reg[20]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.847 r  one_sec_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.847    one_sec_counter_reg[24]_i_1_n_7
    SLICE_X1Y113         FDCE                                         r  one_sec_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.584    15.006    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  one_sec_counter_reg[24]/C
                         clock pessimism              0.300    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X1Y113         FDCE (Setup_fdce_C_D)        0.062    15.333    one_sec_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 one_sec_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_sec_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 1.998ns (44.240%)  route 2.518ns (55.760%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.704     5.306    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  one_sec_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 f  one_sec_counter_reg[26]/Q
                         net (fo=2, routed)           0.795     6.558    one_sec_counter_reg[26]
    SLICE_X0Y110         LUT4 (Prop_lut4_I0_O)        0.124     6.682 r  read_pmod_i_5/O
                         net (fo=1, routed)           0.305     6.987    read_pmod_i_5_n_0
    SLICE_X0Y112         LUT5 (Prop_lut5_I4_O)        0.124     7.111 r  read_pmod_i_2/O
                         net (fo=28, routed)          1.418     8.529    read_pmod_i_2_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.653 r  one_sec_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     8.653    one_sec_counter[0]_i_2_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.054 r  one_sec_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.054    one_sec_counter_reg[0]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  one_sec_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.168    one_sec_counter_reg[4]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.282 r  one_sec_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.282    one_sec_counter_reg[8]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.396 r  one_sec_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.396    one_sec_counter_reg[12]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.510 r  one_sec_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.510    one_sec_counter_reg[16]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.823 r  one_sec_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.823    one_sec_counter_reg[20]_i_1_n_4
    SLICE_X1Y112         FDCE                                         r  one_sec_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.585    15.007    CLK_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  one_sec_counter_reg[23]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y112         FDCE (Setup_fdce_C_D)        0.062    15.309    one_sec_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 one_sec_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_sec_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.924ns (43.311%)  route 2.518ns (56.689%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.704     5.306    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  one_sec_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 f  one_sec_counter_reg[26]/Q
                         net (fo=2, routed)           0.795     6.558    one_sec_counter_reg[26]
    SLICE_X0Y110         LUT4 (Prop_lut4_I0_O)        0.124     6.682 r  read_pmod_i_5/O
                         net (fo=1, routed)           0.305     6.987    read_pmod_i_5_n_0
    SLICE_X0Y112         LUT5 (Prop_lut5_I4_O)        0.124     7.111 r  read_pmod_i_2/O
                         net (fo=28, routed)          1.418     8.529    read_pmod_i_2_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.653 r  one_sec_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     8.653    one_sec_counter[0]_i_2_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.054 r  one_sec_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.054    one_sec_counter_reg[0]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  one_sec_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.168    one_sec_counter_reg[4]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.282 r  one_sec_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.282    one_sec_counter_reg[8]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.396 r  one_sec_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.396    one_sec_counter_reg[12]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.510 r  one_sec_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.510    one_sec_counter_reg[16]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.749 r  one_sec_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.749    one_sec_counter_reg[20]_i_1_n_5
    SLICE_X1Y112         FDCE                                         r  one_sec_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.585    15.007    CLK_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  one_sec_counter_reg[22]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y112         FDCE (Setup_fdce_C_D)        0.062    15.309    one_sec_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 one_sec_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_sec_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 1.908ns (43.106%)  route 2.518ns (56.894%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.704     5.306    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  one_sec_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 f  one_sec_counter_reg[26]/Q
                         net (fo=2, routed)           0.795     6.558    one_sec_counter_reg[26]
    SLICE_X0Y110         LUT4 (Prop_lut4_I0_O)        0.124     6.682 r  read_pmod_i_5/O
                         net (fo=1, routed)           0.305     6.987    read_pmod_i_5_n_0
    SLICE_X0Y112         LUT5 (Prop_lut5_I4_O)        0.124     7.111 r  read_pmod_i_2/O
                         net (fo=28, routed)          1.418     8.529    read_pmod_i_2_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.653 r  one_sec_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     8.653    one_sec_counter[0]_i_2_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.054 r  one_sec_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.054    one_sec_counter_reg[0]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  one_sec_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.168    one_sec_counter_reg[4]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.282 r  one_sec_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.282    one_sec_counter_reg[8]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.396 r  one_sec_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.396    one_sec_counter_reg[12]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.510 r  one_sec_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.510    one_sec_counter_reg[16]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.733 r  one_sec_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.733    one_sec_counter_reg[20]_i_1_n_7
    SLICE_X1Y112         FDCE                                         r  one_sec_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.585    15.007    CLK_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  one_sec_counter_reg[20]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y112         FDCE (Setup_fdce_C_D)        0.062    15.309    one_sec_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 one_sec_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_sec_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.905ns (43.068%)  route 2.518ns (56.932%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.704     5.306    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  one_sec_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 f  one_sec_counter_reg[26]/Q
                         net (fo=2, routed)           0.795     6.558    one_sec_counter_reg[26]
    SLICE_X0Y110         LUT4 (Prop_lut4_I0_O)        0.124     6.682 r  read_pmod_i_5/O
                         net (fo=1, routed)           0.305     6.987    read_pmod_i_5_n_0
    SLICE_X0Y112         LUT5 (Prop_lut5_I4_O)        0.124     7.111 r  read_pmod_i_2/O
                         net (fo=28, routed)          1.418     8.529    read_pmod_i_2_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.653 r  one_sec_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     8.653    one_sec_counter[0]_i_2_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.054 r  one_sec_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.054    one_sec_counter_reg[0]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  one_sec_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.168    one_sec_counter_reg[4]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.282 r  one_sec_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.282    one_sec_counter_reg[8]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.396 r  one_sec_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.396    one_sec_counter_reg[12]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.730 r  one_sec_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.730    one_sec_counter_reg[16]_i_1_n_6
    SLICE_X1Y111         FDCE                                         r  one_sec_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.586    15.008    CLK_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  one_sec_counter_reg[17]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.062    15.310    one_sec_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 one_sec_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_sec_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 1.884ns (42.796%)  route 2.518ns (57.204%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.704     5.306    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  one_sec_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 f  one_sec_counter_reg[26]/Q
                         net (fo=2, routed)           0.795     6.558    one_sec_counter_reg[26]
    SLICE_X0Y110         LUT4 (Prop_lut4_I0_O)        0.124     6.682 r  read_pmod_i_5/O
                         net (fo=1, routed)           0.305     6.987    read_pmod_i_5_n_0
    SLICE_X0Y112         LUT5 (Prop_lut5_I4_O)        0.124     7.111 r  read_pmod_i_2/O
                         net (fo=28, routed)          1.418     8.529    read_pmod_i_2_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.653 r  one_sec_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     8.653    one_sec_counter[0]_i_2_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.054 r  one_sec_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.054    one_sec_counter_reg[0]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  one_sec_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.168    one_sec_counter_reg[4]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.282 r  one_sec_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.282    one_sec_counter_reg[8]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.396 r  one_sec_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.396    one_sec_counter_reg[12]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.709 r  one_sec_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.709    one_sec_counter_reg[16]_i_1_n_4
    SLICE_X1Y111         FDCE                                         r  one_sec_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.586    15.008    CLK_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  one_sec_counter_reg[19]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.062    15.310    one_sec_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 one_sec_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_sec_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 1.810ns (41.818%)  route 2.518ns (58.182%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.704     5.306    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  one_sec_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 f  one_sec_counter_reg[26]/Q
                         net (fo=2, routed)           0.795     6.558    one_sec_counter_reg[26]
    SLICE_X0Y110         LUT4 (Prop_lut4_I0_O)        0.124     6.682 r  read_pmod_i_5/O
                         net (fo=1, routed)           0.305     6.987    read_pmod_i_5_n_0
    SLICE_X0Y112         LUT5 (Prop_lut5_I4_O)        0.124     7.111 r  read_pmod_i_2/O
                         net (fo=28, routed)          1.418     8.529    read_pmod_i_2_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.124     8.653 r  one_sec_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     8.653    one_sec_counter[0]_i_2_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.054 r  one_sec_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.054    one_sec_counter_reg[0]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.168 r  one_sec_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.168    one_sec_counter_reg[4]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.282 r  one_sec_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.282    one_sec_counter_reg[8]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.396 r  one_sec_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.396    one_sec_counter_reg[12]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.635 r  one_sec_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.635    one_sec_counter_reg[16]_i_1_n_5
    SLICE_X1Y111         FDCE                                         r  one_sec_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.586    15.008    CLK_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  one_sec_counter_reg[18]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.062    15.310    one_sec_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  5.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 read_pmod_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.681%)  route 0.127ns (47.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.597     1.516    CLK_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  read_pmod_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  read_pmod_reg/Q
                         net (fo=9, routed)           0.127     1.784    read_pmod
    SLICE_X2Y107         FDCE                                         r  DATA_OUT_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.870     2.035    CLK_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  DATA_OUT_reg[4]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y107         FDCE (Hold_fdce_C_CE)       -0.016     1.516    DATA_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 read_pmod_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.681%)  route 0.127ns (47.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.597     1.516    CLK_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  read_pmod_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  read_pmod_reg/Q
                         net (fo=9, routed)           0.127     1.784    read_pmod
    SLICE_X2Y107         FDCE                                         r  DATA_OUT_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.870     2.035    CLK_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  DATA_OUT_reg[5]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y107         FDCE (Hold_fdce_C_CE)       -0.016     1.516    DATA_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 read_pmod_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.681%)  route 0.127ns (47.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.597     1.516    CLK_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  read_pmod_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  read_pmod_reg/Q
                         net (fo=9, routed)           0.127     1.784    read_pmod
    SLICE_X2Y107         FDCE                                         r  DATA_OUT_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.870     2.035    CLK_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  DATA_OUT_reg[6]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y107         FDCE (Hold_fdce_C_CE)       -0.016     1.516    DATA_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 read_pmod_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.681%)  route 0.127ns (47.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.597     1.516    CLK_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  read_pmod_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  read_pmod_reg/Q
                         net (fo=9, routed)           0.127     1.784    read_pmod
    SLICE_X2Y107         FDCE                                         r  DATA_OUT_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.870     2.035    CLK_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  DATA_OUT_reg[7]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y107         FDCE (Hold_fdce_C_CE)       -0.016     1.516    DATA_OUT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 read_pmod_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.681%)  route 0.127ns (47.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.597     1.516    CLK_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  read_pmod_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  read_pmod_reg/Q
                         net (fo=9, routed)           0.127     1.784    read_pmod
    SLICE_X3Y107         FDCE                                         r  DATA_OUT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.870     2.035    CLK_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  DATA_OUT_reg[0]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X3Y107         FDCE (Hold_fdce_C_CE)       -0.039     1.493    DATA_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 read_pmod_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.681%)  route 0.127ns (47.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.597     1.516    CLK_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  read_pmod_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  read_pmod_reg/Q
                         net (fo=9, routed)           0.127     1.784    read_pmod
    SLICE_X3Y107         FDCE                                         r  DATA_OUT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.870     2.035    CLK_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  DATA_OUT_reg[1]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X3Y107         FDCE (Hold_fdce_C_CE)       -0.039     1.493    DATA_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 read_pmod_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.681%)  route 0.127ns (47.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.597     1.516    CLK_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  read_pmod_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  read_pmod_reg/Q
                         net (fo=9, routed)           0.127     1.784    read_pmod
    SLICE_X3Y107         FDCE                                         r  DATA_OUT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.870     2.035    CLK_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  DATA_OUT_reg[2]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X3Y107         FDCE (Hold_fdce_C_CE)       -0.039     1.493    DATA_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 read_pmod_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.681%)  route 0.127ns (47.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.597     1.516    CLK_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  read_pmod_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  read_pmod_reg/Q
                         net (fo=9, routed)           0.127     1.784    read_pmod
    SLICE_X3Y107         FDCE                                         r  DATA_OUT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.870     2.035    CLK_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  DATA_OUT_reg[3]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X3Y107         FDCE (Hold_fdce_C_CE)       -0.039     1.493    DATA_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 one_sec_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_sec_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.597     1.516    CLK_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  one_sec_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  one_sec_counter_reg[7]/Q
                         net (fo=2, routed)           0.169     1.827    one_sec_counter_reg[7]
    SLICE_X1Y108         LUT6 (Prop_lut6_I5_O)        0.045     1.872 r  one_sec_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.872    one_sec_counter[4]_i_2_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.935 r  one_sec_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.935    one_sec_counter_reg[4]_i_1_n_4
    SLICE_X1Y108         FDCE                                         r  one_sec_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.870     2.035    CLK_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  one_sec_counter_reg[7]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X1Y108         FDCE (Hold_fdce_C_D)         0.105     1.621    one_sec_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 one_sec_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_sec_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.596     1.515    CLK_IBUF_BUFG
    SLICE_X1Y110         FDCE                                         r  one_sec_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  one_sec_counter_reg[15]/Q
                         net (fo=2, routed)           0.169     1.826    one_sec_counter_reg[15]
    SLICE_X1Y110         LUT6 (Prop_lut6_I5_O)        0.045     1.871 r  one_sec_counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.871    one_sec_counter[12]_i_2_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.934 r  one_sec_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.934    one_sec_counter_reg[12]_i_1_n_4
    SLICE_X1Y110         FDCE                                         r  one_sec_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.869     2.034    CLK_IBUF_BUFG
    SLICE_X1Y110         FDCE                                         r  one_sec_counter_reg[15]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X1Y110         FDCE (Hold_fdce_C_D)         0.105     1.620    one_sec_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y107    DATA_OUT_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y107    DATA_OUT_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y107    DATA_OUT_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y107    DATA_OUT_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y107    DATA_OUT_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y107    DATA_OUT_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y107    DATA_OUT_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y107    DATA_OUT_reg[7]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105    SSEG_AN_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    DATA_OUT_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    DATA_OUT_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    DATA_OUT_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    DATA_OUT_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    DATA_OUT_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    DATA_OUT_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    DATA_OUT_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    DATA_OUT_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    DATA_OUT_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    DATA_OUT_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    DATA_OUT_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    DATA_OUT_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    DATA_OUT_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    DATA_OUT_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    DATA_OUT_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    DATA_OUT_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    DATA_OUT_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    DATA_OUT_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    DATA_OUT_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    DATA_OUT_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SSEG_CA_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.552ns  (logic 4.011ns (53.120%)  route 3.540ns (46.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.709     5.311    CLK_IBUF_BUFG
    SLICE_X0Y103         FDPE                                         r  SSEG_CA_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDPE (Prop_fdpe_C_Q)         0.456     5.767 r  SSEG_CA_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           3.540     9.308    SSEG_CA_reg[6]_lopt_replica_1
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.863 r  SSEG_CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.863    SSEG_CA[1]
    R10                                                               r  SSEG_CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG_CA_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.422ns  (logic 4.033ns (54.341%)  route 3.389ns (45.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.709     5.311    CLK_IBUF_BUFG
    SLICE_X0Y105         FDPE                                         r  SSEG_CA_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDPE (Prop_fdpe_C_Q)         0.456     5.767 r  SSEG_CA_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.389     9.156    SSEG_CA_reg[3]_lopt_replica_1
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.733 r  SSEG_CA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.733    SSEG_CA[0]
    T10                                                               r  SSEG_CA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_OUT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.393ns  (logic 4.070ns (55.047%)  route 3.324ns (44.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.708     5.310    CLK_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  DATA_OUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  DATA_OUT_reg[5]/Q
                         net (fo=1, routed)           3.324     9.152    DATA_OUT_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    12.704 r  DATA_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.704    DATA_OUT[5]
    V17                                                               r  DATA_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_OUT_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.339ns  (logic 4.073ns (55.499%)  route 3.266ns (44.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.708     5.310    CLK_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  DATA_OUT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  DATA_OUT_reg[7]/Q
                         net (fo=1, routed)           3.266     9.094    DATA_OUT_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    12.650 r  DATA_OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.650    DATA_OUT[7]
    U16                                                               r  DATA_OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_OUT_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.195ns  (logic 4.073ns (56.608%)  route 3.122ns (43.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.708     5.310    CLK_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  DATA_OUT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  DATA_OUT_reg[6]/Q
                         net (fo=1, routed)           3.122     8.950    DATA_OUT_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    12.505 r  DATA_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.505    DATA_OUT[6]
    U17                                                               r  DATA_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG_CA_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.152ns  (logic 4.017ns (56.163%)  route 3.135ns (43.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.709     5.311    CLK_IBUF_BUFG
    SLICE_X0Y105         FDPE                                         r  SSEG_CA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDPE (Prop_fdpe_C_Q)         0.456     5.767 r  SSEG_CA_reg[5]/Q
                         net (fo=1, routed)           3.135     8.902    SSEG_CA_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    12.463 r  SSEG_CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.463    SSEG_CA[5]
    T11                                                               r  SSEG_CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_OUT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.489ns  (logic 4.007ns (61.747%)  route 2.482ns (38.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.708     5.310    CLK_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  DATA_OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  DATA_OUT_reg[3]/Q
                         net (fo=1, routed)           2.482     8.248    DATA_OUT_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.799 r  DATA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.799    DATA_OUT[3]
    N14                                                               r  DATA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_OUT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.406ns  (logic 4.070ns (63.529%)  route 2.336ns (36.471%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.708     5.310    CLK_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  DATA_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  DATA_OUT_reg[4]/Q
                         net (fo=1, routed)           2.336     8.165    DATA_OUT_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.716 r  DATA_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.716    DATA_OUT[4]
    R18                                                               r  DATA_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.045ns  (logic 4.009ns (66.308%)  route 2.037ns (33.692%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.708     5.310    CLK_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  DATA_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  DATA_OUT_reg[2]/Q
                         net (fo=1, routed)           2.037     7.803    DATA_OUT_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    11.356 r  DATA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.356    DATA_OUT[2]
    J13                                                               r  DATA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG_CA_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.916ns  (logic 4.006ns (67.720%)  route 1.910ns (32.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.709     5.311    CLK_IBUF_BUFG
    SLICE_X0Y106         FDPE                                         r  SSEG_CA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDPE (Prop_fdpe_C_Q)         0.456     5.767 r  SSEG_CA_reg[3]/Q
                         net (fo=1, routed)           1.910     7.677    SSEG_CA_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.227 r  SSEG_CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.227    SSEG_CA[3]
    K13                                                               r  SSEG_CA[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SSEG_AN_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.664ns  (logic 1.377ns (82.801%)  route 0.286ns (17.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.598     1.517    CLK_IBUF_BUFG
    SLICE_X0Y103         FDPE                                         r  SSEG_AN_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDPE (Prop_fdpe_C_Q)         0.141     1.658 r  SSEG_AN_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.945    SSEG_AN_reg[1]_lopt_replica_1
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.181 r  SSEG_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.181    SSEG_AN[1]
    J18                                                               r  SSEG_AN[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_OUT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 1.377ns (79.879%)  route 0.347ns (20.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.597     1.516    CLK_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  DATA_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  DATA_OUT_reg[1]/Q
                         net (fo=1, routed)           0.347     2.004    DATA_OUT_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.240 r  DATA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.240    DATA_OUT[1]
    K15                                                               r  DATA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG_CA_reg[6]_lopt_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.335ns (75.815%)  route 0.426ns (24.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.598     1.517    CLK_IBUF_BUFG
    SLICE_X0Y103         FDPE                                         r  SSEG_CA_reg[6]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDPE (Prop_fdpe_C_Q)         0.141     1.658 r  SSEG_CA_reg[6]_lopt_replica_2/Q
                         net (fo=1, routed)           0.426     2.084    SSEG_CA_reg[6]_lopt_replica_2_1
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.279 r  SSEG_CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.279    SSEG_CA[2]
    K16                                                               r  SSEG_CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_OUT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.362ns (76.910%)  route 0.409ns (23.090%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.597     1.516    CLK_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  DATA_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  DATA_OUT_reg[0]/Q
                         net (fo=1, routed)           0.409     2.066    DATA_OUT_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.288 r  DATA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.288    DATA_OUT[0]
    H17                                                               r  DATA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG_CA_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.826ns  (logic 1.379ns (75.521%)  route 0.447ns (24.479%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.598     1.517    CLK_IBUF_BUFG
    SLICE_X0Y103         FDPE                                         r  SSEG_CA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDPE (Prop_fdpe_C_Q)         0.141     1.658 r  SSEG_CA_reg[6]/Q
                         net (fo=1, routed)           0.447     2.105    SSEG_CA_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.344 r  SSEG_CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.344    SSEG_CA[6]
    L18                                                               r  SSEG_CA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG_CA_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.831ns  (logic 1.392ns (76.037%)  route 0.439ns (23.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.598     1.517    CLK_IBUF_BUFG
    SLICE_X0Y106         FDPE                                         r  SSEG_CA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDPE (Prop_fdpe_C_Q)         0.141     1.658 r  SSEG_CA_reg[3]/Q
                         net (fo=1, routed)           0.439     2.097    SSEG_CA_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.348 r  SSEG_CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.348    SSEG_CA[3]
    K13                                                               r  SSEG_CA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.879ns  (logic 1.394ns (74.198%)  route 0.485ns (25.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.597     1.516    CLK_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  DATA_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  DATA_OUT_reg[2]/Q
                         net (fo=1, routed)           0.485     2.142    DATA_OUT_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.396 r  DATA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.396    DATA_OUT[2]
    J13                                                               r  DATA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_OUT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 1.416ns (70.023%)  route 0.606ns (29.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.597     1.516    CLK_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  DATA_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.164     1.680 r  DATA_OUT_reg[4]/Q
                         net (fo=1, routed)           0.606     2.287    DATA_OUT_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.539 r  DATA_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.539    DATA_OUT[4]
    R18                                                               r  DATA_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_OUT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.392ns (67.604%)  route 0.667ns (32.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.597     1.516    CLK_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  DATA_OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  DATA_OUT_reg[3]/Q
                         net (fo=1, routed)           0.667     2.325    DATA_OUT_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.576 r  DATA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.576    DATA_OUT[3]
    N14                                                               r  DATA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG_CA_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.402ns (59.358%)  route 0.960ns (40.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.598     1.517    CLK_IBUF_BUFG
    SLICE_X0Y105         FDPE                                         r  SSEG_CA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDPE (Prop_fdpe_C_Q)         0.141     1.658 r  SSEG_CA_reg[5]/Q
                         net (fo=1, routed)           0.960     2.619    SSEG_CA_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.880 r  SSEG_CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.880    SSEG_CA[5]
    T11                                                               r  SSEG_CA[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PmodJD[1]
                            (input port)
  Destination:            detection_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.074ns  (logic 1.724ns (24.365%)  route 5.350ns (75.635%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  PmodJD[1] (IN)
                         net (fo=0)                   0.000     0.000    PmodJD[1]
    H1                   IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PmodJD_IBUF[1]_inst/O
                         net (fo=2, routed)           4.026     5.502    PmodJD_IBUF[1]
    SLICE_X2Y107         LUT4 (Prop_lut4_I2_O)        0.124     5.626 f  detection_i_2/O
                         net (fo=1, routed)           0.942     6.568    detection_i_2_n_0
    SLICE_X0Y105         LUT4 (Prop_lut4_I0_O)        0.124     6.692 r  detection_i_1/O
                         net (fo=1, routed)           0.382     7.074    detection_i_1_n_0
    SLICE_X0Y105         FDCE                                         r  detection_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.589     5.011    CLK_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  detection_reg/C

Slack:                    inf
  Source:                 PmodJD[6]
                            (input port)
  Destination:            DATA_OUT_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.615ns  (logic 1.468ns (26.135%)  route 4.148ns (73.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  PmodJD[6] (IN)
                         net (fo=0)                   0.000     0.000    PmodJD[6]
    G2                   IBUF (Prop_ibuf_I_O)         1.468     1.468 r  PmodJD_IBUF[6]_inst/O
                         net (fo=2, routed)           4.148     5.615    PmodJD_IBUF[6]
    SLICE_X2Y107         FDCE                                         r  DATA_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.588     5.010    CLK_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  DATA_OUT_reg[6]/C

Slack:                    inf
  Source:                 PmodJD[4]
                            (input port)
  Destination:            DATA_OUT_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.587ns  (logic 1.472ns (26.353%)  route 4.114ns (73.647%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  PmodJD[4] (IN)
                         net (fo=0)                   0.000     0.000    PmodJD[4]
    H2                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  PmodJD_IBUF[4]_inst/O
                         net (fo=2, routed)           4.114     5.587    PmodJD_IBUF[4]
    SLICE_X2Y107         FDCE                                         r  DATA_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.588     5.010    CLK_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  DATA_OUT_reg[4]/C

Slack:                    inf
  Source:                 PmodJD[7]
                            (input port)
  Destination:            DATA_OUT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.330ns  (logic 1.481ns (27.781%)  route 3.849ns (72.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 r  PmodJD[7] (IN)
                         net (fo=0)                   0.000     0.000    PmodJD[7]
    F3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  PmodJD_IBUF[7]_inst/O
                         net (fo=2, routed)           3.849     5.330    PmodJD_IBUF[7]
    SLICE_X2Y107         FDCE                                         r  DATA_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.588     5.010    CLK_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  DATA_OUT_reg[7]/C

Slack:                    inf
  Source:                 PmodJD[2]
                            (input port)
  Destination:            DATA_OUT_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.246ns  (logic 1.474ns (28.097%)  route 3.772ns (71.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  PmodJD[2] (IN)
                         net (fo=0)                   0.000     0.000    PmodJD[2]
    G1                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  PmodJD_IBUF[2]_inst/O
                         net (fo=2, routed)           3.772     5.246    PmodJD_IBUF[2]
    SLICE_X3Y107         FDCE                                         r  DATA_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.588     5.010    CLK_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  DATA_OUT_reg[2]/C

Slack:                    inf
  Source:                 PmodJD[1]
                            (input port)
  Destination:            DATA_OUT_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.240ns  (logic 1.476ns (28.161%)  route 3.764ns (71.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  PmodJD[1] (IN)
                         net (fo=0)                   0.000     0.000    PmodJD[1]
    H1                   IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PmodJD_IBUF[1]_inst/O
                         net (fo=2, routed)           3.764     5.240    PmodJD_IBUF[1]
    SLICE_X3Y107         FDCE                                         r  DATA_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.588     5.010    CLK_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  DATA_OUT_reg[1]/C

Slack:                    inf
  Source:                 PmodJD[5]
                            (input port)
  Destination:            DATA_OUT_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.230ns  (logic 1.480ns (28.299%)  route 3.750ns (71.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  PmodJD[5] (IN)
                         net (fo=0)                   0.000     0.000    PmodJD[5]
    G4                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  PmodJD_IBUF[5]_inst/O
                         net (fo=2, routed)           3.750     5.230    PmodJD_IBUF[5]
    SLICE_X2Y107         FDCE                                         r  DATA_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.588     5.010    CLK_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  DATA_OUT_reg[5]/C

Slack:                    inf
  Source:                 PmodJD[3]
                            (input port)
  Destination:            DATA_OUT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.167ns  (logic 1.481ns (28.664%)  route 3.686ns (71.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  PmodJD[3] (IN)
                         net (fo=0)                   0.000     0.000    PmodJD[3]
    G3                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  PmodJD_IBUF[3]_inst/O
                         net (fo=2, routed)           3.686     5.167    PmodJD_IBUF[3]
    SLICE_X3Y107         FDCE                                         r  DATA_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.588     5.010    CLK_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  DATA_OUT_reg[3]/C

Slack:                    inf
  Source:                 PmodJD[0]
                            (input port)
  Destination:            DATA_OUT_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.021ns  (logic 1.461ns (29.093%)  route 3.560ns (70.907%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  PmodJD[0] (IN)
                         net (fo=0)                   0.000     0.000    PmodJD[0]
    H4                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  PmodJD_IBUF[0]_inst/O
                         net (fo=2, routed)           3.560     5.021    PmodJD_IBUF[0]
    SLICE_X3Y107         FDCE                                         r  DATA_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.588     5.010    CLK_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  DATA_OUT_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            SSEG_AN_reg[1]_lopt_replica/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.849ns  (logic 1.507ns (31.079%)  route 3.342ns (68.921%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=45, routed)          3.342     4.849    RESET_IBUF
    SLICE_X0Y103         FDPE                                         f  SSEG_AN_reg[1]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.589     5.011    CLK_IBUF_BUFG
    SLICE_X0Y103         FDPE                                         r  SSEG_AN_reg[1]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            one_sec_counter_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.275ns (23.687%)  route 0.885ns (76.313%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=45, routed)          0.885     1.159    RESET_IBUF
    SLICE_X1Y113         FDCE                                         f  one_sec_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.866     2.031    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  one_sec_counter_reg[24]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            one_sec_counter_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.275ns (23.687%)  route 0.885ns (76.313%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=45, routed)          0.885     1.159    RESET_IBUF
    SLICE_X1Y113         FDCE                                         f  one_sec_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.866     2.031    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  one_sec_counter_reg[25]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            one_sec_counter_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.275ns (23.687%)  route 0.885ns (76.313%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=45, routed)          0.885     1.159    RESET_IBUF
    SLICE_X1Y113         FDCE                                         f  one_sec_counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.866     2.031    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  one_sec_counter_reg[26]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            one_sec_counter_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.275ns (22.452%)  route 0.948ns (77.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=45, routed)          0.948     1.223    RESET_IBUF
    SLICE_X1Y112         FDCE                                         f  one_sec_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.867     2.032    CLK_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  one_sec_counter_reg[20]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            one_sec_counter_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.275ns (22.452%)  route 0.948ns (77.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=45, routed)          0.948     1.223    RESET_IBUF
    SLICE_X1Y112         FDCE                                         f  one_sec_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.867     2.032    CLK_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  one_sec_counter_reg[21]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            one_sec_counter_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.275ns (22.452%)  route 0.948ns (77.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=45, routed)          0.948     1.223    RESET_IBUF
    SLICE_X1Y112         FDCE                                         f  one_sec_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.867     2.032    CLK_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  one_sec_counter_reg[22]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            one_sec_counter_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.275ns (22.452%)  route 0.948ns (77.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=45, routed)          0.948     1.223    RESET_IBUF
    SLICE_X1Y112         FDCE                                         f  one_sec_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.867     2.032    CLK_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  one_sec_counter_reg[23]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            one_sec_counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.287ns  (logic 0.275ns (21.340%)  route 1.012ns (78.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=45, routed)          1.012     1.287    RESET_IBUF
    SLICE_X1Y111         FDCE                                         f  one_sec_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.869     2.034    CLK_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  one_sec_counter_reg[16]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            one_sec_counter_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.287ns  (logic 0.275ns (21.340%)  route 1.012ns (78.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=45, routed)          1.012     1.287    RESET_IBUF
    SLICE_X1Y111         FDCE                                         f  one_sec_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.869     2.034    CLK_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  one_sec_counter_reg[17]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            one_sec_counter_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.287ns  (logic 0.275ns (21.340%)  route 1.012ns (78.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=45, routed)          1.012     1.287    RESET_IBUF
    SLICE_X1Y111         FDCE                                         f  one_sec_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.869     2.034    CLK_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  one_sec_counter_reg[18]/C





