{"id":30701,"date":"2010-10-03T16:11:25","date_gmt":"2010-10-03T23:11:25","guid":{"rendered":"https:\/\/coertvonk.com\/?p=30701"},"modified":"2022-02-19T16:29:13","modified_gmt":"2022-02-20T00:29:13","slug":"diode-resistor-logic","status":"publish","type":"post","link":"https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701","title":{"rendered":"Gates and diode-resistor logic"},"content":{"rendered":"<p>\r\n    This post gives an introduction to digital logic, dives into the semiconductor physics and finishes with an implementation in diode-resistor logic. It forms part of the quest to answer <a href=\"\/category\/inquiries\/computer-math\">How do computers do math?<\/a>.\\(\\)\r\n<\/p>\r\n<h2>\r\n    Logic gates\r\n<\/h2>\r\n<p>\r\n    Digital systems use gates to make logical operations based on their input signals. These gates take one or more binary inputs and produce one binary output.\r\n<\/p>\r\n\r\n<h3>\r\n    OR gate\r\n<\/h3>\r\n<p>\r\n    The OR gate is one of the simplest gates. The symbol and truth table for the OR gate are shown in the illustration below. The output is <code>1<\/code> when <em>either<\/em> input A <em>or<\/em> B are <code>1<\/code>, otherwise it is <code>0<\/code>. The OR gate is represented by Boolean algebra operator \\(+\\). Note that in Boolean algebra \\(1+1=1\\).\r\n\r\n    <div class=\"flex-container tight\">\r\n        <figure>\r\n            <a class=\"hide-anchor fancybox\">\r\n                <img loading=\"lazy\"  title=\"\"  src=\"https:\/\/coertvonk.com\/wp-content\/uploads\/gates-or-symbol.png\" alt=\"(c) Copyright 2016-2022, Coert Vonk\" width=\"144\" height=\"69\" \/>\r\n            <\/a>\r\n            <figcaption>\r\n                OR gate\r\n            <\/figcaption>\r\n        <\/figure>\r\n        <table class=\"logic\">\r\n            <tr>\r\n                <th>\\(A\\)<\/th>\r\n                <th class=\"border-right\">\\(B\\)<\/th>\r\n                <th>\\(A+B\\)<\/th>\r\n            <\/tr>\r\n            <tr>\r\n                <td><code>0<\/code><\/td>\r\n                <td><code>0<\/code><\/td>\r\n                <td><code>0<\/code><\/td>\r\n            <\/tr>\r\n            <tr>\r\n                <td><code>0<\/code><\/td>\r\n                <td><code>1<\/code><\/td>\r\n                <td><code>1<\/code><\/td>\r\n            <\/tr>\r\n            <tr>\r\n                <td><code>1<\/code><\/td>\r\n                <td><code>0<\/code><\/td>\r\n                <td><code>1<\/code><\/td>\r\n            <\/tr>\r\n            <tr>\r\n                <td><code>1<\/code><\/td>\r\n                <td><code>1<\/code><\/td>\r\n                <td><code>1<\/code><\/td>\r\n            <\/tr>\r\n        <\/table>\r\n    <\/div>\r\n<\/p>\r\n\r\n<h3>\r\n    AND gate\r\n<\/h3>\r\n<p>\r\n    The AND gate, is represented by the Boolean algebra operator &#8216;\\(\\cdot\\)&#8217;. Its output is <code>1<\/code> when both inputs are <code>1<\/code>, otherwise it is <code>0<\/code>.\r\n\r\n    <div class=\"flex-container tight\">\r\n        <figure>\r\n            <a class=\"hide-anchor fancybox\"><img loading=\"lazy\" style=\"margin-right: 20px;\" class=\"wp-image-16912\" title=\"(c) Copyright 2016-2022 Coert Vonk\" src=\"https:\/\/coertvonk.com\/wp-content\/uploads\/gates-and-symbol.png\" alt=\"(c) Copyright 2016-2022, Coert Vonk\" width=\"144\" height=\"69\" \/><\/a>\r\n            <figcaption>AND gate<\/figcaption>\r\n        <\/figure>\r\n        <table class=\"logic\">\r\n            <tr>\r\n                <th>\\(A\\)<\/th>\r\n                <th>\\(B\\)<\/th>\r\n                <th>\\(A\\cdot B\\)<\/th>\r\n            <\/tr>\r\n            <tr>\r\n                <td><code>0<\/code><\/td>\r\n                <td><code>0<\/code><\/td>\r\n                <td><code>0<\/code><\/td>\r\n            <\/tr>\r\n            <tr>\r\n                <td><code>0<\/code><\/td>\r\n                <td><code>1<\/code><\/td>\r\n                <td><code>0<\/code><\/td>\r\n            <\/tr>\r\n            <tr>\r\n                <td><code>1<\/code><\/td>\r\n                <td><code>0<\/code><\/td>\r\n                <td><code>0<\/code><\/td>\r\n            <\/tr>\r\n            <tr>\r\n                <td><code>1<\/code><\/td>\r\n                <td><code>1<\/code><\/td>\r\n                <td><code>1<\/code><\/td>\r\n            <\/tr>\r\n        <\/table>\r\n    <\/div>\r\n<\/p>\r\n\r\n<h3>\r\n    XOR gate\r\n<\/h3>\r\n<p>\r\n    The eXclusive OR gate (XOR) is represented by the symbol \\(\\oplus\\).\r\n\r\n    <div class=\"flex-container tight\">\r\n        <figure>\r\n            <a class=\"hide-anchor fancybox\" href=\"\/wp-content\/uploads\/gates-xor-symbol.png\"><img loading=\"lazy\" style=\"margin-right: 20px;\" class=\"wp-image-16937\" title=\"(c) Copyright 2016-2022 Coert Vonk\" src=\"https:\/\/coertvonk.com\/wp-content\/uploads\/gates-xor-symbol.png\" alt=\"(c) Copyright 2016-2022, Coert Vonk\" width=\"145\" height=\"69\" \/><\/a>\r\n            <figcaption>XOR gate<\/figcaption>\r\n        <\/figure>\r\n        <table class=\"logic\">\r\n            <tr>\r\n                <th>\\(A\\)<\/th>\r\n                <th>\\(B\\)<\/th>\r\n                <th>\\(A \\oplus B\\)<\/th>\r\n            <\/tr>\r\n            <tr>\r\n                <td><code>0<\/code><\/td>\r\n                <td><code>0<\/code><\/td>\r\n                <td><code>0<\/code><\/td>\r\n            <\/tr>\r\n            <tr>\r\n                <td><code>0<\/code><\/td>\r\n                <td><code>1<\/code><\/td>\r\n                <td><code>1<\/code><\/td>\r\n            <\/tr>\r\n            <tr>\r\n                <td><code>1<\/code><\/td>\r\n                <td><code>0<\/code><\/td>\r\n                <td><code>1<\/code><\/td>\r\n            <\/tr>\r\n            <tr>\r\n                <td><code>1<\/code><\/td>\r\n                <td><code>1<\/code><\/td>\r\n                <td><code>0<\/code><\/td>\r\n            <\/tr>\r\n        <\/table>\r\n    <\/div>\r\n<\/p>\r\n\r\n<h3>\r\n    NOT gate\r\n<\/h3>\r\n<p>\r\n    The inverter gate (NOT) represented by a bar above as in \\(\\overline{A}\\).\r\n\r\n    <div class=\"flex-container tight\">\r\n        <figure>\r\n            <a class=\"hide-anchor fancybox\" href=\"\/wp-content\/uploads\/gates-not-symbol.png\"><img style=\"margin-right: 20px;\" class=\"wp-image-16938\" title=\"(c) Copyright 2016-2022 Coert Vonk\" src=\"https:\/\/coertvonk.com\/wp-content\/uploads\/gates-not-symbol.png\" alt=\"(c) Copyright 2016-2022, Coert Vonk\" width=\"132\" \/><\/a>\r\n            <figcaption>NOT gate<\/figcaption>\r\n        <\/figure>\r\n        <table class=\"logic\">\r\n            <tr>\r\n                <th>\\(A\\)<\/th>\r\n                <th>\\(\\overline A\\)<\/th>\r\n            <\/tr>\r\n            <tr>\r\n                <td><code>0<\/code><\/td>\r\n                <td><code>1<\/code><\/td>\r\n            <\/tr>\r\n            <tr>\r\n                <td><code>1<\/code><\/td>\r\n                <td><code>0<\/code><\/td>\r\n            <\/tr>\r\n        <\/table>\r\n    <\/div>\r\n<\/p>\r\n\r\n<h3>\r\n    NOR and NAND gate\r\n<\/h3>\r\n<p>\r\n    At times, an OR gate is combined with an inverter to form Not-OR, or NOR for short. The table below shows this gate and its truth tables.\r\n\r\n    <div class=\"flex-container tight\">\r\n        <figure>\r\n            <a class=\"hide-anchor fancybox\" href=\"\/wp-content\/uploads\/gates-nor-symbol.png\"><img loading=\"lazy\" style=\"margin-right: 20px;\" class=\"wp-image-16939\" title=\"(c) Copyright 2016-2022 Coert Vonk\" src=\"https:\/\/coertvonk.com\/wp-content\/uploads\/gates-nor-symbol.png\" alt=\"(c) Copyright 2016-2022, Coert Vonk\" width=\"150\" height=\"69\" \/><\/a>\r\n            <figcaption>NOR gate<\/figcaption>\r\n        <\/figure>\r\n        <table class=\"logic\">\r\n            <tr>\r\n                <th>\\(A\\)<\/th>\r\n                <th>\\(B\\)<\/th>\r\n                <th>\\(\\overline{A+B}\\)<\/th>\r\n            <\/tr>\r\n            <tr>\r\n                <td><code>0<\/code><\/td>\r\n                <td><code>0<\/code><\/td>\r\n                <td><code>1<\/code><\/td>\r\n            <\/tr>\r\n            <tr>\r\n                <td><code>0<\/code><\/td>\r\n                <td><code>1<\/code><\/td>\r\n                <td><code>0<\/code><\/td>\r\n            <\/tr>\r\n            <tr>\r\n                <td><code>1<\/code><\/td>\r\n                <td><code>0<\/code><\/td>\r\n                <td><code>0<\/code><\/td>\r\n            <\/tr>\r\n            <tr>\r\n                <td><code>1<\/code><\/td>\r\n                <td><code>1<\/code><\/td>\r\n                <td><code>0<\/code><\/td>\r\n            <\/tr>\r\n        <\/table>\r\n    <\/div>\r\n<\/p>\r\n<p>\r\n    Other times, an AND gate is combined with an inverter to form to form Not-AND, or <b>NAND<\/b> for short.\r\n\r\n    <div class=\"flex-container tight\">\r\n        <figure>\r\n            <a class=\"hide-anchor fancybox\" href=\"\/wp-content\/uploads\/gates-nand-symbol.png\"><img loading=\"lazy\" style=\"margin-right: 20px;\" class=\"wp-image-16940\" title=\"(c) Copyright 2016-2022 Coert Vonk\" src=\"https:\/\/coertvonk.com\/wp-content\/uploads\/gates-nand-symbol.png\" alt=\"(c) Copyright 2016-2022, Coert Vonk\" width=\"144\" height=\"69\" \/><\/a>\r\n            <figcaption>NAND gate<\/figcaption>\r\n        <\/figure>\r\n        <table class=\"logic\">\r\n            <tr>\r\n                <th>\\(A\\)<\/th>\r\n                <th>\\(B\\)<\/th>\r\n                <th>\\(\\overline{A\\cdot B}\\)<\/th>\r\n            <\/tr>\r\n            <tr>\r\n                <td><code>0<\/code><\/td>\r\n                <td><code>0<\/code><\/td>\r\n                <td><code>1<\/code><\/td>\r\n            <\/tr>\r\n            <tr>\r\n                <td><code>0<\/code><\/td>\r\n                <td><code>1<\/code><\/td>\r\n                <td><code>1<\/code><\/td>\r\n            <\/tr>\r\n            <tr>\r\n                <td><code>1<\/code><\/td>\r\n                <td><code>0<\/code><\/td>\r\n                <td><code>1<\/code><\/td>\r\n            <\/tr>\r\n            <tr>\r\n                <td><code>1<\/code><\/td>\r\n                <td><code>1<\/code><\/td>\r\n                <td><code>0<\/code><\/td>\r\n            <\/tr>\r\n        <\/table>\r\n    <\/div>\r\n<\/p>\r\n\r\n<h2>\r\n    Semiconductor physics\r\n<\/h2>\r\n<p>\r\n    There are many different ways to implemented digital logic. Nazi Germany (1941) used a system with electro-mechanical relays to calculate artillery-firing tables. Two years later the US army built a vacuum tube based system to simulate the hydrogen bomb. Currently, digital systems are built using the semiconductors  we will discuss here.\r\n<\/p>\r\n<p>\r\n    Have you ever wondered about the jagged line on the right of the periodic table? It separates the metals (conductors) on the left from the non-metals (insulators) on the right. The elements creating the zigzag line share some properties of both conductors and insulators. These elements are called <em>semiconductors<\/em> or metalloids.\r\n    <div class=\"flex-container\">\r\n        <figure>\r\n            <a class=\"hide-anchor fancybox\" href=\"\/wp-content\/uploads\/semiconductors.png\"><img class=\"wp-image-16461\" src=\"https:\/\/coertvonk.com\/wp-content\/uploads\/semiconductors.png\" alt=\"http:\/\/www.ptable.com\/\" width=\"577\" srcset=\"https:\/\/coertvonk.com\/wp-content\/uploads\/semiconductors.png 743w, https:\/\/coertvonk.com\/wp-content\/uploads\/semiconductors-400x149.png 400w, https:\/\/coertvonk.com\/wp-content\/uploads\/semiconductors-250x93.png 250w, https:\/\/coertvonk.com\/wp-content\/uploads\/semiconductors-300x111.png 300w, https:\/\/coertvonk.com\/wp-content\/uploads\/semiconductors-350x130.png 350w, https:\/\/coertvonk.com\/wp-content\/uploads\/semiconductors-500x186.png 500w\" sizes=\"(max-width: 706px) 89vw, (max-width: 767px) 82vw, 740px\" \/>\r\n            <\/a>\r\n            <figcaption>Periodic table Illustration <a class=\"hide-anchor\" href=\"https:\/\/ptable.com\/\"><br \/>source: ptable.com<\/a><\/figcaption>\r\n        <\/figure>\r\n    <\/div>\r\n<\/p>\r\n<p>\r\n    Using these semiconductors, we can build the gates that we need for digital systems. For this discussion, we will focus building gates using the element silicon.\r\n<\/p>\r\n\r\n<h3>\r\n    Pure silicon\r\n<\/h3>\r\n<p>\r\n    Silicon is a a common semiconductor material. It has four electrons in the outer shell (valence shell). This causes it to form covalent bond with four neighboring atoms so that in its valence shell all eight electrons are present (as shown in the illustration below). These bonds hold the atoms together, making the element stable.\r\n    <div class=\"flex-container\">\r\n        <figure>\r\n            <a class=\"hide-anchor fancybox\" href=\"\/wp-content\/uploads\/covalentbond-si-01.png\"><img class=\"wp-image-16861\" title=\"(c) Copyright 2016-2022 Coert Vonk\" src=\"https:\/\/coertvonk.com\/wp-content\/uploads\/covalentbond-si-01.png\" alt=\"(c) Copyright 2016-2022, Coert Vonk\" width=\"220\" srcset=\"https:\/\/coertvonk.com\/wp-content\/uploads\/covalentbond-si-01.png 331w, https:\/\/coertvonk.com\/wp-content\/uploads\/covalentbond-si-01-250x242.png 250w, https:\/\/coertvonk.com\/wp-content\/uploads\/covalentbond-si-01-300x291.png 300w\" sizes=\"(max-width: 331px) 100vw, 331px\" \/>\r\n            <\/a>\r\n        <figcaption>Covalent bonds between Silicon atoms<\/figcaption>\r\n        <\/figure>\r\n    <\/div>\r\n<\/p>\r\n<p>\r\n    The bonds help form an orderly crystaline structure called a lattice. Because there are no free electrons, the material will not conduct electricity. The illustration above shows a simplified view of the lattice. The conductivity of the lattrice can be increased by adding very a small number (&lt;1 ppm) of impurities. Examples of such impurities are phosphorous and boron.\r\n<\/p>\r\n<h3>\r\n    N-type silicon\r\n<\/h3>\r\n<p>\r\n    Adding a tiny amount of phosphorous, which has five electrons in valence band, leaves an extra electron that can move easily. Four out of the five phosehorus&#8217; valence electrons bond with their neighboring silicon atoms.  This leaves one <em>free electron<\/em> that becomes mobile.\r\n<\/p>\r\n<p>\r\n    The resulting material is called an <em>n-type<\/em> because of the abundance of <em>negatively charged<\/em> electrons.\r\n\r\n    <div class=\"flex-container\">\r\n        <figure>\r\n            <a href=\"\/wp-content\/uploads\/covalentbond-p-01.png\"><img src=\"https:\/\/coertvonk.com\/wp-content\/uploads\/covalentbond-p-01.png\" alt=\"\" width=\"220\" class=\"size-full wp-image-16862\" srcset=\"https:\/\/coertvonk.com\/wp-content\/uploads\/covalentbond-p-01.png 331w, https:\/\/coertvonk.com\/wp-content\/uploads\/covalentbond-p-01-250x242.png 250w, https:\/\/coertvonk.com\/wp-content\/uploads\/covalentbond-p-01-300x291.png 300w\" sizes=\"(max-width: 331px) 100vw, 331px\" \/><\/a>\r\n            <figcaption>Variance shell in n-type material<\/figcaption>\r\n        <\/figure>\r\n        <figure>\r\n            <a href=\"\/wp-content\/uploads\/nptype-n-01.png\"><img src=\"https:\/\/coertvonk.com\/wp-content\/uploads\/nptype-n-01.png\" alt=\"\" width=\"220\" class=\"size-full wp-image-16867\" srcset=\"https:\/\/coertvonk.com\/wp-content\/uploads\/nptype-n-01.png 246w, https:\/\/coertvonk.com\/wp-content\/uploads\/nptype-n-01-244x250.png 244w\" sizes=\"(max-width: 246px) 100vw, 246px\" \/><\/a>\r\n            <figcaption>Simplified view of free electrons in n-type material<\/figcaption>\r\n        <\/figure>\r\n    <\/div>\r\n<\/p>\r\n<p>\r\n    When you apply a voltage over an n-type  material, electrons will move through the latticswork just as current would flow in a copper wire. The positive potential of a battery attracts the free electrons in the crystal. These electrons will leave the crystal and flow into the positive terminal of the battery. As electrons leave the lattice, electrons from the negative terminal of the battery will enter the lattice, completing the circuit.\r\n<\/p>\r\n<h3>\r\n    P-type silicon\r\n<\/h3>\r\n<p>\r\n    Boron has only three electrons in its valence band. Add a tiny amount of it to silicon only allows for the formation of three covalent bonds. This leaves a hole where an electron can go.\r\n<\/p>\r\n<p>\r\n    The hole can move if a neighboring electron fills the hole, thereby creating a new hole in the neighboring location. You can imagine a hole has missing a negatively charged electron. In other words, the hole has a <em>positive<\/em> charge.\r\n<\/p>\r\n<p>\r\n    The resulting material is called a <em>p-type<\/em> semiconductor.\r\n\r\n    <div class=\"flex-container\">\r\n        <figure>\r\n            <a href=\"\/wp-content\/uploads\/covalentbond-b-02.png\"><img src=\"https:\/\/coertvonk.com\/wp-content\/uploads\/covalentbond-b-02.png\" alt=\"\" width=\"210\" class=\"size-full wp-image-16870\" srcset=\"https:\/\/coertvonk.com\/wp-content\/uploads\/covalentbond-b-02.png 331w, https:\/\/coertvonk.com\/wp-content\/uploads\/covalentbond-b-02-250x242.png 250w, https:\/\/coertvonk.com\/wp-content\/uploads\/covalentbond-b-02-300x291.png 300w\" sizes=\"(max-width: 331px) 100vw, 331px\" \/><\/a>\r\n            <figcaption>Variance shell in p-type material<\/figcaption>\r\n        <\/figure>\r\n        <figure>\r\n            <a href=\"\/wp-content\/uploads\/nptype-p-01.png\"><img src=\"https:\/\/coertvonk.com\/wp-content\/uploads\/nptype-p-01.png\" alt=\"\" width=\"210\" class=\"size-full wp-image-16868\" srcset=\"https:\/\/coertvonk.com\/wp-content\/uploads\/nptype-p-01.png 246w, https:\/\/coertvonk.com\/wp-content\/uploads\/nptype-p-01-244x250.png 244w\" sizes=\"(max-width: 246px) 100vw, 246px\" \/><\/a>\r\n            <figcaption>Simplified view of holes in p-type material<\/figcaption>\r\n        <\/figure>\r\n    <\/div>\r\n<\/p>\r\n<p>\r\n    Conduction in the p-type material is by positive holes, instead of negative electrons. A hole moves from the positive terminal of the p-type material to the negative terminal. Electrons from the external circuit enter the negative terminal of the material and fill holes near this terminal. The positive terminal removes electrons from the covalent bonds, creating new holes.\r\n<\/p>\r\n<p>\r\n    This process continues as the steady stream of holes (hole current) moves toward the negative terminal.\r\n<\/p>\r\n<h3>\r\n    PN-junction\r\n<\/h3>\r\n<p>\r\n    The magic starts when you create a <em>PN-junction<\/em> by bringing a p-type and n-type material in close contact. In the interface layer, the electrons from the n-type material and the holes from the p-type attract and eliminate each other in a process called <em>recombination<\/em>. Because of the lack of free electrons and holes in this area, we call it the depletion region.\r\n\r\n    <div class=\"flex-container\">\r\n        <figure>\r\n            <a href=\"\/wp-content\/uploads\/diode-materials.svg\"><img src=\"https:\/\/coertvonk.com\/wp-content\/uploads\/diode-materials.svg\" alt=\"\" class=\"alignnone size-full wp-image-17029\" \/><\/a>\r\n            <figcaption>Diode materials<\/figcaption>\r\n        <\/figure>\r\n        <figure>\r\n            <a href=\"\/wp-content\/uploads\/diode-recombination.svg\"><img src=\"https:\/\/coertvonk.com\/wp-content\/uploads\/diode-recombination.svg\" alt=\"\" class=\"alignnone size-full wp-image-17033\" \/><\/a>\r\n            <figcaption>Recombination at the PN-junction<\/figcaption>\r\n        <\/figure>\r\n    <\/div>\r\n<\/p>\r\n<p>\r\n    The loss of an electron from the n-type material leaves a positive ion, while the loss of a hole from the p-type material leaves a negative ion. The crystal lattice structure keeps these charged ions in place, creating an electrostatic field across the junction.\r\n<\/p>\r\n<p>\r\n    This continues until the electric field from the negatively charged ions in the p-type material gets so strong that it repels the free electrons from the n-type material. In other words, the recombination of electrons and holes across the junction continues until the electrostatic field reaches the point where the electrons and holes no longer have enough energy to overcome it. At this point, an equilibrium is established. For all practical purposes, the movement of carriers across the junction ceases.\r\n<\/p>\r\n<p>\r\n    This so called depletion layer has no free electrons or holes, and consequently does not conduct electricity. At the depletion layer, the ions in the n and p-type materials cause a respectively positive and negative charge. This potential difference is typically measures 0.65 volts for silicon. In effect, the n-type material has become positive compared to the p-type.\r\n<\/p>\r\n<p>\r\n    If there were a free electron at the junction barrier, it will now require extra energy to cross the depletion region.\r\n<\/p>\r\n<h3>\r\n    PN-junction diode\r\n<\/h3>\r\n<p>\r\n    This pn-junction makes a <em>diode<\/em> that <em>conducts<\/em> electrical current in one direction, and <em>blocks<\/em> current in the other direction. We will explain this by applying a bias voltage over the diode visualized with a battery. The energy from the battery will affect the depletion zone shown in white. \r\n<\/p>\r\n<p>\r\n    The symbol and some samples of diodes are shown below.\r\n\r\n    <div class=\"flex-container\">\r\n        <figure>\r\n            <a href=\"\/wp-content\/uploads\/symbol-diode.svg\"><img src=\"https:\/\/coertvonk.com\/wp-content\/uploads\/symbol-diode.svg\" alt=\"\" class=\"alignnone size-full wp-image-17051\" \/><\/a>\r\n            <figcaption>Diode symbol<\/figcaption>\r\n        <\/figure>\r\n        <figure>\r\n            <a href=\"\/wp-content\/uploads\/fluke-diodes.jpg\"><img loading=\"lazy\" src=\"https:\/\/coertvonk.com\/wp-content\/uploads\/fluke-diodes-400x201.jpg\" alt=\"\" width=\"400\" height=\"201\" class=\"size-medium wp-image-17052\" srcset=\"https:\/\/coertvonk.com\/wp-content\/uploads\/fluke-diodes-400x201.jpg 400w, https:\/\/coertvonk.com\/wp-content\/uploads\/fluke-diodes-250x126.jpg 250w, https:\/\/coertvonk.com\/wp-content\/uploads\/fluke-diodes-300x151.jpg 300w, https:\/\/coertvonk.com\/wp-content\/uploads\/fluke-diodes-350x176.jpg 350w, https:\/\/coertvonk.com\/wp-content\/uploads\/fluke-diodes-500x252.jpg 500w, https:\/\/coertvonk.com\/wp-content\/uploads\/fluke-diodes.jpg 715w\" sizes=\"(max-width: 400px) 100vw, 400px\" \/><\/a>\r\n            <figcaption>Various diodes<br \/>Source: <a class=\"hideAnchor\" href=\"https:\/\/www.fluke.com\/en-us\/learn\/blog\/electrical\/what-is-a-diode\">fluke.com<\/a><\/figcaption>\r\n        <\/figure>\r\n    <\/div>\r\n<\/p>\r\n<p>\r\n    Reverse <em>bias<\/em> occurs when we apply a negative voltage, as shown below on the left. The free electrons in the n-region are pulled to the <strong><span style=\"color: #ff0000;\"><code>+<\/code><\/span><\/strong> terminal of the battery and the holes in the p-type region are pulled to the <strong><code>-<\/code><\/strong> terminal. With both charge carriers pulled away from the junction, the depletion layer widensm and the diode will conduct electricity even less.\r\n\r\n    <div class=\"flex-container\">\r\n        <figure>\r\n            <a href=\"\/wp-content\/uploads\/diode-reverse-bias.svg\"><img src=\"https:\/\/coertvonk.com\/wp-content\/uploads\/diode-reverse-bias.svg\" alt=\"(c) Copyright Coert Vonk. All rights reserved.\" class=\"alignnone size-full wp-image-17031\" \/><\/a>\r\n            <figcaption>PN-junction in reverse bias<\/figcaption>\r\n        <\/figure>\r\n        <figure>\r\n            <a href=\"\/wp-content\/uploads\/diode-forward-bias.svg\"><img src=\"https:\/\/coertvonk.com\/wp-content\/uploads\/diode-forward-bias.svg\" alt=\"(c) Copyright Coert Vonk. All rights reserved.\" class=\"alignnone size-full wp-image-17032\" \/><\/a>\r\n            <figcaption>PN-junction in forward bias<\/figcaption>\r\n        <\/figure>\r\n    <\/div>\r\n<\/p>\r\n<p>\r\n    When we reverse the battery, the diode is in <em>forward bias<\/em>, as shown above on the right. The free electrons in the n-region are attracted to the <strong><code>+<\/code><\/strong> terminal, and the holes in the p-type region are attracted to the electrons on the <strong><span style=\"color: #0000ff;\"><code>-<\/code><\/span><\/strong> terminal. With both the electrons and holes pulled towards the junction, the depletion layer gets very thin. Once enough voltage is applied, the diode starts conducting and electrons and holes flow freely with minimum resistance. This threshold voltage \\(U_{th}\\) is about 0.65 volts for silicon diodes.\r\n\r\n    <div class=\"flex-container\">\r\n        <figure>\r\n            <a href=\"\/wp-content\/uploads\/semiconductor-diode-characteristic.svg\"><img src=\"https:\/\/coertvonk.com\/wp-content\/uploads\/semiconductor-diode-characteristic.svg\" alt=\"\" class=\"alignnone size-full wp-image-16887\" width=\"300\" \/><\/a>\r\n            <figcaption>Characteristic voltage-current curve<\/figcaption>\r\n        <\/figure>\r\n        <figure>\r\n            <a href=\"\/wp-content\/uploads\/0287b7300dc874d97ad6f66c14230251.media_.900x603.jpg\"><img src=\"https:\/\/coertvonk.com\/wp-content\/uploads\/0287b7300dc874d97ad6f66c14230251.media_.900x603-400x268.jpg\" alt=\"\" class=\"size-medium wp-image-16457\" width=\"220\" srcset=\"https:\/\/coertvonk.com\/wp-content\/uploads\/0287b7300dc874d97ad6f66c14230251.media_.900x603-400x268.jpg 400w, https:\/\/coertvonk.com\/wp-content\/uploads\/0287b7300dc874d97ad6f66c14230251.media_.900x603-768x515.jpg 768w, https:\/\/coertvonk.com\/wp-content\/uploads\/0287b7300dc874d97ad6f66c14230251.media_.900x603-250x168.jpg 250w, https:\/\/coertvonk.com\/wp-content\/uploads\/0287b7300dc874d97ad6f66c14230251.media_.900x603-300x201.jpg 300w, https:\/\/coertvonk.com\/wp-content\/uploads\/0287b7300dc874d97ad6f66c14230251.media_.900x603-350x235.jpg 350w, https:\/\/coertvonk.com\/wp-content\/uploads\/0287b7300dc874d97ad6f66c14230251.media_.900x603-500x335.jpg 500w, https:\/\/coertvonk.com\/wp-content\/uploads\/0287b7300dc874d97ad6f66c14230251.media_.900x603-750x503.jpg 750w, https:\/\/coertvonk.com\/wp-content\/uploads\/0287b7300dc874d97ad6f66c14230251.media_.900x603.jpg 900w\" sizes=\"(max-width: 400px) 100vw, 400px\" \/><\/a>\r\n            <figcaption>Scope used as diode tracer<br \/>Source: <a class=\"hideAnchor\" href=\"https:\/\/web.archive.org\/web\/20160811015604\/http:\/\/www.experimentalistsanonymous.com\/ve3wwg\/doku.php?id=simple_diode_tracer\">experimentalistsanonymous.com<\/a><\/figcaption>\r\n        <\/figure>\r\n    <\/div>\r\n<\/p>\r\n<p>\r\n    With the two opposite flow of electrons and holes, some will eventually recombine. An electron will fall from a higher energy level to a the lower energy level of the hole. This leads to energy beging released in the form of a photon. \r\n<\/p>\r\n<p>\r\n    According to quantum theory, the energy of a photon is the product of frequency \\(f\\) of electromagnetic radiation and the Planck constant \\(\\hbar\\). The frequency is the quotient of the speed of light \\(c\\) and the wavelength \\(\\lambda\\).\r\n<\/p>\r\n<p>\r\n    In silicon or germanium diodes, the wavelength corresponds to infrared radiation (heat). For Light Emitting Diodes (LEDs), the p and n-type materials are chosen so that the energy is released as visible light.\r\n    <div class=\"flex-container\">\r\n        $$\r\n            \\left.\r\n                \\begin{align}\r\n                    E_g&#038;=\\hbar\\ f\\nonumber\\\\\r\n                    f&#038;=\\frac{c}{\\lambda}\\nonumber\r\n                \\end{align}\r\n            \\right\\}\r\n            \\implies\\ \\lambda=\\frac{\\hbar\\ c}{E_g}\r\n        $$\r\n    <\/div>\r\n<\/p>\r\n<p>\r\n    When we plot the current as a function of the bias voltage, we get the characteristic graph shown above. From the graph, we see that the diode has a very small leak current in reverse bias, and starts conducting once the forward bias surpasses the threshold voltage \\(U_{th}\\).\r\n    <div class=\"flex-container\">\r\n        <figure>\r\n            <a class=\"hide-anchor fancybox\" href=\"\/wp-content\/uploads\/DR-logic-straight.svg\"><img class=\"wp-image-16966 size-full\" src=\"https:\/\/coertvonk.com\/wp-content\/uploads\/DR-logic-straight.svg\" alt=\"\" width=\"250\" \/><\/a>\r\n            <figcaption>Diode with current limiting resistor<\/figcaption>\r\n        <\/figure>\r\n    <\/div>\r\n<\/p>\r\n<p>\r\n    Using an AC signal generator and diode-resistor circuit, an xy-plot on an oscilloscope can visualize this. The voltage over the resistor is representative of the current through the diode.\r\n<\/p>\r\n\r\n<h2>\r\n    Diode-resistor logic (DRL)\r\n<\/h2>\r\n\r\n<p>\r\n    By combining diodes with resistors, we can create logic gates. In these, the diodes act as electrically operated switches. The following examples assume TTL levels, where an input value of 0 to 0.8 volts is recognized as a logic <code>0<\/code>, and 2 to 5 volts is recognized as <code>1<\/code>.\r\n    <div class=\"flex-container\">\r\n        <figure>\r\n            <a class=\"hide-anchor fancybox\" href=\"\/wp-content\/uploads\/TTL-levels2.png\"><img class=\"size-full wp-image-3655\" src=\"https:\/\/coertvonk.com\/wp-content\/uploads\/TTL-levels2.png\" alt=\"\" width=\"260\" \/><\/a>\r\n            <figcaption>TTL voltage levels<\/figcaption>\r\n        <\/figure>\r\n    <\/div>\r\n<\/p>\r\n\r\n<h3>\r\n    OR Gate in DRL\r\n<\/h3>\r\n\r\n<p>\r\n    If at least one of the inputs is a logic <code>1<\/code> (5 V), the output will be a logic <code>1<\/code>. Otherwise, the output will be a logic <code>0<\/code>. In Boolean algebra that is written as \\(X=A+B\\)<em>.<\/em>\r\n    <div class=\"flex-container\">\r\n        <figure>\r\n            <a href=\"\/wp-content\/uploads\/DR-logic-2OR.svg\"><img class=\"wp-image-16967 size-full\" src=\"https:\/\/coertvonk.com\/wp-content\/uploads\/DR-logic-2OR.svg\" alt=\"\" width=\"250\" \/><\/a>\r\n            <figcaption>OR gate in DLR<\/figcaption>\r\n        <\/figure>\r\n    <\/div>\r\n<\/p>\r\n<p>\r\n    A logic OR-gate can be built using two diodes and a pull-down resistor as shown above. The 1N4148 is a common switching diode. If both inputs are logic <code>0<\/code>, then the resistor will pull the output to ground (logic <code>0<\/code>). If either input is a logic <code>1<\/code>, the resistor limits the current through the diode. In that case, the output will be 5 volts minus the diode voltage drop. This is considered a logical <code>1<\/code>.\r\n<\/p>\r\n<p>\r\n    In the <a href=\"http:\/\/falstad.com\/circuit\/circuitjs.html?cct=$+1+0.000005+1.0312258501325766+64+5+50%0Ar+176+160+176+64+0+10000%0AL+96+32+48+32+0+0+false+5+0%0AM+176+32+240+32+0+2.5%0Ag+176+160+176+192+0%0Ad+96+32+144+32+1+0.805904783%0Ad+96+64+144+64+1+0.805904783%0AL+96+64+48+64+0+0+false+5+0%0Aw+176+32+144+32+0%0Aw+144+64+176+64+0%0Aw+176+64+176+32+0%0Ao+2+64+0+2082+0.0000762939453125+0.00009765625+0+-1+0%0A\" target=\"_blank\" rel=\"noopener\">simulation<\/a>, click on an input on the left to toggle its state. The circuit is at rest when both inputs are Low (0 V). In this case, the resistor pulls the output down to 0 volts. When either input level is high, current flows through the diode and the resistor. The diode is in forward bias with a voltage drop of about 0.65 volts. Consequently, the output will be 5 &#8211; 0.65 volts, which is recognized as logic <code>1<\/code>.\r\n<\/p>\r\n\r\n<h3>\r\n    AND Gate in DRL\r\n<\/h3>\r\n\r\n<p>\r\n    If both inputs are logic <code>1<\/code> (5 V), the output will be a logic <code>1<\/code>. Otherwise, the output will be logic <code>0<\/code>. In Boolean algebra this is written as <em>X = A \u00b7 B.<\/em>\r\n    <div class=\"flex-container\">\r\n        <figure>\r\n            <a class=\"hide-anchor fancybox\" href=\"\/wp-content\/uploads\/DR-logic-2AND.svg\"><img class=\"wp-image-16968\" title=\"(c) Copyright 2016-2022 Coert Vonk\" src=\"https:\/\/coertvonk.com\/wp-content\/uploads\/DR-logic-2AND.svg\" alt=\"(c) Copyright 2016-2022, Coert Vonk\" width=\"250\" \/><\/a>\r\n            <figcaption>AND gate in DRL<\/figcaption>\r\n        <\/figure>\r\n    <\/div>\r\n<\/p>\r\n<p>\r\n    A OR gate can be made as shown in the schematic above. If both inputs are logic <code>0<\/code>, current will flow through the diode, making the output equal to the diode voltage drop (0.65 V), a logic <code>0<\/code>. Otherwise, the resister will pull the output to 5 volts, a logical <code>1<\/code>.\r\n<\/p>\r\n<p>\r\n    In the <a href=\"http:\/\/falstad.com\/circuit\/circuitjs.html?cct=$+1+0.000005+1.0312258501325766+64+5+50%0Ar+160+160+160+64+0+10000%0AL+80+32+32+32+0+1+false+5+0%0AM+160+32+224+32+0+2.5%0Ag+160+160+160+192+0%0Ad+80+32+128+32+1+0.7000000000000001%0Ad+80+64+128+64+1+0.805904783%0AL+80+64+32+64+0+0+false+5+0%0Aw+160+32+128+32+0%0Aw+128+64+160+64+0%0Aw+160+64+160+32+0%0Ao+2+64+0+2082+5+0.00009765625+0+-1+0%0A\" target=\"_blank\" rel=\"noopener\">simulation<\/a>, click on an input on the left to toggle its state. The circuit is at rest when both inputs are logic <code>1<\/code> (5 V). In this case, the resistor pulls the output up to 5 volts. When either or both inputs are logic <code>0<\/code>, current flows through the resistor and diode. The diode is in forward bias with a voltage drop of about 0.65 volts. Consequently, the output will be 0.65 volts above the input value of 0 volts, what is recognized as logic <code>0<\/code>.\r\n<\/p>\r\n\r\n<h3>\r\n    Combining gates in DRL\r\n<\/h3>\r\n\r\n<p>\r\n    As we have seen, the output voltage levels of the single gates were a little off from the ideal levels of 0 and 5 volts. The circuit below cascades 2 OR gates with one AND gate to build the Boolean expression \\(X=(A+B)\\cdot(C+D)\\).\r\n    <div class=\"flex-container\">\r\n        <figure>\r\n        <a class=\"hide-anchor fancybox\" href=\"\/wp-content\/uploads\/DR-logic-2OR-AND.svg\">\r\n            <img class=\"wp-image-16969\" title=\"(c) Copyright 2016-2022 Coert Vonk\" src=\"https:\/\/coertvonk.com\/wp-content\/uploads\/DR-logic-2OR-AND.svg\" alt=\"(c) Copyright 2016-2022, Coert Vonk\" width=\"300\" \/>\r\n        <\/a>\r\n        <figcaption>Double OR to AND gates in DRL<\/figcaption><\/figure>\r\n    <\/div>\r\n<\/p>\r\n<p>\r\n    <a href=\"http:\/\/falstad.com\/circuit\/circuitjs.html?cct=$+1+0.000005+1.0312258501325766+64+5+50%0Ar+144+336+144+256+0+10000%0AL+80+128+32+128+0+0+false+5+0%0AM+304+208+368+208+0+2.5%0Ag+144+336+144+368+0%0Ad+80+128+128+128+1+0.9%0AL+80+160+32+160+0+0+false+5+0%0AL+80+208+32+208+0+0+false+5+0%0AL+80+256+32+256+0+0+false+5+0%0Ad+80+160+128+160+1+0.9%0Ad+80+208+128+208+1+0.9%0Ad+80+256+128+256+1+0.9%0Ar+192+336+192+240+0+10000%0Ag+192+336+192+368+0%0Ad+304+208+224+208+1+0.9%0Ad+304+160+224+160+1+0.9%0Aw+128+208+144+208+0%0Aw+144+208+144+256+0%0Aw+144+208+224+208+0%0Aw+128+128+144+128+0%0Aw+128+160+144+160+0%0Aw+192+240+192+160+0%0Aw+192+160+224+160+0%0Aw+144+128+144+160+0%0Aw+144+160+192+160+0%0Ar+304+160+304+64+0+10000%0Aw+304+160+304+208+0%0AR+304+64+304+32+0+0+40+5+0+0+0.5%0Aw+128+256+144+256+0%0Ao+2+64+0+2082+5+0.00009765625+0+-1+0%0A\" target=\"_blank\" rel=\"noopener\">Simulating<\/a> this circuit reveals a problem when the output should be <code>0<\/code>. The circuit in effect acts as a voltage divider, where the current from the pull-up resistor splits over the two diodes and flows to ground over both pull-down resistors. Output voltage \\(U_x\\) follows from the current through the pull-up resistor \\(I_{u}\\):\r\n    <div class=\"scale-font\">\r\n        $$\r\n            \\newcommand{\\parallelsum}{\\mathbin{\\!\/\\mkern-5mu\/\\!}}\r\n            \\left.\r\n                \\begin{align}\r\n                    I_{u} &#038;= \\frac{5 &#8211; 0.65}{10\\mathrm k + 10\\mathrm k \\parallelsum 10\\mathrm k} = \\frac{4.35}{15\\mathrm k} \\nonumber \\\\\r\n                    U_X&#038;=5 &#8211; I_{u}\\cdot 10\\mathrm{k} \\nonumber\r\n                \\end{align}\r\n            \\right\\}\r\n            \\implies U_X = 5 &#8211; \\frac{4.35}{15\\cancel{\\mathrm{k}}}\\times10\\cancel{\\mathrm{k}}=2.1\\ \\mathrm V\r\n        $$\r\n    <\/div>\r\n<\/p>\r\n<p>\r\n    Simulation confirms that combining the gates causes a problem where the output should be a logical <code>0<\/code> as shown below on the left. We can improve this specific circuit by increasing the pull-up resistor to \\(470\\ \\mathrm{k\\Omega}\\). I will spare you the math, and simply hover over the \\(X\\) wire in the <a href=\"http:\/\/falstad.com\/circuit\/circuitjs.html?cct=$+1+0.000005+1.0312258501325766+64+5+50%0Ar+144+336+144+256+0+10000%0AL+80+128+32+128+0+0+false+5+0%0AM+304+208+368+208+0+2.5%0Ag+144+336+144+368+0%0Ad+80+128+128+128+1+0.9%0AL+80+160+32+160+0+0+false+5+0%0AL+80+208+32+208+0+0+false+5+0%0AL+80+256+32+256+0+0+false+5+0%0Ad+80+160+128+160+1+0.9%0Ad+80+208+128+208+1+0.9%0Ad+80+256+128+256+1+0.9%0Ar+192+336+192+240+0+10000%0Ag+192+336+192+368+0%0Ad+304+208+224+208+1+0.9%0Ad+304+160+224+160+1+0.9%0Aw+128+208+144+208+0%0Aw+144+208+144+256+0%0Aw+144+208+224+208+0%0Aw+128+128+144+128+0%0Aw+128+160+144+160+0%0Aw+192+240+192+160+0%0Aw+192+160+224+160+0%0Aw+144+128+144+160+0%0Aw+144+160+192+160+0%0Ar+304+160+304+64+0+470000%0Aw+304+160+304+208+0%0AR+304+64+304+32+0+0+40+5+0+0+0.5%0Aw+128+256+144+256+0%0Ao+2+64+0+2082+5+0.00009765625+0+-1+0%0A\" target=\"_blank\" rel=\"noopener\">simulation<\/a> to reveal the output voltage values . Now, all these levels are within the correct TTL range as shown below on the right.\r\n\r\n    <div class=\"flex-container tight\">\r\n        <table class=\"voltages\">\r\n            <caption align=\"bottom\">Simulated results before<\/caption>\r\n            <tr>\r\n                <th>\\(U_A\\)<\/th>\r\n                <th>\\(U_B\\)<\/th>\r\n                <th>\\(U_C\\)<\/th>\r\n                <th class=\"border-right\">\\(U_D\\)<\/th>\r\n                <th>\\(U_X\\)<\/th>\r\n            <\/tr>\r\n            <tr>\r\n                <td>0.00 V<\/td>\r\n                <td>0.00 V<\/td>\r\n                <td>0.00 V<\/td>\r\n                <td>0.00 V<\/td>\r\n                <td>2.10 V<\/td>\r\n            <\/tr>\r\n            <tr>\r\n                <td>0.00 V<\/td>\r\n                <td>5.00 V<\/td>\r\n                <td>0.00 V<\/td>\r\n                <td>0.00 V<\/td>\r\n                <td>2.83 V<\/td>\r\n            <\/tr>\r\n            <tr>\r\n                <td>5.00 V<\/td>\r\n                <td>0.00 V<\/td>\r\n                <td>5.00 V<\/td>\r\n                <td>0.00 V<\/td>\r\n                <td>4.88 V<\/td>\r\n            <\/tr>\r\n            <tr>\r\n                <td>5.00 V<\/td>\r\n                <td>5.00 V<\/td>\r\n                <td>5.00 V<\/td>\r\n                <td>5.00 V<\/td>\r\n                <td>4.90 V<\/td>\r\n            <\/tr>\r\n        <\/table>\r\n        <table class=\"voltages\">\r\n            <caption align=\"bottom\">Simulated results after<\/caption>\r\n            <tr>\r\n                <th>\\(U_A\\)<\/th>\r\n                <th>\\(U_B\\)<\/th>\r\n                <th>\\(U_C\\)<\/th>\r\n                <th>\\(U_D\\)<\/th>\r\n                <th>\\(U_X\\)<\/th>\r\n            <\/tr>\r\n            <tr>\r\n                <td>0&nbsp;V<\/td>\r\n                <td>0&nbsp;V<\/td>\r\n                <td>0&nbsp;V<\/td>\r\n                <td>0&nbsp;V<\/td>\r\n                <td>0.60&nbsp;V<\/td>\r\n            <\/tr>\r\n            <tr>\r\n                <td>0.00 V<\/td>\r\n                <td>5.00 V<\/td>\r\n                <td>0.00 V<\/td>\r\n                <td>0.00 V<\/td>\r\n                <td>0.67 V<\/td>\r\n            <\/tr>\r\n            <tr>\r\n                <td>5.00 V<\/td>\r\n                <td>0.00 V<\/td>\r\n                <td>5.00 V<\/td>\r\n                <td>0.00 V<\/td>\r\n                <td>4.79 V<\/td>\r\n            <\/tr>\r\n            <tr>\r\n                <td>5.00 V<\/td>\r\n                <td>5.00 V<\/td>\r\n                <td>5.00 V<\/td>\r\n                <td>5.00 V<\/td>\r\n                <td>4.81 V<\/td>\r\n            <\/tr>\r\n        <\/table>\r\n    <\/div>\r\n<\/p>\r\n<p>\r\n    <div class=\"continue-container no-print\">\r\n        <div class=\"continue-content\">\r\n            <div class=\"continue-text\">\r\n                The <a href=\"\/inquiries\/computer-math\/bipolar-junction-transistor-30704\">following chapter<\/a> will introduce the transistor and how it can be used to build improved logic gates.  When using resistor-diode logic, the voltage drop in the diodes and power dissipation in the resistors degrade the signal as it passes through the gates. As we will see on the next page, these problems solved by introducing another semiconductor: <em>the transistors<\/em>.\r\n            <\/div>\r\n        <\/div>\r\n    <\/div>    \r\n<\/p>\r\n","protected":false},"excerpt":{"rendered":"In chapter 3, we start with an introduction to digital logic, then dive into the semiconductor physics and finish with an implementation in diode-resistor logic","protected":false},"author":41,"featured_media":17715,"comment_status":"open","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"inline_featured_image":false,"_mi_skip_tracking":false},"categories":[401],"tags":[],"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v18.6 - https:\/\/yoast.com\/wordpress\/plugins\/seo\/ -->\n<title>Gates and diode-resistor logic - Coert Vonk<\/title>\n<meta name=\"description\" content=\"Introduction to digital logic, dives into the semiconductor physics and finishes with an implementation in diode-resistor logic.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Gates and diode-resistor logic - Coert Vonk\" \/>\n<meta property=\"og:description\" content=\"Introduction to digital logic, dives into the semiconductor physics and finishes with an implementation in diode-resistor logic.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701\" \/>\n<meta property=\"og:site_name\" content=\"Coert Vonk\" \/>\n<meta property=\"article:published_time\" content=\"2010-10-03T23:11:25+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2022-02-20T00:29:13+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/coertvonk.com\/wp-content\/uploads\/how-do-computers-do-math.png\" \/>\n\t<meta property=\"og:image:width\" content=\"212\" \/>\n\t<meta property=\"og:image:height\" content=\"196\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/png\" \/>\n<meta name=\"twitter:card\" content=\"summary\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Coert Vonk\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"12 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"WebSite\",\"@id\":\"https:\/\/coertvonk.com\/#website\",\"url\":\"https:\/\/coertvonk.com\/\",\"name\":\"Coert Vonk\",\"description\":\"Embedded Software Engineer\",\"publisher\":{\"@id\":\"https:\/\/coertvonk.com\/#\/schema\/person\/5eeda746b43b88312a0621fdc226c70e\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/coertvonk.com\/?s={search_term_string}\"},\"query-input\":\"required name=search_term_string\"}],\"inLanguage\":\"en-US\"},{\"@type\":\"ImageObject\",\"@id\":\"https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701#primaryimage\",\"inLanguage\":\"en-US\",\"url\":\"https:\/\/coertvonk.com\/wp-content\/uploads\/how-do-computers-do-math.png\",\"contentUrl\":\"https:\/\/coertvonk.com\/wp-content\/uploads\/how-do-computers-do-math.png\",\"width\":212,\"height\":196},{\"@type\":\"WebPage\",\"@id\":\"https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701#webpage\",\"url\":\"https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701\",\"name\":\"Gates and diode-resistor logic - Coert Vonk\",\"isPartOf\":{\"@id\":\"https:\/\/coertvonk.com\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701#primaryimage\"},\"datePublished\":\"2010-10-03T23:11:25+00:00\",\"dateModified\":\"2022-02-20T00:29:13+00:00\",\"description\":\"Introduction to digital logic, dives into the semiconductor physics and finishes with an implementation in diode-resistor logic.\",\"breadcrumb\":{\"@id\":\"https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701\"]}]},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Vonk Family\",\"item\":\"https:\/\/coertvonk.com\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Inquiries\",\"item\":\"https:\/\/coertvonk.com\/category\/inquiries\"},{\"@type\":\"ListItem\",\"position\":3,\"name\":\"How do computers do math?\",\"item\":\"https:\/\/coertvonk.com\/category\/inquiries\/computer-math\"},{\"@type\":\"ListItem\",\"position\":4,\"name\":\"Gates and diode-resistor logic\"}]},{\"@type\":\"Article\",\"@id\":\"https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701#article\",\"isPartOf\":{\"@id\":\"https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701#webpage\"},\"author\":{\"@id\":\"https:\/\/coertvonk.com\/#\/schema\/person\/5eeda746b43b88312a0621fdc226c70e\"},\"headline\":\"Gates and diode-resistor logic\",\"datePublished\":\"2010-10-03T23:11:25+00:00\",\"dateModified\":\"2022-02-20T00:29:13+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701#webpage\"},\"wordCount\":2323,\"commentCount\":0,\"publisher\":{\"@id\":\"https:\/\/coertvonk.com\/#\/schema\/person\/5eeda746b43b88312a0621fdc226c70e\"},\"image\":{\"@id\":\"https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701#primaryimage\"},\"thumbnailUrl\":\"https:\/\/coertvonk.com\/wp-content\/uploads\/how-do-computers-do-math.png\",\"articleSection\":[\"How do computers do math?\"],\"inLanguage\":\"en-US\"},{\"@type\":[\"Person\",\"Organization\"],\"@id\":\"https:\/\/coertvonk.com\/#\/schema\/person\/5eeda746b43b88312a0621fdc226c70e\",\"name\":\"Coert Vonk\",\"image\":{\"@type\":\"ImageObject\",\"@id\":\"https:\/\/coertvonk.com\/#personlogo\",\"inLanguage\":\"en-US\",\"url\":\"http:\/\/1.gravatar.com\/avatar\/193315b96c6661985694e2ecd91f2996?s=96&d=mm&r=g\",\"contentUrl\":\"http:\/\/1.gravatar.com\/avatar\/193315b96c6661985694e2ecd91f2996?s=96&d=mm&r=g\",\"caption\":\"Coert Vonk\"},\"logo\":{\"@id\":\"https:\/\/coertvonk.com\/#personlogo\"},\"description\":\"Passionately curious and stubbornly persistent. Enjoys to inspire and consult with others to exchange the poetry of logical ideas.\",\"sameAs\":[\"https:\/\/coertvonk.com\"],\"url\":\"https:\/\/coertvonk.com\/author\/cvonk\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Gates and diode-resistor logic - Coert Vonk","description":"Introduction to digital logic, dives into the semiconductor physics and finishes with an implementation in diode-resistor logic.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701","og_locale":"en_US","og_type":"article","og_title":"Gates and diode-resistor logic - Coert Vonk","og_description":"Introduction to digital logic, dives into the semiconductor physics and finishes with an implementation in diode-resistor logic.","og_url":"https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701","og_site_name":"Coert Vonk","article_published_time":"2010-10-03T23:11:25+00:00","article_modified_time":"2022-02-20T00:29:13+00:00","og_image":[{"width":212,"height":196,"url":"https:\/\/coertvonk.com\/wp-content\/uploads\/how-do-computers-do-math.png","type":"image\/png"}],"twitter_card":"summary","twitter_misc":{"Written by":"Coert Vonk","Est. reading time":"12 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"WebSite","@id":"https:\/\/coertvonk.com\/#website","url":"https:\/\/coertvonk.com\/","name":"Coert Vonk","description":"Embedded Software Engineer","publisher":{"@id":"https:\/\/coertvonk.com\/#\/schema\/person\/5eeda746b43b88312a0621fdc226c70e"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/coertvonk.com\/?s={search_term_string}"},"query-input":"required name=search_term_string"}],"inLanguage":"en-US"},{"@type":"ImageObject","@id":"https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701#primaryimage","inLanguage":"en-US","url":"https:\/\/coertvonk.com\/wp-content\/uploads\/how-do-computers-do-math.png","contentUrl":"https:\/\/coertvonk.com\/wp-content\/uploads\/how-do-computers-do-math.png","width":212,"height":196},{"@type":"WebPage","@id":"https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701#webpage","url":"https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701","name":"Gates and diode-resistor logic - Coert Vonk","isPartOf":{"@id":"https:\/\/coertvonk.com\/#website"},"primaryImageOfPage":{"@id":"https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701#primaryimage"},"datePublished":"2010-10-03T23:11:25+00:00","dateModified":"2022-02-20T00:29:13+00:00","description":"Introduction to digital logic, dives into the semiconductor physics and finishes with an implementation in diode-resistor logic.","breadcrumb":{"@id":"https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701"]}]},{"@type":"BreadcrumbList","@id":"https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Vonk Family","item":"https:\/\/coertvonk.com\/"},{"@type":"ListItem","position":2,"name":"Inquiries","item":"https:\/\/coertvonk.com\/category\/inquiries"},{"@type":"ListItem","position":3,"name":"How do computers do math?","item":"https:\/\/coertvonk.com\/category\/inquiries\/computer-math"},{"@type":"ListItem","position":4,"name":"Gates and diode-resistor logic"}]},{"@type":"Article","@id":"https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701#article","isPartOf":{"@id":"https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701#webpage"},"author":{"@id":"https:\/\/coertvonk.com\/#\/schema\/person\/5eeda746b43b88312a0621fdc226c70e"},"headline":"Gates and diode-resistor logic","datePublished":"2010-10-03T23:11:25+00:00","dateModified":"2022-02-20T00:29:13+00:00","mainEntityOfPage":{"@id":"https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701#webpage"},"wordCount":2323,"commentCount":0,"publisher":{"@id":"https:\/\/coertvonk.com\/#\/schema\/person\/5eeda746b43b88312a0621fdc226c70e"},"image":{"@id":"https:\/\/coertvonk.com\/inquiries\/computer-math\/diode-resistor-logic-30701#primaryimage"},"thumbnailUrl":"https:\/\/coertvonk.com\/wp-content\/uploads\/how-do-computers-do-math.png","articleSection":["How do computers do math?"],"inLanguage":"en-US"},{"@type":["Person","Organization"],"@id":"https:\/\/coertvonk.com\/#\/schema\/person\/5eeda746b43b88312a0621fdc226c70e","name":"Coert Vonk","image":{"@type":"ImageObject","@id":"https:\/\/coertvonk.com\/#personlogo","inLanguage":"en-US","url":"http:\/\/1.gravatar.com\/avatar\/193315b96c6661985694e2ecd91f2996?s=96&d=mm&r=g","contentUrl":"http:\/\/1.gravatar.com\/avatar\/193315b96c6661985694e2ecd91f2996?s=96&d=mm&r=g","caption":"Coert Vonk"},"logo":{"@id":"https:\/\/coertvonk.com\/#personlogo"},"description":"Passionately curious and stubbornly persistent. Enjoys to inspire and consult with others to exchange the poetry of logical ideas.","sameAs":["https:\/\/coertvonk.com"],"url":"https:\/\/coertvonk.com\/author\/cvonk"}]}},"_links":{"self":[{"href":"https:\/\/coertvonk.com\/wp-json\/wp\/v2\/posts\/30701"}],"collection":[{"href":"https:\/\/coertvonk.com\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/coertvonk.com\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/coertvonk.com\/wp-json\/wp\/v2\/users\/41"}],"replies":[{"embeddable":true,"href":"https:\/\/coertvonk.com\/wp-json\/wp\/v2\/comments?post=30701"}],"version-history":[{"count":10,"href":"https:\/\/coertvonk.com\/wp-json\/wp\/v2\/posts\/30701\/revisions"}],"predecessor-version":[{"id":31786,"href":"https:\/\/coertvonk.com\/wp-json\/wp\/v2\/posts\/30701\/revisions\/31786"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/coertvonk.com\/wp-json\/wp\/v2\/media\/17715"}],"wp:attachment":[{"href":"https:\/\/coertvonk.com\/wp-json\/wp\/v2\/media?parent=30701"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/coertvonk.com\/wp-json\/wp\/v2\/categories?post=30701"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/coertvonk.com\/wp-json\/wp\/v2\/tags?post=30701"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}