

================================================================
== Vivado HLS Report for 'yolo_acc_top'
================================================================
* Date:           Wed Jul 17 14:57:44 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        yolo_acc_fp_2019_64
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.033|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    2|  71570|    2|  71570|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+----------+-----------+-----------+--------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    | min |  max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+-----+-------+----------+-----------+-----------+--------+----------+
        |- Loop 1         |    0|  71568| 2 ~ 1136 |          -|          -| 0 ~ 63 |    no    |
        | + Loop 1.1      |    0|   1134|        18|          -|          -| 0 ~ 63 |    no    |
        |  ++ Loop 1.1.1  |   16|     16|         2|          -|          -|       8|    no    |
        +-----------------+-----+-------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 3 
5 --> 6 4 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 7 [2/2] (1.00ns)   --->   "%input_w_V_read = call i6 @_ssdm_op_Read.s_axilite.i6(i6 %input_w_V)"   --->   Operation 7 'read' 'input_w_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%input_h_V_read = call i6 @_ssdm_op_Read.s_axilite.i6(i6 %input_h_V)"   --->   Operation 8 'read' 'input_h_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 2.82>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %outStream_V_data), !map !78"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %inStream_b_V_data), !map !93"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %inStream_a_V_data), !map !106"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (1.00ns)   --->   "%input_w_V_read = call i6 @_ssdm_op_Read.s_axilite.i6(i6 %input_w_V)"   --->   Operation 12 'read' 'input_w_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_a_V_keep_V), !map !119"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_a_V_strb_V), !map !123"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_a_V_user_V), !map !127"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_a_V_last_V), !map !131"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_a_V_id_V), !map !135"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_a_V_dest_V), !map !139"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_b_V_keep_V), !map !143"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_b_V_strb_V), !map !147"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_b_V_user_V), !map !151"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_b_V_last_V), !map !155"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_b_V_id_V), !map !159"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_b_V_dest_V), !map !163"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V_keep_V), !map !167"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V_strb_V), !map !171"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !175"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !179"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !183"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !187"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6 %input_h_V), !map !191"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6 %input_w_V), !map !197"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @yolo_acc_top_str) nounwind"   --->   Operation 33 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6 %input_w_V, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:7]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6 %input_h_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:8]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:9]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %outStream_V_data, i8* %outStream_V_keep_V, i8* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:10]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %inStream_a_V_data, i8* %inStream_a_V_keep_V, i8* %inStream_a_V_strb_V, i2* %inStream_a_V_user_V, i1* %inStream_a_V_last_V, i5* %inStream_a_V_id_V, i6* %inStream_a_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:11]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %inStream_b_V_data, i8* %inStream_b_V_keep_V, i8* %inStream_b_V_strb_V, i2* %inStream_b_V_user_V, i1* %inStream_b_V_last_V, i5* %inStream_b_V_id_V, i6* %inStream_b_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:12]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1354 = zext i6 %input_w_V_read to i7" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:36]   --->   Operation 40 'zext' 'zext_ln1354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.82ns)   --->   "%add_ln1354 = add i7 %zext_ln1354, -1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:36]   --->   Operation 41 'add' 'add_ln1354' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1354_1 = zext i6 %input_h_V_read to i7" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:37]   --->   Operation 42 'zext' 'zext_ln1354_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.82ns)   --->   "%add_ln1354_1 = add i7 %zext_ln1354_1, -1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:37]   --->   Operation 43 'add' 'add_ln1354_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.76ns)   --->   "br label %.loopexit" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:14]   --->   Operation 44 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%i_op_assign = phi i6 [ 0, %0 ], [ %row_idx, %.loopexit.loopexit ]"   --->   Operation 45 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp eq i6 %i_op_assign, %input_h_V_read" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:14]   --->   Operation 46 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 63, i64 0)"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.82ns)   --->   "%row_idx = add i6 %i_op_assign, 1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:14]   --->   Operation 48 'add' 'row_idx' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %1, label %.preheader654.preheader" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:14]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1598 = zext i6 %i_op_assign to i7" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:16]   --->   Operation 50 'zext' 'zext_ln1598' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.48ns)   --->   "%icmp_ln35_2 = icmp ne i7 %zext_ln1598, %add_ln1354_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:35]   --->   Operation 51 'icmp' 'icmp_ln35_2' <Predicate = (!icmp_ln14)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.76ns)   --->   "br label %.preheader654" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:16]   --->   Operation 52 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "ret void" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:51]   --->   Operation 53 'ret' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.46>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i6 [ 0, %.preheader654.preheader ], [ %col_idx, %.preheader654.loopexit ]"   --->   Operation 54 'phi' 'i_op_assign_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.42ns)   --->   "%icmp_ln16 = icmp eq i6 %i_op_assign_1, %input_w_V_read" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:16]   --->   Operation 55 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 63, i64 0)"   --->   Operation 56 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.82ns)   --->   "%col_idx = add i6 %i_op_assign_1, 1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:16]   --->   Operation 57 'add' 'col_idx' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %.loopexit.loopexit, label %.preheader.preheader" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:16]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i6 %i_op_assign_1 to i7" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:18]   --->   Operation 59 'zext' 'zext_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.48ns)   --->   "%icmp_ln35_1 = icmp ne i7 %zext_ln18, %add_ln1354" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:35]   --->   Operation 60 'icmp' 'icmp_ln35_1' <Predicate = (!icmp_ln16)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.97ns)   --->   "%or_ln35 = or i1 %icmp_ln35_1, %icmp_ln35_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:35]   --->   Operation 61 'or' 'or_ln35' <Predicate = (!icmp_ln16)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.76ns)   --->   "br label %.preheader" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:18]   --->   Operation 62 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 63 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.03>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%input_ch_idx_0 = phi i4 [ %input_ch_idx, %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i148_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 64 'phi' 'input_ch_idx_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.30ns)   --->   "%icmp_ln18 = icmp eq i4 %input_ch_idx_0, -8" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:18]   --->   Operation 65 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 66 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.73ns)   --->   "%input_ch_idx = add i4 %input_ch_idx_0, 1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:18]   --->   Operation 67 'add' 'input_ch_idx' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %.preheader654.loopexit, label %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i148_ifconv" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:18]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_6 = call { i64, i8, i8, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %inStream_a_V_data, i8* %inStream_a_V_keep_V, i8* %inStream_a_V_strb_V, i2* %inStream_a_V_user_V, i1* %inStream_a_V_last_V, i5* %inStream_a_V_id_V, i6* %inStream_a_V_dest_V)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 69 'read' 'empty_6' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_6, 0" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 70 'extractvalue' 'tmp_data' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_6, 1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 71 'extractvalue' 'tmp_keep_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_6, 2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 72 'extractvalue' 'tmp_strb_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_6, 3" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 73 'extractvalue' 'tmp_user_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_6, 5" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 74 'extractvalue' 'tmp_id_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_6, 6" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 75 'extractvalue' 'tmp_dest_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%p_Val2_s = trunc i64 %tmp_data to i16" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 76 'trunc' 'p_Val2_s' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data, i32 16, i32 31)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 77 'partselect' 'p_Val2_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%p_Val2_8 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data, i32 32, i32 47)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 78 'partselect' 'p_Val2_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%p_Val2_13 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data, i32 48, i32 63)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 79 'partselect' 'p_Val2_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%empty_7 = call { i64, i8, i8, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %inStream_b_V_data, i8* %inStream_b_V_keep_V, i8* %inStream_b_V_strb_V, i2* %inStream_b_V_user_V, i1* %inStream_b_V_last_V, i5* %inStream_b_V_id_V, i6* %inStream_b_V_dest_V)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:24]   --->   Operation 80 'read' 'empty_7' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_data_1 = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_7, 0" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:24]   --->   Operation 81 'extractvalue' 'tmp_data_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%p_Val2_1 = trunc i64 %tmp_data_1 to i16" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:24]   --->   Operation 82 'trunc' 'p_Val2_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_1, i32 16, i32 31)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:24]   --->   Operation 83 'partselect' 'p_Val2_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%p_Val2_9 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_1, i32 32, i32 47)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:24]   --->   Operation 84 'partselect' 'p_Val2_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_1, i32 48, i32 63)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:24]   --->   Operation 85 'partselect' 'p_Val2_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %p_Val2_s to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 86 'sext' 'lhs_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %p_Val2_1 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 87 'sext' 'rhs_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (2.07ns)   --->   "%ret_V = add nsw i17 %lhs_V, %rhs_V" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 88 'add' 'ret_V' <Predicate = (!icmp_ln18)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V, i32 16)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 89 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (2.07ns)   --->   "%p_Val2_6 = add i16 %p_Val2_1, %p_Val2_s" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 90 'add' 'p_Val2_6' <Predicate = (!icmp_ln18)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 15)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 91 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_1, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 92 'xor' 'xor_ln786' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 93 'and' 'underflow' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_0_s)   --->   "%xor_ln340_4 = xor i1 %p_Result_s, %p_Result_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 94 'xor' 'xor_ln340_4' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_0_s)   --->   "%xor_ln340 = xor i1 %p_Result_s, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 95 'xor' 'xor_ln340' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_0_s)   --->   "%or_ln340 = or i1 %p_Result_1, %xor_ln340" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 96 'or' 'or_ln340' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_0_s)   --->   "%select_ln340 = select i1 %xor_ln340_4, i16 32767, i16 %p_Val2_6" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 97 'select' 'select_ln340' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow, i16 -32768, i16 %p_Val2_6" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 98 'select' 'select_ln388' <Predicate = (!icmp_ln18)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_data_sub_data_0_s = select i1 %or_ln340, i16 %select_ln340, i16 %select_ln388" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 99 'select' 'tmp_data_sub_data_0_s' <Predicate = (!icmp_ln18)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i16 %p_Val2_4 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 100 'sext' 'lhs_V_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i16 %p_Val2_5 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 101 'sext' 'rhs_V_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (2.07ns)   --->   "%ret_V_1 = add nsw i17 %lhs_V_1, %rhs_V_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 102 'add' 'ret_V_1' <Predicate = (!icmp_ln18)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_1, i32 16)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 103 'bitselect' 'p_Result_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (2.07ns)   --->   "%p_Val2_10 = add i16 %p_Val2_5, %p_Val2_4" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 104 'add' 'p_Val2_10' <Predicate = (!icmp_ln18)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_10, i32 15)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 105 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %p_Result_3, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 106 'xor' 'xor_ln786_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%underflow_1 = and i1 %p_Result_2, %xor_ln786_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 107 'and' 'underflow_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_1_s)   --->   "%xor_ln340_5 = xor i1 %p_Result_2, %p_Result_3" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 108 'xor' 'xor_ln340_5' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_1_s)   --->   "%xor_ln340_1 = xor i1 %p_Result_2, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 109 'xor' 'xor_ln340_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_1_s)   --->   "%or_ln340_1 = or i1 %p_Result_3, %xor_ln340_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 110 'or' 'or_ln340_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_1_s)   --->   "%select_ln340_1 = select i1 %xor_ln340_5, i16 32767, i16 %p_Val2_10" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 111 'select' 'select_ln340_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %underflow_1, i16 -32768, i16 %p_Val2_10" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 112 'select' 'select_ln388_1' <Predicate = (!icmp_ln18)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_data_sub_data_1_s = select i1 %or_ln340_1, i16 %select_ln340_1, i16 %select_ln388_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 113 'select' 'tmp_data_sub_data_1_s' <Predicate = (!icmp_ln18)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i16 %p_Val2_8 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 114 'sext' 'lhs_V_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i16 %p_Val2_9 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 115 'sext' 'rhs_V_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (2.07ns)   --->   "%ret_V_2 = add nsw i17 %lhs_V_2, %rhs_V_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 116 'add' 'ret_V_2' <Predicate = (!icmp_ln18)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_2, i32 16)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 117 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (2.07ns)   --->   "%p_Val2_12 = add i16 %p_Val2_9, %p_Val2_8" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 118 'add' 'p_Val2_12' <Predicate = (!icmp_ln18)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_12, i32 15)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 119 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_2 = xor i1 %p_Result_5, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 120 'xor' 'xor_ln786_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%underflow_2 = and i1 %p_Result_4, %xor_ln786_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 121 'and' 'underflow_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_2_s)   --->   "%xor_ln340_6 = xor i1 %p_Result_4, %p_Result_5" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 122 'xor' 'xor_ln340_6' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_2_s)   --->   "%xor_ln340_2 = xor i1 %p_Result_4, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 123 'xor' 'xor_ln340_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_2_s)   --->   "%or_ln340_2 = or i1 %p_Result_5, %xor_ln340_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 124 'or' 'or_ln340_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_2_s)   --->   "%select_ln340_2 = select i1 %xor_ln340_6, i16 32767, i16 %p_Val2_12" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 125 'select' 'select_ln340_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %underflow_2, i16 -32768, i16 %p_Val2_12" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 126 'select' 'select_ln388_2' <Predicate = (!icmp_ln18)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_data_sub_data_2_s = select i1 %or_ln340_2, i16 %select_ln340_2, i16 %select_ln388_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:28]   --->   Operation 127 'select' 'tmp_data_sub_data_2_s' <Predicate = (!icmp_ln18)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i16 %p_Val2_13 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 128 'sext' 'lhs_V_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i16 %p_Val2_2 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 129 'sext' 'rhs_V_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (2.07ns)   --->   "%ret_V_3 = add nsw i17 %lhs_V_3, %rhs_V_3" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 130 'add' 'ret_V_3' <Predicate = (!icmp_ln18)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_3, i32 16)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 131 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (2.07ns)   --->   "%p_Val2_15 = add i16 %p_Val2_2, %p_Val2_13" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 132 'add' 'p_Val2_15' <Predicate = (!icmp_ln18)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_15, i32 15)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 133 'bitselect' 'p_Result_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_3 = xor i1 %p_Result_7, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 134 'xor' 'xor_ln786_3' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%underflow_3 = and i1 %p_Result_6, %xor_ln786_3" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 135 'and' 'underflow_3' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_3_s)   --->   "%xor_ln340_7 = xor i1 %p_Result_6, %p_Result_7" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 136 'xor' 'xor_ln340_7' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_3_s)   --->   "%xor_ln340_3 = xor i1 %p_Result_6, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 137 'xor' 'xor_ln340_3' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_3_s)   --->   "%or_ln340_3 = or i1 %p_Result_7, %xor_ln340_3" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 138 'or' 'or_ln340_3' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_sub_data_3_s)   --->   "%select_ln340_3 = select i1 %xor_ln340_7, i16 32767, i16 %p_Val2_15" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 139 'select' 'select_ln340_3' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %underflow_3, i16 -32768, i16 %p_Val2_15" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 140 'select' 'select_ln388_3' <Predicate = (!icmp_ln18)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_data_sub_data_3_s = select i1 %or_ln340_3, i16 %select_ln340_3, i16 %select_ln388_3" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:29]   --->   Operation 141 'select' 'tmp_data_sub_data_3_s' <Predicate = (!icmp_ln18)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (1.30ns)   --->   "%icmp_ln35 = icmp ne i4 %input_ch_idx_0, 7" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:35]   --->   Operation 142 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln18)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node tmp_last_V)   --->   "%or_ln35_1 = or i1 %or_ln35, %icmp_ln35" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:35]   --->   Operation 143 'or' 'or_ln35_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_last_V = xor i1 %or_ln35_1, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:35]   --->   Operation 144 'xor' 'tmp_last_V' <Predicate = (!icmp_ln18)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_data_2 = call i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16(i16 %tmp_data_sub_data_3_s, i16 %tmp_data_sub_data_2_s, i16 %tmp_data_sub_data_1_s, i16 %tmp_data_sub_data_0_s)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:45]   --->   Operation 145 'bitconcatenate' 'tmp_data_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 146 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %outStream_V_data, i8* %outStream_V_keep_V, i8* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i64 %tmp_data_2, i8 %tmp_keep_V, i8 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:45]   --->   Operation 146 'write' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "br label %.preheader654"   --->   Operation 147 'br' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 148 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %outStream_V_data, i8* %outStream_V_keep_V, i8* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i64 %tmp_data_2, i8 %tmp_keep_V, i8 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:45]   --->   Operation 148 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "br label %.preheader" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:18]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'input_w_V' [27]  (1 ns)

 <State 2>: 2.83ns
The critical path consists of the following:
	s_axi read on port 'input_w_V' [27]  (1 ns)
	'add' operation ('add_ln1354', yolo_acc_fp_2019_64/src/yolo_acc.cpp:36) [57]  (1.83 ns)

 <State 3>: 1.83ns
The critical path consists of the following:
	'phi' operation ('row_idx') with incoming values : ('row_idx', yolo_acc_fp_2019_64/src/yolo_acc.cpp:14) [62]  (0 ns)
	'add' operation ('row_idx', yolo_acc_fp_2019_64/src/yolo_acc.cpp:14) [65]  (1.83 ns)

 <State 4>: 2.47ns
The critical path consists of the following:
	'phi' operation ('col_idx') with incoming values : ('col_idx', yolo_acc_fp_2019_64/src/yolo_acc.cpp:16) [72]  (0 ns)
	'icmp' operation ('icmp_ln35_1', yolo_acc_fp_2019_64/src/yolo_acc.cpp:35) [79]  (1.49 ns)
	'or' operation ('or_ln35', yolo_acc_fp_2019_64/src/yolo_acc.cpp:35) [80]  (0.978 ns)

 <State 5>: 4.03ns
The critical path consists of the following:
	axis read on port 'inStream_a_V_data' (yolo_acc_fp_2019_64/src/yolo_acc.cpp:23) [89]  (0 ns)
	'add' operation ('__Val2__', yolo_acc_fp_2019_64/src/yolo_acc.cpp:26) [110]  (2.08 ns)
	'select' operation ('select_ln388', yolo_acc_fp_2019_64/src/yolo_acc.cpp:26) [118]  (0.978 ns)
	'select' operation ('tmp.data.sub_data_0.V', yolo_acc_fp_2019_64/src/yolo_acc.cpp:26) [119]  (0.978 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
