#
# ------------------------------------------------------------
# Copyright (c) All rights reserved
# SiLab, Institute of Physics, University of Bonn
# ------------------------------------------------------------
#
# SVN revision information:
#  $Rev::                       $:
#  $Author::                    $:
#  $Date::                      $:
#

name    : pyBAR_GPAC
version : 2.0.0

transfer_layer:
    - name     : USB
      type     : SiUsb
      bit_file : "config/fpga/top_gpac.bit"
      init:
          board_id       : 
          force_download : True
      

hw_drivers:
  - name      : cmd
    type      : cmd_seq
    interface : USB
    base_addr : 0x10000

  - name      : sram
    type      : sram_fifo
    interface : USB
    base_addr : 0x18100

  - name      : tlu
    type      : tlu
    interface : USB
    base_addr : 0x18200

  - name      : rx
    type      : fei4_rx
    interface : USB
    base_addr : 0x18300

  - name      : tdc_hitor
    type      : tdc_s3
    interface : USB
    base_addr : 0x18700

  - name      : GPAC
    type      : GPAC
    interface : USB
    base_addr : 0x0

user_drivers:
    
registers:
registers:
  - name        : CCPD_Vdd
    type        : FunctionalRegister
    hw_driver   : GPAC
    arg_names   : [ value ]
    arg_add     : { 'channel': 'PWR0'}
  - name        : V_IN
    type        : FunctionalRegister
    hw_driver   : GPAC
    arg_names   : [ value ]
    arg_add     : { 'channel': 'PWR1'}
  - name        : CCPD_Vssa
    type        : FunctionalRegister
    hw_driver   : GPAC
    arg_names   : [ value ]
    arg_add     : { 'channel': 'PWR2'}
  - name        : CCPD_VGate
    type        : FunctionalRegister
    hw_driver   : GPAC
    arg_names   : [ value ]
    arg_add     : { 'channel': 'PWR3'}