
*** Running vivado
    with args -log matrix_multiplier.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source matrix_multiplier.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source matrix_multiplier.tcl -notrace
Command: synth_design -top matrix_multiplier -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9084 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 353.855 ; gain = 101.406
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'matrix_multiplier' [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/Matrix Multiplication/Matrix Multiplication.srcs/sources_1/new/matrix_multiplier.v:22]
	Parameter In_W bound to: 8 - type: integer 
	Parameter In_D_Add_W bound to: 4 - type: integer 
	Parameter In_Items bound to: 6 - type: integer 
	Parameter Timeperiod bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/Matrix Multiplication/Matrix Multiplication.runs/synth_1/.Xil/Vivado-6712-LAPTOP-NVEQR55H/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (1#1) [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/Matrix Multiplication/Matrix Multiplication.runs/synth_1/.Xil/Vivado-6712-LAPTOP-NVEQR55H/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'mac_generic' [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/generic mac/generic mac.srcs/sources_1/new/mac_generic.v:22]
	Parameter I_W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mac_generic' (2#1) [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/generic mac/generic mac.srcs/sources_1/new/mac_generic.v:22]
INFO: [Synth 8-256] done synthesizing module 'matrix_multiplier' (3#1) [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/Matrix Multiplication/Matrix Multiplication.srcs/sources_1/new/matrix_multiplier.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 406.895 ; gain = 154.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 406.895 ; gain = 154.445
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/Matrix Multiplication/Matrix Multiplication.runs/synth_1/.Xil/Vivado-6712-LAPTOP-NVEQR55H/dcp1/blk_mem_gen_0_in_context.xdc] for cell 'ROW'
Finished Parsing XDC File [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/Matrix Multiplication/Matrix Multiplication.runs/synth_1/.Xil/Vivado-6712-LAPTOP-NVEQR55H/dcp1/blk_mem_gen_0_in_context.xdc] for cell 'ROW'
Parsing XDC File [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/Matrix Multiplication/Matrix Multiplication.runs/synth_1/.Xil/Vivado-6712-LAPTOP-NVEQR55H/dcp1/blk_mem_gen_0_in_context.xdc] for cell 'COLUMN'
Finished Parsing XDC File [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/Matrix Multiplication/Matrix Multiplication.runs/synth_1/.Xil/Vivado-6712-LAPTOP-NVEQR55H/dcp1/blk_mem_gen_0_in_context.xdc] for cell 'COLUMN'
Parsing XDC File [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/Matrix Multiplication/Matrix Multiplication.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/Matrix Multiplication/Matrix Multiplication.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.295 . Memory (MB): peak = 725.836 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 725.836 ; gain = 473.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 725.836 ; gain = 473.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for COLUMN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ROW. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 725.836 ; gain = 473.387
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element temp2_reg was removed.  [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/generic mac/generic mac.srcs/sources_1/new/mac_generic.v:35]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 725.836 ; gain = 473.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   4 Input     18 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mac_generic 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   4 Input     18 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element MAC/temp2_reg was removed.  [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/generic mac/generic mac.srcs/sources_1/new/mac_generic.v:35]
INFO: [Synth 8-3886] merging instance 'MAC/temp1_reg[15]' (FDRE) to 'MAC/temp1_reg[16]'
INFO: [Synth 8-3886] merging instance 'MAC/temp1_reg[16]' (FDRE) to 'MAC/temp1_reg[17]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 725.836 ; gain = 473.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 726.863 ; gain = 474.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:00 . Memory (MB): peak = 727.016 ; gain = 474.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:00 . Memory (MB): peak = 737.680 ; gain = 485.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 737.680 ; gain = 485.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 737.680 ; gain = 485.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 737.680 ; gain = 485.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 737.680 ; gain = 485.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:02 . Memory (MB): peak = 737.680 ; gain = 485.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:02 . Memory (MB): peak = 737.680 ; gain = 485.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |blk_mem_gen_0    |     1|
|2     |blk_mem_gen_0__1 |     1|
|3     |BUFG             |     1|
|4     |CARRY4           |    18|
|5     |LUT2             |    77|
|6     |LUT3             |     6|
|7     |LUT4             |    25|
|8     |LUT5             |     6|
|9     |LUT6             |    26|
|10    |FDRE             |    52|
|11    |IBUF             |    43|
|12    |OBUF             |    18|
+------+-----------------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   288|
|2     |  MAC    |mac_generic |   210|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:02 . Memory (MB): peak = 737.680 ; gain = 485.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 737.680 ; gain = 166.289
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:02 . Memory (MB): peak = 737.680 ; gain = 485.230
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:08 . Memory (MB): peak = 750.133 ; gain = 503.238
INFO: [Common 17-1381] The checkpoint 'C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/Matrix Multiplication/Matrix Multiplication.runs/synth_1/matrix_multiplier.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file matrix_multiplier_utilization_synth.rpt -pb matrix_multiplier_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.472 . Memory (MB): peak = 750.133 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jan 17 14:46:23 2020...
