$date
	Sun Mar 16 22:33:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module WiSH_Lab3_Q2_tb $end
$var wire 1 ! W_f4 $end
$var wire 1 " W_f3 $end
$var wire 1 # W_f2 $end
$var wire 1 $ W_f1 $end
$var wire 1 % W $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c $end
$var reg 1 ) d $end
$var reg 1 * e $end
$var reg 1 + f $end
$scope module dut $end
$var wire 1 % W $end
$var wire 1 $ W_f1 $end
$var wire 1 # W_f2 $end
$var wire 1 " W_f3 $end
$var wire 1 ! W_f4 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 ) d $end
$var wire 1 * e $end
$var wire 1 + f $end
$var wire 1 , g $end
$var wire 1 - h $end
$var wire 1 . h1 $end
$var wire 1 / h2 $end
$var wire 1 0 j $end
$var wire 1 1 j_f1 $end
$var wire 1 2 k $end
$var wire 1 3 k_f2 $end
$var wire 1 4 l $end
$var wire 1 5 l_f4 $end
$var wire 1 6 m $end
$var wire 1 7 m_f1 $end
$var wire 1 8 m_f2 $end
$var wire 1 9 m_f3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
09
18
17
06
15
14
13
02
11
00
1/
1.
1-
0,
1+
0*
1)
0(
1'
1&
0%
1$
1#
0"
0!
$end
#2
1%
16
10
05
1,
0+
1*
0)
0&
#3
