ARM GAS  /tmp/cczR7btk.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"quadspi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_QUADSPI_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_QUADSPI_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_QUADSPI_Init:
  27              	.LFB139:
  28              		.file 1 "Core/Src/quadspi.c"
   1:Core/Src/quadspi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/quadspi.c **** /**
   3:Core/Src/quadspi.c ****   ******************************************************************************
   4:Core/Src/quadspi.c ****   * @file    quadspi.c
   5:Core/Src/quadspi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/quadspi.c ****   *          of the QUADSPI instances.
   7:Core/Src/quadspi.c ****   ******************************************************************************
   8:Core/Src/quadspi.c ****   * @attention
   9:Core/Src/quadspi.c ****   *
  10:Core/Src/quadspi.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/quadspi.c ****   * All rights reserved.
  12:Core/Src/quadspi.c ****   *
  13:Core/Src/quadspi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/quadspi.c ****   * in the root directory of this software component.
  15:Core/Src/quadspi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/quadspi.c ****   *
  17:Core/Src/quadspi.c ****   ******************************************************************************
  18:Core/Src/quadspi.c ****   */
  19:Core/Src/quadspi.c **** /* USER CODE END Header */
  20:Core/Src/quadspi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/quadspi.c **** #include "quadspi.h"
  22:Core/Src/quadspi.c **** 
  23:Core/Src/quadspi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/quadspi.c **** 
  25:Core/Src/quadspi.c **** /* USER CODE END 0 */
  26:Core/Src/quadspi.c **** 
  27:Core/Src/quadspi.c **** QSPI_HandleTypeDef hqspi;
  28:Core/Src/quadspi.c **** 
  29:Core/Src/quadspi.c **** /* QUADSPI init function */
  30:Core/Src/quadspi.c **** void MX_QUADSPI_Init(void)
ARM GAS  /tmp/cczR7btk.s 			page 2


  31:Core/Src/quadspi.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  32:Core/Src/quadspi.c **** 
  33:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_Init 0 */
  34:Core/Src/quadspi.c **** 
  35:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_Init 0 */
  36:Core/Src/quadspi.c **** 
  37:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_Init 1 */
  38:Core/Src/quadspi.c **** 
  39:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_Init 1 */
  40:Core/Src/quadspi.c ****   hqspi.Instance = QUADSPI;
  38              		.loc 1 40 3 view .LVU1
  39              		.loc 1 40 18 is_stmt 0 view .LVU2
  40 0002 0B48     		ldr	r0, .L5
  41 0004 0B4B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  41:Core/Src/quadspi.c ****   hqspi.Init.ClockPrescaler = 4; // half of the system clock e.g. = 2: 48MHz/2 = 24MHz
  43              		.loc 1 41 3 is_stmt 1 view .LVU3
  44              		.loc 1 41 29 is_stmt 0 view .LVU4
  45 0008 0423     		movs	r3, #4
  46 000a 4360     		str	r3, [r0, #4]
  42:Core/Src/quadspi.c ****   hqspi.Init.FifoThreshold = 1; // 1 byte minimum to send or receive
  47              		.loc 1 42 3 is_stmt 1 view .LVU5
  48              		.loc 1 42 28 is_stmt 0 view .LVU6
  49 000c 0123     		movs	r3, #1
  50 000e 8360     		str	r3, [r0, #8]
  43:Core/Src/quadspi.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
  51              		.loc 1 43 3 is_stmt 1 view .LVU7
  52              		.loc 1 43 29 is_stmt 0 view .LVU8
  53 0010 0023     		movs	r3, #0
  54 0012 C360     		str	r3, [r0, #12]
  44:Core/Src/quadspi.c ****   hqspi.Init.FlashSize = W25Q64JV_FLASH_ADDR_SIZE_BITS;
  55              		.loc 1 44 3 is_stmt 1 view .LVU9
  56              		.loc 1 44 24 is_stmt 0 view .LVU10
  57 0014 1822     		movs	r2, #24
  58 0016 0261     		str	r2, [r0, #16]
  45:Core/Src/quadspi.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
  59              		.loc 1 45 3 is_stmt 1 view .LVU11
  60              		.loc 1 45 33 is_stmt 0 view .LVU12
  61 0018 4361     		str	r3, [r0, #20]
  46:Core/Src/quadspi.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
  62              		.loc 1 46 3 is_stmt 1 view .LVU13
  63              		.loc 1 46 24 is_stmt 0 view .LVU14
  64 001a 8361     		str	r3, [r0, #24]
  47:Core/Src/quadspi.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
  65              		.loc 1 47 3 is_stmt 1 view .LVU15
  66              		.loc 1 47 22 is_stmt 0 view .LVU16
  67 001c C361     		str	r3, [r0, #28]
  48:Core/Src/quadspi.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
ARM GAS  /tmp/cczR7btk.s 			page 3


  68              		.loc 1 48 3 is_stmt 1 view .LVU17
  69              		.loc 1 48 24 is_stmt 0 view .LVU18
  70 001e 0362     		str	r3, [r0, #32]
  49:Core/Src/quadspi.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
  71              		.loc 1 49 3 is_stmt 1 view .LVU19
  72              		.loc 1 49 7 is_stmt 0 view .LVU20
  73 0020 FFF7FEFF 		bl	HAL_QSPI_Init
  74              	.LVL0:
  75              		.loc 1 49 6 view .LVU21
  76 0024 00B9     		cbnz	r0, .L4
  77              	.L1:
  50:Core/Src/quadspi.c ****   {
  51:Core/Src/quadspi.c ****     Error_Handler();
  52:Core/Src/quadspi.c ****   }
  53:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_Init 2 */
  54:Core/Src/quadspi.c **** 
  55:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_Init 2 */
  56:Core/Src/quadspi.c **** 
  57:Core/Src/quadspi.c **** }
  78              		.loc 1 57 1 view .LVU22
  79 0026 08BD     		pop	{r3, pc}
  80              	.L4:
  51:Core/Src/quadspi.c ****   }
  81              		.loc 1 51 5 is_stmt 1 view .LVU23
  82 0028 FFF7FEFF 		bl	Error_Handler
  83              	.LVL1:
  84              		.loc 1 57 1 is_stmt 0 view .LVU24
  85 002c FBE7     		b	.L1
  86              	.L6:
  87 002e 00BF     		.align	2
  88              	.L5:
  89 0030 00000000 		.word	.LANCHOR0
  90 0034 001000A0 		.word	-1610608640
  91              		.cfi_endproc
  92              	.LFE139:
  94              		.section	.text.HAL_QSPI_MspInit,"ax",%progbits
  95              		.align	1
  96              		.global	HAL_QSPI_MspInit
  97              		.syntax unified
  98              		.thumb
  99              		.thumb_func
 100              		.fpu fpv4-sp-d16
 102              	HAL_QSPI_MspInit:
 103              	.LVL2:
 104              	.LFB140:
  58:Core/Src/quadspi.c **** 
  59:Core/Src/quadspi.c **** void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
  60:Core/Src/quadspi.c **** {
 105              		.loc 1 60 1 is_stmt 1 view -0
 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 32
 108              		@ frame_needed = 0, uses_anonymous_args = 0
 109              		.loc 1 60 1 is_stmt 0 view .LVU26
 110 0000 70B5     		push	{r4, r5, r6, lr}
 111              	.LCFI1:
 112              		.cfi_def_cfa_offset 16
 113              		.cfi_offset 4, -16
ARM GAS  /tmp/cczR7btk.s 			page 4


 114              		.cfi_offset 5, -12
 115              		.cfi_offset 6, -8
 116              		.cfi_offset 14, -4
 117 0002 88B0     		sub	sp, sp, #32
 118              	.LCFI2:
 119              		.cfi_def_cfa_offset 48
  61:Core/Src/quadspi.c **** 
  62:Core/Src/quadspi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 120              		.loc 1 62 3 is_stmt 1 view .LVU27
 121              		.loc 1 62 20 is_stmt 0 view .LVU28
 122 0004 0023     		movs	r3, #0
 123 0006 0393     		str	r3, [sp, #12]
 124 0008 0493     		str	r3, [sp, #16]
 125 000a 0593     		str	r3, [sp, #20]
 126 000c 0693     		str	r3, [sp, #24]
 127 000e 0793     		str	r3, [sp, #28]
  63:Core/Src/quadspi.c ****   if(qspiHandle->Instance==QUADSPI)
 128              		.loc 1 63 3 is_stmt 1 view .LVU29
 129              		.loc 1 63 16 is_stmt 0 view .LVU30
 130 0010 0268     		ldr	r2, [r0]
 131              		.loc 1 63 5 view .LVU31
 132 0012 1E4B     		ldr	r3, .L11
 133 0014 9A42     		cmp	r2, r3
 134 0016 01D0     		beq	.L10
 135              	.LVL3:
 136              	.L7:
  64:Core/Src/quadspi.c ****   {
  65:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_MspInit 0 */
  66:Core/Src/quadspi.c **** 
  67:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_MspInit 0 */
  68:Core/Src/quadspi.c ****     /* QUADSPI clock enable */
  69:Core/Src/quadspi.c ****     __HAL_RCC_QSPI_CLK_ENABLE();
  70:Core/Src/quadspi.c **** 
  71:Core/Src/quadspi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  72:Core/Src/quadspi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  73:Core/Src/quadspi.c ****     /**QUADSPI GPIO Configuration
  74:Core/Src/quadspi.c ****     PA2     ------> QUADSPI_BK1_NCS
  75:Core/Src/quadspi.c ****     PA3     ------> QUADSPI_CLK
  76:Core/Src/quadspi.c ****     PA6     ------> QUADSPI_BK1_IO3
  77:Core/Src/quadspi.c ****     PA7     ------> QUADSPI_BK1_IO2
  78:Core/Src/quadspi.c ****     PB0     ------> QUADSPI_BK1_IO1
  79:Core/Src/quadspi.c ****     PB1     ------> QUADSPI_BK1_IO0
  80:Core/Src/quadspi.c ****     */
  81:Core/Src/quadspi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7;
  82:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  83:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  84:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  85:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
  86:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  87:Core/Src/quadspi.c **** 
  88:Core/Src/quadspi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
  89:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  90:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  91:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  92:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
  93:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  94:Core/Src/quadspi.c **** 
ARM GAS  /tmp/cczR7btk.s 			page 5


  95:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_MspInit 1 */
  96:Core/Src/quadspi.c **** 
  97:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_MspInit 1 */
  98:Core/Src/quadspi.c ****   }
  99:Core/Src/quadspi.c **** }
 137              		.loc 1 99 1 view .LVU32
 138 0018 08B0     		add	sp, sp, #32
 139              	.LCFI3:
 140              		.cfi_remember_state
 141              		.cfi_def_cfa_offset 16
 142              		@ sp needed
 143 001a 70BD     		pop	{r4, r5, r6, pc}
 144              	.LVL4:
 145              	.L10:
 146              	.LCFI4:
 147              		.cfi_restore_state
  69:Core/Src/quadspi.c **** 
 148              		.loc 1 69 5 is_stmt 1 view .LVU33
 149              	.LBB2:
  69:Core/Src/quadspi.c **** 
 150              		.loc 1 69 5 view .LVU34
  69:Core/Src/quadspi.c **** 
 151              		.loc 1 69 5 view .LVU35
 152 001c 03F12043 		add	r3, r3, #-1610612736
 153 0020 03F50033 		add	r3, r3, #131072
 154 0024 1A6D     		ldr	r2, [r3, #80]
 155 0026 42F48072 		orr	r2, r2, #256
 156 002a 1A65     		str	r2, [r3, #80]
  69:Core/Src/quadspi.c **** 
 157              		.loc 1 69 5 view .LVU36
 158 002c 1A6D     		ldr	r2, [r3, #80]
 159 002e 02F48072 		and	r2, r2, #256
 160 0032 0092     		str	r2, [sp]
  69:Core/Src/quadspi.c **** 
 161              		.loc 1 69 5 view .LVU37
 162 0034 009A     		ldr	r2, [sp]
 163              	.LBE2:
  69:Core/Src/quadspi.c **** 
 164              		.loc 1 69 5 view .LVU38
  71:Core/Src/quadspi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 165              		.loc 1 71 5 view .LVU39
 166              	.LBB3:
  71:Core/Src/quadspi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 167              		.loc 1 71 5 view .LVU40
  71:Core/Src/quadspi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 168              		.loc 1 71 5 view .LVU41
 169 0036 DA6C     		ldr	r2, [r3, #76]
 170 0038 42F00102 		orr	r2, r2, #1
 171 003c DA64     		str	r2, [r3, #76]
  71:Core/Src/quadspi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 172              		.loc 1 71 5 view .LVU42
 173 003e DA6C     		ldr	r2, [r3, #76]
 174 0040 02F00102 		and	r2, r2, #1
 175 0044 0192     		str	r2, [sp, #4]
  71:Core/Src/quadspi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 176              		.loc 1 71 5 view .LVU43
 177 0046 019A     		ldr	r2, [sp, #4]
ARM GAS  /tmp/cczR7btk.s 			page 6


 178              	.LBE3:
  71:Core/Src/quadspi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 179              		.loc 1 71 5 view .LVU44
  72:Core/Src/quadspi.c ****     /**QUADSPI GPIO Configuration
 180              		.loc 1 72 5 view .LVU45
 181              	.LBB4:
  72:Core/Src/quadspi.c ****     /**QUADSPI GPIO Configuration
 182              		.loc 1 72 5 view .LVU46
  72:Core/Src/quadspi.c ****     /**QUADSPI GPIO Configuration
 183              		.loc 1 72 5 view .LVU47
 184 0048 DA6C     		ldr	r2, [r3, #76]
 185 004a 42F00202 		orr	r2, r2, #2
 186 004e DA64     		str	r2, [r3, #76]
  72:Core/Src/quadspi.c ****     /**QUADSPI GPIO Configuration
 187              		.loc 1 72 5 view .LVU48
 188 0050 DB6C     		ldr	r3, [r3, #76]
 189 0052 03F00203 		and	r3, r3, #2
 190 0056 0293     		str	r3, [sp, #8]
  72:Core/Src/quadspi.c ****     /**QUADSPI GPIO Configuration
 191              		.loc 1 72 5 view .LVU49
 192 0058 029B     		ldr	r3, [sp, #8]
 193              	.LBE4:
  72:Core/Src/quadspi.c ****     /**QUADSPI GPIO Configuration
 194              		.loc 1 72 5 view .LVU50
  81:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 195              		.loc 1 81 5 view .LVU51
  81:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 196              		.loc 1 81 25 is_stmt 0 view .LVU52
 197 005a CC23     		movs	r3, #204
 198 005c 0393     		str	r3, [sp, #12]
  82:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 199              		.loc 1 82 5 is_stmt 1 view .LVU53
  82:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 200              		.loc 1 82 26 is_stmt 0 view .LVU54
 201 005e 0226     		movs	r6, #2
 202 0060 0496     		str	r6, [sp, #16]
  83:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 203              		.loc 1 83 5 is_stmt 1 view .LVU55
  84:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 204              		.loc 1 84 5 view .LVU56
  84:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 205              		.loc 1 84 27 is_stmt 0 view .LVU57
 206 0062 0324     		movs	r4, #3
 207 0064 0694     		str	r4, [sp, #24]
  85:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 208              		.loc 1 85 5 is_stmt 1 view .LVU58
  85:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 209              		.loc 1 85 31 is_stmt 0 view .LVU59
 210 0066 0A25     		movs	r5, #10
 211 0068 0795     		str	r5, [sp, #28]
  86:Core/Src/quadspi.c **** 
 212              		.loc 1 86 5 is_stmt 1 view .LVU60
 213 006a 03A9     		add	r1, sp, #12
 214 006c 4FF09040 		mov	r0, #1207959552
 215              	.LVL5:
  86:Core/Src/quadspi.c **** 
 216              		.loc 1 86 5 is_stmt 0 view .LVU61
ARM GAS  /tmp/cczR7btk.s 			page 7


 217 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 218              	.LVL6:
  88:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 219              		.loc 1 88 5 is_stmt 1 view .LVU62
  88:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 220              		.loc 1 88 25 is_stmt 0 view .LVU63
 221 0074 0394     		str	r4, [sp, #12]
  89:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 222              		.loc 1 89 5 is_stmt 1 view .LVU64
  89:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 223              		.loc 1 89 26 is_stmt 0 view .LVU65
 224 0076 0496     		str	r6, [sp, #16]
  90:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 225              		.loc 1 90 5 is_stmt 1 view .LVU66
  90:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 226              		.loc 1 90 26 is_stmt 0 view .LVU67
 227 0078 0023     		movs	r3, #0
 228 007a 0593     		str	r3, [sp, #20]
  91:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 229              		.loc 1 91 5 is_stmt 1 view .LVU68
  91:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 230              		.loc 1 91 27 is_stmt 0 view .LVU69
 231 007c 0694     		str	r4, [sp, #24]
  92:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 232              		.loc 1 92 5 is_stmt 1 view .LVU70
  92:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 233              		.loc 1 92 31 is_stmt 0 view .LVU71
 234 007e 0795     		str	r5, [sp, #28]
  93:Core/Src/quadspi.c **** 
 235              		.loc 1 93 5 is_stmt 1 view .LVU72
 236 0080 03A9     		add	r1, sp, #12
 237 0082 0348     		ldr	r0, .L11+4
 238 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 239              	.LVL7:
 240              		.loc 1 99 1 is_stmt 0 view .LVU73
 241 0088 C6E7     		b	.L7
 242              	.L12:
 243 008a 00BF     		.align	2
 244              	.L11:
 245 008c 001000A0 		.word	-1610608640
 246 0090 00040048 		.word	1207960576
 247              		.cfi_endproc
 248              	.LFE140:
 250              		.section	.text.HAL_QSPI_MspDeInit,"ax",%progbits
 251              		.align	1
 252              		.global	HAL_QSPI_MspDeInit
 253              		.syntax unified
 254              		.thumb
 255              		.thumb_func
 256              		.fpu fpv4-sp-d16
 258              	HAL_QSPI_MspDeInit:
 259              	.LVL8:
 260              	.LFB141:
 100:Core/Src/quadspi.c **** 
 101:Core/Src/quadspi.c **** void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* qspiHandle)
 102:Core/Src/quadspi.c **** {
 261              		.loc 1 102 1 is_stmt 1 view -0
ARM GAS  /tmp/cczR7btk.s 			page 8


 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 0
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265              		.loc 1 102 1 is_stmt 0 view .LVU75
 266 0000 08B5     		push	{r3, lr}
 267              	.LCFI5:
 268              		.cfi_def_cfa_offset 8
 269              		.cfi_offset 3, -8
 270              		.cfi_offset 14, -4
 103:Core/Src/quadspi.c **** 
 104:Core/Src/quadspi.c ****   if(qspiHandle->Instance==QUADSPI)
 271              		.loc 1 104 3 is_stmt 1 view .LVU76
 272              		.loc 1 104 16 is_stmt 0 view .LVU77
 273 0002 0268     		ldr	r2, [r0]
 274              		.loc 1 104 5 view .LVU78
 275 0004 094B     		ldr	r3, .L17
 276 0006 9A42     		cmp	r2, r3
 277 0008 00D0     		beq	.L16
 278              	.LVL9:
 279              	.L13:
 105:Core/Src/quadspi.c ****   {
 106:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 0 */
 107:Core/Src/quadspi.c **** 
 108:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_MspDeInit 0 */
 109:Core/Src/quadspi.c ****     /* Peripheral clock disable */
 110:Core/Src/quadspi.c ****     __HAL_RCC_QSPI_CLK_DISABLE();
 111:Core/Src/quadspi.c **** 
 112:Core/Src/quadspi.c ****     /**QUADSPI GPIO Configuration
 113:Core/Src/quadspi.c ****     PA2     ------> QUADSPI_BK1_NCS
 114:Core/Src/quadspi.c ****     PA3     ------> QUADSPI_CLK
 115:Core/Src/quadspi.c ****     PA6     ------> QUADSPI_BK1_IO3
 116:Core/Src/quadspi.c ****     PA7     ------> QUADSPI_BK1_IO2
 117:Core/Src/quadspi.c ****     PB0     ------> QUADSPI_BK1_IO1
 118:Core/Src/quadspi.c ****     PB1     ------> QUADSPI_BK1_IO0
 119:Core/Src/quadspi.c ****     */
 120:Core/Src/quadspi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7);
 121:Core/Src/quadspi.c **** 
 122:Core/Src/quadspi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0|GPIO_PIN_1);
 123:Core/Src/quadspi.c **** 
 124:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 1 */
 125:Core/Src/quadspi.c **** 
 126:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_MspDeInit 1 */
 127:Core/Src/quadspi.c ****   }
 128:Core/Src/quadspi.c **** }
 280              		.loc 1 128 1 view .LVU79
 281 000a 08BD     		pop	{r3, pc}
 282              	.LVL10:
 283              	.L16:
 110:Core/Src/quadspi.c **** 
 284              		.loc 1 110 5 is_stmt 1 view .LVU80
 285 000c 084A     		ldr	r2, .L17+4
 286 000e 136D     		ldr	r3, [r2, #80]
 287 0010 23F48073 		bic	r3, r3, #256
 288 0014 1365     		str	r3, [r2, #80]
 120:Core/Src/quadspi.c **** 
 289              		.loc 1 120 5 view .LVU81
 290 0016 CC21     		movs	r1, #204
ARM GAS  /tmp/cczR7btk.s 			page 9


 291 0018 4FF09040 		mov	r0, #1207959552
 292              	.LVL11:
 120:Core/Src/quadspi.c **** 
 293              		.loc 1 120 5 is_stmt 0 view .LVU82
 294 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 295              	.LVL12:
 122:Core/Src/quadspi.c **** 
 296              		.loc 1 122 5 is_stmt 1 view .LVU83
 297 0020 0321     		movs	r1, #3
 298 0022 0448     		ldr	r0, .L17+8
 299 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 300              	.LVL13:
 301              		.loc 1 128 1 is_stmt 0 view .LVU84
 302 0028 EFE7     		b	.L13
 303              	.L18:
 304 002a 00BF     		.align	2
 305              	.L17:
 306 002c 001000A0 		.word	-1610608640
 307 0030 00100240 		.word	1073876992
 308 0034 00040048 		.word	1207960576
 309              		.cfi_endproc
 310              	.LFE141:
 312              		.global	hqspi
 313              		.section	.bss.hqspi,"aw",%nobits
 314              		.align	2
 315              		.set	.LANCHOR0,. + 0
 318              	hqspi:
 319 0000 00000000 		.space	76
 319      00000000 
 319      00000000 
 319      00000000 
 319      00000000 
 320              		.text
 321              	.Letext0:
 322              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 323              		.file 3 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l412xx.h"
 324              		.file 4 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 325              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 326              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 327              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_qspi.h"
 328              		.file 8 "Core/Inc/main.h"
 329              		.file 9 "Core/Inc/quadspi.h"
ARM GAS  /tmp/cczR7btk.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 quadspi.c
     /tmp/cczR7btk.s:18     .text.MX_QUADSPI_Init:0000000000000000 $t
     /tmp/cczR7btk.s:26     .text.MX_QUADSPI_Init:0000000000000000 MX_QUADSPI_Init
     /tmp/cczR7btk.s:89     .text.MX_QUADSPI_Init:0000000000000030 $d
     /tmp/cczR7btk.s:95     .text.HAL_QSPI_MspInit:0000000000000000 $t
     /tmp/cczR7btk.s:102    .text.HAL_QSPI_MspInit:0000000000000000 HAL_QSPI_MspInit
     /tmp/cczR7btk.s:245    .text.HAL_QSPI_MspInit:000000000000008c $d
     /tmp/cczR7btk.s:251    .text.HAL_QSPI_MspDeInit:0000000000000000 $t
     /tmp/cczR7btk.s:258    .text.HAL_QSPI_MspDeInit:0000000000000000 HAL_QSPI_MspDeInit
     /tmp/cczR7btk.s:306    .text.HAL_QSPI_MspDeInit:000000000000002c $d
     /tmp/cczR7btk.s:318    .bss.hqspi:0000000000000000 hqspi
     /tmp/cczR7btk.s:314    .bss.hqspi:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_QSPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
