# <b>TASK-6</b>
<b>Functional simulation experiment using RISC-V Core Verilog netlist and testbench.</b>
