/*
 * Copyright (C) 2016 ASR MICROELECTRONICS Inc.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 *************************************************
 * Automatically generated C header: do not edit *
 *************************************************
 */

#ifndef __ASR_CHIP_REGS_H__
#error  "Don't include this file directly, Pls include asr_chip_regs.h"
#endif


#ifndef __H_REGS_SC2_DESCRIPTOR_CH_HEADFILE_H__
#define __H_REGS_SC2_DESCRIPTOR_CH_HEADFILE_H__ __FILE__

#define	REGS_SC2_DESCRIPTOR_CH

/* registers definitions for SC2_DESCRIPTOR_CH */
#define REG_SC2_DESCRIPTOR_CH_SC2DESC_CH_DSA              ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0X00)/*SC2_DESCRIPTOR_CH Register*/
#define REG_SC2_DESCRIPTOR_CH_SC2DESC_CH_DSZ              ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0X04)/*SC2_DESCRIPTOR_CH Register*/
#define REG_SC2_DESCRIPTOR_CH_SC2DESC_CH_SVA              ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0X08)/*SC2_DESCRIPTOR_CH Register*/
#define REG_SC2_DESCRIPTOR_CH_SC2DESC_CH_CTRL             ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0X0C)/*SC2_DESCRIPTOR_CH Register*/
#define REG_SC2_DESCRIPTOR_CH_SC2DESC_CH_IRQ_SRC          ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0X10)/*SC2_DESCRIPTOR_CH Register*/
#define REG_SC2_DESCRIPTOR_CH_SC2DESC_CH_IRQ_ENA          ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0X14)/*SC2_DESCRIPTOR_CH Register*/
#define REG_SC2_DESCRIPTOR_CH_SC2DESC_CH_IRQ_ENA          ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0X18)/*SC2_DESCRIPTOR_CH Register*/
#define REG_SC2_DESCRIPTOR_CH_SC2DESC_CTRL                ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0X00)/*SC2_DESCRIPTOR_GENERAL Register*/
#define REG_SC2_DESCRIPTOR_CH_SC2DESC_CTRL                ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0X10)/*SC2_DESCRIPTOR_GENERAL Register*/
#define REG_SC2_DESCRIPTOR_CH_Offset:0x10                 ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0X14)/*SC2DESC_CTRL_SRC*/
#define REG_SC2_DESCRIPTOR_CH_Offset:0x14                 ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0X18)/*SC2DESC_IRQ_ENA*/
#define REG_SC2_DESCRIPTOR_CH_Offset:0x18                 ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0X1C)/*SC2DESC_IRQ_STAT*/
#define REG_SC2_DESCRIPTOR_CH_Offset:0x1c                 ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0X20)/*SC2DESC_MISC_CTRL*/
#define REG_SC2_DESCRIPTOR_CH_Offset:0x20                 ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0X24)/*SC2DESC_CHDIS_DONE*/
#define REG_SC2_DESCRIPTOR_CH_ISP2_QOS_MAP_CTRL           ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0X2C)
#define REG_SC2_DESCRIPTOR_CH_SC2DESC_ISP_HURRY           ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0X30)
#define REG_SC2_DESCRIPTOR_CH_Offset:0x30                 ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0X34)/*SC2DESC_ISP_HURRY*/
#define REG_SC2_DESCRIPTOR_CH_Offset:0x34                 ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0X38)/*SC2DESC_DCCH_DIS_RST*/
#define REG_SC2_DESCRIPTOR_CH_Offset:0x38                 ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0X3C)/*SC2DESC_DCCH_IDLE*/
#define REG_SC2_DESCRIPTOR_CH_Offset:0x3c                 ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0X50)/*SC2DESC_AXICLK_CG*/
#define REG_SC2_DESCRIPTOR_CH_ISP_MEM_EMA_CFG             ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0X54)
#define REG_SC2_DESCRIPTOR_CH_Offset:0x54                 ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0X5C)/*ISP_MEM_EMA_CFG*/
#define REG_SC2_DESCRIPTOR_CH_Offset:0x5c                 ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0X60)/*SC2DESC_HARDMUX_CTRL*/
#define REG_SC2_DESCRIPTOR_CH_Offset:0x60                 ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0XE0)/*AFBC_JPEG_QOS_CTRL*/
#define REG_SC2_DESCRIPTOR_CH_EOF_DLY_COUNTER_CTRL1       ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0XE4)
#define REG_SC2_DESCRIPTOR_CH_Offset:0xe4                 ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0XE8)/*EOF_DLY_COUNTER_CTRL1*/
#define REG_SC2_DESCRIPTOR_CH_EOF_DLY_COUNTER_CTRL3       ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0XEC)
#define REG_SC2_DESCRIPTOR_CH_EOF_DLY_COUNTER_CTRL4       ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0XF0)
#define REG_SC2_DESCRIPTOR_CH_EOF_DLY_COUNTER_CTRL5       ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0XF4)
#define REG_SC2_DESCRIPTOR_CH_Offset:0xf4                 ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0XF8)/*EOF_DLY_COUNTER_CTRL5*/
#define REG_SC2_DESCRIPTOR_CH_EOF_DLY_COUNTER_CTRL7       ASR_ADDR(REGS_SC2_DESCRIPTOR_CH_BASE, 0XFC)



/* bits definitions for register REG_SC2_DESCRIPTOR_CH_SC2DESC_CH_DSA */
#define BITS_SC2_D_RW25(_X_)                              (_X_)

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_SC2DESC_CH_DSZ */
#define BITS_SC2_D_RW31(_X_)                              (_X_)

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_SC2DESC_CH_SVA */
#define BITS_SC2_D_RW38(_X_)                              (_X_)

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_SC2DESC_CH_CTRL */
#define BITS_SC2_D_44(_X_)                                ( (_X_) << 19 & (BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_SC2_D_RW45(_X_)                              ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)) )
#define BITS_SC2_D_RW46(_X_)                              ( (_X_) << 10 & (BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_SC2_D_47(_X_)                                ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_SC2DESC_CH_IRQ_SRC */
#define BITS_SC2_D_54(_X_)                                ( (_X_) << 5 & (BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_SC2_D_R55(_X_)                               ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_SC2DESC_CH_IRQ_ENA */
#define BITS_SC2_D_61(_X_)                                ( (_X_) << 5 & (BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_SC2_D_RW62(_X_)                              ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_SC2DESC_CH_IRQ_ENA */
#define BITS_SC2_D_68(_X_)                                ( (_X_) << 5 & (BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_SC2_D_RW69                                    ( BIT(4) )
#define BIT_SC2_D_RW70                                    ( BIT(3) )
#define BIT_SC2_D_RW71                                    ( BIT(2) )
#define BIT_SC2_D_RW72                                    ( BIT(1) )
#define BIT_SC2_D_RW73                                    ( BIT(0) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_SC2DESC_CTRL */
#define BITS_SC2_D_80(_X_)                                ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_SC2_D_RW81(_X_)                              ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_SC2DESC_CTRL */
#define BITS_SC2_D_86(_X_)                                ( (_X_) << 17 & (BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_SC2_D_R87                                     ( BIT(16) )
#define BITS_SC2_D_88(_X_)                                ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_Offset:0x10 */
#define BIT_SC2_D_RW93                                    ( BIT(31) )
#define BITS_SC2_D_94(_X_)                                ( (_X_) << 17 & (BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_SC2_D_RW95                                    ( BIT(16) )
#define BITS_SC2_D_96(_X_)                                ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_Offset:0x14 */
#define BITS_SC2_D_101(_X_)                               ( (_X_) << 17 & (BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_SC2_D_102                                     ( BIT(16) )
#define BIT_RW1CLR                                        ( BIT(16) )
#define BITS_SC2_D_R104(_X_)                              ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_Offset:0x18 */
#define BITS_SC2_D_109(_X_)                               ( (_X_) << 3 & (BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_SC2_D_RW110                                   ( BIT(2) )
#define BIT_SC2_D_RW111                                   ( BIT(1) )
#define BIT_SC2_D_RW112                                   ( BIT(0) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_Offset:0x1c */
#define BITS_SC2_D_117(_X_)                               ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BITS_SC2_D_RW118(_X_)                             ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_Offset:0x20 */
#define BITS_SC2_D_123(_X_)                               ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_SC2_D_RW124(_X_)                             ( (_X_) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_SC2_D_RW125(_X_)                             ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BITS_SC2_D_RW126(_X_)                             ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BITS_SC2_D_RW127(_X_)                             ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_ISP2_QOS_MAP_CTRL */
#define BITS_SC2_D_RW133(_X_)                             ( (_X_) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_SC2_D_RW134(_X_)                             ( (_X_) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BITS_SC2_D_RW135(_X_)                             ( (_X_) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_SC2_D_RW136(_X_)                             ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BITS_SC2_D_RW137(_X_)                             ( (_X_) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_SC2_D_RW138(_X_)                             ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BITS_SC2_D_RW139(_X_)                             ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BITS_SC2_D_RW140(_X_)                             ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_SC2DESC_ISP_HURRY */
#define BITS_SC2_D_146(_X_)                               ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BITS_SC2_D_RW147(_X_)                             ( (_X_) << 6 & (BIT(6)|BIT(7)) )
#define BITS_SC2_D_RW148(_X_)                             ( (_X_) << 4 & (BIT(4)|BIT(5)) )
#define BITS_SC2_D_RW149(_X_)                             ( (_X_) << 2 & (BIT(2)|BIT(3)) )
#define BITS_SC2_D_RW150(_X_)                             ( (_X_) & (BIT(0)|BIT(1)) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_Offset:0x30 */
#define BITS_SC2_D_RW155(_X_)                             ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BITS_SC2_D_RW156(_X_)                             ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_Offset:0x34 */
#define BITS_SC2_D_161(_X_)                               ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BITS_SC2_D_R162(_X_)                              ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_Offset:0x38 */
#define BITS_SC2_D_167(_X_)                               ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_SC2_D_RW168(_X_)                             ( (_X_) << 6 & (BIT(6)|BIT(7)) )
#define BITS_SC2_D_RW169(_X_)                             ( (_X_) << 4 & (BIT(4)|BIT(5)) )
#define BITS_SC2_D_RW170(_X_)                             ( (_X_) << 2 & (BIT(2)|BIT(3)) )
#define BITS_SC2_D_RW171(_X_)                             ( (_X_) & (BIT(0)|BIT(1)) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_Offset:0x3c */
#define BITS_SC2_D_RW176(_X_)                             ( (_X_) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_SC2_D_RW177(_X_)                             ( (_X_) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BITS_SC2_D_RW178(_X_)                             ( (_X_) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_SC2_D_RW179(_X_)                             ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BITS_SC2_D_RW180(_X_)                             ( (_X_) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_SC2_D_RW181(_X_)                             ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BITS_SC2_D_RW182(_X_)                             ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BITS_SC2_D_RW183(_X_)                             ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_ISP_MEM_EMA_CFG */
#define BIT_SC2_D_RW190                                   ( BIT(30) )
#define BITS_SC2_D_RW191(_X_)                             ( (_X_) << 28 & (BIT(28)|BIT(29)) )
#define BITS_SC2_D_RW192(_X_)                             ( (_X_) << 25 & (BIT(25)|BIT(26)|BIT(27)) )
#define BIT_SC2_D_RW193                                   ( BIT(24) )
#define BITS_SC2_D_RW194(_X_)                             ( (_X_) << 22 & (BIT(22)|BIT(23)) )
#define BITS_SC2_D_RW195(_X_)                             ( (_X_) << 19 & (BIT(19)|BIT(20)|BIT(21)) )
#define BIT_SC2_D_RW196                                   ( BIT(18) )
#define BITS_SC2_D_RW197(_X_)                             ( (_X_) << 16 & (BIT(16)|BIT(17)) )
#define BITS_SC2_D_RW198(_X_)                             ( (_X_) << 13 & (BIT(13)|BIT(14)|BIT(15)) )
#define BIT_SC2_D_RW199                                   ( BIT(12) )
#define BITS_SC2_D_RW200(_X_)                             ( (_X_) << 9 & (BIT(9)|BIT(10)|BIT(11)) )
#define BITS_SC2_D_RW201(_X_)                             ( (_X_) << 6 & (BIT(6)|BIT(7)|BIT(8)) )
#define BIT_SC2_D_RW202                                   ( BIT(5) )
#define BITS_SC2_D_RW203(_X_)                             ( (_X_) << 3 & (BIT(3)|BIT(4)) )
#define BITS_SC2_D_RW204(_X_)                             ( (_X_) & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_Offset:0x54 */
#define BITS_SC2_D_RW209(_X_)                             ( (_X_) << 30 & (BIT(30)|BIT(31)) )
#define BITS_SC2_D_RW210(_X_)                             ( (_X_) << 28 & (BIT(28)|BIT(29)) )
#define BITS_SC2_D_RW211(_X_)                             ( (_X_) << 26 & (BIT(26)|BIT(27)) )
#define BITS_SC2_D_RW212(_X_)                             ( (_X_) << 24 & (BIT(24)|BIT(25)) )
#define BITS_SC2_D_213(_X_)                               ( (_X_) << 22 & (BIT(22)|BIT(23)) )
#define BIT_SC2_D_RW214                                   ( BIT(21) )
#define BITS_SC2_D_215(_X_)                               ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)) )
#define BIT_SC2_D_RW216                                   ( BIT(15) )
#define BIT_SC2_D_RW217                                   ( BIT(14) )
#define BIT_SC2_D_RW218                                   ( BIT(13) )
#define BITS_SC2_D_219(_X_)                               ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BITS_SC2_D_RW220(_X_)                             ( (_X_) << 5 & (BIT(5)|BIT(6)|BIT(7)) )
#define BIT_SC2_D_221                                     ( BIT(4) )
#define BIT_SC2_D_RW222                                   ( BIT(3) )
#define BIT_SC2_D_RW223                                   ( BIT(2) )
#define BIT_SC2_D_224                                     ( BIT(1) )
#define BIT_SC2_D_225                                     ( BIT(0) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_Offset:0x5c */
#define BITS_SC2_D_230(_X_)                               ( (_X_) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_SC2_D_RW231(_X_)                             ( (_X_) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BITS_SC2_D_RW232(_X_)                             ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BITS_SC2_D_RW233(_X_)                             ( (_X_) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BITS_SC2_D_RW234(_X_)                             ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BITS_SC2_D_RW235(_X_)                             ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BITS_SC2_D_RW236(_X_)                             ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_Offset:0x60 */
#define BIT_SC2_D_241                                     ( BIT(31) )
#define BITS_SC2_D_RW242(_X_)                             ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_SC2_D_243                                     ( BIT(15) )
#define BITS_SC2_D_RW244(_X_)                             ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_EOF_DLY_COUNTER_CTRL1 */
#define BIT_SC2_D_250                                     ( BIT(31) )
#define BITS_SC2_D_RW251(_X_)                             ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_SC2_D_252                                     ( BIT(15) )
#define BITS_SC2_D_RW253(_X_)                             ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_Offset:0xe4 */
#define BIT_SC2_D_258                                     ( BIT(31) )
#define BITS_SC2_D_RW259(_X_)                             ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_SC2_D_260                                     ( BIT(15) )
#define BITS_SC2_D_RW261(_X_)                             ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_EOF_DLY_COUNTER_CTRL3 */
#define BIT_SC2_D_267                                     ( BIT(31) )
#define BITS_SC2_D_RW268(_X_)                             ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_SC2_D_269                                     ( BIT(15) )
#define BITS_SC2_D_RW270(_X_)                             ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_EOF_DLY_COUNTER_CTRL4 */
#define BIT_SC2_D_276                                     ( BIT(31) )
#define BITS_SC2_D_RW277(_X_)                             ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_SC2_D_278                                     ( BIT(15) )
#define BITS_SC2_D_RW279(_X_)                             ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_EOF_DLY_COUNTER_CTRL5 */
#define BIT_SC2_D_285                                     ( BIT(31) )
#define BITS_SC2_D_RW286(_X_)                             ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_SC2_D_287                                     ( BIT(15) )
#define BITS_SC2_D_RW288(_X_)                             ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_Offset:0xf4 */
#define BIT_SC2_D_293                                     ( BIT(31) )
#define BITS_SC2_D_RW294(_X_)                             ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_SC2_D_295                                     ( BIT(15) )
#define BITS_SC2_D_RW296(_X_)                             ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )

/* bits definitions for register REG_SC2_DESCRIPTOR_CH_EOF_DLY_COUNTER_CTRL7 */
#define BIT_SC2_D_302                                     ( BIT(31) )
#define BITS_SC2_D_RW303(_X_)                             ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)) )
#define BIT_SC2_D_304                                     ( BIT(15) )
#define BITS_SC2_D_RW305(_X_)                             ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )

#endif
