;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-25
	JMN <12, #10
	JMN <12, #10
	JMN <12, #10
	MOV @-127, 100
	ADD #270, <1
	ADD 270, 60
	SLT 101, <-201
	MOV @-127, 100
	ADD #270, 0
	ADD @121, 103
	SUB @121, 103
	MOV -607, @-120
	SUB -7, <-120
	DJN -1, @-20
	DJN -1, @-25
	SUB @121, 103
	SUB @-127, 100
	SLT 20, @12
	SUB #9, 81
	JMN -90, 500
	ADD 130, 9
	SUB @121, 103
	CMP @127, 106
	SLT #12, @90
	SLT 121, -1
	SUB @-127, 100
	MOV -7, <-20
	ADD -1, <-20
	DJN -1, @-20
	SLT 101, <-201
	JMN <12, #10
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	SPL 0, -2
	SUB -7, <-120
	MOV -7, <-20
	SPL 1, <-2
	SPL 0, <-2
	SLT 101, <-201
	JMN <12, #10
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	SUB #72, @200
	MOV -1, <-20
	DJN -1, @-25
	JMN <12, #10
	JMN <12, #10
	MOV -1, <-20
	MOV @-127, 100
	ADD #270, <1
