<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>OPENMAC IP-CORE: axi_openmac Entity  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPENMAC IP-CORE
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">BSD licensed IP-Core</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="namespaces.html"><span>Packages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
      <li><a href="classes.html"><span>Design&#160;Units</span></a></li>
      <li><a href="hierarchy.html"><span>Design&#160;Unit&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Design&#160;Unit&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classaxi__openmac.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Use Clauses">Use Clauses</a>  </div>
  <div class="headertitle">
<div class="title">axi_openmac Entity Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classaxi__openmac_1_1rtl.html">rtl</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a0a6af6eef40212dbaf130d57ce711256"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a6af6eef40212dbaf130d57ce711256"></a>
<a class="el" href="classaxi__openmac.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a0a6af6eef40212dbaf130d57ce711256"><td class="mdescLeft">&#160;</td><td class="mdescRight">OpenMAC toplevel for Xilinx. <br /></td></tr>
<tr class="memitem:acb0104078aa7553401ad7abeb4e7fc21"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb0104078aa7553401ad7abeb4e7fc21"></a>
<a class="el" href="classaxi__openmac.html#acb0104078aa7553401ad7abeb4e7fc21">libcommon</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:acb0104078aa7553401ad7abeb4e7fc21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common library. <br /></td></tr>
<tr class="memitem:a9f49de6f5eed5b4488cba6c9cdd1c215"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f49de6f5eed5b4488cba6c9cdd1c215"></a>
<a class="el" href="classaxi__openmac.html#a9f49de6f5eed5b4488cba6c9cdd1c215">work</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a9f49de6f5eed5b4488cba6c9cdd1c215"><td class="mdescLeft">&#160;</td><td class="mdescRight">Work library. <br /></td></tr>
<tr class="memitem:ac5657bf2a47dd6de7046dbeefe349b76"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5657bf2a47dd6de7046dbeefe349b76"></a>
<a class="el" href="classaxi__openmac.html#ac5657bf2a47dd6de7046dbeefe349b76">proc_common_v3_00_a</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ac5657bf2a47dd6de7046dbeefe349b76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common Xilinx library. <br /></td></tr>
<tr class="memitem:a53b1c5fbe9765aed542a41511468edfa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a53b1c5fbe9765aed542a41511468edfa"></a>
<a class="el" href="classaxi__openmac.html#a53b1c5fbe9765aed542a41511468edfa">axi_lite_ipif_v1_01_a</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a53b1c5fbe9765aed542a41511468edfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI Lite IPIF library. <br /></td></tr>
<tr class="memitem:a91303eed640038bd646a0292124c26a7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a91303eed640038bd646a0292124c26a7"></a>
<a class="el" href="classaxi__openmac.html#a91303eed640038bd646a0292124c26a7">axi_master_burst_v1_00_a</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a91303eed640038bd646a0292124c26a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI Master Burst library. <br /></td></tr>
<tr class="memitem:a962f1c6a2adaac3e10a6f7fa3d111e01"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a962f1c6a2adaac3e10a6f7fa3d111e01"></a>
<a class="el" href="classaxi__openmac.html#a962f1c6a2adaac3e10a6f7fa3d111e01">unisim</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a962f1c6a2adaac3e10a6f7fa3d111e01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unisim library. <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classaxi__openmac.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a2edc34402b573437d5f25fa90ba4013e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2edc34402b573437d5f25fa90ba4013e"></a>
<a class="el" href="classaxi__openmac.html#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:ac57613c3e03b80007872c5585d825cdb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac57613c3e03b80007872c5585d825cdb"></a>
<a class="el" href="classaxi__openmac.html#ac57613c3e03b80007872c5585d825cdb">global</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:ac57613c3e03b80007872c5585d825cdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use common library global package. <br /></td></tr>
<tr class="memitem:a03098580bb27067daacad74e546239f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a03098580bb27067daacad74e546239f9"></a>
<a class="el" href="classaxi__openmac.html#a03098580bb27067daacad74e546239f9">openmacPkg</a>&#160;</td><td class="memItemRight" valign="bottom">   <b>Package</b><em><a class="el" href="classopenmac_pkg.html"> &lt;openmacPkg&gt;</a></td></tr>
<tr class="memdesc:a03098580bb27067daacad74e546239f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">use openmac package <br /></td></tr>
<tr class="memitem:a865a37fc95a1b48b521066dbff01c5d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a865a37fc95a1b48b521066dbff01c5d9"></a>
<a class="el" href="classaxi__openmac.html#a865a37fc95a1b48b521066dbff01c5d9">proc_common_pkg</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a5d4206d7fb78ae6ff4666d14da63cb3a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d4206d7fb78ae6ff4666d14da63cb3a"></a>
<a class="el" href="classaxi__openmac.html#a5d4206d7fb78ae6ff4666d14da63cb3a">ipif_pkg</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:afb29f2ec80dbd8652799df4893c405ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb29f2ec80dbd8652799df4893c405ac"></a>
<a class="el" href="classaxi__openmac.html#afb29f2ec80dbd8652799df4893c405ac">axi_lite_ipif</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:afb29f2ec80dbd8652799df4893c405ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use AXI lite ipif. <br /></td></tr>
<tr class="memitem:a5ae729f3880c5aac726ad1555772c7dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ae729f3880c5aac726ad1555772c7dc"></a>
<a class="el" href="classaxi__openmac.html#a5ae729f3880c5aac726ad1555772c7dc">axi_master_burst</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:a5ae729f3880c5aac726ad1555772c7dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use AXI master burst. <br /></td></tr>
<tr class="memitem:aa1cb22e959d47364391e5eb4ef86927c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1cb22e959d47364391e5eb4ef86927c"></a>
<a class="el" href="classaxi__openmac.html#aa1cb22e959d47364391e5eb4ef86927c">vcomponents</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:aa1cb22e959d47364391e5eb4ef86927c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use ODDR2 instance primitive. <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:af083dd659c47e87626fc6d765380edbf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af083dd659c47e87626fc6d765380edbf"></a>
<a class="el" href="classaxi__openmac.html#af083dd659c47e87626fc6d765380edbf">C_FAMILY</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">string</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; spartan6 &quot;</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:af083dd659c47e87626fc6d765380edbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Xilinx FPGA familiy. <br /></td></tr>
<tr class="memitem:aee092ab15e2761f053a9c75fc4343bfc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aee092ab15e2761f053a9c75fc4343bfc"></a>
<a class="el" href="classaxi__openmac.html#aee092ab15e2761f053a9c75fc4343bfc">C_M_AXI_MAC_DMA_ADDR_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:aee092ab15e2761f053a9c75fc4343bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA address width. <br /></td></tr>
<tr class="memitem:accada15e23a8d22ee9fb99675092dcac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="accada15e23a8d22ee9fb99675092dcac"></a>
<a class="el" href="classaxi__openmac.html#accada15e23a8d22ee9fb99675092dcac">C_M_AXI_MAC_DMA_DATA_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:accada15e23a8d22ee9fb99675092dcac"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA data width. <br /></td></tr>
<tr class="memitem:a206802adbe8a3aa60ece9850e5280b4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a206802adbe8a3aa60ece9850e5280b4f"></a>
<a class="el" href="classaxi__openmac.html#a206802adbe8a3aa60ece9850e5280b4f">C_M_AXI_MAC_DMA_NATIVE_DWIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a206802adbe8a3aa60ece9850e5280b4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA native data width. <br /></td></tr>
<tr class="memitem:af9117fd6fa7c66b034f8f3f5b974078a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af9117fd6fa7c66b034f8f3f5b974078a"></a>
<a class="el" href="classaxi__openmac.html#af9117fd6fa7c66b034f8f3f5b974078a">C_M_AXI_MAC_DMA_LENGTH_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">12</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:af9117fd6fa7c66b034f8f3f5b974078a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA burst length width. <br /></td></tr>
<tr class="memitem:a90b5c61bedaa3f7fc715bd0b35128194"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a90b5c61bedaa3f7fc715bd0b35128194"></a>
<a class="el" href="classaxi__openmac.html#a90b5c61bedaa3f7fc715bd0b35128194">C_M_AXI_MAC_DMA_MAX_BURST_LEN</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a90b5c61bedaa3f7fc715bd0b35128194"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA burst length. <br /></td></tr>
<tr class="memitem:ab26a468c3dd53784fa2ed2366d61b2e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab26a468c3dd53784fa2ed2366d61b2e3"></a>
<a class="el" href="classaxi__openmac.html#ab26a468c3dd53784fa2ed2366d61b2e3">C_S_AXI_MAC_REG_NUM_ADDR_RANGES</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:ab26a468c3dd53784fa2ed2366d61b2e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG address ranges. <br /></td></tr>
<tr class="memitem:aa6010cc47e08f8da3101935886ab0e9e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa6010cc47e08f8da3101935886ab0e9e"></a>
<a class="el" href="classaxi__openmac.html#aa6010cc47e08f8da3101935886ab0e9e">C_S_AXI_MAC_REG_RNG0_BASEADDR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; ffffffff &quot;</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:aa6010cc47e08f8da3101935886ab0e9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG range 0 base. <br /></td></tr>
<tr class="memitem:a93bd915a86a634ae30630ba4b83f5ff9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93bd915a86a634ae30630ba4b83f5ff9"></a>
<a class="el" href="classaxi__openmac.html#a93bd915a86a634ae30630ba4b83f5ff9">C_S_AXI_MAC_REG_RNG0_HIGHADDR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 00000000 &quot;</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a93bd915a86a634ae30630ba4b83f5ff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG range 0 high. <br /></td></tr>
<tr class="memitem:acb1da2875dd0b9c1b1b8eda7adaf6a2d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb1da2875dd0b9c1b1b8eda7adaf6a2d"></a>
<a class="el" href="classaxi__openmac.html#acb1da2875dd0b9c1b1b8eda7adaf6a2d">C_S_AXI_MAC_REG_RNG1_BASEADDR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; ffffffff &quot;</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:acb1da2875dd0b9c1b1b8eda7adaf6a2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG range 1 base. <br /></td></tr>
<tr class="memitem:a8ccf6a10a2639c84f57f485826bfbbe3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ccf6a10a2639c84f57f485826bfbbe3"></a>
<a class="el" href="classaxi__openmac.html#a8ccf6a10a2639c84f57f485826bfbbe3">C_S_AXI_MAC_REG_RNG1_HIGHADDR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 00000000 &quot;</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a8ccf6a10a2639c84f57f485826bfbbe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG range 1 high. <br /></td></tr>
<tr class="memitem:a17ea85de84cca43808a8b4627028b32e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a17ea85de84cca43808a8b4627028b32e"></a>
<a class="el" href="classaxi__openmac.html#a17ea85de84cca43808a8b4627028b32e">C_S_AXI_MAC_REG_MIN_SIZE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 00001fff &quot;</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a17ea85de84cca43808a8b4627028b32e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG minimum size. <br /></td></tr>
<tr class="memitem:a37cc895d44b709a0e70847f1ab2525f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37cc895d44b709a0e70847f1ab2525f7"></a>
<a class="el" href="classaxi__openmac.html#a37cc895d44b709a0e70847f1ab2525f7">C_S_AXI_MAC_REG_DATA_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a37cc895d44b709a0e70847f1ab2525f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG data width. <br /></td></tr>
<tr class="memitem:a59e33d3df343d917d60e723c390bd6ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59e33d3df343d917d60e723c390bd6ba"></a>
<a class="el" href="classaxi__openmac.html#a59e33d3df343d917d60e723c390bd6ba">C_S_AXI_MAC_REG_ADDR_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a59e33d3df343d917d60e723c390bd6ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG address width. <br /></td></tr>
<tr class="memitem:ad0887168b06c48b47d767a06ee542a1d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0887168b06c48b47d767a06ee542a1d"></a>
<a class="el" href="classaxi__openmac.html#ad0887168b06c48b47d767a06ee542a1d">C_S_AXI_MAC_REG_ACLK_FREQ_HZ</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">50000000</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:ad0887168b06c48b47d767a06ee542a1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG clock frequency. <br /></td></tr>
<tr class="memitem:a4f8c6081c31ba3b99341cc1778c37c50"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f8c6081c31ba3b99341cc1778c37c50"></a>
<a class="el" href="classaxi__openmac.html#a4f8c6081c31ba3b99341cc1778c37c50">C_S_AXI_MAC_REG_USE_WSTRB</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a4f8c6081c31ba3b99341cc1778c37c50"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG use write strobes. <br /></td></tr>
<tr class="memitem:a1ead18613d98ad605a08dbf2324f73f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ead18613d98ad605a08dbf2324f73f0"></a>
<a class="el" href="classaxi__openmac.html#a1ead18613d98ad605a08dbf2324f73f0">C_S_AXI_MAC_REG_DPHASE_TIMEOUT</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a1ead18613d98ad605a08dbf2324f73f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG enable data phase timeout timer. <br /></td></tr>
<tr class="memitem:aa7f43232618a34f2d76ba697b049122e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7f43232618a34f2d76ba697b049122e"></a>
<a class="el" href="classaxi__openmac.html#aa7f43232618a34f2d76ba697b049122e">C_S_AXI_MAC_PKT_BASEADDR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; ffffffff &quot;</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:aa7f43232618a34f2d76ba697b049122e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave PKT base. <br /></td></tr>
<tr class="memitem:aaf82ede6eed9c0a77af98de595d8df84"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf82ede6eed9c0a77af98de595d8df84"></a>
<a class="el" href="classaxi__openmac.html#aaf82ede6eed9c0a77af98de595d8df84">C_S_AXI_MAC_PKT_HIGHADDR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 00000000 &quot;</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:aaf82ede6eed9c0a77af98de595d8df84"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave PKT high. <br /></td></tr>
<tr class="memitem:a58cdf9c78d8d243fdbf0413d1e79175f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a58cdf9c78d8d243fdbf0413d1e79175f"></a>
<a class="el" href="classaxi__openmac.html#a58cdf9c78d8d243fdbf0413d1e79175f">C_S_AXI_MAC_PKT_MIN_SIZE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 0000ffff &quot;</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a58cdf9c78d8d243fdbf0413d1e79175f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG minimum size. <br /></td></tr>
<tr class="memitem:a424e46ab36818fd378e655575c9a3bbc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a424e46ab36818fd378e655575c9a3bbc"></a>
<a class="el" href="classaxi__openmac.html#a424e46ab36818fd378e655575c9a3bbc">C_S_AXI_MAC_PKT_DATA_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a424e46ab36818fd378e655575c9a3bbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave PKT data width. <br /></td></tr>
<tr class="memitem:aaf240491664b964d55136650bfdb4b4b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf240491664b964d55136650bfdb4b4b"></a>
<a class="el" href="classaxi__openmac.html#aaf240491664b964d55136650bfdb4b4b">C_S_AXI_MAC_PKT_ADDR_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:aaf240491664b964d55136650bfdb4b4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave PKT address width. <br /></td></tr>
<tr class="memitem:a3c17bffc0820ce61d0f33e10f7b17f2b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c17bffc0820ce61d0f33e10f7b17f2b"></a>
<a class="el" href="classaxi__openmac.html#a3c17bffc0820ce61d0f33e10f7b17f2b">C_S_AXI_MAC_PKT_USE_WSTRB</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a3c17bffc0820ce61d0f33e10f7b17f2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave PKT use write strobes. <br /></td></tr>
<tr class="memitem:a5a90824ebdad9a85abbacb46ce91bd70"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a90824ebdad9a85abbacb46ce91bd70"></a>
<a class="el" href="classaxi__openmac.html#a5a90824ebdad9a85abbacb46ce91bd70">C_S_AXI_MAC_PKT_DPHASE_TIMEOUT</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a5a90824ebdad9a85abbacb46ce91bd70"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave PKT enable data phase timeout timer. <br /></td></tr>
<tr class="memitem:a58f3143aa144545a728801b17f6cb3cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a58f3143aa144545a728801b17f6cb3cf"></a>
<a class="el" href="classaxi__openmac.html#a58f3143aa144545a728801b17f6cb3cf">gPhyPortCount</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a58f3143aa144545a728801b17f6cb3cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Phy ports. <br /></td></tr>
<tr class="memitem:ab7b4dae64fcbd28ac2d81d2cce91c9ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab7b4dae64fcbd28ac2d81d2cce91c9ba"></a>
<a class="el" href="classaxi__openmac.html#ab7b4dae64fcbd28ac2d81d2cce91c9ba">gPhyPortType</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classopenmac_pkg.html#a4638d6ab9f10db55d3c83bdf686a2c38">cPhyPortRmii</a></b> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:ab7b4dae64fcbd28ac2d81d2cce91c9ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Phy port interface type (Rmii or Mii) <br /></td></tr>
<tr class="memitem:a8d29b2947468e1134652e72e0bf8bb46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d29b2947468e1134652e72e0bf8bb46"></a>
<a class="el" href="classaxi__openmac.html#a8d29b2947468e1134652e72e0bf8bb46">gSmiPortCount</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a8d29b2947468e1134652e72e0bf8bb46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of SMI phy ports. <br /></td></tr>
<tr class="memitem:a37e3ab1ddbf05a6278d4419c2a83d174"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37e3ab1ddbf05a6278d4419c2a83d174"></a>
<a class="el" href="classaxi__openmac.html#a37e3ab1ddbf05a6278d4419c2a83d174">gEndianness</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">string</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; little &quot;</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a37e3ab1ddbf05a6278d4419c2a83d174"><td class="mdescLeft">&#160;</td><td class="mdescRight">Endianness ("little" or "big") <br /></td></tr>
<tr class="memitem:a265dd5406cc629c2853bf05bb5265486"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a265dd5406cc629c2853bf05bb5265486"></a>
<a class="el" href="classaxi__openmac.html#a265dd5406cc629c2853bf05bb5265486">gEnableActivity</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">cFalse</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a265dd5406cc629c2853bf05bb5265486"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable packet activity generator (e.g. connect to LED) <br /></td></tr>
<tr class="memitem:aadca14c8db8214718cf5725eeb682aac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aadca14c8db8214718cf5725eeb682aac"></a>
<a class="el" href="classaxi__openmac.html#aadca14c8db8214718cf5725eeb682aac">gEnableDmaObserver</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">cFalse</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:aadca14c8db8214718cf5725eeb682aac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA observer circuit. <br /></td></tr>
<tr class="memitem:a28af183fb27a5f78939993f5f67133bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28af183fb27a5f78939993f5f67133bb"></a>
<a class="el" href="classaxi__openmac.html#a28af183fb27a5f78939993f5f67133bb">gDmaAddrWidth</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a28af183fb27a5f78939993f5f67133bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA address width (byte-addressing) <br /></td></tr>
<tr class="memitem:a2809b1cc2ae231e21e1088bce9988856"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2809b1cc2ae231e21e1088bce9988856"></a>
<a class="el" href="classaxi__openmac.html#a2809b1cc2ae231e21e1088bce9988856">gDmaDataWidth</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a2809b1cc2ae231e21e1088bce9988856"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA data width. <br /></td></tr>
<tr class="memitem:ab6a0bd93617d53999cbf46e4dcaaca17"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6a0bd93617d53999cbf46e4dcaaca17"></a>
<a class="el" href="classaxi__openmac.html#ab6a0bd93617d53999cbf46e4dcaaca17">gDmaBurstCountWidth</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:ab6a0bd93617d53999cbf46e4dcaaca17"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA burst count width. <br /></td></tr>
<tr class="memitem:a2915e5ab26650bdefbda92cbbabd6e1d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2915e5ab26650bdefbda92cbbabd6e1d"></a>
<a class="el" href="classaxi__openmac.html#a2915e5ab26650bdefbda92cbbabd6e1d">gDmaWriteBurstLength</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a2915e5ab26650bdefbda92cbbabd6e1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA write burst length (Rx packets) [words]. <br /></td></tr>
<tr class="memitem:a9b2241c569b5616949b551b84d6aa460"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b2241c569b5616949b551b84d6aa460"></a>
<a class="el" href="classaxi__openmac.html#a9b2241c569b5616949b551b84d6aa460">gDmaReadBurstLength</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a9b2241c569b5616949b551b84d6aa460"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA read burst length (Tx packets) [words]. <br /></td></tr>
<tr class="memitem:afa3bac09d26caf2f5fc68c18d60de70e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa3bac09d26caf2f5fc68c18d60de70e"></a>
<a class="el" href="classaxi__openmac.html#afa3bac09d26caf2f5fc68c18d60de70e">gDmaWriteFifoLength</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:afa3bac09d26caf2f5fc68c18d60de70e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA write FIFO length (Rx packets) [words]. <br /></td></tr>
<tr class="memitem:a8f5cf40eb3181d087ff7ab5a7d7d9378"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f5cf40eb3181d087ff7ab5a7d7d9378"></a>
<a class="el" href="classaxi__openmac.html#a8f5cf40eb3181d087ff7ab5a7d7d9378">gDmaReadFifoLength</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a8f5cf40eb3181d087ff7ab5a7d7d9378"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA read FIFO length (Tx packets) [words]. <br /></td></tr>
<tr class="memitem:adfacbac1b06619d7ebe659276682a76d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adfacbac1b06619d7ebe659276682a76d"></a>
<a class="el" href="classaxi__openmac.html#adfacbac1b06619d7ebe659276682a76d">gPacketBufferLocTx</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">cPktBufLocal</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:adfacbac1b06619d7ebe659276682a76d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Packet buffer location for Tx packets. <br /></td></tr>
<tr class="memitem:ab1ac896d0e7567218d9ddad33d6a27ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab1ac896d0e7567218d9ddad33d6a27ea"></a>
<a class="el" href="classaxi__openmac.html#ab1ac896d0e7567218d9ddad33d6a27ea">gPacketBufferLocRx</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">cPktBufLocal</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:ab1ac896d0e7567218d9ddad33d6a27ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Packet buffer location for Rx packets. <br /></td></tr>
<tr class="memitem:a6c1640b9f243563a475ce9f9800aa355"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6c1640b9f243563a475ce9f9800aa355"></a>
<a class="el" href="classaxi__openmac.html#a6c1640b9f243563a475ce9f9800aa355">gPacketBufferLog2Size</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a6c1640b9f243563a475ce9f9800aa355"><td class="mdescLeft">&#160;</td><td class="mdescRight">Packet buffer log2(size) [log2(bytes)]. <br /></td></tr>
<tr class="memitem:a84428bf662ae4d31a734e3ccb12ddc7a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84428bf662ae4d31a734e3ccb12ddc7a"></a>
<a class="el" href="classaxi__openmac.html#a84428bf662ae4d31a734e3ccb12ddc7a">gTimerEnablePulse</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">cFalse</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a84428bf662ae4d31a734e3ccb12ddc7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable pulse timer. <br /></td></tr>
<tr class="memitem:a277d775bb6180bd1611c8b84dd318aee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a277d775bb6180bd1611c8b84dd318aee"></a>
<a class="el" href="classaxi__openmac.html#a277d775bb6180bd1611c8b84dd318aee">gTimerEnablePulseWidth</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">cFalse</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a277d775bb6180bd1611c8b84dd318aee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable timer pulse width control. <br /></td></tr>
<tr class="memitem:a50fba3cef02fdcb0cc1132affe9f46f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50fba3cef02fdcb0cc1132affe9f46f0"></a>
<a class="el" href="classaxi__openmac.html#a50fba3cef02fdcb0cc1132affe9f46f0">gTimerPulseRegWidth</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a50fba3cef02fdcb0cc1132affe9f46f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer pulse width register width. <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:a0eebe2e3c6b171e774f36e7dd2ec7ce1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0eebe2e3c6b171e774f36e7dd2ec7ce1"></a>
<a class="el" href="classaxi__openmac.html#a0eebe2e3c6b171e774f36e7dd2ec7ce1">iClk50</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a0eebe2e3c6b171e774f36e7dd2ec7ce1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main clock used for openMAC, openHUB and openFILTER (freq = 50 MHz) <br /></td></tr>
<tr class="memitem:a0ad3a652f048120eb352e7db44e016ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ad3a652f048120eb352e7db44e016ab"></a>
<a class="el" href="classaxi__openmac.html#a0ad3a652f048120eb352e7db44e016ab">iClk100</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a0ad3a652f048120eb352e7db44e016ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Twice main clock used for Rmii Tx path. <br /></td></tr>
<tr class="memitem:aaa39bcff7be02d33b7a6349e39ec2e87"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa39bcff7be02d33b7a6349e39ec2e87"></a>
<a class="el" href="classaxi__openmac.html#aaa39bcff7be02d33b7a6349e39ec2e87">S_AXI_MAC_REG_ACLK</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aaa39bcff7be02d33b7a6349e39ec2e87"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG clock. <br /></td></tr>
<tr class="memitem:ac49d8cbea5b79095c4994da5a6bb7103"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac49d8cbea5b79095c4994da5a6bb7103"></a>
<a class="el" href="classaxi__openmac.html#ac49d8cbea5b79095c4994da5a6bb7103">S_AXI_MAC_REG_ARESETN</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac49d8cbea5b79095c4994da5a6bb7103"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG reset (low-active) <br /></td></tr>
<tr class="memitem:add0f8092b16c7d082d5ab8b46c822761"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add0f8092b16c7d082d5ab8b46c822761"></a>
<a class="el" href="classaxi__openmac.html#add0f8092b16c7d082d5ab8b46c822761">S_AXI_MAC_REG_ARVALID</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:add0f8092b16c7d082d5ab8b46c822761"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG address read valid. <br /></td></tr>
<tr class="memitem:ad41de17a070843a7d88db37bd5c93a55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad41de17a070843a7d88db37bd5c93a55"></a>
<a class="el" href="classaxi__openmac.html#ad41de17a070843a7d88db37bd5c93a55">S_AXI_MAC_REG_AWVALID</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ad41de17a070843a7d88db37bd5c93a55"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG address write valid. <br /></td></tr>
<tr class="memitem:ae39b24e63573cb02e6f79089f3478488"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae39b24e63573cb02e6f79089f3478488"></a>
<a class="el" href="classaxi__openmac.html#ae39b24e63573cb02e6f79089f3478488">S_AXI_MAC_REG_BREADY</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae39b24e63573cb02e6f79089f3478488"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG response ready. <br /></td></tr>
<tr class="memitem:a92f64640e26891730e9bf166ce71f2cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92f64640e26891730e9bf166ce71f2cb"></a>
<a class="el" href="classaxi__openmac.html#a92f64640e26891730e9bf166ce71f2cb">S_AXI_MAC_REG_RREADY</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a92f64640e26891730e9bf166ce71f2cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG read ready. <br /></td></tr>
<tr class="memitem:a13204b1b8b148fac64fddc685e26c0da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a13204b1b8b148fac64fddc685e26c0da"></a>
<a class="el" href="classaxi__openmac.html#a13204b1b8b148fac64fddc685e26c0da">S_AXI_MAC_REG_WVALID</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a13204b1b8b148fac64fddc685e26c0da"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG write valid. <br /></td></tr>
<tr class="memitem:a43527f62b53074f8ab2f35bb27cf5985"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43527f62b53074f8ab2f35bb27cf5985"></a>
<a class="el" href="classaxi__openmac.html#a43527f62b53074f8ab2f35bb27cf5985">S_AXI_MAC_REG_ARADDR</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#a59e33d3df343d917d60e723c390bd6ba">C_S_AXI_MAC_REG_ADDR_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a43527f62b53074f8ab2f35bb27cf5985"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG read address. <br /></td></tr>
<tr class="memitem:a7c71015e0983701303438af9390d8f27"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c71015e0983701303438af9390d8f27"></a>
<a class="el" href="classaxi__openmac.html#a7c71015e0983701303438af9390d8f27">S_AXI_MAC_REG_AWADDR</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#a59e33d3df343d917d60e723c390bd6ba">C_S_AXI_MAC_REG_ADDR_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7c71015e0983701303438af9390d8f27"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG write address. <br /></td></tr>
<tr class="memitem:a63e6d99eeb0212bb1275c359ff7c05d8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63e6d99eeb0212bb1275c359ff7c05d8"></a>
<a class="el" href="classaxi__openmac.html#a63e6d99eeb0212bb1275c359ff7c05d8">S_AXI_MAC_REG_WDATA</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#a37cc895d44b709a0e70847f1ab2525f7">C_S_AXI_MAC_REG_DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a63e6d99eeb0212bb1275c359ff7c05d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG write data. <br /></td></tr>
<tr class="memitem:af8ff1a6591e2ee1c8e6c711976830f67"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8ff1a6591e2ee1c8e6c711976830f67"></a>
<a class="el" href="classaxi__openmac.html#af8ff1a6591e2ee1c8e6c711976830f67">S_AXI_MAC_REG_WSTRB</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#a37cc895d44b709a0e70847f1ab2525f7">C_S_AXI_MAC_REG_DATA_WIDTH</a></b> <span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af8ff1a6591e2ee1c8e6c711976830f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG write strobe. <br /></td></tr>
<tr class="memitem:a20bfd926dcc53efc1f884f6e147b8c35"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a20bfd926dcc53efc1f884f6e147b8c35"></a>
<a class="el" href="classaxi__openmac.html#a20bfd926dcc53efc1f884f6e147b8c35">S_AXI_MAC_REG_ARREADY</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a20bfd926dcc53efc1f884f6e147b8c35"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG read address ready. <br /></td></tr>
<tr class="memitem:a4907429a0bb0f87f6a54eb6f933162f5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4907429a0bb0f87f6a54eb6f933162f5"></a>
<a class="el" href="classaxi__openmac.html#a4907429a0bb0f87f6a54eb6f933162f5">S_AXI_MAC_REG_AWREADY</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4907429a0bb0f87f6a54eb6f933162f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG write address ready. <br /></td></tr>
<tr class="memitem:a22d0523520aaaf7ca157e426125dfb69"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22d0523520aaaf7ca157e426125dfb69"></a>
<a class="el" href="classaxi__openmac.html#a22d0523520aaaf7ca157e426125dfb69">S_AXI_MAC_REG_BVALID</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a22d0523520aaaf7ca157e426125dfb69"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG write response valid. <br /></td></tr>
<tr class="memitem:a571d565b5b713d899dc768e6e242a25a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a571d565b5b713d899dc768e6e242a25a"></a>
<a class="el" href="classaxi__openmac.html#a571d565b5b713d899dc768e6e242a25a">S_AXI_MAC_REG_RVALID</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a571d565b5b713d899dc768e6e242a25a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG read valid. <br /></td></tr>
<tr class="memitem:ac318116c1766eed16deb8fa0e2f4cb09"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac318116c1766eed16deb8fa0e2f4cb09"></a>
<a class="el" href="classaxi__openmac.html#ac318116c1766eed16deb8fa0e2f4cb09">S_AXI_MAC_REG_WREADY</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac318116c1766eed16deb8fa0e2f4cb09"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG write ready. <br /></td></tr>
<tr class="memitem:aa8904a20aa5e40cca03a577109c29d19"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8904a20aa5e40cca03a577109c29d19"></a>
<a class="el" href="classaxi__openmac.html#aa8904a20aa5e40cca03a577109c29d19">S_AXI_MAC_REG_BRESP</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa8904a20aa5e40cca03a577109c29d19"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG write response. <br /></td></tr>
<tr class="memitem:a9c80cbb4f095aa4febc031d608009be3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c80cbb4f095aa4febc031d608009be3"></a>
<a class="el" href="classaxi__openmac.html#a9c80cbb4f095aa4febc031d608009be3">S_AXI_MAC_REG_RDATA</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#a37cc895d44b709a0e70847f1ab2525f7">C_S_AXI_MAC_REG_DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a9c80cbb4f095aa4febc031d608009be3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG read data. <br /></td></tr>
<tr class="memitem:a39c3fb622602b0de3941a6c7276ef394"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39c3fb622602b0de3941a6c7276ef394"></a>
<a class="el" href="classaxi__openmac.html#a39c3fb622602b0de3941a6c7276ef394">S_AXI_MAC_REG_RRESP</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a39c3fb622602b0de3941a6c7276ef394"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave REG read response. <br /></td></tr>
<tr class="memitem:a10f7ba2cd9e3699c15542cf13c0b2713"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10f7ba2cd9e3699c15542cf13c0b2713"></a>
<a class="el" href="classaxi__openmac.html#a10f7ba2cd9e3699c15542cf13c0b2713">S_AXI_MAC_PKT_ACLK</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a10f7ba2cd9e3699c15542cf13c0b2713"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave PKT clock. <br /></td></tr>
<tr class="memitem:aa992dc4f28cb185ebbde17db2b01286c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa992dc4f28cb185ebbde17db2b01286c"></a>
<a class="el" href="classaxi__openmac.html#aa992dc4f28cb185ebbde17db2b01286c">S_AXI_MAC_PKT_ARESETN</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa992dc4f28cb185ebbde17db2b01286c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave PKT reset (low-active) <br /></td></tr>
<tr class="memitem:a394a1292fdfc70b7973093123a3f6cbf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a394a1292fdfc70b7973093123a3f6cbf"></a>
<a class="el" href="classaxi__openmac.html#a394a1292fdfc70b7973093123a3f6cbf">S_AXI_MAC_PKT_ARVALID</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a394a1292fdfc70b7973093123a3f6cbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave PKT address read valid. <br /></td></tr>
<tr class="memitem:a552f635c6b0c5e225f8037b40782c683"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a552f635c6b0c5e225f8037b40782c683"></a>
<a class="el" href="classaxi__openmac.html#a552f635c6b0c5e225f8037b40782c683">S_AXI_MAC_PKT_AWVALID</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a552f635c6b0c5e225f8037b40782c683"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave PKT address write valid. <br /></td></tr>
<tr class="memitem:a0f5be082faaa777a8ac4c2a430a8fbe0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0f5be082faaa777a8ac4c2a430a8fbe0"></a>
<a class="el" href="classaxi__openmac.html#a0f5be082faaa777a8ac4c2a430a8fbe0">S_AXI_MAC_PKT_BREADY</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a0f5be082faaa777a8ac4c2a430a8fbe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave PKT response ready. <br /></td></tr>
<tr class="memitem:afd0d7fc6286ae7acc7ed5d0dcc86384b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd0d7fc6286ae7acc7ed5d0dcc86384b"></a>
<a class="el" href="classaxi__openmac.html#afd0d7fc6286ae7acc7ed5d0dcc86384b">S_AXI_MAC_PKT_RREADY</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:afd0d7fc6286ae7acc7ed5d0dcc86384b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave PKT read ready. <br /></td></tr>
<tr class="memitem:a205c6043b84c19193dbf9db8f7e3fb8f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a205c6043b84c19193dbf9db8f7e3fb8f"></a>
<a class="el" href="classaxi__openmac.html#a205c6043b84c19193dbf9db8f7e3fb8f">S_AXI_MAC_PKT_WVALID</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a205c6043b84c19193dbf9db8f7e3fb8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave PKT write valid. <br /></td></tr>
<tr class="memitem:a837ed4b2ac110d99611c6de2f67f10b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a837ed4b2ac110d99611c6de2f67f10b6"></a>
<a class="el" href="classaxi__openmac.html#a837ed4b2ac110d99611c6de2f67f10b6">S_AXI_MAC_PKT_ARADDR</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#aaf240491664b964d55136650bfdb4b4b">C_S_AXI_MAC_PKT_ADDR_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a837ed4b2ac110d99611c6de2f67f10b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave PKT read address. <br /></td></tr>
<tr class="memitem:a6a467e8f394fd09c18ee2cb11701f2e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a467e8f394fd09c18ee2cb11701f2e4"></a>
<a class="el" href="classaxi__openmac.html#a6a467e8f394fd09c18ee2cb11701f2e4">S_AXI_MAC_PKT_AWADDR</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#aaf240491664b964d55136650bfdb4b4b">C_S_AXI_MAC_PKT_ADDR_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a6a467e8f394fd09c18ee2cb11701f2e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave PKT write address. <br /></td></tr>
<tr class="memitem:a4ad3686335404160b8b9584bed1e6ce4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ad3686335404160b8b9584bed1e6ce4"></a>
<a class="el" href="classaxi__openmac.html#a4ad3686335404160b8b9584bed1e6ce4">S_AXI_MAC_PKT_WDATA</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#a424e46ab36818fd378e655575c9a3bbc">C_S_AXI_MAC_PKT_DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4ad3686335404160b8b9584bed1e6ce4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave PKT write data. <br /></td></tr>
<tr class="memitem:aedcb8055aaec11094850443829f5a729"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aedcb8055aaec11094850443829f5a729"></a>
<a class="el" href="classaxi__openmac.html#aedcb8055aaec11094850443829f5a729">S_AXI_MAC_PKT_WSTRB</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#a424e46ab36818fd378e655575c9a3bbc">C_S_AXI_MAC_PKT_DATA_WIDTH</a></b> <span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aedcb8055aaec11094850443829f5a729"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave PKT write strobe. <br /></td></tr>
<tr class="memitem:a608492b89ce8a768ae38b7743b76bb85"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a608492b89ce8a768ae38b7743b76bb85"></a>
<a class="el" href="classaxi__openmac.html#a608492b89ce8a768ae38b7743b76bb85">S_AXI_MAC_PKT_ARREADY</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a608492b89ce8a768ae38b7743b76bb85"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave PKT read address ready. <br /></td></tr>
<tr class="memitem:aaae3e23df76d1696eaaefcee6a6e0b32"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaae3e23df76d1696eaaefcee6a6e0b32"></a>
<a class="el" href="classaxi__openmac.html#aaae3e23df76d1696eaaefcee6a6e0b32">S_AXI_MAC_PKT_AWREADY</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aaae3e23df76d1696eaaefcee6a6e0b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave PKT write address ready. <br /></td></tr>
<tr class="memitem:a0cf3e5f1dcd91f99ece3f46734ade3de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0cf3e5f1dcd91f99ece3f46734ade3de"></a>
<a class="el" href="classaxi__openmac.html#a0cf3e5f1dcd91f99ece3f46734ade3de">S_AXI_MAC_PKT_BVALID</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a0cf3e5f1dcd91f99ece3f46734ade3de"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave PKT write response valid. <br /></td></tr>
<tr class="memitem:a3ef29d9bec054a1072336900d99e0f21"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ef29d9bec054a1072336900d99e0f21"></a>
<a class="el" href="classaxi__openmac.html#a3ef29d9bec054a1072336900d99e0f21">S_AXI_MAC_PKT_RVALID</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3ef29d9bec054a1072336900d99e0f21"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave PKT read valid. <br /></td></tr>
<tr class="memitem:a4403e9827f168629fcf64484d29881f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4403e9827f168629fcf64484d29881f1"></a>
<a class="el" href="classaxi__openmac.html#a4403e9827f168629fcf64484d29881f1">S_AXI_MAC_PKT_WREADY</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4403e9827f168629fcf64484d29881f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave PKT write ready. <br /></td></tr>
<tr class="memitem:a2363c225b4e080748a301411aa5e90f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2363c225b4e080748a301411aa5e90f7"></a>
<a class="el" href="classaxi__openmac.html#a2363c225b4e080748a301411aa5e90f7">S_AXI_MAC_PKT_BRESP</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2363c225b4e080748a301411aa5e90f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave PKT write response. <br /></td></tr>
<tr class="memitem:a8d4a9877a528991a3360cc6b5fe00588"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d4a9877a528991a3360cc6b5fe00588"></a>
<a class="el" href="classaxi__openmac.html#a8d4a9877a528991a3360cc6b5fe00588">S_AXI_MAC_PKT_RDATA</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#a424e46ab36818fd378e655575c9a3bbc">C_S_AXI_MAC_PKT_DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a8d4a9877a528991a3360cc6b5fe00588"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave PKT read data. <br /></td></tr>
<tr class="memitem:a850880a6137ec3dbad6ef8ca0bb4c39c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a850880a6137ec3dbad6ef8ca0bb4c39c"></a>
<a class="el" href="classaxi__openmac.html#a850880a6137ec3dbad6ef8ca0bb4c39c">S_AXI_MAC_PKT_RRESP</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a850880a6137ec3dbad6ef8ca0bb4c39c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI slave PKT read response. <br /></td></tr>
<tr class="memitem:a3368db4c0c1140f32e8362a4d3a1212b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3368db4c0c1140f32e8362a4d3a1212b"></a>
<a class="el" href="classaxi__openmac.html#a3368db4c0c1140f32e8362a4d3a1212b">M_AXI_MAC_DMA_ACLK</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3368db4c0c1140f32e8362a4d3a1212b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA master clock. <br /></td></tr>
<tr class="memitem:a263023c07bfe0572d9cff511f41bafd0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a263023c07bfe0572d9cff511f41bafd0"></a>
<a class="el" href="classaxi__openmac.html#a263023c07bfe0572d9cff511f41bafd0">M_AXI_MAC_DMA_ARESETN</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a263023c07bfe0572d9cff511f41bafd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA master reset (low-active) <br /></td></tr>
<tr class="memitem:a598a06747ea2e19ce4e39481be4cb595"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a598a06747ea2e19ce4e39481be4cb595"></a>
<a class="el" href="classaxi__openmac.html#a598a06747ea2e19ce4e39481be4cb595">M_AXI_MAC_DMA_MD_ERROR</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a598a06747ea2e19ce4e39481be4cb595"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA error. <br /></td></tr>
<tr class="memitem:a7c4e4b60e56f57b11276888abddad82e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c4e4b60e56f57b11276888abddad82e"></a>
<a class="el" href="classaxi__openmac.html#a7c4e4b60e56f57b11276888abddad82e">M_AXI_MAC_DMA_ARREADY</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7c4e4b60e56f57b11276888abddad82e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA read address ready. <br /></td></tr>
<tr class="memitem:ad4eb7836148af250824979cc250542b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4eb7836148af250824979cc250542b7"></a>
<a class="el" href="classaxi__openmac.html#ad4eb7836148af250824979cc250542b7">M_AXI_MAC_DMA_AWREADY</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ad4eb7836148af250824979cc250542b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA write address ready. <br /></td></tr>
<tr class="memitem:a42ad849ff27abe54fa294190dd56f534"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42ad849ff27abe54fa294190dd56f534"></a>
<a class="el" href="classaxi__openmac.html#a42ad849ff27abe54fa294190dd56f534">M_AXI_MAC_DMA_BVALID</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a42ad849ff27abe54fa294190dd56f534"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA write response ready. <br /></td></tr>
<tr class="memitem:a171983b157a60f8dd8949f295d3a5ac8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a171983b157a60f8dd8949f295d3a5ac8"></a>
<a class="el" href="classaxi__openmac.html#a171983b157a60f8dd8949f295d3a5ac8">M_AXI_MAC_DMA_RLAST</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a171983b157a60f8dd8949f295d3a5ac8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA read last. <br /></td></tr>
<tr class="memitem:a9c5f90ba5c0a4d9f78e8e6668e2d47ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c5f90ba5c0a4d9f78e8e6668e2d47ca"></a>
<a class="el" href="classaxi__openmac.html#a9c5f90ba5c0a4d9f78e8e6668e2d47ca">M_AXI_MAC_DMA_RVALID</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a9c5f90ba5c0a4d9f78e8e6668e2d47ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA read valid. <br /></td></tr>
<tr class="memitem:a3c9e1e6e672684a8d423940dd7b666cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c9e1e6e672684a8d423940dd7b666cf"></a>
<a class="el" href="classaxi__openmac.html#a3c9e1e6e672684a8d423940dd7b666cf">M_AXI_MAC_DMA_WREADY</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3c9e1e6e672684a8d423940dd7b666cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA write ready. <br /></td></tr>
<tr class="memitem:ade20ba2bfa96791818c355cbdb31092f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade20ba2bfa96791818c355cbdb31092f"></a>
<a class="el" href="classaxi__openmac.html#ade20ba2bfa96791818c355cbdb31092f">M_AXI_MAC_DMA_BRESP</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ade20ba2bfa96791818c355cbdb31092f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA write response. <br /></td></tr>
<tr class="memitem:a4e84cae171bd98d6cf6e061d367457db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e84cae171bd98d6cf6e061d367457db"></a>
<a class="el" href="classaxi__openmac.html#a4e84cae171bd98d6cf6e061d367457db">M_AXI_MAC_DMA_RDATA</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#accada15e23a8d22ee9fb99675092dcac">C_M_AXI_MAC_DMA_DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4e84cae171bd98d6cf6e061d367457db"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA read data. <br /></td></tr>
<tr class="memitem:adc0976f053c02592f26933aa270ab790"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc0976f053c02592f26933aa270ab790"></a>
<a class="el" href="classaxi__openmac.html#adc0976f053c02592f26933aa270ab790">M_AXI_MAC_DMA_RRESP</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:adc0976f053c02592f26933aa270ab790"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA read response. <br /></td></tr>
<tr class="memitem:a02a6991647074b5f092d1c1e04220278"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02a6991647074b5f092d1c1e04220278"></a>
<a class="el" href="classaxi__openmac.html#a02a6991647074b5f092d1c1e04220278">M_AXI_MAC_DMA_ARVALID</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a02a6991647074b5f092d1c1e04220278"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA read address valid. <br /></td></tr>
<tr class="memitem:ae4c05fc47ae50f6bc91fed6a066c47e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae4c05fc47ae50f6bc91fed6a066c47e0"></a>
<a class="el" href="classaxi__openmac.html#ae4c05fc47ae50f6bc91fed6a066c47e0">M_AXI_MAC_DMA_AWVALID</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae4c05fc47ae50f6bc91fed6a066c47e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA write address valid. <br /></td></tr>
<tr class="memitem:a6214b934c88576d1edaa64d904ae2744"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6214b934c88576d1edaa64d904ae2744"></a>
<a class="el" href="classaxi__openmac.html#a6214b934c88576d1edaa64d904ae2744">M_AXI_MAC_DMA_BREADY</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a6214b934c88576d1edaa64d904ae2744"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA response ready. <br /></td></tr>
<tr class="memitem:a6f17c42ea2d813c4843ea67d4815f9b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6f17c42ea2d813c4843ea67d4815f9b7"></a>
<a class="el" href="classaxi__openmac.html#a6f17c42ea2d813c4843ea67d4815f9b7">M_AXI_MAC_DMA_RREADY</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a6f17c42ea2d813c4843ea67d4815f9b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA read ready. <br /></td></tr>
<tr class="memitem:ac060b3fb92c36127f1abf6ecae55548d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac060b3fb92c36127f1abf6ecae55548d"></a>
<a class="el" href="classaxi__openmac.html#ac060b3fb92c36127f1abf6ecae55548d">M_AXI_MAC_DMA_WLAST</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac060b3fb92c36127f1abf6ecae55548d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA write last. <br /></td></tr>
<tr class="memitem:ab6d7282fa431d79ad463be0f2c993cb0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6d7282fa431d79ad463be0f2c993cb0"></a>
<a class="el" href="classaxi__openmac.html#ab6d7282fa431d79ad463be0f2c993cb0">M_AXI_MAC_DMA_WVALID</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab6d7282fa431d79ad463be0f2c993cb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA write valid. <br /></td></tr>
<tr class="memitem:ace51f2fbd7068c8d9784feb9dfb25d6c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace51f2fbd7068c8d9784feb9dfb25d6c"></a>
<a class="el" href="classaxi__openmac.html#ace51f2fbd7068c8d9784feb9dfb25d6c">M_AXI_MAC_DMA_ARADDR</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#aee092ab15e2761f053a9c75fc4343bfc">C_M_AXI_MAC_DMA_ADDR_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ace51f2fbd7068c8d9784feb9dfb25d6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA read address. <br /></td></tr>
<tr class="memitem:ae834089c07b0d2f1530749c193e16e86"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae834089c07b0d2f1530749c193e16e86"></a>
<a class="el" href="classaxi__openmac.html#ae834089c07b0d2f1530749c193e16e86">M_AXI_MAC_DMA_ARBURST</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae834089c07b0d2f1530749c193e16e86"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA burst type. <br /></td></tr>
<tr class="memitem:ac01b8e88dd5f7a372910b5c2f1eadef1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac01b8e88dd5f7a372910b5c2f1eadef1"></a>
<a class="el" href="classaxi__openmac.html#ac01b8e88dd5f7a372910b5c2f1eadef1">M_AXI_MAC_DMA_ARCACHE</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac01b8e88dd5f7a372910b5c2f1eadef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA memory type. <br /></td></tr>
<tr class="memitem:a108b3436116544bcee0c9b609132c680"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a108b3436116544bcee0c9b609132c680"></a>
<a class="el" href="classaxi__openmac.html#a108b3436116544bcee0c9b609132c680">M_AXI_MAC_DMA_ARLEN</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a108b3436116544bcee0c9b609132c680"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA burst length. <br /></td></tr>
<tr class="memitem:a369ec7d5765b7fd1e3cae27f3e6aef3d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a369ec7d5765b7fd1e3cae27f3e6aef3d"></a>
<a class="el" href="classaxi__openmac.html#a369ec7d5765b7fd1e3cae27f3e6aef3d">M_AXI_MAC_DMA_ARPROT</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a369ec7d5765b7fd1e3cae27f3e6aef3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA protection type. <br /></td></tr>
<tr class="memitem:a909ae3bcc8a47bab94e912c749dac261"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a909ae3bcc8a47bab94e912c749dac261"></a>
<a class="el" href="classaxi__openmac.html#a909ae3bcc8a47bab94e912c749dac261">M_AXI_MAC_DMA_ARSIZE</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a909ae3bcc8a47bab94e912c749dac261"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA burst size. <br /></td></tr>
<tr class="memitem:ac0acddffd24fa146ee08256d88e87217"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac0acddffd24fa146ee08256d88e87217"></a>
<a class="el" href="classaxi__openmac.html#ac0acddffd24fa146ee08256d88e87217">M_AXI_MAC_DMA_AWADDR</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#aee092ab15e2761f053a9c75fc4343bfc">C_M_AXI_MAC_DMA_ADDR_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac0acddffd24fa146ee08256d88e87217"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA write address. <br /></td></tr>
<tr class="memitem:abb484b4c77f00f49f0c809728009a61f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb484b4c77f00f49f0c809728009a61f"></a>
<a class="el" href="classaxi__openmac.html#abb484b4c77f00f49f0c809728009a61f">M_AXI_MAC_DMA_AWBURST</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:abb484b4c77f00f49f0c809728009a61f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA burst type. <br /></td></tr>
<tr class="memitem:a47d4b834d7b43302f9dec30cb9360669"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47d4b834d7b43302f9dec30cb9360669"></a>
<a class="el" href="classaxi__openmac.html#a47d4b834d7b43302f9dec30cb9360669">M_AXI_MAC_DMA_AWCACHE</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a47d4b834d7b43302f9dec30cb9360669"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA memory type. <br /></td></tr>
<tr class="memitem:a74e4f7b1d02661037250f1942b89d888"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74e4f7b1d02661037250f1942b89d888"></a>
<a class="el" href="classaxi__openmac.html#a74e4f7b1d02661037250f1942b89d888">M_AXI_MAC_DMA_AWLEN</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a74e4f7b1d02661037250f1942b89d888"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA burst length. <br /></td></tr>
<tr class="memitem:a0d27beecbe9807724924d9dfd5fdcb0d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0d27beecbe9807724924d9dfd5fdcb0d"></a>
<a class="el" href="classaxi__openmac.html#a0d27beecbe9807724924d9dfd5fdcb0d">M_AXI_MAC_DMA_AWPROT</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a0d27beecbe9807724924d9dfd5fdcb0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA protection type. <br /></td></tr>
<tr class="memitem:a994bfc9d86a4822ba7fe4ab614dab10d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a994bfc9d86a4822ba7fe4ab614dab10d"></a>
<a class="el" href="classaxi__openmac.html#a994bfc9d86a4822ba7fe4ab614dab10d">M_AXI_MAC_DMA_AWSIZE</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a994bfc9d86a4822ba7fe4ab614dab10d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA burst size. <br /></td></tr>
<tr class="memitem:a00b73ef08123003a6785f040b940cf31"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00b73ef08123003a6785f040b940cf31"></a>
<a class="el" href="classaxi__openmac.html#a00b73ef08123003a6785f040b940cf31">M_AXI_MAC_DMA_WDATA</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#accada15e23a8d22ee9fb99675092dcac">C_M_AXI_MAC_DMA_DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a00b73ef08123003a6785f040b940cf31"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA write data. <br /></td></tr>
<tr class="memitem:a298c922611507b128b1ca7aeebb3370b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a298c922611507b128b1ca7aeebb3370b"></a>
<a class="el" href="classaxi__openmac.html#a298c922611507b128b1ca7aeebb3370b">M_AXI_MAC_DMA_WSTRB</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#accada15e23a8d22ee9fb99675092dcac">C_M_AXI_MAC_DMA_DATA_WIDTH</a></b> <span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a298c922611507b128b1ca7aeebb3370b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI master DMA write strobe. <br /></td></tr>
<tr class="memitem:ac98eb112d707a1d8a6f5a5b57c4a5ba2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac98eb112d707a1d8a6f5a5b57c4a5ba2"></a>
<a class="el" href="classaxi__openmac.html#ac98eb112d707a1d8a6f5a5b57c4a5ba2">TIMER_IRQ</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac98eb112d707a1d8a6f5a5b57c4a5ba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC TIMER interrupt. <br /></td></tr>
<tr class="memitem:a9274eb32561209389bf80216c9d5f114"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9274eb32561209389bf80216c9d5f114"></a>
<a class="el" href="classaxi__openmac.html#a9274eb32561209389bf80216c9d5f114">MAC_IRQ</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a9274eb32561209389bf80216c9d5f114"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC interrupt. <br /></td></tr>
<tr class="memitem:ab0010c666b7fa55f10e648b2bd5a0294"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab0010c666b7fa55f10e648b2bd5a0294"></a>
<a class="el" href="classaxi__openmac.html#ab0010c666b7fa55f10e648b2bd5a0294">TIMER_PULSE_IRQ</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab0010c666b7fa55f10e648b2bd5a0294"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC TIMER pulse interrupt. <br /></td></tr>
<tr class="memitem:ab8aba6c941c267897a6e9b7ba8263954"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8aba6c941c267897a6e9b7ba8263954"></a>
<a class="el" href="classaxi__openmac.html#ab8aba6c941c267897a6e9b7ba8263954">oRmii_clk</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#a58f3143aa144545a728801b17f6cb3cf">gPhyPortCount</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab8aba6c941c267897a6e9b7ba8263954"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rmii Clock ports (optional) <br /></td></tr>
<tr class="memitem:a009b4ad9436726ccca6806e075668ffd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a009b4ad9436726ccca6806e075668ffd"></a>
<a class="el" href="classaxi__openmac.html#a009b4ad9436726ccca6806e075668ffd">iRmii_rxCrsDataValid</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#a58f3143aa144545a728801b17f6cb3cf">gPhyPortCount</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a009b4ad9436726ccca6806e075668ffd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rmii Rx Crs data valid ports. <br /></td></tr>
<tr class="memitem:a2c48c095f1c89778bb24040da2dbcacb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c48c095f1c89778bb24040da2dbcacb"></a>
<a class="el" href="classaxi__openmac.html#a2c48c095f1c89778bb24040da2dbcacb">iRmii_rxData</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#a58f3143aa144545a728801b17f6cb3cf">gPhyPortCount</a></b> <span class="vhdlchar">*</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2c48c095f1c89778bb24040da2dbcacb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rmii Rx data ports. <br /></td></tr>
<tr class="memitem:a60a60a309a253da3274b2e5eff2732c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60a60a309a253da3274b2e5eff2732c7"></a>
<a class="el" href="classaxi__openmac.html#a60a60a309a253da3274b2e5eff2732c7">iRmii_rxError</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#a58f3143aa144545a728801b17f6cb3cf">gPhyPortCount</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a60a60a309a253da3274b2e5eff2732c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rmii Rx error ports. <br /></td></tr>
<tr class="memitem:a731ed1f15536774f640d58532d67b258"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a731ed1f15536774f640d58532d67b258"></a>
<a class="el" href="classaxi__openmac.html#a731ed1f15536774f640d58532d67b258">oRmii_txEnable</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#a58f3143aa144545a728801b17f6cb3cf">gPhyPortCount</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a731ed1f15536774f640d58532d67b258"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rmii Tx enable ports. <br /></td></tr>
<tr class="memitem:a1cc39339048bcb7d9a5c4bf6a76f67b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1cc39339048bcb7d9a5c4bf6a76f67b1"></a>
<a class="el" href="classaxi__openmac.html#a1cc39339048bcb7d9a5c4bf6a76f67b1">oRmii_txData</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#a58f3143aa144545a728801b17f6cb3cf">gPhyPortCount</a></b> <span class="vhdlchar">*</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a1cc39339048bcb7d9a5c4bf6a76f67b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rmii Tx data ports. <br /></td></tr>
<tr class="memitem:a3ff4da0df12a3f4165b2d7f62ea4eb0b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ff4da0df12a3f4165b2d7f62ea4eb0b"></a>
<a class="el" href="classaxi__openmac.html#a3ff4da0df12a3f4165b2d7f62ea4eb0b">iMii_rxDataValid</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#a58f3143aa144545a728801b17f6cb3cf">gPhyPortCount</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3ff4da0df12a3f4165b2d7f62ea4eb0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mii Rx data valid ports. <br /></td></tr>
<tr class="memitem:a8ccf7763f80b1806cafff8a02ae18d25"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ccf7763f80b1806cafff8a02ae18d25"></a>
<a class="el" href="classaxi__openmac.html#a8ccf7763f80b1806cafff8a02ae18d25">iMii_rxData</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#a58f3143aa144545a728801b17f6cb3cf">gPhyPortCount</a></b> <span class="vhdlchar">*</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a8ccf7763f80b1806cafff8a02ae18d25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mii Rx data ports. <br /></td></tr>
<tr class="memitem:a4df299819ca6b8dfbfa7dfbf9583c2e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4df299819ca6b8dfbfa7dfbf9583c2e8"></a>
<a class="el" href="classaxi__openmac.html#a4df299819ca6b8dfbfa7dfbf9583c2e8">iMii_rxError</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#a58f3143aa144545a728801b17f6cb3cf">gPhyPortCount</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4df299819ca6b8dfbfa7dfbf9583c2e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mii Rx error ports. <br /></td></tr>
<tr class="memitem:ab6369b73cddca07ed5760f8b3b004c3f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6369b73cddca07ed5760f8b3b004c3f"></a>
<a class="el" href="classaxi__openmac.html#ab6369b73cddca07ed5760f8b3b004c3f">iMii_rxClk</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#a58f3143aa144545a728801b17f6cb3cf">gPhyPortCount</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab6369b73cddca07ed5760f8b3b004c3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mii Rx Clocks. <br /></td></tr>
<tr class="memitem:a677c6693966d2ebded448757b6087035"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a677c6693966d2ebded448757b6087035"></a>
<a class="el" href="classaxi__openmac.html#a677c6693966d2ebded448757b6087035">oMii_txEnable</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#a58f3143aa144545a728801b17f6cb3cf">gPhyPortCount</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a677c6693966d2ebded448757b6087035"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mii Tx enable ports. <br /></td></tr>
<tr class="memitem:af8887dcb8ab0b6ac148c2af7b217e59a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8887dcb8ab0b6ac148c2af7b217e59a"></a>
<a class="el" href="classaxi__openmac.html#af8887dcb8ab0b6ac148c2af7b217e59a">oMii_txData</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#a58f3143aa144545a728801b17f6cb3cf">gPhyPortCount</a></b> <span class="vhdlchar">*</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af8887dcb8ab0b6ac148c2af7b217e59a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mii Tx data ports. <br /></td></tr>
<tr class="memitem:a5da6b4b9306ad834d0fd7788046826e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5da6b4b9306ad834d0fd7788046826e5"></a>
<a class="el" href="classaxi__openmac.html#a5da6b4b9306ad834d0fd7788046826e5">iMii_txClk</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#a58f3143aa144545a728801b17f6cb3cf">gPhyPortCount</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a5da6b4b9306ad834d0fd7788046826e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mii Tx Clocks. <br /></td></tr>
<tr class="memitem:ae931a275e2d59e30cefd3bce9ca7e9d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae931a275e2d59e30cefd3bce9ca7e9d9"></a>
<a class="el" href="classaxi__openmac.html#ae931a275e2d59e30cefd3bce9ca7e9d9">oSmi_nPhyRst</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#a8d29b2947468e1134652e72e0bf8bb46">gSmiPortCount</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae931a275e2d59e30cefd3bce9ca7e9d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Phy reset (low-active) <br /></td></tr>
<tr class="memitem:aa609c60ede3c80f69fd505b144a9c9da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa609c60ede3c80f69fd505b144a9c9da"></a>
<a class="el" href="classaxi__openmac.html#aa609c60ede3c80f69fd505b144a9c9da">oSmi_clk</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#a8d29b2947468e1134652e72e0bf8bb46">gSmiPortCount</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa609c60ede3c80f69fd505b144a9c9da"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMI clock. <br /></td></tr>
<tr class="memitem:a0d0f72f55e1f81dd624e2e6b1f4e8e67"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0d0f72f55e1f81dd624e2e6b1f4e8e67"></a>
<a class="el" href="classaxi__openmac.html#a0d0f72f55e1f81dd624e2e6b1f4e8e67">iSmi_dio</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#a8d29b2947468e1134652e72e0bf8bb46">gSmiPortCount</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a0d0f72f55e1f81dd624e2e6b1f4e8e67"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMI data I/O input. <br /></td></tr>
<tr class="memitem:abf1fb91a836a333283e43e79ec95ea24"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf1fb91a836a333283e43e79ec95ea24"></a>
<a class="el" href="classaxi__openmac.html#abf1fb91a836a333283e43e79ec95ea24">oSmi_dio</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classaxi__openmac.html#a8d29b2947468e1134652e72e0bf8bb46">gSmiPortCount</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:abf1fb91a836a333283e43e79ec95ea24"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMI data I/O output. <br /></td></tr>
<tr class="memitem:aca38ded4c2d9e0d88cf7aac25ff1e9fd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca38ded4c2d9e0d88cf7aac25ff1e9fd"></a>
<a class="el" href="classaxi__openmac.html#aca38ded4c2d9e0d88cf7aac25ff1e9fd">oSmi_dio_tri</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aca38ded4c2d9e0d88cf7aac25ff1e9fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMI data I/O tristate. <br /></td></tr>
<tr class="memitem:a71947a8e36de2245c79ee5fac54919c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a71947a8e36de2245c79ee5fac54919c1"></a>
<a class="el" href="classaxi__openmac.html#a71947a8e36de2245c79ee5fac54919c1">oPktActivity</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a71947a8e36de2245c79ee5fac54919c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Packet activity (enabled with gEnableActivity) <br /></td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="acd03516902501cd1c7296a98e22c6fcb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classaxi__openmac.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Package</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>This is the openMAC toplevel for Xilinx platform with AXI. </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/ipcore/xilinx/openmac/src/<a class="el" href="axi__openmac-rtl-ea_8vhd.html">axi_openmac-rtl-ea.vhd</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classaxi__openmac.html">axi_openmac</a></li>
    <li class="footer">Generated on Wed Jan 17 2018 11:59:55 for OPENMAC IP-CORE by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
