// Seed: 1618749620
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  assign id_2 = 1;
  always @(id_3 or id_3) id_2 <= 1'b0;
  logic id_3;
  assign id_1 = id_2;
endmodule
