{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 16 13:42:15 2016 " "Info: Processing started: Tue Feb 16 13:42:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top_level -c top_level --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_level -c top_level --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk50MHz " "Info: Assuming node \"clk50MHz\" is an undefined clock" {  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/top_level.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk50MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|temp " "Info: Detected ripple clock \"clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|temp\" as buffer" {  } { { "div_counter.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/div_counter.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:U_CLK_GEN\|temp " "Info: Detected ripple clock \"clk_gen:U_CLK_GEN\|temp\" as buffer" {  } { { "clk_gen.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/clk_gen.vhd" 46 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:U_CLK_GEN\|temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk50MHz register register clk_gen:U_CLK_GEN\|count\[10\] clk_gen:U_CLK_GEN\|temp 250.0 MHz Internal " "Info: Clock \"clk50MHz\" Internal fmax is restricted to 250.0 MHz between source register \"clk_gen:U_CLK_GEN\|count\[10\]\" and destination register \"clk_gen:U_CLK_GEN\|temp\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.369 ns + Longest register register " "Info: + Longest register to register delay is 1.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_gen:U_CLK_GEN\|count\[10\] 1 REG FF_X21_Y13_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X21_Y13_N29; Fanout = 2; REG Node = 'clk_gen:U_CLK_GEN\|count\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_gen:U_CLK_GEN|count[10] } "NODE_NAME" } } { "clk_gen.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/clk_gen.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.308 ns) 0.645 ns clk_gen:U_CLK_GEN\|Equal0~2 2 COMB LCCOMB_X21_Y13_N6 2 " "Info: 2: + IC(0.337 ns) + CELL(0.308 ns) = 0.645 ns; Loc. = LCCOMB_X21_Y13_N6; Fanout = 2; COMB Node = 'clk_gen:U_CLK_GEN\|Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { clk_gen:U_CLK_GEN|count[10] clk_gen:U_CLK_GEN|Equal0~2 } "NODE_NAME" } } { "clk_gen.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/clk_gen.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.366 ns) 1.278 ns clk_gen:U_CLK_GEN\|temp~0 3 COMB LCCOMB_X21_Y13_N0 1 " "Info: 3: + IC(0.267 ns) + CELL(0.366 ns) = 1.278 ns; Loc. = LCCOMB_X21_Y13_N0; Fanout = 1; COMB Node = 'clk_gen:U_CLK_GEN\|temp~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { clk_gen:U_CLK_GEN|Equal0~2 clk_gen:U_CLK_GEN|temp~0 } "NODE_NAME" } } { "clk_gen.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/clk_gen.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 1.369 ns clk_gen:U_CLK_GEN\|temp 4 REG FF_X21_Y13_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 1.369 ns; Loc. = FF_X21_Y13_N1; Fanout = 1; REG Node = 'clk_gen:U_CLK_GEN\|temp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { clk_gen:U_CLK_GEN|temp~0 clk_gen:U_CLK_GEN|temp } "NODE_NAME" } } { "clk_gen.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/clk_gen.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.765 ns ( 55.88 % ) " "Info: Total cell delay = 0.765 ns ( 55.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.604 ns ( 44.12 % ) " "Info: Total interconnect delay = 0.604 ns ( 44.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { clk_gen:U_CLK_GEN|count[10] clk_gen:U_CLK_GEN|Equal0~2 clk_gen:U_CLK_GEN|temp~0 clk_gen:U_CLK_GEN|temp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.369 ns" { clk_gen:U_CLK_GEN|count[10] {} clk_gen:U_CLK_GEN|Equal0~2 {} clk_gen:U_CLK_GEN|temp~0 {} clk_gen:U_CLK_GEN|temp {} } { 0.000ns 0.337ns 0.267ns 0.000ns } { 0.000ns 0.308ns 0.366ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.476 ns - Smallest " "Info: - Smallest clock skew is -1.476 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50MHz destination 4.200 ns + Shortest register " "Info: + Shortest clock path from clock \"clk50MHz\" to destination register is 4.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk50MHz 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'clk50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50MHz } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns clk50MHz~input 2 COMB IOIBUF_X41_Y15_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 2; COMB Node = 'clk50MHz~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { clk50MHz clk50MHz~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.733 ns) 2.373 ns clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|temp 3 REG FF_X40_Y11_N9 2 " "Info: 3: + IC(0.704 ns) + CELL(0.733 ns) = 2.373 ns; Loc. = FF_X40_Y11_N9; Fanout = 2; REG Node = 'clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|temp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { clk50MHz~input clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp } "NODE_NAME" } } { "div_counter.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/div_counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.534 ns) 4.200 ns clk_gen:U_CLK_GEN\|temp 4 REG FF_X21_Y13_N1 1 " "Info: 4: + IC(1.293 ns) + CELL(0.534 ns) = 4.200 ns; Loc. = FF_X21_Y13_N1; Fanout = 1; REG Node = 'clk_gen:U_CLK_GEN\|temp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp clk_gen:U_CLK_GEN|temp } "NODE_NAME" } } { "clk_gen.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/clk_gen.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.203 ns ( 52.45 % ) " "Info: Total cell delay = 2.203 ns ( 52.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.997 ns ( 47.55 % ) " "Info: Total interconnect delay = 1.997 ns ( 47.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { clk50MHz clk50MHz~input clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp clk_gen:U_CLK_GEN|temp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.200 ns" { clk50MHz {} clk50MHz~input {} clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp {} clk_gen:U_CLK_GEN|temp {} } { 0.000ns 0.000ns 0.704ns 1.293ns } { 0.000ns 0.936ns 0.733ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50MHz source 5.676 ns - Longest register " "Info: - Longest clock path from clock \"clk50MHz\" to source register is 5.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk50MHz 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'clk50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50MHz } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns clk50MHz~input 2 COMB IOIBUF_X41_Y15_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 2; COMB Node = 'clk50MHz~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { clk50MHz clk50MHz~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.733 ns) 2.373 ns clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|temp 3 REG FF_X40_Y11_N9 2 " "Info: 3: + IC(0.704 ns) + CELL(0.733 ns) = 2.373 ns; Loc. = FF_X40_Y11_N9; Fanout = 2; REG Node = 'clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|temp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { clk50MHz~input clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp } "NODE_NAME" } } { "div_counter.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/div_counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.802 ns) + CELL(0.000 ns) 4.175 ns clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|temp~clkctrl 4 COMB CLKCTRL_G10 11 " "Info: 4: + IC(1.802 ns) + CELL(0.000 ns) = 4.175 ns; Loc. = CLKCTRL_G10; Fanout = 11; COMB Node = 'clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|temp~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp~clkctrl } "NODE_NAME" } } { "div_counter.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/div_counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.534 ns) 5.676 ns clk_gen:U_CLK_GEN\|count\[10\] 5 REG FF_X21_Y13_N29 2 " "Info: 5: + IC(0.967 ns) + CELL(0.534 ns) = 5.676 ns; Loc. = FF_X21_Y13_N29; Fanout = 2; REG Node = 'clk_gen:U_CLK_GEN\|count\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp~clkctrl clk_gen:U_CLK_GEN|count[10] } "NODE_NAME" } } { "clk_gen.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/clk_gen.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.203 ns ( 38.81 % ) " "Info: Total cell delay = 2.203 ns ( 38.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.473 ns ( 61.19 % ) " "Info: Total interconnect delay = 3.473 ns ( 61.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.676 ns" { clk50MHz clk50MHz~input clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp~clkctrl clk_gen:U_CLK_GEN|count[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.676 ns" { clk50MHz {} clk50MHz~input {} clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp {} clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp~clkctrl {} clk_gen:U_CLK_GEN|count[10] {} } { 0.000ns 0.000ns 0.704ns 1.802ns 0.967ns } { 0.000ns 0.936ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { clk50MHz clk50MHz~input clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp clk_gen:U_CLK_GEN|temp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.200 ns" { clk50MHz {} clk50MHz~input {} clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp {} clk_gen:U_CLK_GEN|temp {} } { 0.000ns 0.000ns 0.704ns 1.293ns } { 0.000ns 0.936ns 0.733ns 0.534ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.676 ns" { clk50MHz clk50MHz~input clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp~clkctrl clk_gen:U_CLK_GEN|count[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.676 ns" { clk50MHz {} clk50MHz~input {} clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp {} clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp~clkctrl {} clk_gen:U_CLK_GEN|count[10] {} } { 0.000ns 0.000ns 0.704ns 1.802ns 0.967ns } { 0.000ns 0.936ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "clk_gen.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/clk_gen.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "clk_gen.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/clk_gen.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { clk_gen:U_CLK_GEN|count[10] clk_gen:U_CLK_GEN|Equal0~2 clk_gen:U_CLK_GEN|temp~0 clk_gen:U_CLK_GEN|temp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.369 ns" { clk_gen:U_CLK_GEN|count[10] {} clk_gen:U_CLK_GEN|Equal0~2 {} clk_gen:U_CLK_GEN|temp~0 {} clk_gen:U_CLK_GEN|temp {} } { 0.000ns 0.337ns 0.267ns 0.000ns } { 0.000ns 0.308ns 0.366ns 0.091ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { clk50MHz clk50MHz~input clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp clk_gen:U_CLK_GEN|temp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.200 ns" { clk50MHz {} clk50MHz~input {} clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp {} clk_gen:U_CLK_GEN|temp {} } { 0.000ns 0.000ns 0.704ns 1.293ns } { 0.000ns 0.936ns 0.733ns 0.534ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.676 ns" { clk50MHz clk50MHz~input clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp~clkctrl clk_gen:U_CLK_GEN|count[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.676 ns" { clk50MHz {} clk50MHz~input {} clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp {} clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp~clkctrl {} clk_gen:U_CLK_GEN|count[10] {} } { 0.000ns 0.000ns 0.704ns 1.802ns 0.967ns } { 0.000ns 0.936ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_gen:U_CLK_GEN|temp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { clk_gen:U_CLK_GEN|temp {} } {  } {  } "" } } { "clk_gen.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/clk_gen.vhd" 46 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "clk_gen:U_CLK_GEN\|temp button\[2\] clk50MHz 1.003 ns register " "Info: tsu for register \"clk_gen:U_CLK_GEN\|temp\" (data pin = \"button\[2\]\", clock pin = \"clk50MHz\") is 1.003 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.218 ns + Longest pin register " "Info: + Longest pin to register delay is 5.218 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns button\[2\] 1 PIN PIN_F1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F1; Fanout = 1; PIN Node = 'button\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { button[2] } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/top_level.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.916 ns) 0.916 ns button\[2\]~input 2 COMB IOIBUF_X0_Y23_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(0.916 ns) = 0.916 ns; Loc. = IOIBUF_X0_Y23_N1; Fanout = 3; COMB Node = 'button\[2\]~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { button[2] button[2]~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/top_level.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.843 ns) + CELL(0.368 ns) 5.127 ns clk_gen:U_CLK_GEN\|temp~0 3 COMB LCCOMB_X21_Y13_N0 1 " "Info: 3: + IC(3.843 ns) + CELL(0.368 ns) = 5.127 ns; Loc. = LCCOMB_X21_Y13_N0; Fanout = 1; COMB Node = 'clk_gen:U_CLK_GEN\|temp~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.211 ns" { button[2]~input clk_gen:U_CLK_GEN|temp~0 } "NODE_NAME" } } { "clk_gen.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/clk_gen.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 5.218 ns clk_gen:U_CLK_GEN\|temp 4 REG FF_X21_Y13_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 5.218 ns; Loc. = FF_X21_Y13_N1; Fanout = 1; REG Node = 'clk_gen:U_CLK_GEN\|temp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { clk_gen:U_CLK_GEN|temp~0 clk_gen:U_CLK_GEN|temp } "NODE_NAME" } } { "clk_gen.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/clk_gen.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.375 ns ( 26.35 % ) " "Info: Total cell delay = 1.375 ns ( 26.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.843 ns ( 73.65 % ) " "Info: Total interconnect delay = 3.843 ns ( 73.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.218 ns" { button[2] button[2]~input clk_gen:U_CLK_GEN|temp~0 clk_gen:U_CLK_GEN|temp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.218 ns" { button[2] {} button[2]~input {} clk_gen:U_CLK_GEN|temp~0 {} clk_gen:U_CLK_GEN|temp {} } { 0.000ns 0.000ns 3.843ns 0.000ns } { 0.000ns 0.916ns 0.368ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "clk_gen.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/clk_gen.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50MHz destination 4.200 ns - Shortest register " "Info: - Shortest clock path from clock \"clk50MHz\" to destination register is 4.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk50MHz 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'clk50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50MHz } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns clk50MHz~input 2 COMB IOIBUF_X41_Y15_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 2; COMB Node = 'clk50MHz~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { clk50MHz clk50MHz~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.733 ns) 2.373 ns clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|temp 3 REG FF_X40_Y11_N9 2 " "Info: 3: + IC(0.704 ns) + CELL(0.733 ns) = 2.373 ns; Loc. = FF_X40_Y11_N9; Fanout = 2; REG Node = 'clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|temp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { clk50MHz~input clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp } "NODE_NAME" } } { "div_counter.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/div_counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.534 ns) 4.200 ns clk_gen:U_CLK_GEN\|temp 4 REG FF_X21_Y13_N1 1 " "Info: 4: + IC(1.293 ns) + CELL(0.534 ns) = 4.200 ns; Loc. = FF_X21_Y13_N1; Fanout = 1; REG Node = 'clk_gen:U_CLK_GEN\|temp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp clk_gen:U_CLK_GEN|temp } "NODE_NAME" } } { "clk_gen.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/clk_gen.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.203 ns ( 52.45 % ) " "Info: Total cell delay = 2.203 ns ( 52.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.997 ns ( 47.55 % ) " "Info: Total interconnect delay = 1.997 ns ( 47.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { clk50MHz clk50MHz~input clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp clk_gen:U_CLK_GEN|temp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.200 ns" { clk50MHz {} clk50MHz~input {} clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp {} clk_gen:U_CLK_GEN|temp {} } { 0.000ns 0.000ns 0.704ns 1.293ns } { 0.000ns 0.936ns 0.733ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.218 ns" { button[2] button[2]~input clk_gen:U_CLK_GEN|temp~0 clk_gen:U_CLK_GEN|temp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.218 ns" { button[2] {} button[2]~input {} clk_gen:U_CLK_GEN|temp~0 {} clk_gen:U_CLK_GEN|temp {} } { 0.000ns 0.000ns 3.843ns 0.000ns } { 0.000ns 0.916ns 0.368ns 0.091ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { clk50MHz clk50MHz~input clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp clk_gen:U_CLK_GEN|temp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.200 ns" { clk50MHz {} clk50MHz~input {} clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp {} clk_gen:U_CLK_GEN|temp {} } { 0.000ns 0.000ns 0.704ns 1.293ns } { 0.000ns 0.936ns 0.733ns 0.534ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk50MHz led3\[3\] gray2:U_GRAY\|state.state1 15.044 ns register " "Info: tco from clock \"clk50MHz\" to destination pin \"led3\[3\]\" through register \"gray2:U_GRAY\|state.state1\" is 15.044 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50MHz source 7.378 ns + Longest register " "Info: + Longest clock path from clock \"clk50MHz\" to source register is 7.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk50MHz 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'clk50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50MHz } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns clk50MHz~input 2 COMB IOIBUF_X41_Y15_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 2; COMB Node = 'clk50MHz~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { clk50MHz clk50MHz~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.733 ns) 2.373 ns clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|temp 3 REG FF_X40_Y11_N9 2 " "Info: 3: + IC(0.704 ns) + CELL(0.733 ns) = 2.373 ns; Loc. = FF_X40_Y11_N9; Fanout = 2; REG Node = 'clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|temp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { clk50MHz~input clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp } "NODE_NAME" } } { "div_counter.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/div_counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.733 ns) 4.399 ns clk_gen:U_CLK_GEN\|temp 4 REG FF_X21_Y13_N1 1 " "Info: 4: + IC(1.293 ns) + CELL(0.733 ns) = 4.399 ns; Loc. = FF_X21_Y13_N1; Fanout = 1; REG Node = 'clk_gen:U_CLK_GEN\|temp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp clk_gen:U_CLK_GEN|temp } "NODE_NAME" } } { "clk_gen.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/clk_gen.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.000 ns) 5.898 ns clk_gen:U_CLK_GEN\|temp~clkctrl 5 COMB CLKCTRL_G18 20 " "Info: 5: + IC(1.499 ns) + CELL(0.000 ns) = 5.898 ns; Loc. = CLKCTRL_G18; Fanout = 20; COMB Node = 'clk_gen:U_CLK_GEN\|temp~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk_gen:U_CLK_GEN|temp clk_gen:U_CLK_GEN|temp~clkctrl } "NODE_NAME" } } { "clk_gen.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/clk_gen.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.534 ns) 7.378 ns gray2:U_GRAY\|state.state1 6 REG FF_X16_Y10_N3 3 " "Info: 6: + IC(0.946 ns) + CELL(0.534 ns) = 7.378 ns; Loc. = FF_X16_Y10_N3; Fanout = 3; REG Node = 'gray2:U_GRAY\|state.state1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { clk_gen:U_CLK_GEN|temp~clkctrl gray2:U_GRAY|state.state1 } "NODE_NAME" } } { "gray2.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/gray2.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.936 ns ( 39.79 % ) " "Info: Total cell delay = 2.936 ns ( 39.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.442 ns ( 60.21 % ) " "Info: Total interconnect delay = 4.442 ns ( 60.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.378 ns" { clk50MHz clk50MHz~input clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp clk_gen:U_CLK_GEN|temp clk_gen:U_CLK_GEN|temp~clkctrl gray2:U_GRAY|state.state1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.378 ns" { clk50MHz {} clk50MHz~input {} clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp {} clk_gen:U_CLK_GEN|temp {} clk_gen:U_CLK_GEN|temp~clkctrl {} gray2:U_GRAY|state.state1 {} } { 0.000ns 0.000ns 0.704ns 1.293ns 1.499ns 0.946ns } { 0.000ns 0.936ns 0.733ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "gray2.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/gray2.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.467 ns + Longest register pin " "Info: + Longest register to pin delay is 7.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gray2:U_GRAY\|state.state1 1 REG FF_X16_Y10_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X16_Y10_N3; Fanout = 3; REG Node = 'gray2:U_GRAY\|state.state1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { gray2:U_GRAY|state.state1 } "NODE_NAME" } } { "gray2.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/gray2.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.355 ns) 0.840 ns gray2:U_GRAY\|WideOr2~1 2 COMB LCCOMB_X16_Y10_N14 1 " "Info: 2: + IC(0.485 ns) + CELL(0.355 ns) = 0.840 ns; Loc. = LCCOMB_X16_Y10_N14; Fanout = 1; COMB Node = 'gray2:U_GRAY\|WideOr2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { gray2:U_GRAY|state.state1 gray2:U_GRAY|WideOr2~1 } "NODE_NAME" } } { "gray2.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/gray2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.342 ns) 1.804 ns gray2:U_GRAY\|WideOr2 3 COMB LCCOMB_X16_Y12_N10 7 " "Info: 3: + IC(0.622 ns) + CELL(0.342 ns) = 1.804 ns; Loc. = LCCOMB_X16_Y12_N10; Fanout = 7; COMB Node = 'gray2:U_GRAY\|WideOr2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { gray2:U_GRAY|WideOr2~1 gray2:U_GRAY|WideOr2 } "NODE_NAME" } } { "gray2.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/gray2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.376 ns) 2.494 ns decoder7seg:U_LED3\|Mux3~0 4 COMB LCCOMB_X16_Y12_N6 1 " "Info: 4: + IC(0.314 ns) + CELL(0.376 ns) = 2.494 ns; Loc. = LCCOMB_X16_Y12_N6; Fanout = 1; COMB Node = 'decoder7seg:U_LED3\|Mux3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { gray2:U_GRAY|WideOr2 decoder7seg:U_LED3|Mux3~0 } "NODE_NAME" } } { "decoder7seg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/decoder7seg.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(2.100 ns) 7.467 ns led3\[3\]~output 5 COMB IOOBUF_X32_Y29_N2 1 " "Info: 5: + IC(2.873 ns) + CELL(2.100 ns) = 7.467 ns; Loc. = IOOBUF_X32_Y29_N2; Fanout = 1; COMB Node = 'led3\[3\]~output'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.973 ns" { decoder7seg:U_LED3|Mux3~0 led3[3]~output } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/top_level.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 7.467 ns led3\[3\] 6 PIN PIN_B19 0 " "Info: 6: + IC(0.000 ns) + CELL(0.000 ns) = 7.467 ns; Loc. = PIN_B19; Fanout = 0; PIN Node = 'led3\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { led3[3]~output led3[3] } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/top_level.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.173 ns ( 42.49 % ) " "Info: Total cell delay = 3.173 ns ( 42.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.294 ns ( 57.51 % ) " "Info: Total interconnect delay = 4.294 ns ( 57.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.467 ns" { gray2:U_GRAY|state.state1 gray2:U_GRAY|WideOr2~1 gray2:U_GRAY|WideOr2 decoder7seg:U_LED3|Mux3~0 led3[3]~output led3[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.467 ns" { gray2:U_GRAY|state.state1 {} gray2:U_GRAY|WideOr2~1 {} gray2:U_GRAY|WideOr2 {} decoder7seg:U_LED3|Mux3~0 {} led3[3]~output {} led3[3] {} } { 0.000ns 0.485ns 0.622ns 0.314ns 2.873ns 0.000ns } { 0.000ns 0.355ns 0.342ns 0.376ns 2.100ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.378 ns" { clk50MHz clk50MHz~input clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp clk_gen:U_CLK_GEN|temp clk_gen:U_CLK_GEN|temp~clkctrl gray2:U_GRAY|state.state1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.378 ns" { clk50MHz {} clk50MHz~input {} clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp {} clk_gen:U_CLK_GEN|temp {} clk_gen:U_CLK_GEN|temp~clkctrl {} gray2:U_GRAY|state.state1 {} } { 0.000ns 0.000ns 0.704ns 1.293ns 1.499ns 0.946ns } { 0.000ns 0.936ns 0.733ns 0.733ns 0.000ns 0.534ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.467 ns" { gray2:U_GRAY|state.state1 gray2:U_GRAY|WideOr2~1 gray2:U_GRAY|WideOr2 decoder7seg:U_LED3|Mux3~0 led3[3]~output led3[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.467 ns" { gray2:U_GRAY|state.state1 {} gray2:U_GRAY|WideOr2~1 {} gray2:U_GRAY|WideOr2 {} decoder7seg:U_LED3|Mux3~0 {} led3[3]~output {} led3[3] {} } { 0.000ns 0.485ns 0.622ns 0.314ns 2.873ns 0.000ns } { 0.000ns 0.355ns 0.342ns 0.376ns 2.100ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counter:U_COUNTER\|count\[0\] switch\[6\] clk50MHz 2.814 ns register " "Info: th for register \"counter:U_COUNTER\|count\[0\]\" (data pin = \"switch\[6\]\", clock pin = \"clk50MHz\") is 2.814 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50MHz destination 7.395 ns + Longest register " "Info: + Longest clock path from clock \"clk50MHz\" to destination register is 7.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk50MHz 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'clk50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50MHz } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns clk50MHz~input 2 COMB IOIBUF_X41_Y15_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 2; COMB Node = 'clk50MHz~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { clk50MHz clk50MHz~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.733 ns) 2.373 ns clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|temp 3 REG FF_X40_Y11_N9 2 " "Info: 3: + IC(0.704 ns) + CELL(0.733 ns) = 2.373 ns; Loc. = FF_X40_Y11_N9; Fanout = 2; REG Node = 'clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|div_counter:U_DIV_COUNTER\|temp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { clk50MHz~input clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp } "NODE_NAME" } } { "div_counter.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/div_counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.733 ns) 4.399 ns clk_gen:U_CLK_GEN\|temp 4 REG FF_X21_Y13_N1 1 " "Info: 4: + IC(1.293 ns) + CELL(0.733 ns) = 4.399 ns; Loc. = FF_X21_Y13_N1; Fanout = 1; REG Node = 'clk_gen:U_CLK_GEN\|temp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp clk_gen:U_CLK_GEN|temp } "NODE_NAME" } } { "clk_gen.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/clk_gen.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.000 ns) 5.898 ns clk_gen:U_CLK_GEN\|temp~clkctrl 5 COMB CLKCTRL_G18 20 " "Info: 5: + IC(1.499 ns) + CELL(0.000 ns) = 5.898 ns; Loc. = CLKCTRL_G18; Fanout = 20; COMB Node = 'clk_gen:U_CLK_GEN\|temp~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk_gen:U_CLK_GEN|temp clk_gen:U_CLK_GEN|temp~clkctrl } "NODE_NAME" } } { "clk_gen.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/clk_gen.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.534 ns) 7.395 ns counter:U_COUNTER\|count\[0\] 6 REG FF_X28_Y27_N25 9 " "Info: 6: + IC(0.963 ns) + CELL(0.534 ns) = 7.395 ns; Loc. = FF_X28_Y27_N25; Fanout = 9; REG Node = 'counter:U_COUNTER\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { clk_gen:U_CLK_GEN|temp~clkctrl counter:U_COUNTER|count[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.936 ns ( 39.70 % ) " "Info: Total cell delay = 2.936 ns ( 39.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.459 ns ( 60.30 % ) " "Info: Total interconnect delay = 4.459 ns ( 60.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.395 ns" { clk50MHz clk50MHz~input clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp clk_gen:U_CLK_GEN|temp clk_gen:U_CLK_GEN|temp~clkctrl counter:U_COUNTER|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.395 ns" { clk50MHz {} clk50MHz~input {} clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp {} clk_gen:U_CLK_GEN|temp {} clk_gen:U_CLK_GEN|temp~clkctrl {} counter:U_COUNTER|count[0] {} } { 0.000ns 0.000ns 0.704ns 1.293ns 1.499ns 0.963ns } { 0.000ns 0.936ns 0.733ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/counter.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.738 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns switch\[6\] 1 PIN PIN_H7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H7; Fanout = 1; PIN Node = 'switch\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch[6] } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/top_level.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.886 ns) 0.886 ns switch\[6\]~input 2 COMB IOIBUF_X0_Y25_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(0.886 ns) = 0.886 ns; Loc. = IOIBUF_X0_Y25_N15; Fanout = 1; COMB Node = 'switch\[6\]~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { switch[6] switch[6]~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/top_level.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.631 ns) + CELL(0.130 ns) 4.647 ns counter:U_COUNTER\|count~3 3 COMB LCCOMB_X28_Y27_N24 1 " "Info: 3: + IC(3.631 ns) + CELL(0.130 ns) = 4.647 ns; Loc. = LCCOMB_X28_Y27_N24; Fanout = 1; COMB Node = 'counter:U_COUNTER\|count~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { switch[6]~input counter:U_COUNTER|count~3 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/counter.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 4.738 ns counter:U_COUNTER\|count\[0\] 4 REG FF_X28_Y27_N25 9 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 4.738 ns; Loc. = FF_X28_Y27_N25; Fanout = 9; REG Node = 'counter:U_COUNTER\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { counter:U_COUNTER|count~3 counter:U_COUNTER|count[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-4/top_level/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.107 ns ( 23.36 % ) " "Info: Total cell delay = 1.107 ns ( 23.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.631 ns ( 76.64 % ) " "Info: Total interconnect delay = 3.631 ns ( 76.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.738 ns" { switch[6] switch[6]~input counter:U_COUNTER|count~3 counter:U_COUNTER|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.738 ns" { switch[6] {} switch[6]~input {} counter:U_COUNTER|count~3 {} counter:U_COUNTER|count[0] {} } { 0.000ns 0.000ns 3.631ns 0.000ns } { 0.000ns 0.886ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.395 ns" { clk50MHz clk50MHz~input clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp clk_gen:U_CLK_GEN|temp clk_gen:U_CLK_GEN|temp~clkctrl counter:U_COUNTER|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.395 ns" { clk50MHz {} clk50MHz~input {} clk_gen:U_CLK_GEN|clk_div:U_CLK_DIV|div_counter:U_DIV_COUNTER|temp {} clk_gen:U_CLK_GEN|temp {} clk_gen:U_CLK_GEN|temp~clkctrl {} counter:U_COUNTER|count[0] {} } { 0.000ns 0.000ns 0.704ns 1.293ns 1.499ns 0.963ns } { 0.000ns 0.936ns 0.733ns 0.733ns 0.000ns 0.534ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.738 ns" { switch[6] switch[6]~input counter:U_COUNTER|count~3 counter:U_COUNTER|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.738 ns" { switch[6] {} switch[6]~input {} counter:U_COUNTER|count~3 {} counter:U_COUNTER|count[0] {} } { 0.000ns 0.000ns 3.631ns 0.000ns } { 0.000ns 0.886ns 0.130ns 0.091ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 16 13:42:17 2016 " "Info: Processing ended: Tue Feb 16 13:42:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
