<p>Muffadal: CHI-E AIU</p><p>Satya: DMI + ACE AIU</p><p>Abhinav: DCE + System</p><p>Akshay: DII + CCP + ACE-LITE E AIU</p><p>David: Misc</p><p>Sugun: NCB + ACE-LITE AIU</p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Items</th><th class="confluenceTh">Verif Block</th><th class="confluenceTh">Verif Owner</th><th colspan="1" class="confluenceTh">Priority</th></tr><tr><td class="confluenceTd"><p class="MsoNormal">CHI – Rev C code and field mappings</p><ul style="list-style-type: square;"><li class="MsoNormal">Request</li><li class="MsoNormal">Snoop</li><li class="MsoNormal">Completion Responses</li><li class="MsoNormal">Snoop Responses</li><li class="MsoNormal">Read data</li><li class="MsoNormal">Write data</li></ul></td><td class="confluenceTd"><p>AIU: 3 weeks</p><p>NCB: 3 weeks</p><p>DCE: 3 weeks</p><p>DMI: 3 weeks</p><p>System: 3 weeks</p></td><td class="confluenceTd"><p>Satya: 3 weeks</p><p>Sugun: 3 weeks</p><p>Abhinav: 6 weeks</p><p>Satya: 3 weeks</p></td><td colspan="1" class="confluenceTd">10</td></tr><tr><td colspan="1" class="confluenceTd">ACE-LITE E AIU</td><td colspan="1" class="confluenceTd">8 weeks</td><td colspan="1" class="confluenceTd">Akshay: 8 weeks</td><td colspan="1" class="confluenceTd">10</td></tr><tr><td colspan="1" class="confluenceTd">ACE-LITE AIU with proxy cache</td><td colspan="1" class="confluenceTd">4 weeks</td><td colspan="1" class="confluenceTd">Sugun: 4 weeks</td><td colspan="1" class="confluenceTd">8</td></tr><tr><td colspan="1" class="confluenceTd">CHI-E AIU</td><td colspan="1" class="confluenceTd">CHI-E AIU: 24 weeks</td><td colspan="1" class="confluenceTd">Muffadal: 24 weeks</td><td colspan="1" class="confluenceTd">10</td></tr><tr><td colspan="1" class="confluenceTd">Ncore v3.0 architectural limit changes</td><td colspan="1" class="confluenceTd">1 week</td><td colspan="1" class="confluenceTd">None</td><td colspan="1" class="confluenceTd">0</td></tr><tr><td colspan="1" class="confluenceTd">Unit support for optional multiple SFI ports (Control and Data)</td><td colspan="1" class="confluenceTd"><p>10 weeks</p><p>ACE AIU: 3 weeks</p><p>DMI: 3 weeks</p><p>System: 4 weeks</p></td><td colspan="1" class="confluenceTd"><p>Sugun: 3 weeks</p><p>Satya: 3 weeks</p><p>Abhinav: 4 weeks</p></td><td colspan="1" class="confluenceTd">9</td></tr><tr><td colspan="1" class="confluenceTd"><p style="margin-top: 10.0px;" class="MsoNormal">Rev C packet specs</p><ul style="list-style-type: square;"><li class="MsoNormal">Command</li><li class="MsoNormal">Snoop</li><li class="MsoNormal">Read data</li><li class="MsoNormal">Write data</li><li class="MsoNormal">Snoop response</li></ul></td><td colspan="1" class="confluenceTd"><p>4 weeks</p><p>ACE AIU, NCB, DMI, DCE: 1 week each</p></td><td colspan="1" class="confluenceTd"><p>Akshay: 1 week</p><p>Sugun: 1 week</p><p>Satya: 1 week</p><p>Abhinav: 1 week</p></td><td colspan="1" class="confluenceTd">10</td></tr><tr><td colspan="1" class="confluenceTd">NCore Parameter file</td><td colspan="1" class="confluenceTd">Undef</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">10</td></tr><tr><td class="confluenceTd"><p style="margin-top: 10.0px;" class="MsoNormal">Address map</p><ul style="list-style-type: square;"><li class="MsoNormal">Multiple coherent ranges per CMI in AIUs</li><li class="MsoNormal">Real to Physical mapping in CMI</li><li class="MsoNormal">Inter-CMI interleaving</li></ul></td><td class="confluenceTd"><p>4 weeks</p><p>DMI: 1 week</p><p>System: 3 weeks</p></td><td class="confluenceTd"><p>Satya: 1 week</p><p>Abhinav: 3 weeks</p></td><td colspan="1" class="confluenceTd">8</td></tr><tr><td colspan="1" class="confluenceTd"><p style="margin-top: 10.0px;" class="MsoNormal">New System Flows</p><ul style="list-style-type: square;"><li class="MsoNormal">Stashing (possible reduction in what is supported for stashing - maybe implement and not verify?)</li></ul></td><td colspan="1" class="confluenceTd"><p>3 weeks</p><p>DCE: 1 week</p><p>AIU: 2 weeks</p><p>NCB: 2 weeks</p></td><td colspan="1" class="confluenceTd"><p>Abhinav: 1 weeks</p><p>Satya: 2 weeks</p><p>Sugun: 2 weeks</p></td><td colspan="1" class="confluenceTd">10</td></tr><tr><td colspan="1" class="confluenceTd"><ul style="margin-top: 10.0px;list-style-type: square;"><li class="MsoNormal">Atomics <span>(possible reduction in what is supported for atomics - maybe implement and not verify?)</span></li></ul></td><td colspan="1" class="confluenceTd"><p>6 weeks</p><p>DMI: 4 weeks</p><p>System: 2 weeks</p></td><td colspan="1" class="confluenceTd"><p>Satya: 4 weeks</p><p>Abhinav: 2 weeks</p></td><td colspan="1" class="confluenceTd">10</td></tr><tr><td colspan="1" class="confluenceTd"><ul style="margin-top: 10.0px;list-style-type: square;"><li class="MsoNormal">Partial Intervention cases (potential solution: add a merging buffer in AIU and it will receive DTRDataPtl from the agent that has the line in UDP state and DTRDataCln from the DMI)</li></ul></td><td colspan="1" class="confluenceTd"><p>4 weeks</p><p>DCE: 1 week</p><p>ACE AIU: 1 week</p><p>NCB: 1 week</p></td><td colspan="1" class="confluenceTd"><p>Abhinav: 1 week</p><p>Satya: 1 week</p><p>Sugun: 1 week</p></td><td colspan="1" class="confluenceTd">10</td></tr><tr><td colspan="1" class="confluenceTd"><ul style="list-style-type: square;"><li>Other items in CHI-E (no other defined items for now)</li></ul></td><td colspan="1" class="confluenceTd">TBD</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd"><ul style="margin-top: 10.0px;list-style-type: square;"><li class="MsoNormal">Producer-Consumer from PCI</li></ul></td><td colspan="1" class="confluenceTd"><p>4 weeks</p><p>NCB: 2 weeks</p><p>DMI: 2 weeks</p></td><td colspan="1" class="confluenceTd"><p>Sugun: 2 weeks</p><p>Satya: 2 weeks</p></td><td colspan="1" class="confluenceTd">8</td></tr><tr><td colspan="1" class="confluenceTd">Symphony requirements</td><td colspan="1" class="confluenceTd">1 week</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">5</td></tr><tr><td colspan="1" class="confluenceTd">Performance Counters</td><td colspan="1" class="confluenceTd"><p>8 weeks</p><p>2 weeks per block</p></td><td colspan="1" class="confluenceTd"><p>David: 8 weeks</p></td><td colspan="1" class="confluenceTd">7</td></tr><tr><td colspan="1" class="confluenceTd">TransID re-mapping (might map to Priv?) to optimize NIU tables</td><td colspan="1" class="confluenceTd">4 weeks</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">5</td></tr><tr><td colspan="1" class="confluenceTd"><p>Two options of non-coherent non atomic handling:</p><p>1) New &quot;DII&quot; (derived from DMI) which can handle non-coherent transactions</p><p>2) Keep AXI bypass and have AIU translate CHI to AXI transactions</p></td><td colspan="1" class="confluenceTd">DII option: 4 weeks</td><td colspan="1" class="confluenceTd"><p>(DII) Akshay: 4 weeks</p><p>(AXI bypass) Akshay: 2 weeks</p></td><td colspan="1" class="confluenceTd">10 (one of these options need to be done)</td></tr><tr><td colspan="1" class="confluenceTd"><p>Barriers for ACE and CHI</p><p>a) Implicitly support barriers (like today for ACE)</p><p>b) Explicitly support barriers</p></td><td colspan="1" class="confluenceTd">2 weeks</td><td colspan="1" class="confluenceTd"><p>(Implicit) Possibly no work?</p><p>(Explicit) Satya: 2 weeks</p></td><td colspan="1" class="confluenceTd">10 <span>(one of these options need to be done)</span></td></tr><tr><td colspan="1" class="confluenceTd">Support for 2.0 GHz on CHI-B AIU</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">10</td></tr><tr><td colspan="1" class="confluenceTd"><span>Support for 2.0 GHz on ACE/ACE-LITE AIU</span></td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">8</td></tr><tr><td colspan="1" class="confluenceTd"><span>Support for 2.0 GHz on NCB</span></td><td colspan="1" class="confluenceTd">3 weeks</td><td colspan="1" class="confluenceTd">Sugun: 3 weeks</td><td colspan="1" class="confluenceTd">8</td></tr><tr><td colspan="1" class="confluenceTd"><span>Support for 2.0 GHz on DMI</span></td><td colspan="1" class="confluenceTd">3 weeks</td><td colspan="1" class="confluenceTd">Satya: 3 weeks</td><td colspan="1" class="confluenceTd">9</td></tr><tr><td colspan="1" class="confluenceTd">Support for 2.0 GHz on CCP</td><td colspan="1" class="confluenceTd">3 weeks</td><td colspan="1" class="confluenceTd">Akshay: 3 weeks</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd"><span>Support for 2.0 GHz on DCE</span></td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Abhinav: 2 weeks</td><td colspan="1" class="confluenceTd">5</td></tr><tr><td colspan="1" class="confluenceTd">SFI FlexNOC run at 2.0 GHz (Requirement on FlexNOC)</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">10</td></tr></tbody></table></div><p> </p><h3 id="RoughverificationscheduleforNcorev3.0-TimeperVerificationEngineer:">Time per Verification Engineer:</h3><p>Muffadal: 24 weeks</p><p>Satya: 23 weeks + 2 (Barrier option)</p><p>Abhinav: 20 weeks</p><p>Akshay: 12 weeks + 4 weeks (if DII option) OR 2 weeks (if AXI bypass option)</p><p>Sugun: 19 weeks</p><p>David: 8 weeks</p><p> </p><h3 id="RoughverificationscheduleforNcorev3.0-Basedonchoosingoptions">Based on choosing options</h3><p>Best case: 108 weeks</p><p>Worst case: 114 weeks</p>