Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 30 12:47:09 2018
| Host         : Monsoon-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: _5MHz_to_1Hz/clk_1Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.556        0.000                      0                   31        0.275        0.000                      0                   31        3.000        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      195.556        0.000                      0                   31        0.275        0.000                      0                   31       13.360        0.000                       0                    33  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.556ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 2.473ns (59.173%)  route 1.706ns (40.827%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 198.503 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.642    -0.898    _5MHz_to_1Hz/CLK
    SLICE_X13Y87         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.419    -0.479 r  _5MHz_to_1Hz/cnt_reg[1]/Q
                         net (fo=2, routed)           0.990     0.512    _5MHz_to_1Hz/cnt[1]
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.324 r  _5MHz_to_1Hz/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.324    _5MHz_to_1Hz/cnt0_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.441 r  _5MHz_to_1Hz/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.441    _5MHz_to_1Hz/cnt0_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.558 r  _5MHz_to_1Hz/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.558    _5MHz_to_1Hz/cnt0_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.675 r  _5MHz_to_1Hz/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.675    _5MHz_to_1Hz/cnt0_carry__2_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.792 r  _5MHz_to_1Hz/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.792    _5MHz_to_1Hz/cnt0_carry__3_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.909 r  _5MHz_to_1Hz/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.909    _5MHz_to_1Hz/cnt0_carry__4_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.026 r  _5MHz_to_1Hz/cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.026    _5MHz_to_1Hz/cnt0_carry__5_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.245 r  _5MHz_to_1Hz/cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.716     2.961    _5MHz_to_1Hz/data0[29]
    SLICE_X13Y91         LUT4 (Prop_lut4_I3_O)        0.321     3.282 r  _5MHz_to_1Hz/cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     3.282    _5MHz_to_1Hz/cnt_0[29]
    SLICE_X13Y91         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.523   198.503    _5MHz_to_1Hz/CLK
    SLICE_X13Y91         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[29]/C
                         clock pessimism              0.577   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X13Y91         FDCE (Setup_fdce_C_D)        0.075   198.838    _5MHz_to_1Hz/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                        198.838    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                195.556    

Slack (MET) :             195.558ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 2.384ns (57.087%)  route 1.792ns (42.913%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.642    -0.898    _5MHz_to_1Hz/CLK
    SLICE_X13Y87         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.419    -0.479 r  _5MHz_to_1Hz/cnt_reg[1]/Q
                         net (fo=2, routed)           0.990     0.512    _5MHz_to_1Hz/cnt[1]
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.324 r  _5MHz_to_1Hz/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.324    _5MHz_to_1Hz/cnt0_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.441 r  _5MHz_to_1Hz/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.441    _5MHz_to_1Hz/cnt0_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.558 r  _5MHz_to_1Hz/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.558    _5MHz_to_1Hz/cnt0_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.675 r  _5MHz_to_1Hz/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.675    _5MHz_to_1Hz/cnt0_carry__2_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.792 r  _5MHz_to_1Hz/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.792    _5MHz_to_1Hz/cnt0_carry__3_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.909 r  _5MHz_to_1Hz/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.909    _5MHz_to_1Hz/cnt0_carry__4_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.148 r  _5MHz_to_1Hz/cnt0_carry__5/O[2]
                         net (fo=1, routed)           0.802     2.949    _5MHz_to_1Hz/data0[27]
    SLICE_X13Y90         LUT4 (Prop_lut4_I3_O)        0.329     3.278 r  _5MHz_to_1Hz/cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     3.278    _5MHz_to_1Hz/cnt_0[27]
    SLICE_X13Y90         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.522   198.502    _5MHz_to_1Hz/CLK
    SLICE_X13Y90         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[27]/C
                         clock pessimism              0.577   199.079    
                         clock uncertainty           -0.318   198.762    
    SLICE_X13Y90         FDCE (Setup_fdce_C_D)        0.075   198.837    _5MHz_to_1Hz/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                        198.837    
                         arrival time                          -3.278    
  -------------------------------------------------------------------
                         slack                                195.558    

Slack (MET) :             195.563ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 2.241ns (53.725%)  route 1.930ns (46.275%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.642    -0.898    _5MHz_to_1Hz/CLK
    SLICE_X13Y87         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.419    -0.479 r  _5MHz_to_1Hz/cnt_reg[1]/Q
                         net (fo=2, routed)           0.990     0.512    _5MHz_to_1Hz/cnt[1]
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.324 r  _5MHz_to_1Hz/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.324    _5MHz_to_1Hz/cnt0_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.441 r  _5MHz_to_1Hz/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.441    _5MHz_to_1Hz/cnt0_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.558 r  _5MHz_to_1Hz/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.558    _5MHz_to_1Hz/cnt0_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.675 r  _5MHz_to_1Hz/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.675    _5MHz_to_1Hz/cnt0_carry__2_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.792 r  _5MHz_to_1Hz/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.792    _5MHz_to_1Hz/cnt0_carry__3_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.011 r  _5MHz_to_1Hz/cnt0_carry__4/O[0]
                         net (fo=1, routed)           0.940     2.951    _5MHz_to_1Hz/data0[21]
    SLICE_X13Y89         LUT4 (Prop_lut4_I3_O)        0.323     3.274 r  _5MHz_to_1Hz/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     3.274    _5MHz_to_1Hz/cnt_0[21]
    SLICE_X13Y89         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.522   198.502    _5MHz_to_1Hz/CLK
    SLICE_X13Y89         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[21]/C
                         clock pessimism              0.577   199.079    
                         clock uncertainty           -0.318   198.762    
    SLICE_X13Y89         FDCE (Setup_fdce_C_D)        0.075   198.837    _5MHz_to_1Hz/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        198.837    
                         arrival time                          -3.274    
  -------------------------------------------------------------------
                         slack                                195.563    

Slack (MET) :             195.619ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 2.466ns (59.913%)  route 1.650ns (40.087%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 198.503 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.642    -0.898    _5MHz_to_1Hz/CLK
    SLICE_X13Y87         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.419    -0.479 r  _5MHz_to_1Hz/cnt_reg[1]/Q
                         net (fo=2, routed)           0.990     0.512    _5MHz_to_1Hz/cnt[1]
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.324 r  _5MHz_to_1Hz/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.324    _5MHz_to_1Hz/cnt0_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.441 r  _5MHz_to_1Hz/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.441    _5MHz_to_1Hz/cnt0_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.558 r  _5MHz_to_1Hz/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.558    _5MHz_to_1Hz/cnt0_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.675 r  _5MHz_to_1Hz/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.675    _5MHz_to_1Hz/cnt0_carry__2_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.792 r  _5MHz_to_1Hz/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.792    _5MHz_to_1Hz/cnt0_carry__3_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.909 r  _5MHz_to_1Hz/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.909    _5MHz_to_1Hz/cnt0_carry__4_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.224 r  _5MHz_to_1Hz/cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.659     2.883    _5MHz_to_1Hz/data0[28]
    SLICE_X13Y91         LUT4 (Prop_lut4_I3_O)        0.335     3.218 r  _5MHz_to_1Hz/cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     3.218    _5MHz_to_1Hz/cnt_0[28]
    SLICE_X13Y91         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.523   198.503    _5MHz_to_1Hz/CLK
    SLICE_X13Y91         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[28]/C
                         clock pessimism              0.577   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X13Y91         FDCE (Setup_fdce_C_D)        0.075   198.838    _5MHz_to_1Hz/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                        198.838    
                         arrival time                          -3.218    
  -------------------------------------------------------------------
                         slack                                195.619    

Slack (MET) :             195.736ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 2.349ns (58.755%)  route 1.649ns (41.245%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.642    -0.898    _5MHz_to_1Hz/CLK
    SLICE_X13Y87         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.419    -0.479 r  _5MHz_to_1Hz/cnt_reg[1]/Q
                         net (fo=2, routed)           0.990     0.512    _5MHz_to_1Hz/cnt[1]
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.324 r  _5MHz_to_1Hz/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.324    _5MHz_to_1Hz/cnt0_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.441 r  _5MHz_to_1Hz/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.441    _5MHz_to_1Hz/cnt0_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.558 r  _5MHz_to_1Hz/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.558    _5MHz_to_1Hz/cnt0_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.675 r  _5MHz_to_1Hz/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.675    _5MHz_to_1Hz/cnt0_carry__2_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.792 r  _5MHz_to_1Hz/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.792    _5MHz_to_1Hz/cnt0_carry__3_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.107 r  _5MHz_to_1Hz/cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.658     2.765    _5MHz_to_1Hz/data0[24]
    SLICE_X13Y90         LUT4 (Prop_lut4_I3_O)        0.335     3.100 r  _5MHz_to_1Hz/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     3.100    _5MHz_to_1Hz/cnt_0[24]
    SLICE_X13Y90         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.522   198.502    _5MHz_to_1Hz/CLK
    SLICE_X13Y90         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[24]/C
                         clock pessimism              0.577   199.079    
                         clock uncertainty           -0.318   198.762    
    SLICE_X13Y90         FDCE (Setup_fdce_C_D)        0.075   198.837    _5MHz_to_1Hz/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                        198.837    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                195.736    

Slack (MET) :             195.743ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 2.330ns (59.048%)  route 1.616ns (40.952%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 198.503 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.642    -0.898    _5MHz_to_1Hz/CLK
    SLICE_X13Y87         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.419    -0.479 r  _5MHz_to_1Hz/cnt_reg[1]/Q
                         net (fo=2, routed)           0.990     0.512    _5MHz_to_1Hz/cnt[1]
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.324 r  _5MHz_to_1Hz/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.324    _5MHz_to_1Hz/cnt0_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.441 r  _5MHz_to_1Hz/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.441    _5MHz_to_1Hz/cnt0_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.558 r  _5MHz_to_1Hz/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.558    _5MHz_to_1Hz/cnt0_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.675 r  _5MHz_to_1Hz/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.675    _5MHz_to_1Hz/cnt0_carry__2_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.792 r  _5MHz_to_1Hz/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.792    _5MHz_to_1Hz/cnt0_carry__3_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.909 r  _5MHz_to_1Hz/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.909    _5MHz_to_1Hz/cnt0_carry__4_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.128 r  _5MHz_to_1Hz/cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.625     2.753    _5MHz_to_1Hz/data0[25]
    SLICE_X13Y91         LUT4 (Prop_lut4_I3_O)        0.295     3.048 r  _5MHz_to_1Hz/cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     3.048    _5MHz_to_1Hz/cnt_0[25]
    SLICE_X13Y91         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.523   198.503    _5MHz_to_1Hz/CLK
    SLICE_X13Y91         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[25]/C
                         clock pessimism              0.577   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X13Y91         FDCE (Setup_fdce_C_D)        0.029   198.792    _5MHz_to_1Hz/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                        198.792    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                195.743    

Slack (MET) :             195.803ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 2.094ns (53.890%)  route 1.792ns (46.110%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.642    -0.898    _5MHz_to_1Hz/CLK
    SLICE_X13Y87         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.419    -0.479 r  _5MHz_to_1Hz/cnt_reg[1]/Q
                         net (fo=2, routed)           0.990     0.512    _5MHz_to_1Hz/cnt[1]
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.324 r  _5MHz_to_1Hz/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.324    _5MHz_to_1Hz/cnt0_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.441 r  _5MHz_to_1Hz/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.441    _5MHz_to_1Hz/cnt0_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.558 r  _5MHz_to_1Hz/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.558    _5MHz_to_1Hz/cnt0_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.881 r  _5MHz_to_1Hz/cnt0_carry__2/O[1]
                         net (fo=1, routed)           0.801     2.682    _5MHz_to_1Hz/data0[14]
    SLICE_X13Y89         LUT4 (Prop_lut4_I3_O)        0.306     2.988 r  _5MHz_to_1Hz/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     2.988    _5MHz_to_1Hz/cnt_0[14]
    SLICE_X13Y89         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.522   198.502    _5MHz_to_1Hz/CLK
    SLICE_X13Y89         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[14]/C
                         clock pessimism              0.577   199.079    
                         clock uncertainty           -0.318   198.762    
    SLICE_X13Y89         FDCE (Setup_fdce_C_D)        0.029   198.791    _5MHz_to_1Hz/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        198.791    
                         arrival time                          -2.988    
  -------------------------------------------------------------------
                         slack                                195.803    

Slack (MET) :             195.845ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 2.445ns (63.562%)  route 1.402ns (36.438%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 198.503 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.642    -0.898    _5MHz_to_1Hz/CLK
    SLICE_X13Y87         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.419    -0.479 r  _5MHz_to_1Hz/cnt_reg[1]/Q
                         net (fo=2, routed)           0.990     0.512    _5MHz_to_1Hz/cnt[1]
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.324 r  _5MHz_to_1Hz/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.324    _5MHz_to_1Hz/cnt0_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.441 r  _5MHz_to_1Hz/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.441    _5MHz_to_1Hz/cnt0_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.558 r  _5MHz_to_1Hz/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.558    _5MHz_to_1Hz/cnt0_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.675 r  _5MHz_to_1Hz/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.675    _5MHz_to_1Hz/cnt0_carry__2_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.792 r  _5MHz_to_1Hz/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.792    _5MHz_to_1Hz/cnt0_carry__3_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.909 r  _5MHz_to_1Hz/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.909    _5MHz_to_1Hz/cnt0_carry__4_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.232 r  _5MHz_to_1Hz/cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.411     2.643    _5MHz_to_1Hz/data0[26]
    SLICE_X13Y91         LUT4 (Prop_lut4_I3_O)        0.306     2.949 r  _5MHz_to_1Hz/cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     2.949    _5MHz_to_1Hz/cnt_0[26]
    SLICE_X13Y91         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.523   198.503    _5MHz_to_1Hz/CLK
    SLICE_X13Y91         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[26]/C
                         clock pessimism              0.577   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X13Y91         FDCE (Setup_fdce_C_D)        0.031   198.794    _5MHz_to_1Hz/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                        198.794    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                195.845    

Slack (MET) :             195.867ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 2.233ns (57.740%)  route 1.634ns (42.260%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.642    -0.898    _5MHz_to_1Hz/CLK
    SLICE_X13Y87         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.419    -0.479 r  _5MHz_to_1Hz/cnt_reg[1]/Q
                         net (fo=2, routed)           0.990     0.512    _5MHz_to_1Hz/cnt[1]
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.324 r  _5MHz_to_1Hz/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.324    _5MHz_to_1Hz/cnt0_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.441 r  _5MHz_to_1Hz/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.441    _5MHz_to_1Hz/cnt0_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.558 r  _5MHz_to_1Hz/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.558    _5MHz_to_1Hz/cnt0_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.675 r  _5MHz_to_1Hz/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.675    _5MHz_to_1Hz/cnt0_carry__2_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.990 r  _5MHz_to_1Hz/cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.644     2.634    _5MHz_to_1Hz/data0[20]
    SLICE_X13Y89         LUT4 (Prop_lut4_I3_O)        0.336     2.970 r  _5MHz_to_1Hz/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     2.970    _5MHz_to_1Hz/cnt_0[20]
    SLICE_X13Y89         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.522   198.502    _5MHz_to_1Hz/CLK
    SLICE_X13Y89         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[20]/C
                         clock pessimism              0.577   199.079    
                         clock uncertainty           -0.318   198.762    
    SLICE_X13Y89         FDCE (Setup_fdce_C_D)        0.075   198.837    _5MHz_to_1Hz/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        198.837    
                         arrival time                          -2.970    
  -------------------------------------------------------------------
                         slack                                195.867    

Slack (MET) :             195.912ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 2.211ns (58.513%)  route 1.568ns (41.487%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.642    -0.898    _5MHz_to_1Hz/CLK
    SLICE_X13Y87         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.419    -0.479 r  _5MHz_to_1Hz/cnt_reg[1]/Q
                         net (fo=2, routed)           0.990     0.512    _5MHz_to_1Hz/cnt[1]
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.324 r  _5MHz_to_1Hz/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.324    _5MHz_to_1Hz/cnt0_carry_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.441 r  _5MHz_to_1Hz/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.441    _5MHz_to_1Hz/cnt0_carry__0_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.558 r  _5MHz_to_1Hz/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.558    _5MHz_to_1Hz/cnt0_carry__1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.675 r  _5MHz_to_1Hz/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.675    _5MHz_to_1Hz/cnt0_carry__2_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.998 r  _5MHz_to_1Hz/cnt0_carry__3/O[1]
                         net (fo=1, routed)           0.577     2.575    _5MHz_to_1Hz/data0[18]
    SLICE_X13Y89         LUT4 (Prop_lut4_I3_O)        0.306     2.881 r  _5MHz_to_1Hz/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.881    _5MHz_to_1Hz/cnt_0[18]
    SLICE_X13Y89         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.522   198.502    _5MHz_to_1Hz/CLK
    SLICE_X13Y89         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[18]/C
                         clock pessimism              0.577   199.079    
                         clock uncertainty           -0.318   198.762    
    SLICE_X13Y89         FDCE (Setup_fdce_C_D)        0.031   198.793    _5MHz_to_1Hz/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.793    
                         arrival time                          -2.881    
  -------------------------------------------------------------------
                         slack                                195.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/clk_1Hz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/clk_1Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.572    -0.592    _5MHz_to_1Hz/CLK
    SLICE_X13Y87         FDCE                                         r  _5MHz_to_1Hz/clk_1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  _5MHz_to_1Hz/clk_1Hz_reg/Q
                         net (fo=3, routed)           0.180    -0.271    _5MHz_to_1Hz/clk_1Hz
    SLICE_X13Y87         LUT4 (Prop_lut4_I3_O)        0.045    -0.226 r  _5MHz_to_1Hz/clk_1Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.226    _5MHz_to_1Hz/clk_1Hz_i_1_n_0
    SLICE_X13Y87         FDCE                                         r  _5MHz_to_1Hz/clk_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.842    -0.831    _5MHz_to_1Hz/CLK
    SLICE_X13Y87         FDCE                                         r  _5MHz_to_1Hz/clk_1Hz_reg/C
                         clock pessimism              0.239    -0.592    
    SLICE_X13Y87         FDCE (Hold_fdce_C_D)         0.091    -0.501    _5MHz_to_1Hz/clk_1Hz_reg
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.995%)  route 0.247ns (57.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.574    -0.590    _5MHz_to_1Hz/CLK
    SLICE_X13Y90         FDPE                                         r  _5MHz_to_1Hz/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  _5MHz_to_1Hz/cnt_reg[0]/Q
                         net (fo=3, routed)           0.247    -0.203    _5MHz_to_1Hz/cnt[0]
    SLICE_X13Y90         LUT1 (Prop_lut1_I0_O)        0.045    -0.158 r  _5MHz_to_1Hz/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    _5MHz_to_1Hz/cnt_0[0]
    SLICE_X13Y90         FDPE                                         r  _5MHz_to_1Hz/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.845    -0.828    _5MHz_to_1Hz/CLK
    SLICE_X13Y90         FDPE                                         r  _5MHz_to_1Hz/cnt_reg[0]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X13Y90         FDPE (Hold_fdpe_C_D)         0.092    -0.498    _5MHz_to_1Hz/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.277ns (54.715%)  route 0.229ns (45.285%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.573    -0.591    _5MHz_to_1Hz/CLK
    SLICE_X13Y89         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDCE (Prop_fdce_C_Q)         0.128    -0.463 f  _5MHz_to_1Hz/cnt_reg[21]/Q
                         net (fo=2, routed)           0.101    -0.362    _5MHz_to_1Hz/cnt[21]
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.098    -0.264 r  _5MHz_to_1Hz/cnt[29]_i_3/O
                         net (fo=30, routed)          0.128    -0.136    _5MHz_to_1Hz/cnt[29]_i_3_n_0
    SLICE_X13Y89         LUT4 (Prop_lut4_I0_O)        0.051    -0.085 r  _5MHz_to_1Hz/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.085    _5MHz_to_1Hz/cnt_0[20]
    SLICE_X13Y89         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.844    -0.829    _5MHz_to_1Hz/CLK
    SLICE_X13Y89         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[20]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X13Y89         FDCE (Hold_fdce_C_D)         0.107    -0.484    _5MHz_to_1Hz/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.237ns (46.186%)  route 0.276ns (53.814%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.571    -0.593    _5MHz_to_1Hz/CLK
    SLICE_X13Y86         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  _5MHz_to_1Hz/cnt_reg[2]/Q
                         net (fo=2, routed)           0.148    -0.304    _5MHz_to_1Hz/cnt[2]
    SLICE_X13Y86         LUT5 (Prop_lut5_I2_O)        0.045    -0.259 r  _5MHz_to_1Hz/cnt[29]_i_4/O
                         net (fo=30, routed)          0.128    -0.131    _5MHz_to_1Hz/cnt[29]_i_4_n_0
    SLICE_X13Y86         LUT4 (Prop_lut4_I1_O)        0.051    -0.080 r  _5MHz_to_1Hz/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    _5MHz_to_1Hz/cnt_0[8]
    SLICE_X13Y86         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.841    -0.832    _5MHz_to_1Hz/CLK
    SLICE_X13Y86         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[8]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X13Y86         FDCE (Hold_fdce_C_D)         0.107    -0.486    _5MHz_to_1Hz/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.271ns (54.172%)  route 0.229ns (45.828%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.573    -0.591    _5MHz_to_1Hz/CLK
    SLICE_X13Y89         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDCE (Prop_fdce_C_Q)         0.128    -0.463 f  _5MHz_to_1Hz/cnt_reg[21]/Q
                         net (fo=2, routed)           0.101    -0.362    _5MHz_to_1Hz/cnt[21]
    SLICE_X13Y89         LUT6 (Prop_lut6_I3_O)        0.098    -0.264 r  _5MHz_to_1Hz/cnt[29]_i_3/O
                         net (fo=30, routed)          0.128    -0.136    _5MHz_to_1Hz/cnt[29]_i_3_n_0
    SLICE_X13Y89         LUT4 (Prop_lut4_I0_O)        0.045    -0.091 r  _5MHz_to_1Hz/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.091    _5MHz_to_1Hz/cnt_0[19]
    SLICE_X13Y89         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.844    -0.829    _5MHz_to_1Hz/CLK
    SLICE_X13Y89         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[19]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X13Y89         FDCE (Hold_fdce_C_D)         0.092    -0.499    _5MHz_to_1Hz/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.231ns (45.549%)  route 0.276ns (54.451%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.571    -0.593    _5MHz_to_1Hz/CLK
    SLICE_X13Y86         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  _5MHz_to_1Hz/cnt_reg[2]/Q
                         net (fo=2, routed)           0.148    -0.304    _5MHz_to_1Hz/cnt[2]
    SLICE_X13Y86         LUT5 (Prop_lut5_I2_O)        0.045    -0.259 r  _5MHz_to_1Hz/cnt[29]_i_4/O
                         net (fo=30, routed)          0.128    -0.131    _5MHz_to_1Hz/cnt[29]_i_4_n_0
    SLICE_X13Y86         LUT4 (Prop_lut4_I1_O)        0.045    -0.086 r  _5MHz_to_1Hz/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.086    _5MHz_to_1Hz/cnt_0[7]
    SLICE_X13Y86         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.841    -0.832    _5MHz_to_1Hz/CLK
    SLICE_X13Y86         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[7]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X13Y86         FDCE (Hold_fdce_C_D)         0.092    -0.501    _5MHz_to_1Hz/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.234ns (41.391%)  route 0.331ns (58.609%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.572    -0.592    _5MHz_to_1Hz/CLK
    SLICE_X13Y87         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  _5MHz_to_1Hz/cnt_reg[11]/Q
                         net (fo=2, routed)           0.116    -0.335    _5MHz_to_1Hz/cnt[11]
    SLICE_X13Y88         LUT5 (Prop_lut5_I2_O)        0.045    -0.290 r  _5MHz_to_1Hz/cnt[29]_i_5/O
                         net (fo=30, routed)          0.215    -0.075    _5MHz_to_1Hz/cnt[29]_i_5_n_0
    SLICE_X13Y88         LUT4 (Prop_lut4_I2_O)        0.048    -0.027 r  _5MHz_to_1Hz/cnt[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.027    _5MHz_to_1Hz/cnt_0[13]
    SLICE_X13Y88         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.844    -0.829    _5MHz_to_1Hz/CLK
    SLICE_X13Y88         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[13]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X13Y88         FDCE (Hold_fdce_C_D)         0.107    -0.468    _5MHz_to_1Hz/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.235ns (41.421%)  route 0.332ns (58.579%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.572    -0.592    _5MHz_to_1Hz/CLK
    SLICE_X13Y87         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  _5MHz_to_1Hz/cnt_reg[11]/Q
                         net (fo=2, routed)           0.116    -0.335    _5MHz_to_1Hz/cnt[11]
    SLICE_X13Y88         LUT5 (Prop_lut5_I2_O)        0.045    -0.290 r  _5MHz_to_1Hz/cnt[29]_i_5/O
                         net (fo=30, routed)          0.216    -0.074    _5MHz_to_1Hz/cnt[29]_i_5_n_0
    SLICE_X13Y88         LUT4 (Prop_lut4_I2_O)        0.049    -0.025 r  _5MHz_to_1Hz/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.025    _5MHz_to_1Hz/cnt_0[16]
    SLICE_X13Y88         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.844    -0.829    _5MHz_to_1Hz/CLK
    SLICE_X13Y88         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[16]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X13Y88         FDCE (Hold_fdce_C_D)         0.107    -0.468    _5MHz_to_1Hz/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.231ns (41.005%)  route 0.332ns (58.995%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.572    -0.592    _5MHz_to_1Hz/CLK
    SLICE_X13Y87         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  _5MHz_to_1Hz/cnt_reg[11]/Q
                         net (fo=2, routed)           0.116    -0.335    _5MHz_to_1Hz/cnt[11]
    SLICE_X13Y88         LUT5 (Prop_lut5_I2_O)        0.045    -0.290 r  _5MHz_to_1Hz/cnt[29]_i_5/O
                         net (fo=30, routed)          0.216    -0.074    _5MHz_to_1Hz/cnt[29]_i_5_n_0
    SLICE_X13Y88         LUT4 (Prop_lut4_I2_O)        0.045    -0.029 r  _5MHz_to_1Hz/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.029    _5MHz_to_1Hz/cnt_0[15]
    SLICE_X13Y88         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.844    -0.829    _5MHz_to_1Hz/CLK
    SLICE_X13Y88         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[15]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X13Y88         FDCE (Hold_fdce_C_D)         0.092    -0.483    _5MHz_to_1Hz/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.231ns (41.078%)  route 0.331ns (58.922%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.572    -0.592    _5MHz_to_1Hz/CLK
    SLICE_X13Y87         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  _5MHz_to_1Hz/cnt_reg[11]/Q
                         net (fo=2, routed)           0.116    -0.335    _5MHz_to_1Hz/cnt[11]
    SLICE_X13Y88         LUT5 (Prop_lut5_I2_O)        0.045    -0.290 r  _5MHz_to_1Hz/cnt[29]_i_5/O
                         net (fo=30, routed)          0.215    -0.075    _5MHz_to_1Hz/cnt[29]_i_5_n_0
    SLICE_X13Y88         LUT4 (Prop_lut4_I2_O)        0.045    -0.030 r  _5MHz_to_1Hz/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.030    _5MHz_to_1Hz/cnt_0[10]
    SLICE_X13Y88         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.844    -0.829    _5MHz_to_1Hz/CLK
    SLICE_X13Y88         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[10]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X13Y88         FDCE (Hold_fdce_C_D)         0.091    -0.484    _5MHz_to_1Hz/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.454    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   _100MHz_to_5MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X13Y87     _5MHz_to_1Hz/clk_1Hz_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X13Y90     _5MHz_to_1Hz/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X13Y88     _5MHz_to_1Hz/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X13Y87     _5MHz_to_1Hz/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X13Y87     _5MHz_to_1Hz/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X13Y88     _5MHz_to_1Hz/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X13Y89     _5MHz_to_1Hz/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X13Y88     _5MHz_to_1Hz/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X13Y90     _5MHz_to_1Hz/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y89     _5MHz_to_1Hz/cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y89     _5MHz_to_1Hz/cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y89     _5MHz_to_1Hz/cnt_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y89     _5MHz_to_1Hz/cnt_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y89     _5MHz_to_1Hz/cnt_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y89     _5MHz_to_1Hz/cnt_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y90     _5MHz_to_1Hz/cnt_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y90     _5MHz_to_1Hz/cnt_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y90     _5MHz_to_1Hz/cnt_reg[24]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X13Y90     _5MHz_to_1Hz/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y88     _5MHz_to_1Hz/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y88     _5MHz_to_1Hz/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y89     _5MHz_to_1Hz/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y88     _5MHz_to_1Hz/cnt_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y88     _5MHz_to_1Hz/cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y89     _5MHz_to_1Hz/cnt_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y89     _5MHz_to_1Hz/cnt_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y89     _5MHz_to_1Hz/cnt_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y89     _5MHz_to_1Hz/cnt_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   _100MHz_to_5MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKFBOUT



