design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/admin/projects/IC5-CASS-2024/openlane/hs_ascon,ascon_wrapper,24_11_12_19_57,flow completed,1h2m35s0ms,0h53m5s0ms,79920.63492063493,0.36,55944.444444444445,45.3,-1,1630.1,16672,0,0,0,0,0,0,0,11,11,0,-1,-1,688291,129156,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,483007295.0,0.0,56.78,51.73,16.71,16.33,0.51,13351,18193,80,3961,0,0,0,15635,1795,9,578,426,3470,2425,702,1568,1603,1596,44,16051,4815,74,8217,20140,49297,339525.63200000004,-1,-1,-1,0.00772,0.00763,1.09e-07,-1,-1,-1,7.4,25.0,40.0,25,1,70,153.18,153.6,0.3,1,30,0.46,0,sky130_fd_sc_hd,AREA 3
