<stg><name>conv1_Pipeline_OUT_ROW_COL</name>


<trans_list>

<trans id="5639" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6685" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6686" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6687" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6688" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6689" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6690" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6691" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6692" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6693" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6694" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6695" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6696" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6697" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6698" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6699" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6700" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6701" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6702" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6703" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6704" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6705" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6706" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6707" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6708" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6709" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6710" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6711" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6712" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6713" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6714" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6715" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6716" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6717" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6718" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6719" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6720" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6721" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6722" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6723" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6724" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6725" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6726" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6805" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6727" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6728" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6729" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6730" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6731" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6732" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6733" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6734" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6735" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6736" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6737" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6738" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6739" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6740" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6741" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6742" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6743" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6744" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6745" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6746" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6747" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6748" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6749" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6750" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6751" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6752" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6753" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6754" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6755" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6756" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6757" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6758" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6759" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6760" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6761" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6762" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6763" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6764" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6765" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6766" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6767" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6768" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6769" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6770" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6771" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6772" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6773" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6774" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6775" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6776" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6777" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6778" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6779" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6780" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6781" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6782" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6783" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6784" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6785" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6786" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6787" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6788" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6789" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6790" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6791" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6792" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6793" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6794" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6795" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6796" from="114" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6800" from="115" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6802" from="116" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6801" from="117" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6797" from="118" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6798" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6799" from="121" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %col = alloca i32 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %o = alloca i32 1

]]></Node>
<StgValue><ssdm name="o"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten226 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten226"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i14 0, i14 %indvar_flatten226

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i4 0, i4 %o

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i11 0, i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i4 0, i4 %r

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i8 0, i8 %col

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.body104

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body104:0 %r_5 = load i4 %r

]]></Node>
<StgValue><ssdm name="r_5"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body104:1 %indvar_flatten_load = load i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body104:2 %o_2 = load i4 %o

]]></Node>
<StgValue><ssdm name="o_2"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.body104:3 %indvar_flatten226_load = load i14 %indvar_flatten226

]]></Node>
<StgValue><ssdm name="indvar_flatten226_load"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4">
<![CDATA[
for.body104:4 %trunc_ln36 = trunc i4 %o_2

]]></Node>
<StgValue><ssdm name="trunc_ln36"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body104:5 %lshr_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %o_2, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="2">
<![CDATA[
for.body104:6 %lshr_ln2_cast = zext i2 %lshr_ln2

]]></Node>
<StgValue><ssdm name="lshr_ln2_cast"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:7 %empty = mul i9 %lshr_ln2_cast, i9 81

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="9">
<![CDATA[
for.body104:9 %empty_272 = trunc i9 %empty

]]></Node>
<StgValue><ssdm name="empty_272"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body104:584 %icmp_ln36 = icmp_eq  i14 %indvar_flatten226_load, i14 10200

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body104:585 %add_ln36_1 = add i14 %indvar_flatten226_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln36_1"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body104:586 %br_ln36 = br i1 %icmp_ln36, void %for.inc141, void %BH.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc141:0 %col_load = load i8 %col

]]></Node>
<StgValue><ssdm name="col_load"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc141:1 %add_ln36 = add i4 %o_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:4 %icmp_ln39 = icmp_eq  i11 %indvar_flatten_load, i11 1275

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc141:5 %select_ln36 = select i1 %icmp_ln39, i4 0, i4 %r_5

]]></Node>
<StgValue><ssdm name="select_ln36"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc141:6 %select_ln36_1 = select i1 %icmp_ln39, i4 %add_ln36, i4 %o_2

]]></Node>
<StgValue><ssdm name="select_ln36_1"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="7" op_0_bw="4">
<![CDATA[
for.inc141:7 %zext_ln39_1 = zext i4 %select_ln36_1

]]></Node>
<StgValue><ssdm name="zext_ln39_1"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="3" op_0_bw="4">
<![CDATA[
for.inc141:8 %empty_360 = trunc i4 %select_ln36_1

]]></Node>
<StgValue><ssdm name="empty_360"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
for.inc141:9 %tmp_264_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_360, i4 0

]]></Node>
<StgValue><ssdm name="tmp_264_cast"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc141:10 %sub_ln39 = sub i7 %tmp_264_cast, i7 %zext_ln39_1

]]></Node>
<StgValue><ssdm name="sub_ln39"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="4">
<![CDATA[
for.inc141:11 %trunc_ln36_1 = trunc i4 %add_ln36

]]></Node>
<StgValue><ssdm name="trunc_ln36_1"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc141:12 %lshr_ln36_mid1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln36, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="lshr_ln36_mid1"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc141:752 %xor_ln36 = xor i1 %icmp_ln39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln36"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:753 %icmp_ln40 = icmp_eq  i8 %col_load, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc141:754 %and_ln36 = and i1 %icmp_ln40, i1 %xor_ln36

]]></Node>
<StgValue><ssdm name="and_ln36"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc141:755 %indvars_iv_next1562_dup = add i4 %select_ln36, i4 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next1562_dup"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc141:757 %or_ln39 = or i1 %and_ln36, i1 %icmp_ln39

]]></Node>
<StgValue><ssdm name="or_ln39"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc141:758 %select_ln39 = select i1 %or_ln39, i8 0, i8 %col_load

]]></Node>
<StgValue><ssdm name="select_ln39"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc141:759 %select_ln39_9 = select i1 %and_ln36, i4 %indvars_iv_next1562_dup, i4 %select_ln36

]]></Node>
<StgValue><ssdm name="select_ln39_9"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="7" op_0_bw="4">
<![CDATA[
for.inc141:760 %zext_ln39_2 = zext i4 %select_ln39_9

]]></Node>
<StgValue><ssdm name="zext_ln39_2"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc141:763 %add_ln39_27 = add i7 %sub_ln39, i7 %zext_ln39_2

]]></Node>
<StgValue><ssdm name="add_ln39_27"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="9" op_0_bw="8">
<![CDATA[
for.inc141:797 %zext_ln40 = zext i8 %select_ln39

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="7" op_0_bw="8">
<![CDATA[
for.inc141:798 %trunc_ln40 = trunc i8 %select_ln39

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc141:851 %tmp_160 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln39_27, i7 %trunc_ln40

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="14">
<![CDATA[
for.inc141:852 %tmp_268_cast = zext i14 %tmp_160

]]></Node>
<StgValue><ssdm name="tmp_268_cast"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:853 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i64 0, i64 %tmp_268_cast

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:854 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2, i64 0, i64 %tmp_268_cast

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc141:855 %tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln39, i32 7

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc141:863 %add_ln54_5 = add i7 %trunc_ln40, i7 1

]]></Node>
<StgValue><ssdm name="add_ln54_5"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc141:864 %tmp_169 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln39_27, i7 %add_ln54_5

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="64" op_0_bw="14">
<![CDATA[
for.inc141:865 %tmp_269_cast = zext i14 %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_269_cast"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:866 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i64 0, i64 %tmp_269_cast

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:867 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2, i64 0, i64 %tmp_269_cast

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:930 %add_ln52_1 = add i9 %zext_ln40, i9 2

]]></Node>
<StgValue><ssdm name="add_ln52_1"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:938 %urem_ln54_1 = urem i9 %add_ln52_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_1"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:999 %add_ln54_224 = add i8 %select_ln39, i8 3

]]></Node>
<StgValue><ssdm name="add_ln54_224"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="16" op_0_bw="14">
<![CDATA[
for.inc141:1366 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_617 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_617"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="16" op_0_bw="14">
<![CDATA[
for.inc141:1367 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_618 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_618"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="16" op_0_bw="14">
<![CDATA[
if.end.i.i.8:100 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_123 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_123"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="16" op_0_bw="14">
<![CDATA[
if.end.i.i.8:101 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_124 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_124"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.8:103 %br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i102.case.0864, void %V32.i.i25.i.i102.case.1865

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4330" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit1017:0 %add_ln39 = add i11 %indvar_flatten_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4331" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit1017:1 %select_ln39_18 = select i1 %icmp_ln39, i11 1, i11 %add_ln39

]]></Node>
<StgValue><ssdm name="select_ln39_18"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4332" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.exit1017:2 %store_ln40 = store i14 %add_ln36_1, i14 %indvar_flatten226

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4333" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.exit1017:3 %store_ln40 = store i4 %select_ln36_1, i4 %o

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4334" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.exit1017:4 %store_ln40 = store i11 %select_ln39_18, i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4335" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.exit1017:5 %store_ln40 = store i4 %select_ln39_9, i4 %r

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4336" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.exit1017:6 %store_ln40 = store i8 %add_ln54_224, i8 %col

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4337" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.exit1017:7 %br_ln40 = br void %for.body104

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="194" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body104:11 %empty_273 = add i8 %empty_272, i8 1

]]></Node>
<StgValue><ssdm name="empty_273"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="8">
<![CDATA[
for.body104:12 %p_cast5 = zext i8 %empty_273

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:13 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body104:14 %empty_274 = add i8 %empty_272, i8 2

]]></Node>
<StgValue><ssdm name="empty_274"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="8">
<![CDATA[
for.body104:15 %p_cast6 = zext i8 %empty_274

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:16 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:252 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_84 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast5

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_84"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:253 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_85 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_85"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="9">
<![CDATA[
for.body104:335 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_166 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_166"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="9">
<![CDATA[
for.body104:336 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_167 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_84

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_167"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="9">
<![CDATA[
for.body104:338 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_168 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_168"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="9">
<![CDATA[
for.body104:339 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_169 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_85

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_169"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="9" op_0_bw="2">
<![CDATA[
for.inc141:13 %lshr_ln36_mid1_cast = zext i2 %lshr_ln36_mid1

]]></Node>
<StgValue><ssdm name="lshr_ln36_mid1_cast"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:14 %empty_361 = mul i9 %lshr_ln36_mid1_cast, i9 81

]]></Node>
<StgValue><ssdm name="empty_361"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="9">
<![CDATA[
for.inc141:16 %empty_362 = trunc i9 %empty_361

]]></Node>
<StgValue><ssdm name="empty_362"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:18 %empty_363 = add i8 %empty_362, i8 1

]]></Node>
<StgValue><ssdm name="empty_363"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="8">
<![CDATA[
for.inc141:19 %p_cast92 = zext i8 %empty_363

]]></Node>
<StgValue><ssdm name="p_cast92"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:20 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_327 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast92

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_327"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:21 %empty_364 = add i8 %empty_362, i8 2

]]></Node>
<StgValue><ssdm name="empty_364"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="8">
<![CDATA[
for.inc141:22 %p_cast93 = zext i8 %empty_364

]]></Node>
<StgValue><ssdm name="p_cast93"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:23 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_328 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast93

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_328"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:259 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_408 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast92

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_408"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:260 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_409 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast93

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_409"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:342 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_490 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_327

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_490"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:343 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_491 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_408

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_491"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:345 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_492 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_328

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_492"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:346 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_493 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_409

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_493"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:862 %add_ln52 = add i8 %select_ln39, i8 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc141:868 %tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln52, i32 7

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc141:932 %add_ln54_222 = add i7 %trunc_ln40, i7 2

]]></Node>
<StgValue><ssdm name="add_ln54_222"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc141:933 %tmp_257 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln39_27, i7 %add_ln54_222

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="64" op_0_bw="14">
<![CDATA[
for.inc141:934 %tmp_271_cast = zext i14 %tmp_257

]]></Node>
<StgValue><ssdm name="tmp_271_cast"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:935 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i64 0, i64 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:936 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2, i64 0, i64 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:938 %urem_ln54_1 = urem i9 %add_ln52_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_1"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:998 %add_ln54_223 = add i9 %zext_ln40, i9 3

]]></Node>
<StgValue><ssdm name="add_ln54_223"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1000 %urem_ln54_2 = urem i9 %add_ln54_223, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_2"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="16" op_0_bw="14">
<![CDATA[
for.inc141:1366 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_617 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_617"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="16" op_0_bw="14">
<![CDATA[
for.inc141:1367 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_618 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_618"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc141:1368 %tmp_159 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_617, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_618, i1 %tmp_161

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="16" op_0_bw="14">
<![CDATA[
if.end.i.i.8:100 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_123 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_123"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="16" op_0_bw="14">
<![CDATA[
if.end.i.i.8:101 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_124 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_124"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
if.end.i.i.8:102 %tmp_237 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_123, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_124, i1 %tmp_172

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3710" bw="16" op_0_bw="14">
<![CDATA[
if.end.i.i.1.8:100 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_67 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_67"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3711" bw="16" op_0_bw="14">
<![CDATA[
if.end.i.i.1.8:101 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_68 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_68"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3713" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.1.8:103 %br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i102.1.case.0946, void %V32.i.i25.i.i102.1.case.1947

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="9">
<![CDATA[
for.body104:8 %p_cast4 = zext i9 %empty

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:10 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body104:17 %empty_275 = add i8 %empty_272, i8 3

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="8">
<![CDATA[
for.body104:18 %p_cast7 = zext i8 %empty_275

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:19 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast7

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:251 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_83 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_83"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:254 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_86 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast7

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_86"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="9">
<![CDATA[
for.body104:332 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_164 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_164"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="9">
<![CDATA[
for.body104:333 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_165 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_83

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_165"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="9">
<![CDATA[
for.body104:335 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_166 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_166"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="9">
<![CDATA[
for.body104:336 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_167 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_84

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_167"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:337 %tmp_s = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_166, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_167, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="9">
<![CDATA[
for.body104:338 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_168 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_168"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="9">
<![CDATA[
for.body104:339 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_169 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_85

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_169"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:340 %tmp_71 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_168, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_169, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="9">
<![CDATA[
for.body104:341 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_170 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_170"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="9">
<![CDATA[
for.body104:342 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_171 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_86

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_171"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:15 %p_cast91 = zext i9 %empty_361

]]></Node>
<StgValue><ssdm name="p_cast91"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:17 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_326 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast91

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_326"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:24 %empty_365 = add i8 %empty_362, i8 3

]]></Node>
<StgValue><ssdm name="empty_365"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="8">
<![CDATA[
for.inc141:25 %p_cast94 = zext i8 %empty_365

]]></Node>
<StgValue><ssdm name="p_cast94"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:26 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_329 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast94

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_329"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:258 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_407 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast91

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_407"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:261 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_410 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast94

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_410"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:339 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_488 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_326

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_488"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:340 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_489 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_407

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_489"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:342 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_490 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_327

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_490"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:343 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_491 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_408

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_491"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:344 %tmp_mid1_443 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_490, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_491, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_mid1_443"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:345 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_492 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_328

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_492"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:346 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_493 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_409

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_493"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:347 %tmp_71_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_492, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_493, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_71_mid1"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:348 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_494 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_329

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_494"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:349 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_495 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_410

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_495"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:584 %select_ln36_3 = select i1 %icmp_ln39, i12 %tmp_mid1_443, i12 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln36_3"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:586 %select_ln36_4 = select i1 %icmp_ln39, i12 %tmp_71_mid1, i12 %tmp_71

]]></Node>
<StgValue><ssdm name="select_ln36_4"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="11" op_0_bw="4">
<![CDATA[
for.inc141:761 %zext_ln54 = zext i4 %select_ln39_9

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:762 %mul_ln54_243 = mul i11 %zext_ln54, i11 88

]]></Node>
<StgValue><ssdm name="mul_ln54_243"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="12" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:869 %urem_ln54 = urem i8 %add_ln52, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln54"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:931 %add_ln54_221 = add i8 %select_ln39, i8 2

]]></Node>
<StgValue><ssdm name="add_ln54_221"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc141:937 %tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln54_221, i32 7

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:938 %urem_ln54_1 = urem i9 %add_ln52_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_1"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1000 %urem_ln54_2 = urem i9 %add_ln54_223, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_2"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3710" bw="16" op_0_bw="14">
<![CDATA[
if.end.i.i.1.8:100 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_67 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_67"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3711" bw="16" op_0_bw="14">
<![CDATA[
if.end.i.i.1.8:101 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_68 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_68"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3712" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
if.end.i.i.1.8:102 %tmp_247 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_67, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_68, i1 %tmp_258

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="286" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body104:20 %empty_276 = add i8 %empty_272, i8 4

]]></Node>
<StgValue><ssdm name="empty_276"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="8">
<![CDATA[
for.body104:21 %p_cast8 = zext i8 %empty_276

]]></Node>
<StgValue><ssdm name="p_cast8"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:22 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_6 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast8

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_6"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body104:38 %empty_282 = add i8 %empty_272, i8 10

]]></Node>
<StgValue><ssdm name="empty_282"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="8">
<![CDATA[
for.body104:39 %p_cast14 = zext i8 %empty_282

]]></Node>
<StgValue><ssdm name="p_cast14"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:40 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_12 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast14

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_12"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:255 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_87 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast8

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_87"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:261 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_93 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast14

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_93"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="9">
<![CDATA[
for.body104:332 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_164 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_164"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="9">
<![CDATA[
for.body104:333 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_165 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_83

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_165"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:334 %tmp = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_164, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_165, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="9">
<![CDATA[
for.body104:341 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_170 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_170"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="9">
<![CDATA[
for.body104:342 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_171 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_86

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_171"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:343 %tmp_72 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_170, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_171, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="9">
<![CDATA[
for.body104:344 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_172 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_6

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_172"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="9">
<![CDATA[
for.body104:345 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_173 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_87

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_173"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="9">
<![CDATA[
for.body104:362 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_184 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_12

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_184"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="9">
<![CDATA[
for.body104:363 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_185 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_93

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_185"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:27 %empty_366 = add i8 %empty_362, i8 4

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="8">
<![CDATA[
for.inc141:28 %p_cast95 = zext i8 %empty_366

]]></Node>
<StgValue><ssdm name="p_cast95"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:29 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_330 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast95

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_330"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:45 %empty_372 = add i8 %empty_362, i8 10

]]></Node>
<StgValue><ssdm name="empty_372"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="8">
<![CDATA[
for.inc141:46 %p_cast101 = zext i8 %empty_372

]]></Node>
<StgValue><ssdm name="p_cast101"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:47 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_336 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast101

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_336"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:262 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_411 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast95

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_411"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:268 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_417 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast101

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_417"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:339 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_488 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_326

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_488"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:340 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_489 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_407

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_489"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:341 %tmp_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_488, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_489, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:348 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_494 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_329

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_494"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:349 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_495 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_410

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_495"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:350 %tmp_72_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_494, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_495, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_72_mid1"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:351 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_496 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_330

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_496"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:352 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_497 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_411

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_497"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:369 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_508 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_336

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_508"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:370 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_509 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_417

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_509"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:582 %select_ln36_2 = select i1 %icmp_ln39, i12 %tmp_mid1, i12 %tmp

]]></Node>
<StgValue><ssdm name="select_ln36_2"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:588 %select_ln36_5 = select i1 %icmp_ln39, i12 %tmp_72_mid1, i12 %tmp_72

]]></Node>
<StgValue><ssdm name="select_ln36_5"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="11" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:869 %urem_ln54 = urem i8 %add_ln52, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln54"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="17" op_0_bw="8">
<![CDATA[
for.inc141:916 %zext_ln54_22 = zext i8 %add_ln52

]]></Node>
<StgValue><ssdm name="zext_ln54_22"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc141:917 %mul_ln54_251 = mul i17 %zext_ln54_22, i17 373

]]></Node>
<StgValue><ssdm name="mul_ln54_251"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc141:918 %trunc_ln54_1 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln54_251, i32 15, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln54_1"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:938 %urem_ln54_1 = urem i9 %add_ln52_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_1"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1000 %urem_ln54_2 = urem i9 %add_ln54_223, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_2"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1060 %add_ln52_2 = add i9 %zext_ln40, i9 4

]]></Node>
<StgValue><ssdm name="add_ln52_2"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1061 %urem_ln54_3 = urem i9 %add_ln52_2, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="332" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body104:23 %empty_277 = add i8 %empty_272, i8 5

]]></Node>
<StgValue><ssdm name="empty_277"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="8">
<![CDATA[
for.body104:24 %p_cast9 = zext i8 %empty_277

]]></Node>
<StgValue><ssdm name="p_cast9"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:25 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_7 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast9

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_7"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body104:41 %empty_283 = add i8 %empty_272, i8 11

]]></Node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="8">
<![CDATA[
for.body104:42 %p_cast15 = zext i8 %empty_283

]]></Node>
<StgValue><ssdm name="p_cast15"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:43 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_13 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_13"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:256 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_88 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast9

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_88"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:262 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_94 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_94"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="9">
<![CDATA[
for.body104:344 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_172 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_6

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_172"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="9">
<![CDATA[
for.body104:345 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_173 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_87

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_173"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:346 %tmp_73 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_172, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_173, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="9">
<![CDATA[
for.body104:347 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_174 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_7

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_174"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="9">
<![CDATA[
for.body104:348 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_175 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_88

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_175"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="9">
<![CDATA[
for.body104:362 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_184 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_12

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_184"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="9">
<![CDATA[
for.body104:363 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_185 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_93

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_185"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:364 %tmp_79 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_184, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_185, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="9">
<![CDATA[
for.body104:365 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_186 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_13

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_186"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="9">
<![CDATA[
for.body104:366 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_187 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_94

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_187"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:30 %empty_367 = add i8 %empty_362, i8 5

]]></Node>
<StgValue><ssdm name="empty_367"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="8">
<![CDATA[
for.inc141:31 %p_cast96 = zext i8 %empty_367

]]></Node>
<StgValue><ssdm name="p_cast96"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:32 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_331 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast96

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_331"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:48 %empty_373 = add i8 %empty_362, i8 11

]]></Node>
<StgValue><ssdm name="empty_373"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="8">
<![CDATA[
for.inc141:49 %p_cast102 = zext i8 %empty_373

]]></Node>
<StgValue><ssdm name="p_cast102"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:50 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_337 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast102

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_337"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:263 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_412 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast96

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_412"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:269 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_418 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast102

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_418"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:351 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_496 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_330

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_496"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:352 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_497 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_411

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_497"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:353 %tmp_73_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_496, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_497, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_73_mid1"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:354 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_498 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_331

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_498"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:355 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_499 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_412

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_499"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:369 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_508 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_336

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_508"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:370 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_509 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_417

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_509"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:371 %tmp_79_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_508, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_509, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_79_mid1"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:372 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_510 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_337

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_510"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:373 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_511 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_418

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_511"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:590 %select_ln36_6 = select i1 %icmp_ln39, i12 %tmp_73_mid1, i12 %tmp_73

]]></Node>
<StgValue><ssdm name="select_ln36_6"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:602 %select_ln36_12 = select i1 %icmp_ln39, i12 %tmp_79_mid1, i12 %tmp_79

]]></Node>
<StgValue><ssdm name="select_ln36_12"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="10" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:869 %urem_ln54 = urem i8 %add_ln52, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln54"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:938 %urem_ln54_1 = urem i9 %add_ln52_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_1"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="19" op_0_bw="9">
<![CDATA[
for.inc141:985 %zext_ln54_33 = zext i9 %add_ln52_1

]]></Node>
<StgValue><ssdm name="zext_ln54_33"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc141:986 %mul_ln54_252 = mul i19 %zext_ln54_33, i19 745

]]></Node>
<StgValue><ssdm name="mul_ln54_252"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="2" op_0_bw="2" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc141:987 %trunc_ln54_4 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_252, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln54_4"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1000 %urem_ln54_2 = urem i9 %add_ln54_223, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_2"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1061 %urem_ln54_3 = urem i9 %add_ln52_2, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_3"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1121 %add_ln52_3 = add i9 %zext_ln40, i9 5

]]></Node>
<StgValue><ssdm name="add_ln52_3"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1122 %urem_ln54_4 = urem i9 %add_ln52_3, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="379" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body104:35 %empty_281 = add i8 %empty_272, i8 9

]]></Node>
<StgValue><ssdm name="empty_281"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="8">
<![CDATA[
for.body104:36 %p_cast13 = zext i8 %empty_281

]]></Node>
<StgValue><ssdm name="p_cast13"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:37 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_11 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast13

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_11"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body104:44 %empty_284 = add i8 %empty_272, i8 12

]]></Node>
<StgValue><ssdm name="empty_284"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="8">
<![CDATA[
for.body104:45 %p_cast16 = zext i8 %empty_284

]]></Node>
<StgValue><ssdm name="p_cast16"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:46 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_14 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast16

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_14"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:260 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_92 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast13

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_92"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:263 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_95 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast16

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_95"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="9">
<![CDATA[
for.body104:347 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_174 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_7

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_174"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="9">
<![CDATA[
for.body104:348 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_175 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_88

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_175"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:349 %tmp_74 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_174, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_175, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="9">
<![CDATA[
for.body104:359 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_182 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_11

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_182"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="9">
<![CDATA[
for.body104:360 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_183 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_92

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_183"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="9">
<![CDATA[
for.body104:365 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_186 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_13

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_186"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="9">
<![CDATA[
for.body104:366 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_187 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_94

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_187"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:367 %tmp_80 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_186, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_187, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="9">
<![CDATA[
for.body104:368 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_188 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_14

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_188"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="9">
<![CDATA[
for.body104:369 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_189 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_95

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_189"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:42 %empty_371 = add i8 %empty_362, i8 9

]]></Node>
<StgValue><ssdm name="empty_371"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="8">
<![CDATA[
for.inc141:43 %p_cast100 = zext i8 %empty_371

]]></Node>
<StgValue><ssdm name="p_cast100"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:44 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_335 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast100

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_335"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:51 %empty_374 = add i8 %empty_362, i8 12

]]></Node>
<StgValue><ssdm name="empty_374"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="8">
<![CDATA[
for.inc141:52 %p_cast103 = zext i8 %empty_374

]]></Node>
<StgValue><ssdm name="p_cast103"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:53 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_338 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast103

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_338"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:267 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_416 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast100

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_416"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:270 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_419 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast103

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_419"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:354 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_498 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_331

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_498"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:355 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_499 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_412

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_499"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:356 %tmp_74_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_498, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_499, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_74_mid1"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:366 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_506 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_335

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_506"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:367 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_507 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_416

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_507"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:372 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_510 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_337

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_510"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:373 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_511 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_418

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_511"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:374 %tmp_80_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_510, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_511, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_80_mid1"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:375 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_512 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_338

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_512"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:376 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_513 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_419

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_513"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:592 %select_ln36_7 = select i1 %icmp_ln39, i12 %tmp_74_mid1, i12 %tmp_74

]]></Node>
<StgValue><ssdm name="select_ln36_7"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:604 %select_ln36_13 = select i1 %icmp_ln39, i12 %tmp_80_mid1, i12 %tmp_80

]]></Node>
<StgValue><ssdm name="select_ln36_13"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="12" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:801 %urem_ln40 = urem i8 %select_ln39, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="9" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:869 %urem_ln54 = urem i8 %add_ln52, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln54"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:938 %urem_ln54_1 = urem i9 %add_ln52_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_1"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1000 %urem_ln54_2 = urem i9 %add_ln54_223, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_2"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="19" op_0_bw="9">
<![CDATA[
for.inc141:1047 %zext_ln54_44 = zext i9 %add_ln54_223

]]></Node>
<StgValue><ssdm name="zext_ln54_44"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc141:1048 %mul_ln54_253 = mul i19 %zext_ln54_44, i19 745

]]></Node>
<StgValue><ssdm name="mul_ln54_253"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="2" op_0_bw="2" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc141:1049 %trunc_ln54_6 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_253, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln54_6"/></StgValue>
</operation>

<operation id="424" st_id="7" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1061 %urem_ln54_3 = urem i9 %add_ln52_2, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_3"/></StgValue>
</operation>

<operation id="425" st_id="7" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1122 %urem_ln54_4 = urem i9 %add_ln52_3, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="426" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body104:26 %empty_278 = add i8 %empty_272, i8 6

]]></Node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="8">
<![CDATA[
for.body104:27 %p_cast10 = zext i8 %empty_278

]]></Node>
<StgValue><ssdm name="p_cast10"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:28 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_8 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast10

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_8"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:65 %empty_291 = add i9 %empty, i9 19

]]></Node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="9">
<![CDATA[
for.body104:66 %p_cast23 = zext i9 %empty_291

]]></Node>
<StgValue><ssdm name="p_cast23"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:67 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_21 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast23

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_21"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:257 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_89 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast10

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_89"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:270 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_102 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast23

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_102"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="9">
<![CDATA[
for.body104:350 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_176 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_8

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_176"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="9">
<![CDATA[
for.body104:351 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_177 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_89

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_177"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="9">
<![CDATA[
for.body104:359 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_182 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_11

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_182"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="9">
<![CDATA[
for.body104:360 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_183 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_92

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_183"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:361 %tmp_78 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_182, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_183, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="9">
<![CDATA[
for.body104:368 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_188 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_14

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_188"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="9">
<![CDATA[
for.body104:369 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_189 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_95

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_189"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:370 %tmp_81 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_188, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_189, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="9">
<![CDATA[
for.body104:389 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_202 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_21

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_202"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="9">
<![CDATA[
for.body104:390 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_203 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_102

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_203"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body104:576 %indvars_iv_next1562 = add i4 %r_5, i4 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next1562"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:33 %empty_368 = add i8 %empty_362, i8 6

]]></Node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="8">
<![CDATA[
for.inc141:34 %p_cast97 = zext i8 %empty_368

]]></Node>
<StgValue><ssdm name="p_cast97"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:35 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_332 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast97

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_332"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:72 %empty_381 = add i9 %empty_361, i9 19

]]></Node>
<StgValue><ssdm name="empty_381"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:73 %p_cast110 = zext i9 %empty_381

]]></Node>
<StgValue><ssdm name="p_cast110"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:74 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_345 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast110

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_345"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:264 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_413 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast97

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_413"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:277 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_426 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast110

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_426"/></StgValue>
</operation>

<operation id="453" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:357 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_500 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_332

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_500"/></StgValue>
</operation>

<operation id="454" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:358 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_501 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_413

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_501"/></StgValue>
</operation>

<operation id="455" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:366 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_506 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_335

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_506"/></StgValue>
</operation>

<operation id="456" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:367 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_507 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_416

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_507"/></StgValue>
</operation>

<operation id="457" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:368 %tmp_78_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_506, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_507, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_78_mid1"/></StgValue>
</operation>

<operation id="458" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:375 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_512 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_338

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_512"/></StgValue>
</operation>

<operation id="459" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:376 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_513 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_419

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_513"/></StgValue>
</operation>

<operation id="460" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:377 %tmp_81_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_512, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_513, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_81_mid1"/></StgValue>
</operation>

<operation id="461" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:396 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_526 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_345

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_526"/></StgValue>
</operation>

<operation id="462" st_id="8" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:397 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_527 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_426

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_527"/></StgValue>
</operation>

<operation id="463" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:600 %select_ln36_11 = select i1 %icmp_ln39, i12 %tmp_78_mid1, i12 %tmp_78

]]></Node>
<StgValue><ssdm name="select_ln36_11"/></StgValue>
</operation>

<operation id="464" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:606 %select_ln36_14 = select i1 %icmp_ln39, i12 %tmp_81_mid1, i12 %tmp_81

]]></Node>
<StgValue><ssdm name="select_ln36_14"/></StgValue>
</operation>

<operation id="465" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc141:744 %select_ln36_83 = select i1 %icmp_ln39, i4 1, i4 %indvars_iv_next1562

]]></Node>
<StgValue><ssdm name="select_ln36_83"/></StgValue>
</operation>

<operation id="466" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc141:765 %indvars_iv_next1562_mid1 = add i4 %select_ln36, i4 2

]]></Node>
<StgValue><ssdm name="indvars_iv_next1562_mid1"/></StgValue>
</operation>

<operation id="467" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc141:766 %select_ln39_10 = select i1 %and_ln36, i4 %indvars_iv_next1562_mid1, i4 %select_ln36_83

]]></Node>
<StgValue><ssdm name="select_ln39_10"/></StgValue>
</operation>

<operation id="468" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="11" op_0_bw="4">
<![CDATA[
for.inc141:767 %zext_ln54_1 = zext i4 %select_ln39_10

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="469" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:768 %mul_ln54_244 = mul i11 %zext_ln54_1, i11 88

]]></Node>
<StgValue><ssdm name="mul_ln54_244"/></StgValue>
</operation>

<operation id="470" st_id="8" stage="11" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:801 %urem_ln40 = urem i8 %select_ln39, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="471" st_id="8" stage="8" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:869 %urem_ln54 = urem i8 %add_ln52, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln54"/></StgValue>
</operation>

<operation id="472" st_id="8" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:938 %urem_ln54_1 = urem i9 %add_ln52_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_1"/></StgValue>
</operation>

<operation id="473" st_id="8" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1000 %urem_ln54_2 = urem i9 %add_ln54_223, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_2"/></StgValue>
</operation>

<operation id="474" st_id="8" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1061 %urem_ln54_3 = urem i9 %add_ln52_2, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_3"/></StgValue>
</operation>

<operation id="475" st_id="8" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1122 %urem_ln54_4 = urem i9 %add_ln52_3, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_4"/></StgValue>
</operation>

<operation id="476" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1182 %add_ln52_4 = add i9 %zext_ln40, i9 6

]]></Node>
<StgValue><ssdm name="add_ln52_4"/></StgValue>
</operation>

<operation id="477" st_id="8" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1183 %urem_ln54_5 = urem i9 %add_ln52_4, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="478" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:47 %empty_285 = add i9 %empty, i9 13

]]></Node>
<StgValue><ssdm name="empty_285"/></StgValue>
</operation>

<operation id="479" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="9">
<![CDATA[
for.body104:48 %p_cast17 = zext i9 %empty_285

]]></Node>
<StgValue><ssdm name="p_cast17"/></StgValue>
</operation>

<operation id="480" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:49 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_15 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast17

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_15"/></StgValue>
</operation>

<operation id="481" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:68 %empty_292 = add i9 %empty, i9 20

]]></Node>
<StgValue><ssdm name="empty_292"/></StgValue>
</operation>

<operation id="482" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="9">
<![CDATA[
for.body104:69 %p_cast24 = zext i9 %empty_292

]]></Node>
<StgValue><ssdm name="p_cast24"/></StgValue>
</operation>

<operation id="483" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:70 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_22 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast24

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_22"/></StgValue>
</operation>

<operation id="484" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:264 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_96 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast17

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_96"/></StgValue>
</operation>

<operation id="485" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:271 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_103 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast24

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_103"/></StgValue>
</operation>

<operation id="486" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="9">
<![CDATA[
for.body104:350 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_176 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_8

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_176"/></StgValue>
</operation>

<operation id="487" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="9">
<![CDATA[
for.body104:351 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_177 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_89

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_177"/></StgValue>
</operation>

<operation id="488" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:352 %tmp_75 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_176, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_177, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="489" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="9">
<![CDATA[
for.body104:371 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_190 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_15

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_190"/></StgValue>
</operation>

<operation id="490" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="12" op_0_bw="9">
<![CDATA[
for.body104:372 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_191 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_96

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_191"/></StgValue>
</operation>

<operation id="491" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="9">
<![CDATA[
for.body104:389 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_202 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_21

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_202"/></StgValue>
</operation>

<operation id="492" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="9">
<![CDATA[
for.body104:390 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_203 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_102

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_203"/></StgValue>
</operation>

<operation id="493" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:391 %tmp_88 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_202, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_203, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="494" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="9">
<![CDATA[
for.body104:392 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_204 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_22

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_204"/></StgValue>
</operation>

<operation id="495" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="9">
<![CDATA[
for.body104:393 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_205 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_103

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_205"/></StgValue>
</operation>

<operation id="496" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:54 %empty_375 = add i9 %empty_361, i9 13

]]></Node>
<StgValue><ssdm name="empty_375"/></StgValue>
</operation>

<operation id="497" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:55 %p_cast104 = zext i9 %empty_375

]]></Node>
<StgValue><ssdm name="p_cast104"/></StgValue>
</operation>

<operation id="498" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:56 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_339 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast104

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_339"/></StgValue>
</operation>

<operation id="499" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:75 %empty_382 = add i9 %empty_361, i9 20

]]></Node>
<StgValue><ssdm name="empty_382"/></StgValue>
</operation>

<operation id="500" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:76 %p_cast111 = zext i9 %empty_382

]]></Node>
<StgValue><ssdm name="p_cast111"/></StgValue>
</operation>

<operation id="501" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:77 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_346 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast111

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_346"/></StgValue>
</operation>

<operation id="502" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:271 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_420 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast104

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_420"/></StgValue>
</operation>

<operation id="503" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:278 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_427 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast111

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_427"/></StgValue>
</operation>

<operation id="504" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:357 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_500 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_332

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_500"/></StgValue>
</operation>

<operation id="505" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:358 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_501 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_413

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_501"/></StgValue>
</operation>

<operation id="506" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:359 %tmp_75_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_500, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_501, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_75_mid1"/></StgValue>
</operation>

<operation id="507" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:378 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_514 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_339

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_514"/></StgValue>
</operation>

<operation id="508" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:379 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_515 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_420

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_515"/></StgValue>
</operation>

<operation id="509" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:396 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_526 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_345

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_526"/></StgValue>
</operation>

<operation id="510" st_id="9" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:397 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_527 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_426

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_527"/></StgValue>
</operation>

<operation id="511" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:398 %tmp_88_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_526, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_527, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_88_mid1"/></StgValue>
</operation>

<operation id="512" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:399 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_528 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_346

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_528"/></StgValue>
</operation>

<operation id="513" st_id="9" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:400 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_529 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_427

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_529"/></StgValue>
</operation>

<operation id="514" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:594 %select_ln36_8 = select i1 %icmp_ln39, i12 %tmp_75_mid1, i12 %tmp_75

]]></Node>
<StgValue><ssdm name="select_ln36_8"/></StgValue>
</operation>

<operation id="515" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:620 %select_ln36_21 = select i1 %icmp_ln39, i12 %tmp_88_mid1, i12 %tmp_88

]]></Node>
<StgValue><ssdm name="select_ln36_21"/></StgValue>
</operation>

<operation id="516" st_id="9" stage="10" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:801 %urem_ln40 = urem i8 %select_ln39, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="517" st_id="9" stage="7" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:869 %urem_ln54 = urem i8 %add_ln52, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln54"/></StgValue>
</operation>

<operation id="518" st_id="9" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:938 %urem_ln54_1 = urem i9 %add_ln52_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_1"/></StgValue>
</operation>

<operation id="519" st_id="9" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1000 %urem_ln54_2 = urem i9 %add_ln54_223, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_2"/></StgValue>
</operation>

<operation id="520" st_id="9" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1061 %urem_ln54_3 = urem i9 %add_ln52_2, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_3"/></StgValue>
</operation>

<operation id="521" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="19" op_0_bw="9">
<![CDATA[
for.inc141:1108 %zext_ln54_55 = zext i9 %add_ln52_2

]]></Node>
<StgValue><ssdm name="zext_ln54_55"/></StgValue>
</operation>

<operation id="522" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc141:1109 %mul_ln54_254 = mul i19 %zext_ln54_55, i19 745

]]></Node>
<StgValue><ssdm name="mul_ln54_254"/></StgValue>
</operation>

<operation id="523" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="2" op_0_bw="2" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc141:1110 %trunc_ln54_8 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_254, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln54_8"/></StgValue>
</operation>

<operation id="524" st_id="9" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1122 %urem_ln54_4 = urem i9 %add_ln52_3, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_4"/></StgValue>
</operation>

<operation id="525" st_id="9" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1183 %urem_ln54_5 = urem i9 %add_ln52_4, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_5"/></StgValue>
</operation>

<operation id="526" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1243 %add_ln52_5 = add i9 %zext_ln40, i9 7

]]></Node>
<StgValue><ssdm name="add_ln52_5"/></StgValue>
</operation>

<operation id="527" st_id="9" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1244 %urem_ln54_6 = urem i9 %add_ln52_5, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="528" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body104:29 %empty_279 = add i8 %empty_272, i8 7

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="529" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="8">
<![CDATA[
for.body104:30 %p_cast11 = zext i8 %empty_279

]]></Node>
<StgValue><ssdm name="p_cast11"/></StgValue>
</operation>

<operation id="530" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:31 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_9 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast11

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_9"/></StgValue>
</operation>

<operation id="531" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:50 %empty_286 = add i9 %empty, i9 14

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>

<operation id="532" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="9">
<![CDATA[
for.body104:51 %p_cast18 = zext i9 %empty_286

]]></Node>
<StgValue><ssdm name="p_cast18"/></StgValue>
</operation>

<operation id="533" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:52 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_16 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast18

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_16"/></StgValue>
</operation>

<operation id="534" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:258 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_90 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast11

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_90"/></StgValue>
</operation>

<operation id="535" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:265 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_97 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast18

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_97"/></StgValue>
</operation>

<operation id="536" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="9">
<![CDATA[
for.body104:353 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_178 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_9

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_178"/></StgValue>
</operation>

<operation id="537" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="9">
<![CDATA[
for.body104:354 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_179 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_90

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_179"/></StgValue>
</operation>

<operation id="538" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="9">
<![CDATA[
for.body104:371 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_190 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_15

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_190"/></StgValue>
</operation>

<operation id="539" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="12" op_0_bw="9">
<![CDATA[
for.body104:372 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_191 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_96

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_191"/></StgValue>
</operation>

<operation id="540" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:373 %tmp_82 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_190, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_191, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="541" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="12" op_0_bw="9">
<![CDATA[
for.body104:374 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_192 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_16

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_192"/></StgValue>
</operation>

<operation id="542" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="9">
<![CDATA[
for.body104:375 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_193 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_97

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_193"/></StgValue>
</operation>

<operation id="543" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="9">
<![CDATA[
for.body104:392 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_204 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_22

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_204"/></StgValue>
</operation>

<operation id="544" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="9">
<![CDATA[
for.body104:393 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_205 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_103

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_205"/></StgValue>
</operation>

<operation id="545" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:394 %tmp_89 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_204, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_205, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="546" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:36 %empty_369 = add i8 %empty_362, i8 7

]]></Node>
<StgValue><ssdm name="empty_369"/></StgValue>
</operation>

<operation id="547" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="8">
<![CDATA[
for.inc141:37 %p_cast98 = zext i8 %empty_369

]]></Node>
<StgValue><ssdm name="p_cast98"/></StgValue>
</operation>

<operation id="548" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:38 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_333 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast98

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_333"/></StgValue>
</operation>

<operation id="549" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:57 %empty_376 = add i9 %empty_361, i9 14

]]></Node>
<StgValue><ssdm name="empty_376"/></StgValue>
</operation>

<operation id="550" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:58 %p_cast105 = zext i9 %empty_376

]]></Node>
<StgValue><ssdm name="p_cast105"/></StgValue>
</operation>

<operation id="551" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:59 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_340 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast105

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_340"/></StgValue>
</operation>

<operation id="552" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:265 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_414 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast98

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_414"/></StgValue>
</operation>

<operation id="553" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:272 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_421 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast105

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_421"/></StgValue>
</operation>

<operation id="554" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:360 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_502 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_333

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_502"/></StgValue>
</operation>

<operation id="555" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:361 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_503 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_414

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_503"/></StgValue>
</operation>

<operation id="556" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:378 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_514 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_339

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_514"/></StgValue>
</operation>

<operation id="557" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:379 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_515 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_420

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_515"/></StgValue>
</operation>

<operation id="558" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:380 %tmp_82_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_514, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_515, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_82_mid1"/></StgValue>
</operation>

<operation id="559" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:381 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_516 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_340

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_516"/></StgValue>
</operation>

<operation id="560" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:382 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_517 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_421

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_517"/></StgValue>
</operation>

<operation id="561" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:399 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_528 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_346

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_528"/></StgValue>
</operation>

<operation id="562" st_id="10" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:400 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_529 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_427

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_529"/></StgValue>
</operation>

<operation id="563" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:401 %tmp_89_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_528, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_529, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_89_mid1"/></StgValue>
</operation>

<operation id="564" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:608 %select_ln36_15 = select i1 %icmp_ln39, i12 %tmp_82_mid1, i12 %tmp_82

]]></Node>
<StgValue><ssdm name="select_ln36_15"/></StgValue>
</operation>

<operation id="565" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:622 %select_ln36_22 = select i1 %icmp_ln39, i12 %tmp_89_mid1, i12 %tmp_89

]]></Node>
<StgValue><ssdm name="select_ln36_22"/></StgValue>
</operation>

<operation id="566" st_id="10" stage="9" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:801 %urem_ln40 = urem i8 %select_ln39, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="567" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="17" op_0_bw="8">
<![CDATA[
for.inc141:848 %zext_ln40_1 = zext i8 %select_ln39

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="568" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc141:849 %mul_ln40 = mul i17 %zext_ln40_1, i17 373

]]></Node>
<StgValue><ssdm name="mul_ln40"/></StgValue>
</operation>

<operation id="569" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc141:850 %trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln40, i32 15, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="570" st_id="10" stage="6" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:869 %urem_ln54 = urem i8 %add_ln52, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln54"/></StgValue>
</operation>

<operation id="571" st_id="10" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:938 %urem_ln54_1 = urem i9 %add_ln52_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_1"/></StgValue>
</operation>

<operation id="572" st_id="10" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1000 %urem_ln54_2 = urem i9 %add_ln54_223, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_2"/></StgValue>
</operation>

<operation id="573" st_id="10" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1061 %urem_ln54_3 = urem i9 %add_ln52_2, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_3"/></StgValue>
</operation>

<operation id="574" st_id="10" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1122 %urem_ln54_4 = urem i9 %add_ln52_3, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_4"/></StgValue>
</operation>

<operation id="575" st_id="10" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1183 %urem_ln54_5 = urem i9 %add_ln52_4, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_5"/></StgValue>
</operation>

<operation id="576" st_id="10" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1244 %urem_ln54_6 = urem i9 %add_ln52_5, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_6"/></StgValue>
</operation>

<operation id="577" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1304 %add_ln52_6 = add i9 %zext_ln40, i9 8

]]></Node>
<StgValue><ssdm name="add_ln52_6"/></StgValue>
</operation>

<operation id="578" st_id="10" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1305 %urem_ln54_7 = urem i9 %add_ln52_6, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="579" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:62 %empty_290 = add i9 %empty, i9 18

]]></Node>
<StgValue><ssdm name="empty_290"/></StgValue>
</operation>

<operation id="580" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="9">
<![CDATA[
for.body104:63 %p_cast22 = zext i9 %empty_290

]]></Node>
<StgValue><ssdm name="p_cast22"/></StgValue>
</operation>

<operation id="581" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:64 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_20 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast22

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_20"/></StgValue>
</operation>

<operation id="582" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:71 %empty_293 = add i9 %empty, i9 21

]]></Node>
<StgValue><ssdm name="empty_293"/></StgValue>
</operation>

<operation id="583" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="9">
<![CDATA[
for.body104:72 %p_cast25 = zext i9 %empty_293

]]></Node>
<StgValue><ssdm name="p_cast25"/></StgValue>
</operation>

<operation id="584" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:73 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_23 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast25

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_23"/></StgValue>
</operation>

<operation id="585" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:269 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_101 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast22

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_101"/></StgValue>
</operation>

<operation id="586" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:272 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_104 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast25

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_104"/></StgValue>
</operation>

<operation id="587" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="9">
<![CDATA[
for.body104:353 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_178 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_9

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_178"/></StgValue>
</operation>

<operation id="588" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="9">
<![CDATA[
for.body104:354 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_179 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_90

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_179"/></StgValue>
</operation>

<operation id="589" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:355 %tmp_76 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_178, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_179, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="590" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="12" op_0_bw="9">
<![CDATA[
for.body104:374 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_192 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_16

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_192"/></StgValue>
</operation>

<operation id="591" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="9">
<![CDATA[
for.body104:375 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_193 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_97

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_193"/></StgValue>
</operation>

<operation id="592" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:376 %tmp_83 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_192, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_193, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="593" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="9">
<![CDATA[
for.body104:386 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_200 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_20

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_200"/></StgValue>
</operation>

<operation id="594" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="9">
<![CDATA[
for.body104:387 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_201 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_101

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_201"/></StgValue>
</operation>

<operation id="595" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="9">
<![CDATA[
for.body104:395 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_206 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_23

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_206"/></StgValue>
</operation>

<operation id="596" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="9">
<![CDATA[
for.body104:396 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_207 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_104

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_207"/></StgValue>
</operation>

<operation id="597" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:69 %empty_380 = add i9 %empty_361, i9 18

]]></Node>
<StgValue><ssdm name="empty_380"/></StgValue>
</operation>

<operation id="598" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:70 %p_cast109 = zext i9 %empty_380

]]></Node>
<StgValue><ssdm name="p_cast109"/></StgValue>
</operation>

<operation id="599" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:71 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_344 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast109

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_344"/></StgValue>
</operation>

<operation id="600" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:78 %empty_383 = add i9 %empty_361, i9 21

]]></Node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="601" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:79 %p_cast112 = zext i9 %empty_383

]]></Node>
<StgValue><ssdm name="p_cast112"/></StgValue>
</operation>

<operation id="602" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:80 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_347 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast112

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_347"/></StgValue>
</operation>

<operation id="603" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:276 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_425 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast109

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_425"/></StgValue>
</operation>

<operation id="604" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:279 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_428 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast112

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_428"/></StgValue>
</operation>

<operation id="605" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:360 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_502 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_333

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_502"/></StgValue>
</operation>

<operation id="606" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:361 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_503 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_414

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_503"/></StgValue>
</operation>

<operation id="607" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:362 %tmp_76_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_502, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_503, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_76_mid1"/></StgValue>
</operation>

<operation id="608" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:381 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_516 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_340

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_516"/></StgValue>
</operation>

<operation id="609" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:382 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_517 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_421

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_517"/></StgValue>
</operation>

<operation id="610" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:383 %tmp_83_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_516, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_517, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_83_mid1"/></StgValue>
</operation>

<operation id="611" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:393 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_524 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_344

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_524"/></StgValue>
</operation>

<operation id="612" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:394 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_525 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_425

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_525"/></StgValue>
</operation>

<operation id="613" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:402 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_530 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_347

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_530"/></StgValue>
</operation>

<operation id="614" st_id="11" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:403 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_531 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_428

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_531"/></StgValue>
</operation>

<operation id="615" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:596 %select_ln36_9 = select i1 %icmp_ln39, i12 %tmp_76_mid1, i12 %tmp_76

]]></Node>
<StgValue><ssdm name="select_ln36_9"/></StgValue>
</operation>

<operation id="616" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:610 %select_ln36_16 = select i1 %icmp_ln39, i12 %tmp_83_mid1, i12 %tmp_83

]]></Node>
<StgValue><ssdm name="select_ln36_16"/></StgValue>
</operation>

<operation id="617" st_id="11" stage="8" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:801 %urem_ln40 = urem i8 %select_ln39, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="618" st_id="11" stage="5" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:869 %urem_ln54 = urem i8 %add_ln52, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln54"/></StgValue>
</operation>

<operation id="619" st_id="11" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:938 %urem_ln54_1 = urem i9 %add_ln52_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_1"/></StgValue>
</operation>

<operation id="620" st_id="11" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1000 %urem_ln54_2 = urem i9 %add_ln54_223, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_2"/></StgValue>
</operation>

<operation id="621" st_id="11" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1061 %urem_ln54_3 = urem i9 %add_ln52_2, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_3"/></StgValue>
</operation>

<operation id="622" st_id="11" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1122 %urem_ln54_4 = urem i9 %add_ln52_3, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_4"/></StgValue>
</operation>

<operation id="623" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="19" op_0_bw="9">
<![CDATA[
for.inc141:1169 %zext_ln54_66 = zext i9 %add_ln52_3

]]></Node>
<StgValue><ssdm name="zext_ln54_66"/></StgValue>
</operation>

<operation id="624" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc141:1170 %mul_ln54_255 = mul i19 %zext_ln54_66, i19 745

]]></Node>
<StgValue><ssdm name="mul_ln54_255"/></StgValue>
</operation>

<operation id="625" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="2" op_0_bw="2" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc141:1171 %trunc_ln54_s = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_255, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln54_s"/></StgValue>
</operation>

<operation id="626" st_id="11" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1183 %urem_ln54_5 = urem i9 %add_ln52_4, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_5"/></StgValue>
</operation>

<operation id="627" st_id="11" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1244 %urem_ln54_6 = urem i9 %add_ln52_5, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_6"/></StgValue>
</operation>

<operation id="628" st_id="11" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1305 %urem_ln54_7 = urem i9 %add_ln52_6, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_7"/></StgValue>
</operation>

<operation id="629" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.8:38 %add_ln52_7 = add i9 %zext_ln40, i9 9

]]></Node>
<StgValue><ssdm name="add_ln52_7"/></StgValue>
</operation>

<operation id="630" st_id="11" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.8:39 %urem_ln54_8 = urem i9 %add_ln52_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_8"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="631" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body104:32 %empty_280 = add i8 %empty_272, i8 8

]]></Node>
<StgValue><ssdm name="empty_280"/></StgValue>
</operation>

<operation id="632" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="8">
<![CDATA[
for.body104:33 %p_cast12 = zext i8 %empty_280

]]></Node>
<StgValue><ssdm name="p_cast12"/></StgValue>
</operation>

<operation id="633" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:34 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_10 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast12

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_10"/></StgValue>
</operation>

<operation id="634" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:92 %empty_300 = add i9 %empty, i9 28

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>

<operation id="635" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="9">
<![CDATA[
for.body104:93 %p_cast32 = zext i9 %empty_300

]]></Node>
<StgValue><ssdm name="p_cast32"/></StgValue>
</operation>

<operation id="636" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:94 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_30 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast32

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_30"/></StgValue>
</operation>

<operation id="637" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:259 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_91 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast12

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_91"/></StgValue>
</operation>

<operation id="638" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:279 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_111 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast32

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_111"/></StgValue>
</operation>

<operation id="639" st_id="12" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="9">
<![CDATA[
for.body104:356 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_180 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_10

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_180"/></StgValue>
</operation>

<operation id="640" st_id="12" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="9">
<![CDATA[
for.body104:357 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_181 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_91

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_181"/></StgValue>
</operation>

<operation id="641" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="9">
<![CDATA[
for.body104:386 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_200 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_20

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_200"/></StgValue>
</operation>

<operation id="642" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="9">
<![CDATA[
for.body104:387 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_201 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_101

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_201"/></StgValue>
</operation>

<operation id="643" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:388 %tmp_87 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_200, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_201, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="644" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="9">
<![CDATA[
for.body104:395 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_206 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_23

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_206"/></StgValue>
</operation>

<operation id="645" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="9">
<![CDATA[
for.body104:396 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_207 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_104

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_207"/></StgValue>
</operation>

<operation id="646" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:397 %tmp_90 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_206, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_207, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="647" st_id="12" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="9">
<![CDATA[
for.body104:416 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_220 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_30

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_220"/></StgValue>
</operation>

<operation id="648" st_id="12" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="9">
<![CDATA[
for.body104:417 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_221 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_111

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_221"/></StgValue>
</operation>

<operation id="649" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="5" op_0_bw="4">
<![CDATA[
for.body104:575 %zext_ln39 = zext i4 %r_5

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="650" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body104:577 %empty_353 = add i5 %zext_ln39, i5 2

]]></Node>
<StgValue><ssdm name="empty_353"/></StgValue>
</operation>

<operation id="651" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:39 %empty_370 = add i8 %empty_362, i8 8

]]></Node>
<StgValue><ssdm name="empty_370"/></StgValue>
</operation>

<operation id="652" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="8">
<![CDATA[
for.inc141:40 %p_cast99 = zext i8 %empty_370

]]></Node>
<StgValue><ssdm name="p_cast99"/></StgValue>
</operation>

<operation id="653" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:41 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_334 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast99

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_334"/></StgValue>
</operation>

<operation id="654" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:99 %empty_390 = add i9 %empty_361, i9 28

]]></Node>
<StgValue><ssdm name="empty_390"/></StgValue>
</operation>

<operation id="655" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:100 %p_cast119 = zext i9 %empty_390

]]></Node>
<StgValue><ssdm name="p_cast119"/></StgValue>
</operation>

<operation id="656" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:101 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_354 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast119

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_354"/></StgValue>
</operation>

<operation id="657" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:266 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_415 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast99

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_415"/></StgValue>
</operation>

<operation id="658" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:286 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_435 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast119

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_435"/></StgValue>
</operation>

<operation id="659" st_id="12" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:363 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_504 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_334

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_504"/></StgValue>
</operation>

<operation id="660" st_id="12" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:364 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_505 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_415

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_505"/></StgValue>
</operation>

<operation id="661" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:393 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_524 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_344

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_524"/></StgValue>
</operation>

<operation id="662" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:394 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_525 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_425

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_525"/></StgValue>
</operation>

<operation id="663" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:395 %tmp_87_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_524, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_525, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_87_mid1"/></StgValue>
</operation>

<operation id="664" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:402 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_530 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_347

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_530"/></StgValue>
</operation>

<operation id="665" st_id="12" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:403 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_531 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_428

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_531"/></StgValue>
</operation>

<operation id="666" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:404 %tmp_90_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_530, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_531, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_90_mid1"/></StgValue>
</operation>

<operation id="667" st_id="12" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:423 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_544 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_354

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_544"/></StgValue>
</operation>

<operation id="668" st_id="12" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:424 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_545 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_435

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_545"/></StgValue>
</operation>

<operation id="669" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:618 %select_ln36_20 = select i1 %icmp_ln39, i12 %tmp_87_mid1, i12 %tmp_87

]]></Node>
<StgValue><ssdm name="select_ln36_20"/></StgValue>
</operation>

<operation id="670" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:624 %select_ln36_23 = select i1 %icmp_ln39, i12 %tmp_90_mid1, i12 %tmp_90

]]></Node>
<StgValue><ssdm name="select_ln36_23"/></StgValue>
</operation>

<operation id="671" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc141:745 %select_ln36_84 = select i1 %icmp_ln39, i5 2, i5 %empty_353

]]></Node>
<StgValue><ssdm name="select_ln36_84"/></StgValue>
</operation>

<operation id="672" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="5" op_0_bw="4">
<![CDATA[
for.inc141:764 %zext_ln39_3 = zext i4 %indvars_iv_next1562_dup

]]></Node>
<StgValue><ssdm name="zext_ln39_3"/></StgValue>
</operation>

<operation id="673" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc141:769 %p_mid1 = add i5 %zext_ln39_3, i5 2

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="674" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc141:770 %select_ln39_11 = select i1 %and_ln36, i5 %p_mid1, i5 %select_ln36_84

]]></Node>
<StgValue><ssdm name="select_ln39_11"/></StgValue>
</operation>

<operation id="675" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="11" op_0_bw="5">
<![CDATA[
for.inc141:771 %select_ln39_41_cast = zext i5 %select_ln39_11

]]></Node>
<StgValue><ssdm name="select_ln39_41_cast"/></StgValue>
</operation>

<operation id="676" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:772 %mul_ln54_245 = mul i11 %select_ln39_41_cast, i11 88

]]></Node>
<StgValue><ssdm name="mul_ln54_245"/></StgValue>
</operation>

<operation id="677" st_id="12" stage="7" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:801 %urem_ln40 = urem i8 %select_ln39, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="678" st_id="12" stage="4" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:869 %urem_ln54 = urem i8 %add_ln52, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln54"/></StgValue>
</operation>

<operation id="679" st_id="12" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:938 %urem_ln54_1 = urem i9 %add_ln52_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_1"/></StgValue>
</operation>

<operation id="680" st_id="12" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1000 %urem_ln54_2 = urem i9 %add_ln54_223, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_2"/></StgValue>
</operation>

<operation id="681" st_id="12" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1061 %urem_ln54_3 = urem i9 %add_ln52_2, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_3"/></StgValue>
</operation>

<operation id="682" st_id="12" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1122 %urem_ln54_4 = urem i9 %add_ln52_3, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_4"/></StgValue>
</operation>

<operation id="683" st_id="12" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1183 %urem_ln54_5 = urem i9 %add_ln52_4, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_5"/></StgValue>
</operation>

<operation id="684" st_id="12" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1244 %urem_ln54_6 = urem i9 %add_ln52_5, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_6"/></StgValue>
</operation>

<operation id="685" st_id="12" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1305 %urem_ln54_7 = urem i9 %add_ln52_6, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_7"/></StgValue>
</operation>

<operation id="686" st_id="12" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.8:39 %urem_ln54_8 = urem i9 %add_ln52_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_8"/></StgValue>
</operation>

<operation id="687" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3648" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.8:38 %add_ln52_8 = add i9 %zext_ln40, i9 10

]]></Node>
<StgValue><ssdm name="add_ln52_8"/></StgValue>
</operation>

<operation id="688" st_id="12" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.8:39 %urem_ln54_9 = urem i9 %add_ln52_8, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="689" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:53 %empty_287 = add i9 %empty, i9 15

]]></Node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>

<operation id="690" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="9">
<![CDATA[
for.body104:54 %p_cast19 = zext i9 %empty_287

]]></Node>
<StgValue><ssdm name="p_cast19"/></StgValue>
</operation>

<operation id="691" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:55 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_17 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast19

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_17"/></StgValue>
</operation>

<operation id="692" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:74 %empty_294 = add i9 %empty, i9 22

]]></Node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="693" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="9">
<![CDATA[
for.body104:75 %p_cast26 = zext i9 %empty_294

]]></Node>
<StgValue><ssdm name="p_cast26"/></StgValue>
</operation>

<operation id="694" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:76 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_24 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast26

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_24"/></StgValue>
</operation>

<operation id="695" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:266 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_98 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast19

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_98"/></StgValue>
</operation>

<operation id="696" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:273 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_105 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast26

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_105"/></StgValue>
</operation>

<operation id="697" st_id="13" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="9">
<![CDATA[
for.body104:356 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_180 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_10

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_180"/></StgValue>
</operation>

<operation id="698" st_id="13" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="9">
<![CDATA[
for.body104:357 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_181 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_91

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_181"/></StgValue>
</operation>

<operation id="699" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:358 %tmp_77 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_180, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_181, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="700" st_id="13" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="9">
<![CDATA[
for.body104:377 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_194 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_17

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_194"/></StgValue>
</operation>

<operation id="701" st_id="13" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="9">
<![CDATA[
for.body104:378 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_195 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_98

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_195"/></StgValue>
</operation>

<operation id="702" st_id="13" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="9">
<![CDATA[
for.body104:398 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_208 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_24

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_208"/></StgValue>
</operation>

<operation id="703" st_id="13" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="9">
<![CDATA[
for.body104:399 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_209 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_105

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_209"/></StgValue>
</operation>

<operation id="704" st_id="13" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="9">
<![CDATA[
for.body104:416 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_220 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_30

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_220"/></StgValue>
</operation>

<operation id="705" st_id="13" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="9">
<![CDATA[
for.body104:417 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_221 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_111

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_221"/></StgValue>
</operation>

<operation id="706" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:418 %tmp_97 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_220, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_221, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="707" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:60 %empty_377 = add i9 %empty_361, i9 15

]]></Node>
<StgValue><ssdm name="empty_377"/></StgValue>
</operation>

<operation id="708" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:61 %p_cast106 = zext i9 %empty_377

]]></Node>
<StgValue><ssdm name="p_cast106"/></StgValue>
</operation>

<operation id="709" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:62 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_341 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast106

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_341"/></StgValue>
</operation>

<operation id="710" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:81 %empty_384 = add i9 %empty_361, i9 22

]]></Node>
<StgValue><ssdm name="empty_384"/></StgValue>
</operation>

<operation id="711" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:82 %p_cast113 = zext i9 %empty_384

]]></Node>
<StgValue><ssdm name="p_cast113"/></StgValue>
</operation>

<operation id="712" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:83 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_348 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast113

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_348"/></StgValue>
</operation>

<operation id="713" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:273 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_422 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast106

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_422"/></StgValue>
</operation>

<operation id="714" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:280 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_429 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast113

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_429"/></StgValue>
</operation>

<operation id="715" st_id="13" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:363 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_504 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_334

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_504"/></StgValue>
</operation>

<operation id="716" st_id="13" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:364 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_505 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_415

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_505"/></StgValue>
</operation>

<operation id="717" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:365 %tmp_77_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_504, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_505, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_77_mid1"/></StgValue>
</operation>

<operation id="718" st_id="13" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:384 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_518 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_341

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_518"/></StgValue>
</operation>

<operation id="719" st_id="13" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:385 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_519 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_422

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_519"/></StgValue>
</operation>

<operation id="720" st_id="13" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:405 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_532 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_348

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_532"/></StgValue>
</operation>

<operation id="721" st_id="13" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:406 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_533 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_429

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_533"/></StgValue>
</operation>

<operation id="722" st_id="13" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:423 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_544 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_354

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_544"/></StgValue>
</operation>

<operation id="723" st_id="13" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:424 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_545 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_435

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_545"/></StgValue>
</operation>

<operation id="724" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:425 %tmp_97_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_544, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_545, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_97_mid1"/></StgValue>
</operation>

<operation id="725" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:598 %select_ln36_10 = select i1 %icmp_ln39, i12 %tmp_77_mid1, i12 %tmp_77

]]></Node>
<StgValue><ssdm name="select_ln36_10"/></StgValue>
</operation>

<operation id="726" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:638 %select_ln36_30 = select i1 %icmp_ln39, i12 %tmp_97_mid1, i12 %tmp_97

]]></Node>
<StgValue><ssdm name="select_ln36_30"/></StgValue>
</operation>

<operation id="727" st_id="13" stage="6" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:801 %urem_ln40 = urem i8 %select_ln39, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="728" st_id="13" stage="3" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:869 %urem_ln54 = urem i8 %add_ln52, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln54"/></StgValue>
</operation>

<operation id="729" st_id="13" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:938 %urem_ln54_1 = urem i9 %add_ln52_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_1"/></StgValue>
</operation>

<operation id="730" st_id="13" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1000 %urem_ln54_2 = urem i9 %add_ln54_223, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_2"/></StgValue>
</operation>

<operation id="731" st_id="13" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1061 %urem_ln54_3 = urem i9 %add_ln52_2, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_3"/></StgValue>
</operation>

<operation id="732" st_id="13" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1122 %urem_ln54_4 = urem i9 %add_ln52_3, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_4"/></StgValue>
</operation>

<operation id="733" st_id="13" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1183 %urem_ln54_5 = urem i9 %add_ln52_4, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_5"/></StgValue>
</operation>

<operation id="734" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="19" op_0_bw="9">
<![CDATA[
for.inc141:1230 %zext_ln54_77 = zext i9 %add_ln52_4

]]></Node>
<StgValue><ssdm name="zext_ln54_77"/></StgValue>
</operation>

<operation id="735" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc141:1231 %mul_ln54_256 = mul i19 %zext_ln54_77, i19 745

]]></Node>
<StgValue><ssdm name="mul_ln54_256"/></StgValue>
</operation>

<operation id="736" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="2" op_0_bw="2" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc141:1232 %trunc_ln54_2 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_256, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln54_2"/></StgValue>
</operation>

<operation id="737" st_id="13" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1244 %urem_ln54_6 = urem i9 %add_ln52_5, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_6"/></StgValue>
</operation>

<operation id="738" st_id="13" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1305 %urem_ln54_7 = urem i9 %add_ln52_6, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_7"/></StgValue>
</operation>

<operation id="739" st_id="13" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.8:39 %urem_ln54_8 = urem i9 %add_ln52_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_8"/></StgValue>
</operation>

<operation id="740" st_id="13" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.8:39 %urem_ln54_9 = urem i9 %add_ln52_8, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_9"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="741" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:56 %empty_288 = add i9 %empty, i9 16

]]></Node>
<StgValue><ssdm name="empty_288"/></StgValue>
</operation>

<operation id="742" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="9">
<![CDATA[
for.body104:57 %p_cast20 = zext i9 %empty_288

]]></Node>
<StgValue><ssdm name="p_cast20"/></StgValue>
</operation>

<operation id="743" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:58 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_18 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast20

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_18"/></StgValue>
</operation>

<operation id="744" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:95 %empty_301 = add i9 %empty, i9 29

]]></Node>
<StgValue><ssdm name="empty_301"/></StgValue>
</operation>

<operation id="745" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="9">
<![CDATA[
for.body104:96 %p_cast33 = zext i9 %empty_301

]]></Node>
<StgValue><ssdm name="p_cast33"/></StgValue>
</operation>

<operation id="746" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:97 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_31 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast33

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_31"/></StgValue>
</operation>

<operation id="747" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:267 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_99 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast20

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_99"/></StgValue>
</operation>

<operation id="748" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:280 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_112 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast33

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_112"/></StgValue>
</operation>

<operation id="749" st_id="14" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="9">
<![CDATA[
for.body104:377 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_194 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_17

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_194"/></StgValue>
</operation>

<operation id="750" st_id="14" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="9">
<![CDATA[
for.body104:378 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_195 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_98

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_195"/></StgValue>
</operation>

<operation id="751" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:379 %tmp_84 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_194, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_195, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="752" st_id="14" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="12" op_0_bw="9">
<![CDATA[
for.body104:380 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_196 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_18

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_196"/></StgValue>
</operation>

<operation id="753" st_id="14" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="9">
<![CDATA[
for.body104:381 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_197 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_99

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_197"/></StgValue>
</operation>

<operation id="754" st_id="14" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="9">
<![CDATA[
for.body104:398 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_208 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_24

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_208"/></StgValue>
</operation>

<operation id="755" st_id="14" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="9">
<![CDATA[
for.body104:399 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_209 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_105

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_209"/></StgValue>
</operation>

<operation id="756" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:400 %tmp_91 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_208, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_209, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="757" st_id="14" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="9">
<![CDATA[
for.body104:419 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_222 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_31

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_222"/></StgValue>
</operation>

<operation id="758" st_id="14" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="9">
<![CDATA[
for.body104:420 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_223 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_112

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_223"/></StgValue>
</operation>

<operation id="759" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:63 %empty_378 = add i9 %empty_361, i9 16

]]></Node>
<StgValue><ssdm name="empty_378"/></StgValue>
</operation>

<operation id="760" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:64 %p_cast107 = zext i9 %empty_378

]]></Node>
<StgValue><ssdm name="p_cast107"/></StgValue>
</operation>

<operation id="761" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:65 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_342 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast107

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_342"/></StgValue>
</operation>

<operation id="762" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:102 %empty_391 = add i9 %empty_361, i9 29

]]></Node>
<StgValue><ssdm name="empty_391"/></StgValue>
</operation>

<operation id="763" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:103 %p_cast120 = zext i9 %empty_391

]]></Node>
<StgValue><ssdm name="p_cast120"/></StgValue>
</operation>

<operation id="764" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:104 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_355 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast120

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_355"/></StgValue>
</operation>

<operation id="765" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:274 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_423 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast107

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_423"/></StgValue>
</operation>

<operation id="766" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:287 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_436 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast120

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_436"/></StgValue>
</operation>

<operation id="767" st_id="14" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:384 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_518 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_341

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_518"/></StgValue>
</operation>

<operation id="768" st_id="14" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:385 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_519 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_422

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_519"/></StgValue>
</operation>

<operation id="769" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:386 %tmp_84_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_518, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_519, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_84_mid1"/></StgValue>
</operation>

<operation id="770" st_id="14" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:387 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_520 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_342

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_520"/></StgValue>
</operation>

<operation id="771" st_id="14" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:388 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_521 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_423

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_521"/></StgValue>
</operation>

<operation id="772" st_id="14" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:405 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_532 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_348

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_532"/></StgValue>
</operation>

<operation id="773" st_id="14" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:406 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_533 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_429

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_533"/></StgValue>
</operation>

<operation id="774" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:407 %tmp_91_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_532, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_533, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_91_mid1"/></StgValue>
</operation>

<operation id="775" st_id="14" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:426 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_546 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_355

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_546"/></StgValue>
</operation>

<operation id="776" st_id="14" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:427 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_547 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_436

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_547"/></StgValue>
</operation>

<operation id="777" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:612 %select_ln36_17 = select i1 %icmp_ln39, i12 %tmp_84_mid1, i12 %tmp_84

]]></Node>
<StgValue><ssdm name="select_ln36_17"/></StgValue>
</operation>

<operation id="778" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:626 %select_ln36_24 = select i1 %icmp_ln39, i12 %tmp_91_mid1, i12 %tmp_91

]]></Node>
<StgValue><ssdm name="select_ln36_24"/></StgValue>
</operation>

<operation id="779" st_id="14" stage="5" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:801 %urem_ln40 = urem i8 %select_ln39, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="780" st_id="14" stage="2" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:869 %urem_ln54 = urem i8 %add_ln52, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln54"/></StgValue>
</operation>

<operation id="781" st_id="14" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:938 %urem_ln54_1 = urem i9 %add_ln52_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_1"/></StgValue>
</operation>

<operation id="782" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="11" op_0_bw="9">
<![CDATA[
for.inc141:939 %zext_ln54_23 = zext i9 %urem_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_23"/></StgValue>
</operation>

<operation id="783" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:940 %add_ln54_243 = add i11 %mul_ln54_243, i11 %zext_ln54_23

]]></Node>
<StgValue><ssdm name="add_ln54_243"/></StgValue>
</operation>

<operation id="784" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:941 %zext_ln54_24 = zext i11 %add_ln54_243

]]></Node>
<StgValue><ssdm name="zext_ln54_24"/></StgValue>
</operation>

<operation id="785" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:942 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_407 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_24

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_407"/></StgValue>
</operation>

<operation id="786" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:943 %add_ln54_244 = add i11 %mul_ln54_244, i11 %zext_ln54_23

]]></Node>
<StgValue><ssdm name="add_ln54_244"/></StgValue>
</operation>

<operation id="787" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:944 %zext_ln54_25 = zext i11 %add_ln54_244

]]></Node>
<StgValue><ssdm name="zext_ln54_25"/></StgValue>
</operation>

<operation id="788" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:945 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_408 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_25

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_408"/></StgValue>
</operation>

<operation id="789" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:967 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_416 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_24

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_416"/></StgValue>
</operation>

<operation id="790" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:968 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_417 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_25

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_417"/></StgValue>
</operation>

<operation id="791" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:976 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_425 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_24

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_425"/></StgValue>
</operation>

<operation id="792" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:977 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_426 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_25

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_426"/></StgValue>
</operation>

<operation id="793" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:988 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_434 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_407

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_434"/></StgValue>
</operation>

<operation id="794" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:989 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_435 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_416

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_435"/></StgValue>
</operation>

<operation id="795" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:990 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_436 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_425

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_436"/></StgValue>
</operation>

<operation id="796" st_id="14" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1000 %urem_ln54_2 = urem i9 %add_ln54_223, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_2"/></StgValue>
</operation>

<operation id="797" st_id="14" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1061 %urem_ln54_3 = urem i9 %add_ln52_2, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_3"/></StgValue>
</operation>

<operation id="798" st_id="14" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1122 %urem_ln54_4 = urem i9 %add_ln52_3, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_4"/></StgValue>
</operation>

<operation id="799" st_id="14" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1183 %urem_ln54_5 = urem i9 %add_ln52_4, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_5"/></StgValue>
</operation>

<operation id="800" st_id="14" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1244 %urem_ln54_6 = urem i9 %add_ln52_5, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_6"/></StgValue>
</operation>

<operation id="801" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="19" op_0_bw="9">
<![CDATA[
for.inc141:1291 %zext_ln54_88 = zext i9 %add_ln52_5

]]></Node>
<StgValue><ssdm name="zext_ln54_88"/></StgValue>
</operation>

<operation id="802" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc141:1292 %mul_ln54_257 = mul i19 %zext_ln54_88, i19 745

]]></Node>
<StgValue><ssdm name="mul_ln54_257"/></StgValue>
</operation>

<operation id="803" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="2" op_0_bw="2" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc141:1293 %trunc_ln54_5 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_257, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln54_5"/></StgValue>
</operation>

<operation id="804" st_id="14" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1305 %urem_ln54_7 = urem i9 %add_ln52_6, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_7"/></StgValue>
</operation>

<operation id="805" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:19 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_320 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_408

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_320"/></StgValue>
</operation>

<operation id="806" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:20 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_321 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_417

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_321"/></StgValue>
</operation>

<operation id="807" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:21 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_322 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_426

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_322"/></StgValue>
</operation>

<operation id="808" st_id="14" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.8:39 %urem_ln54_8 = urem i9 %add_ln52_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_8"/></StgValue>
</operation>

<operation id="809" st_id="14" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.8:39 %urem_ln54_9 = urem i9 %add_ln52_8, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_9"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="810" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:77 %empty_295 = add i9 %empty, i9 23

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="811" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="9">
<![CDATA[
for.body104:78 %p_cast27 = zext i9 %empty_295

]]></Node>
<StgValue><ssdm name="p_cast27"/></StgValue>
</operation>

<operation id="812" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:79 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_25 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast27

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_25"/></StgValue>
</operation>

<operation id="813" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:89 %empty_299 = add i9 %empty, i9 27

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="814" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="9">
<![CDATA[
for.body104:90 %p_cast31 = zext i9 %empty_299

]]></Node>
<StgValue><ssdm name="p_cast31"/></StgValue>
</operation>

<operation id="815" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:91 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_29 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast31

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_29"/></StgValue>
</operation>

<operation id="816" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:274 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_106 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast27

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_106"/></StgValue>
</operation>

<operation id="817" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:278 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_110 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast31

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_110"/></StgValue>
</operation>

<operation id="818" st_id="15" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="12" op_0_bw="9">
<![CDATA[
for.body104:380 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_196 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_18

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_196"/></StgValue>
</operation>

<operation id="819" st_id="15" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="9">
<![CDATA[
for.body104:381 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_197 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_99

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_197"/></StgValue>
</operation>

<operation id="820" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:382 %tmp_85 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_196, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_197, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="821" st_id="15" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="9">
<![CDATA[
for.body104:401 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_210 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_25

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_210"/></StgValue>
</operation>

<operation id="822" st_id="15" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="9">
<![CDATA[
for.body104:402 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_211 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_106

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_211"/></StgValue>
</operation>

<operation id="823" st_id="15" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="9">
<![CDATA[
for.body104:413 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_218 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_29

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_218"/></StgValue>
</operation>

<operation id="824" st_id="15" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="12" op_0_bw="9">
<![CDATA[
for.body104:414 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_219 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_110

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_219"/></StgValue>
</operation>

<operation id="825" st_id="15" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="9">
<![CDATA[
for.body104:419 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_222 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_31

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_222"/></StgValue>
</operation>

<operation id="826" st_id="15" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="9">
<![CDATA[
for.body104:420 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_223 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_112

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_223"/></StgValue>
</operation>

<operation id="827" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:421 %tmp_98 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_222, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_223, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="828" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:84 %empty_385 = add i9 %empty_361, i9 23

]]></Node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>

<operation id="829" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:85 %p_cast114 = zext i9 %empty_385

]]></Node>
<StgValue><ssdm name="p_cast114"/></StgValue>
</operation>

<operation id="830" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:86 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_349 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast114

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_349"/></StgValue>
</operation>

<operation id="831" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:96 %empty_389 = add i9 %empty_361, i9 27

]]></Node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>

<operation id="832" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:97 %p_cast118 = zext i9 %empty_389

]]></Node>
<StgValue><ssdm name="p_cast118"/></StgValue>
</operation>

<operation id="833" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:98 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_353 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast118

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_353"/></StgValue>
</operation>

<operation id="834" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:281 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_430 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast114

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_430"/></StgValue>
</operation>

<operation id="835" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:285 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_434 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast118

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_434"/></StgValue>
</operation>

<operation id="836" st_id="15" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:387 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_520 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_342

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_520"/></StgValue>
</operation>

<operation id="837" st_id="15" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:388 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_521 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_423

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_521"/></StgValue>
</operation>

<operation id="838" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:389 %tmp_85_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_520, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_521, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_85_mid1"/></StgValue>
</operation>

<operation id="839" st_id="15" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:408 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_534 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_349

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_534"/></StgValue>
</operation>

<operation id="840" st_id="15" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:409 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_535 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_430

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_535"/></StgValue>
</operation>

<operation id="841" st_id="15" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:420 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_542 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_353

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_542"/></StgValue>
</operation>

<operation id="842" st_id="15" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:421 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_543 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_434

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_543"/></StgValue>
</operation>

<operation id="843" st_id="15" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:426 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_546 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_355

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_546"/></StgValue>
</operation>

<operation id="844" st_id="15" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:427 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_547 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_436

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_547"/></StgValue>
</operation>

<operation id="845" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:428 %tmp_98_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_546, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_547, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_98_mid1"/></StgValue>
</operation>

<operation id="846" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:583 %sext_ln36 = sext i12 %select_ln36_2

]]></Node>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</operation>

<operation id="847" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:585 %sext_ln36_1 = sext i12 %select_ln36_3

]]></Node>
<StgValue><ssdm name="sext_ln36_1"/></StgValue>
</operation>

<operation id="848" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:603 %sext_ln36_10 = sext i12 %select_ln36_12

]]></Node>
<StgValue><ssdm name="sext_ln36_10"/></StgValue>
</operation>

<operation id="849" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:614 %select_ln36_18 = select i1 %icmp_ln39, i12 %tmp_85_mid1, i12 %tmp_85

]]></Node>
<StgValue><ssdm name="select_ln36_18"/></StgValue>
</operation>

<operation id="850" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:640 %select_ln36_31 = select i1 %icmp_ln39, i12 %tmp_98_mid1, i12 %tmp_98

]]></Node>
<StgValue><ssdm name="select_ln36_31"/></StgValue>
</operation>

<operation id="851" st_id="15" stage="4" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:801 %urem_ln40 = urem i8 %select_ln39, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="852" st_id="15" stage="1" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:869 %urem_ln54 = urem i8 %add_ln52, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln54"/></StgValue>
</operation>

<operation id="853" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="11" op_0_bw="8">
<![CDATA[
for.inc141:870 %zext_ln54_12 = zext i8 %urem_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54_12"/></StgValue>
</operation>

<operation id="854" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:871 %add_ln54_234 = add i11 %mul_ln54_243, i11 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="add_ln54_234"/></StgValue>
</operation>

<operation id="855" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:872 %zext_ln54_13 = zext i11 %add_ln54_234

]]></Node>
<StgValue><ssdm name="zext_ln54_13"/></StgValue>
</operation>

<operation id="856" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:873 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_375 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_13

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_375"/></StgValue>
</operation>

<operation id="857" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:898 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_384 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_13

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_384"/></StgValue>
</operation>

<operation id="858" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:907 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_393 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_13

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_393"/></StgValue>
</operation>

<operation id="859" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:919 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_402 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_375

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_402"/></StgValue>
</operation>

<operation id="860" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:920 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_403 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_384

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_403"/></StgValue>
</operation>

<operation id="861" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:921 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_404 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_393

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_404"/></StgValue>
</operation>

<operation id="862" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:988 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_434 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_407

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_434"/></StgValue>
</operation>

<operation id="863" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:989 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_435 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_416

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_435"/></StgValue>
</operation>

<operation id="864" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:990 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_436 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_425

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_436"/></StgValue>
</operation>

<operation id="865" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
for.inc141:991 %tmp_152 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_434, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_435, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_436, i2 %trunc_ln54_4

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="866" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:992 %sext_ln54_4 = sext i12 %tmp_152

]]></Node>
<StgValue><ssdm name="sext_ln54_4"/></StgValue>
</operation>

<operation id="867" st_id="15" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1000 %urem_ln54_2 = urem i9 %add_ln54_223, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_2"/></StgValue>
</operation>

<operation id="868" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="11" op_0_bw="9">
<![CDATA[
for.inc141:1001 %zext_ln54_34 = zext i9 %urem_ln54_2

]]></Node>
<StgValue><ssdm name="zext_ln54_34"/></StgValue>
</operation>

<operation id="869" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1002 %add_ln54_252 = add i11 %mul_ln54_243, i11 %zext_ln54_34

]]></Node>
<StgValue><ssdm name="add_ln54_252"/></StgValue>
</operation>

<operation id="870" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1003 %zext_ln54_35 = zext i11 %add_ln54_252

]]></Node>
<StgValue><ssdm name="zext_ln54_35"/></StgValue>
</operation>

<operation id="871" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1004 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_437 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_35

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_437"/></StgValue>
</operation>

<operation id="872" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1029 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_446 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_35

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_446"/></StgValue>
</operation>

<operation id="873" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1038 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_455 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_35

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_455"/></StgValue>
</operation>

<operation id="874" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1050 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_464 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_437

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_464"/></StgValue>
</operation>

<operation id="875" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1051 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_465 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_446

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_465"/></StgValue>
</operation>

<operation id="876" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1052 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_466 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_455

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_466"/></StgValue>
</operation>

<operation id="877" st_id="15" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1061 %urem_ln54_3 = urem i9 %add_ln52_2, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_3"/></StgValue>
</operation>

<operation id="878" st_id="15" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1122 %urem_ln54_4 = urem i9 %add_ln52_3, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_4"/></StgValue>
</operation>

<operation id="879" st_id="15" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1183 %urem_ln54_5 = urem i9 %add_ln52_4, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_5"/></StgValue>
</operation>

<operation id="880" st_id="15" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1244 %urem_ln54_6 = urem i9 %add_ln52_5, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_6"/></StgValue>
</operation>

<operation id="881" st_id="15" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1305 %urem_ln54_7 = urem i9 %add_ln52_6, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_7"/></StgValue>
</operation>

<operation id="882" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:19 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_320 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_408

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_320"/></StgValue>
</operation>

<operation id="883" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:20 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_321 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_417

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_321"/></StgValue>
</operation>

<operation id="884" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:21 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_322 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_426

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_322"/></StgValue>
</operation>

<operation id="885" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit:22 %tmp_164 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_320, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_321, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_322, i2 %trunc_ln54_4

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="886" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit:23 %sext_ln54_22 = sext i12 %tmp_164

]]></Node>
<StgValue><ssdm name="sext_ln54_22"/></StgValue>
</operation>

<operation id="887" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.8:2 %mul_ln54_82 = mul i24 %sext_ln54_4, i24 %sext_ln36_1

]]></Node>
<StgValue><ssdm name="mul_ln54_82"/></StgValue>
</operation>

<operation id="888" st_id="15" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.8:39 %urem_ln54_8 = urem i9 %add_ln52_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_8"/></StgValue>
</operation>

<operation id="889" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:1 %mul_ln54_91 = mul i24 %sext_ln54_22, i24 %sext_ln36_10

]]></Node>
<StgValue><ssdm name="mul_ln54_91"/></StgValue>
</operation>

<operation id="890" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3611" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.1.8:1 %mul_ln54_162 = mul i24 %sext_ln54_4, i24 %sext_ln36

]]></Node>
<StgValue><ssdm name="mul_ln54_162"/></StgValue>
</operation>

<operation id="891" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3613" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.1.8:3 %tmp_421 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54_162, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="892" st_id="15" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.8:39 %urem_ln54_9 = urem i9 %add_ln52_8, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_9"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="893" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:98 %empty_302 = add i9 %empty, i9 30

]]></Node>
<StgValue><ssdm name="empty_302"/></StgValue>
</operation>

<operation id="894" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="9">
<![CDATA[
for.body104:99 %p_cast34 = zext i9 %empty_302

]]></Node>
<StgValue><ssdm name="p_cast34"/></StgValue>
</operation>

<operation id="895" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:100 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_32 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast34

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_32"/></StgValue>
</operation>

<operation id="896" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:119 %empty_309 = add i9 %empty, i9 37

]]></Node>
<StgValue><ssdm name="empty_309"/></StgValue>
</operation>

<operation id="897" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="9">
<![CDATA[
for.body104:120 %p_cast47 = zext i9 %empty_309

]]></Node>
<StgValue><ssdm name="p_cast47"/></StgValue>
</operation>

<operation id="898" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:121 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_39 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast47

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_39"/></StgValue>
</operation>

<operation id="899" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:281 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_113 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast34

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_113"/></StgValue>
</operation>

<operation id="900" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:288 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_120 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast47

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_120"/></StgValue>
</operation>

<operation id="901" st_id="16" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="9">
<![CDATA[
for.body104:401 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_210 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_25

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_210"/></StgValue>
</operation>

<operation id="902" st_id="16" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="9">
<![CDATA[
for.body104:402 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_211 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_106

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_211"/></StgValue>
</operation>

<operation id="903" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:403 %tmp_92 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_210, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_211, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="904" st_id="16" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="9">
<![CDATA[
for.body104:413 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_218 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_29

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_218"/></StgValue>
</operation>

<operation id="905" st_id="16" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="12" op_0_bw="9">
<![CDATA[
for.body104:414 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_219 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_110

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_219"/></StgValue>
</operation>

<operation id="906" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:415 %tmp_96 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_218, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_219, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="907" st_id="16" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="12" op_0_bw="9">
<![CDATA[
for.body104:422 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_224 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_32

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_224"/></StgValue>
</operation>

<operation id="908" st_id="16" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="12" op_0_bw="9">
<![CDATA[
for.body104:423 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_225 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_113

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_225"/></StgValue>
</operation>

<operation id="909" st_id="16" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="9">
<![CDATA[
for.body104:443 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_238 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_39

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_238"/></StgValue>
</operation>

<operation id="910" st_id="16" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="9">
<![CDATA[
for.body104:444 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_239 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_120

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_239"/></StgValue>
</operation>

<operation id="911" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:105 %empty_392 = add i9 %empty_361, i9 30

]]></Node>
<StgValue><ssdm name="empty_392"/></StgValue>
</operation>

<operation id="912" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:106 %p_cast121 = zext i9 %empty_392

]]></Node>
<StgValue><ssdm name="p_cast121"/></StgValue>
</operation>

<operation id="913" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:107 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_356 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast121

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_356"/></StgValue>
</operation>

<operation id="914" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:126 %empty_399 = add i9 %empty_361, i9 37

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>

<operation id="915" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:127 %p_cast128 = zext i9 %empty_399

]]></Node>
<StgValue><ssdm name="p_cast128"/></StgValue>
</operation>

<operation id="916" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:128 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_363 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast128

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_363"/></StgValue>
</operation>

<operation id="917" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:288 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_437 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast121

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_437"/></StgValue>
</operation>

<operation id="918" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:295 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_444 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast128

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_444"/></StgValue>
</operation>

<operation id="919" st_id="16" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:408 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_534 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_349

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_534"/></StgValue>
</operation>

<operation id="920" st_id="16" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:409 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_535 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_430

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_535"/></StgValue>
</operation>

<operation id="921" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:410 %tmp_92_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_534, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_535, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_92_mid1"/></StgValue>
</operation>

<operation id="922" st_id="16" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:420 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_542 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_353

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_542"/></StgValue>
</operation>

<operation id="923" st_id="16" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:421 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_543 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_434

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_543"/></StgValue>
</operation>

<operation id="924" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:422 %tmp_96_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_542, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_543, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_96_mid1"/></StgValue>
</operation>

<operation id="925" st_id="16" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:429 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_548 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_356

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_548"/></StgValue>
</operation>

<operation id="926" st_id="16" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:430 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_549 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_437

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_549"/></StgValue>
</operation>

<operation id="927" st_id="16" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:450 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_562 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_363

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_562"/></StgValue>
</operation>

<operation id="928" st_id="16" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:451 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_563 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_444

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_563"/></StgValue>
</operation>

<operation id="929" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:587 %sext_ln36_2 = sext i12 %select_ln36_4

]]></Node>
<StgValue><ssdm name="sext_ln36_2"/></StgValue>
</operation>

<operation id="930" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:628 %select_ln36_25 = select i1 %icmp_ln39, i12 %tmp_92_mid1, i12 %tmp_92

]]></Node>
<StgValue><ssdm name="select_ln36_25"/></StgValue>
</operation>

<operation id="931" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:636 %select_ln36_29 = select i1 %icmp_ln39, i12 %tmp_96_mid1, i12 %tmp_96

]]></Node>
<StgValue><ssdm name="select_ln36_29"/></StgValue>
</operation>

<operation id="932" st_id="16" stage="3" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:801 %urem_ln40 = urem i8 %select_ln39, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="933" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:874 %add_ln54_235 = add i11 %mul_ln54_244, i11 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="add_ln54_235"/></StgValue>
</operation>

<operation id="934" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:875 %zext_ln54_14 = zext i11 %add_ln54_235

]]></Node>
<StgValue><ssdm name="zext_ln54_14"/></StgValue>
</operation>

<operation id="935" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:876 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_376 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_14

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_376"/></StgValue>
</operation>

<operation id="936" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:899 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_385 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_14

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_385"/></StgValue>
</operation>

<operation id="937" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:908 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_394 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_14

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_394"/></StgValue>
</operation>

<operation id="938" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:919 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_402 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_375

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_402"/></StgValue>
</operation>

<operation id="939" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:920 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_403 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_384

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_403"/></StgValue>
</operation>

<operation id="940" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:921 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_404 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_393

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_404"/></StgValue>
</operation>

<operation id="941" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
for.inc141:922 %tmp_151 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_402, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_403, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_404, i2 %trunc_ln54_1

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="942" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:923 %sext_ln54_1 = sext i12 %tmp_151

]]></Node>
<StgValue><ssdm name="sext_ln54_1"/></StgValue>
</operation>

<operation id="943" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1005 %add_ln54_253 = add i11 %mul_ln54_244, i11 %zext_ln54_34

]]></Node>
<StgValue><ssdm name="add_ln54_253"/></StgValue>
</operation>

<operation id="944" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1006 %zext_ln54_36 = zext i11 %add_ln54_253

]]></Node>
<StgValue><ssdm name="zext_ln54_36"/></StgValue>
</operation>

<operation id="945" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1007 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_438 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_36

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_438"/></StgValue>
</operation>

<operation id="946" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1030 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_447 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_36

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_447"/></StgValue>
</operation>

<operation id="947" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1039 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_456 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_36

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_456"/></StgValue>
</operation>

<operation id="948" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1050 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_464 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_437

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_464"/></StgValue>
</operation>

<operation id="949" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1051 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_465 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_446

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_465"/></StgValue>
</operation>

<operation id="950" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1052 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_466 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_455

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_466"/></StgValue>
</operation>

<operation id="951" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
for.inc141:1053 %tmp_153 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_464, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_465, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_466, i2 %trunc_ln54_6

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="952" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:1054 %sext_ln54_6 = sext i12 %tmp_153

]]></Node>
<StgValue><ssdm name="sext_ln54_6"/></StgValue>
</operation>

<operation id="953" st_id="16" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1061 %urem_ln54_3 = urem i9 %add_ln52_2, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_3"/></StgValue>
</operation>

<operation id="954" st_id="16" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1122 %urem_ln54_4 = urem i9 %add_ln52_3, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_4"/></StgValue>
</operation>

<operation id="955" st_id="16" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1183 %urem_ln54_5 = urem i9 %add_ln52_4, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_5"/></StgValue>
</operation>

<operation id="956" st_id="16" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1244 %urem_ln54_6 = urem i9 %add_ln52_5, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_6"/></StgValue>
</operation>

<operation id="957" st_id="16" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1305 %urem_ln54_7 = urem i9 %add_ln52_6, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_7"/></StgValue>
</operation>

<operation id="958" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:9 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_317 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_376

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_317"/></StgValue>
</operation>

<operation id="959" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:10 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_318 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_385

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_318"/></StgValue>
</operation>

<operation id="960" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_319 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_394

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_319"/></StgValue>
</operation>

<operation id="961" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:29 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_323 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_438

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_323"/></StgValue>
</operation>

<operation id="962" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:30 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_324 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_447

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_324"/></StgValue>
</operation>

<operation id="963" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:31 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_325 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_456

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_325"/></StgValue>
</operation>

<operation id="964" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.8:1 %mul_ln54_81 = mul i24 %sext_ln54_1, i24 %sext_ln36

]]></Node>
<StgValue><ssdm name="mul_ln54_81"/></StgValue>
</operation>

<operation id="965" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.8:2 %mul_ln54_82 = mul i24 %sext_ln54_4, i24 %sext_ln36_1

]]></Node>
<StgValue><ssdm name="mul_ln54_82"/></StgValue>
</operation>

<operation id="966" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.8:3 %tmp_339 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54_81, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="967" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.8:8 %mul_ln54_83 = mul i24 %sext_ln54_6, i24 %sext_ln36_2

]]></Node>
<StgValue><ssdm name="mul_ln54_83"/></StgValue>
</operation>

<operation id="968" st_id="16" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.8:39 %urem_ln54_8 = urem i9 %add_ln52_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_8"/></StgValue>
</operation>

<operation id="969" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:1 %mul_ln54_91 = mul i24 %sext_ln54_22, i24 %sext_ln36_10

]]></Node>
<StgValue><ssdm name="mul_ln54_91"/></StgValue>
</operation>

<operation id="970" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3612" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.1.8:2 %mul_ln54_163 = mul i24 %sext_ln54_6, i24 %sext_ln36_1

]]></Node>
<StgValue><ssdm name="mul_ln54_163"/></StgValue>
</operation>

<operation id="971" st_id="16" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.8:39 %urem_ln54_9 = urem i9 %add_ln52_8, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_9"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="972" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:59 %empty_289 = add i9 %empty, i9 17

]]></Node>
<StgValue><ssdm name="empty_289"/></StgValue>
</operation>

<operation id="973" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="9">
<![CDATA[
for.body104:60 %p_cast21 = zext i9 %empty_289

]]></Node>
<StgValue><ssdm name="p_cast21"/></StgValue>
</operation>

<operation id="974" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:61 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_19 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast21

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_19"/></StgValue>
</operation>

<operation id="975" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:80 %empty_296 = add i9 %empty, i9 24

]]></Node>
<StgValue><ssdm name="empty_296"/></StgValue>
</operation>

<operation id="976" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="9">
<![CDATA[
for.body104:81 %p_cast28 = zext i9 %empty_296

]]></Node>
<StgValue><ssdm name="p_cast28"/></StgValue>
</operation>

<operation id="977" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:82 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_26 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast28

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_26"/></StgValue>
</operation>

<operation id="978" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:268 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_100 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast21

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_100"/></StgValue>
</operation>

<operation id="979" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:275 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_107 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast28

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_107"/></StgValue>
</operation>

<operation id="980" st_id="17" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="9">
<![CDATA[
for.body104:383 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_198 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_19

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_198"/></StgValue>
</operation>

<operation id="981" st_id="17" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="9">
<![CDATA[
for.body104:384 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_199 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_100

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_199"/></StgValue>
</operation>

<operation id="982" st_id="17" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="9">
<![CDATA[
for.body104:404 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_212 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_26

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_212"/></StgValue>
</operation>

<operation id="983" st_id="17" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="9">
<![CDATA[
for.body104:405 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_213 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_107

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_213"/></StgValue>
</operation>

<operation id="984" st_id="17" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="12" op_0_bw="9">
<![CDATA[
for.body104:422 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_224 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_32

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_224"/></StgValue>
</operation>

<operation id="985" st_id="17" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="12" op_0_bw="9">
<![CDATA[
for.body104:423 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_225 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_113

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_225"/></StgValue>
</operation>

<operation id="986" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:424 %tmp_99 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_224, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_225, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="987" st_id="17" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="9">
<![CDATA[
for.body104:443 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_238 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_39

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_238"/></StgValue>
</operation>

<operation id="988" st_id="17" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="9">
<![CDATA[
for.body104:444 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_239 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_120

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_239"/></StgValue>
</operation>

<operation id="989" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:445 %tmp_106 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_238, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_239, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="990" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:66 %empty_379 = add i9 %empty_361, i9 17

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>

<operation id="991" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:67 %p_cast108 = zext i9 %empty_379

]]></Node>
<StgValue><ssdm name="p_cast108"/></StgValue>
</operation>

<operation id="992" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:68 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_343 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast108

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_343"/></StgValue>
</operation>

<operation id="993" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:87 %empty_386 = add i9 %empty_361, i9 24

]]></Node>
<StgValue><ssdm name="empty_386"/></StgValue>
</operation>

<operation id="994" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:88 %p_cast115 = zext i9 %empty_386

]]></Node>
<StgValue><ssdm name="p_cast115"/></StgValue>
</operation>

<operation id="995" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:89 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_350 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast115

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_350"/></StgValue>
</operation>

<operation id="996" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:275 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_424 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast108

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_424"/></StgValue>
</operation>

<operation id="997" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:282 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_431 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast115

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_431"/></StgValue>
</operation>

<operation id="998" st_id="17" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:390 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_522 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_343

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_522"/></StgValue>
</operation>

<operation id="999" st_id="17" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:391 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_523 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_424

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_523"/></StgValue>
</operation>

<operation id="1000" st_id="17" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:411 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_536 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_350

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_536"/></StgValue>
</operation>

<operation id="1001" st_id="17" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:412 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_537 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_431

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_537"/></StgValue>
</operation>

<operation id="1002" st_id="17" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:429 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_548 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_356

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_548"/></StgValue>
</operation>

<operation id="1003" st_id="17" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:430 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_549 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_437

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_549"/></StgValue>
</operation>

<operation id="1004" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:431 %tmp_99_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_548, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_549, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_99_mid1"/></StgValue>
</operation>

<operation id="1005" st_id="17" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:450 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_562 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_363

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_562"/></StgValue>
</operation>

<operation id="1006" st_id="17" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:451 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_563 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_444

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_563"/></StgValue>
</operation>

<operation id="1007" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:452 %tmp_106_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_562, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_563, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_106_mid1"/></StgValue>
</operation>

<operation id="1008" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:601 %sext_ln36_9 = sext i12 %select_ln36_11

]]></Node>
<StgValue><ssdm name="sext_ln36_9"/></StgValue>
</operation>

<operation id="1009" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:605 %sext_ln36_11 = sext i12 %select_ln36_13

]]></Node>
<StgValue><ssdm name="sext_ln36_11"/></StgValue>
</operation>

<operation id="1010" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:642 %select_ln36_32 = select i1 %icmp_ln39, i12 %tmp_99_mid1, i12 %tmp_99

]]></Node>
<StgValue><ssdm name="select_ln36_32"/></StgValue>
</operation>

<operation id="1011" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:656 %select_ln36_39 = select i1 %icmp_ln39, i12 %tmp_106_mid1, i12 %tmp_106

]]></Node>
<StgValue><ssdm name="select_ln36_39"/></StgValue>
</operation>

<operation id="1012" st_id="17" stage="2" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:801 %urem_ln40 = urem i8 %select_ln39, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="1013" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc141:924 %mul_ln54_1 = mul i24 %sext_ln54_1, i24 %sext_ln36_1

]]></Node>
<StgValue><ssdm name="mul_ln54_1"/></StgValue>
</operation>

<operation id="1014" st_id="17" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1061 %urem_ln54_3 = urem i9 %add_ln52_2, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_3"/></StgValue>
</operation>

<operation id="1015" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="11" op_0_bw="9">
<![CDATA[
for.inc141:1062 %zext_ln54_45 = zext i9 %urem_ln54_3

]]></Node>
<StgValue><ssdm name="zext_ln54_45"/></StgValue>
</operation>

<operation id="1016" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1063 %add_ln54_261 = add i11 %mul_ln54_243, i11 %zext_ln54_45

]]></Node>
<StgValue><ssdm name="add_ln54_261"/></StgValue>
</operation>

<operation id="1017" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1064 %zext_ln54_46 = zext i11 %add_ln54_261

]]></Node>
<StgValue><ssdm name="zext_ln54_46"/></StgValue>
</operation>

<operation id="1018" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1065 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_467 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_46

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_467"/></StgValue>
</operation>

<operation id="1019" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1066 %add_ln54_262 = add i11 %mul_ln54_244, i11 %zext_ln54_45

]]></Node>
<StgValue><ssdm name="add_ln54_262"/></StgValue>
</operation>

<operation id="1020" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1067 %zext_ln54_47 = zext i11 %add_ln54_262

]]></Node>
<StgValue><ssdm name="zext_ln54_47"/></StgValue>
</operation>

<operation id="1021" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1068 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_468 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_47

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_468"/></StgValue>
</operation>

<operation id="1022" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1090 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_476 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_46

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_476"/></StgValue>
</operation>

<operation id="1023" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1091 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_477 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_47

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_477"/></StgValue>
</operation>

<operation id="1024" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1099 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_485 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_46

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_485"/></StgValue>
</operation>

<operation id="1025" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1100 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_486 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_47

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_486"/></StgValue>
</operation>

<operation id="1026" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1111 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_494 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_467

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_494"/></StgValue>
</operation>

<operation id="1027" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1112 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_495 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_476

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_495"/></StgValue>
</operation>

<operation id="1028" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1113 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_496 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_485

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_496"/></StgValue>
</operation>

<operation id="1029" st_id="17" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1122 %urem_ln54_4 = urem i9 %add_ln52_3, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_4"/></StgValue>
</operation>

<operation id="1030" st_id="17" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1183 %urem_ln54_5 = urem i9 %add_ln52_4, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_5"/></StgValue>
</operation>

<operation id="1031" st_id="17" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1244 %urem_ln54_6 = urem i9 %add_ln52_5, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_6"/></StgValue>
</operation>

<operation id="1032" st_id="17" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1305 %urem_ln54_7 = urem i9 %add_ln52_6, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_7"/></StgValue>
</operation>

<operation id="1033" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:9 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_317 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_376

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_317"/></StgValue>
</operation>

<operation id="1034" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:10 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_318 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_385

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_318"/></StgValue>
</operation>

<operation id="1035" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_319 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_394

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_319"/></StgValue>
</operation>

<operation id="1036" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit:12 %tmp_163 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_317, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_318, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_319, i2 %trunc_ln54_1

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1037" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit:13 %sext_ln54_20 = sext i12 %tmp_163

]]></Node>
<StgValue><ssdm name="sext_ln54_20"/></StgValue>
</operation>

<operation id="1038" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:29 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_323 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_438

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_323"/></StgValue>
</operation>

<operation id="1039" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:30 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_324 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_447

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_324"/></StgValue>
</operation>

<operation id="1040" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:31 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_325 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_456

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_325"/></StgValue>
</operation>

<operation id="1041" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit:32 %tmp_165 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_323, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_324, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_325, i2 %trunc_ln54_6

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1042" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit:33 %sext_ln54_24 = sext i12 %tmp_165

]]></Node>
<StgValue><ssdm name="sext_ln54_24"/></StgValue>
</operation>

<operation id="1043" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_326 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_468

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_326"/></StgValue>
</operation>

<operation id="1044" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:40 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_327 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_477

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_327"/></StgValue>
</operation>

<operation id="1045" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:41 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_328 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_486

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_328"/></StgValue>
</operation>

<operation id="1046" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.8:2 %mul_ln54_82 = mul i24 %sext_ln54_4, i24 %sext_ln36_1

]]></Node>
<StgValue><ssdm name="mul_ln54_82"/></StgValue>
</operation>

<operation id="1047" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2903" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
if.end.i.i.8:4 %shl_ln54_71 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_339, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_71"/></StgValue>
</operation>

<operation id="1048" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2904" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.8:5 %sext_ln54_162 = sext i24 %shl_ln54_71

]]></Node>
<StgValue><ssdm name="sext_ln54_162"/></StgValue>
</operation>

<operation id="1049" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.8:6 %sext_ln54_163 = sext i24 %mul_ln54_82

]]></Node>
<StgValue><ssdm name="sext_ln54_163"/></StgValue>
</operation>

<operation id="1050" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.8:7 %add_ln54_77 = add i25 %sext_ln54_162, i25 %sext_ln54_163

]]></Node>
<StgValue><ssdm name="add_ln54_77"/></StgValue>
</operation>

<operation id="1051" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.8:8 %mul_ln54_83 = mul i24 %sext_ln54_6, i24 %sext_ln36_2

]]></Node>
<StgValue><ssdm name="mul_ln54_83"/></StgValue>
</operation>

<operation id="1052" st_id="17" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.8:39 %urem_ln54_8 = urem i9 %add_ln52_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_8"/></StgValue>
</operation>

<operation id="1053" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:0 %mul_ln54_90 = mul i24 %sext_ln54_20, i24 %sext_ln36_9

]]></Node>
<StgValue><ssdm name="mul_ln54_90"/></StgValue>
</operation>

<operation id="1054" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:1 %mul_ln54_91 = mul i24 %sext_ln54_22, i24 %sext_ln36_10

]]></Node>
<StgValue><ssdm name="mul_ln54_91"/></StgValue>
</operation>

<operation id="1055" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit:2 %tmp_348 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54_90, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="1056" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit:3 %shl_ln54_79 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_348, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_79"/></StgValue>
</operation>

<operation id="1057" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:4 %sext_ln54_172 = sext i24 %shl_ln54_79

]]></Node>
<StgValue><ssdm name="sext_ln54_172"/></StgValue>
</operation>

<operation id="1058" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:5 %sext_ln54_173 = sext i24 %mul_ln54_91

]]></Node>
<StgValue><ssdm name="sext_ln54_173"/></StgValue>
</operation>

<operation id="1059" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit:6 %add_ln54_85 = add i25 %sext_ln54_172, i25 %sext_ln54_173

]]></Node>
<StgValue><ssdm name="add_ln54_85"/></StgValue>
</operation>

<operation id="1060" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:7 %mul_ln54_92 = mul i24 %sext_ln54_24, i24 %sext_ln36_11

]]></Node>
<StgValue><ssdm name="mul_ln54_92"/></StgValue>
</operation>

<operation id="1061" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3612" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.1.8:2 %mul_ln54_163 = mul i24 %sext_ln54_6, i24 %sext_ln36_1

]]></Node>
<StgValue><ssdm name="mul_ln54_163"/></StgValue>
</operation>

<operation id="1062" st_id="17" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.8:39 %urem_ln54_9 = urem i9 %add_ln52_8, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_9"/></StgValue>
</operation>

<operation id="1063" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3747" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:1 %mul_ln54_172 = mul i24 %sext_ln54_24, i24 %sext_ln36_10

]]></Node>
<StgValue><ssdm name="mul_ln54_172"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1064" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:101 %empty_303 = add i9 %empty, i9 31

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="1065" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="9">
<![CDATA[
for.body104:102 %p_cast35 = zext i9 %empty_303

]]></Node>
<StgValue><ssdm name="p_cast35"/></StgValue>
</operation>

<operation id="1066" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:103 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_33 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast35

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_33"/></StgValue>
</operation>

<operation id="1067" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:122 %empty_310 = add i9 %empty, i9 38

]]></Node>
<StgValue><ssdm name="empty_310"/></StgValue>
</operation>

<operation id="1068" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="9">
<![CDATA[
for.body104:123 %p_cast48 = zext i9 %empty_310

]]></Node>
<StgValue><ssdm name="p_cast48"/></StgValue>
</operation>

<operation id="1069" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:124 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_40 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast48

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_40"/></StgValue>
</operation>

<operation id="1070" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:282 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_114 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast35

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_114"/></StgValue>
</operation>

<operation id="1071" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:289 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_121 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast48

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_121"/></StgValue>
</operation>

<operation id="1072" st_id="18" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="9">
<![CDATA[
for.body104:383 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_198 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_19

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_198"/></StgValue>
</operation>

<operation id="1073" st_id="18" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="9">
<![CDATA[
for.body104:384 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_199 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_100

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_199"/></StgValue>
</operation>

<operation id="1074" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:385 %tmp_86 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_198, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_199, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1075" st_id="18" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="9">
<![CDATA[
for.body104:404 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_212 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_26

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_212"/></StgValue>
</operation>

<operation id="1076" st_id="18" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="9">
<![CDATA[
for.body104:405 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_213 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_107

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_213"/></StgValue>
</operation>

<operation id="1077" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:406 %tmp_93 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_212, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_213, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1078" st_id="18" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="9">
<![CDATA[
for.body104:425 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_226 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_33

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_226"/></StgValue>
</operation>

<operation id="1079" st_id="18" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="9">
<![CDATA[
for.body104:426 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_227 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_114

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_227"/></StgValue>
</operation>

<operation id="1080" st_id="18" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="9">
<![CDATA[
for.body104:446 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_240 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_40

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_240"/></StgValue>
</operation>

<operation id="1081" st_id="18" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="9">
<![CDATA[
for.body104:447 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_241 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_121

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_241"/></StgValue>
</operation>

<operation id="1082" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:108 %empty_393 = add i9 %empty_361, i9 31

]]></Node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>

<operation id="1083" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:109 %p_cast122 = zext i9 %empty_393

]]></Node>
<StgValue><ssdm name="p_cast122"/></StgValue>
</operation>

<operation id="1084" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:110 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_357 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast122

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_357"/></StgValue>
</operation>

<operation id="1085" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:129 %empty_400 = add i9 %empty_361, i9 38

]]></Node>
<StgValue><ssdm name="empty_400"/></StgValue>
</operation>

<operation id="1086" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:130 %p_cast129 = zext i9 %empty_400

]]></Node>
<StgValue><ssdm name="p_cast129"/></StgValue>
</operation>

<operation id="1087" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:131 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_364 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast129

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_364"/></StgValue>
</operation>

<operation id="1088" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:289 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_438 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast122

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_438"/></StgValue>
</operation>

<operation id="1089" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:296 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_445 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast129

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_445"/></StgValue>
</operation>

<operation id="1090" st_id="18" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:390 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_522 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_343

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_522"/></StgValue>
</operation>

<operation id="1091" st_id="18" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:391 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_523 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_424

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_523"/></StgValue>
</operation>

<operation id="1092" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:392 %tmp_86_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_522, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_523, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_86_mid1"/></StgValue>
</operation>

<operation id="1093" st_id="18" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:411 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_536 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_350

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_536"/></StgValue>
</operation>

<operation id="1094" st_id="18" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:412 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_537 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_431

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_537"/></StgValue>
</operation>

<operation id="1095" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:413 %tmp_93_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_536, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_537, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_93_mid1"/></StgValue>
</operation>

<operation id="1096" st_id="18" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:432 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_550 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_357

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_550"/></StgValue>
</operation>

<operation id="1097" st_id="18" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:433 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_551 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_438

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_551"/></StgValue>
</operation>

<operation id="1098" st_id="18" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:453 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_564 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_364

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_564"/></StgValue>
</operation>

<operation id="1099" st_id="18" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:454 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_565 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_445

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_565"/></StgValue>
</operation>

<operation id="1100" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:589 %sext_ln36_3 = sext i12 %select_ln36_5

]]></Node>
<StgValue><ssdm name="sext_ln36_3"/></StgValue>
</operation>

<operation id="1101" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:616 %select_ln36_19 = select i1 %icmp_ln39, i12 %tmp_86_mid1, i12 %tmp_86

]]></Node>
<StgValue><ssdm name="select_ln36_19"/></StgValue>
</operation>

<operation id="1102" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:630 %select_ln36_26 = select i1 %icmp_ln39, i12 %tmp_93_mid1, i12 %tmp_93

]]></Node>
<StgValue><ssdm name="select_ln36_26"/></StgValue>
</operation>

<operation id="1103" st_id="18" stage="1" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc141:801 %urem_ln40 = urem i8 %select_ln39, i8 88

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="1104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="11" op_0_bw="8">
<![CDATA[
for.inc141:802 %zext_ln54_2 = zext i8 %urem_ln40

]]></Node>
<StgValue><ssdm name="zext_ln54_2"/></StgValue>
</operation>

<operation id="1105" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:803 %add_ln54_225 = add i11 %mul_ln54_243, i11 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54_225"/></StgValue>
</operation>

<operation id="1106" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:804 %zext_ln54_3 = zext i11 %add_ln54_225

]]></Node>
<StgValue><ssdm name="zext_ln54_3"/></StgValue>
</operation>

<operation id="1107" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:805 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_341 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_3

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_341"/></StgValue>
</operation>

<operation id="1108" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:830 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_350 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_3

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_350"/></StgValue>
</operation>

<operation id="1109" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:839 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_359 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_3

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_359"/></StgValue>
</operation>

<operation id="1110" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:856 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_370 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_341

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_370"/></StgValue>
</operation>

<operation id="1111" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:857 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_371 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_350

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_371"/></StgValue>
</operation>

<operation id="1112" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:858 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_372 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_359

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_372"/></StgValue>
</operation>

<operation id="1113" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc141:924 %mul_ln54_1 = mul i24 %sext_ln54_1, i24 %sext_ln36_1

]]></Node>
<StgValue><ssdm name="mul_ln54_1"/></StgValue>
</operation>

<operation id="1114" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc141:993 %mul_ln54_2 = mul i24 %sext_ln54_4, i24 %sext_ln36_2

]]></Node>
<StgValue><ssdm name="mul_ln54_2"/></StgValue>
</operation>

<operation id="1115" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1111 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_494 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_467

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_494"/></StgValue>
</operation>

<operation id="1116" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1112 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_495 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_476

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_495"/></StgValue>
</operation>

<operation id="1117" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1113 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_496 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_485

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_496"/></StgValue>
</operation>

<operation id="1118" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
for.inc141:1114 %tmp_154 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_494, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_495, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_496, i2 %trunc_ln54_8

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1119" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:1115 %sext_ln54_8 = sext i12 %tmp_154

]]></Node>
<StgValue><ssdm name="sext_ln54_8"/></StgValue>
</operation>

<operation id="1120" st_id="18" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1122 %urem_ln54_4 = urem i9 %add_ln52_3, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_4"/></StgValue>
</operation>

<operation id="1121" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="11" op_0_bw="9">
<![CDATA[
for.inc141:1123 %zext_ln54_56 = zext i9 %urem_ln54_4

]]></Node>
<StgValue><ssdm name="zext_ln54_56"/></StgValue>
</operation>

<operation id="1122" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1124 %add_ln54_270 = add i11 %mul_ln54_243, i11 %zext_ln54_56

]]></Node>
<StgValue><ssdm name="add_ln54_270"/></StgValue>
</operation>

<operation id="1123" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1125 %zext_ln54_57 = zext i11 %add_ln54_270

]]></Node>
<StgValue><ssdm name="zext_ln54_57"/></StgValue>
</operation>

<operation id="1124" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1126 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_497 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_57

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_497"/></StgValue>
</operation>

<operation id="1125" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1151 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_506 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_57

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_506"/></StgValue>
</operation>

<operation id="1126" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1160 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_515 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_57

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_515"/></StgValue>
</operation>

<operation id="1127" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1172 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_524 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_497

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_524"/></StgValue>
</operation>

<operation id="1128" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1173 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_525 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_506

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_525"/></StgValue>
</operation>

<operation id="1129" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1174 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_526 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_515

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_526"/></StgValue>
</operation>

<operation id="1130" st_id="18" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1183 %urem_ln54_5 = urem i9 %add_ln52_4, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_5"/></StgValue>
</operation>

<operation id="1131" st_id="18" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1244 %urem_ln54_6 = urem i9 %add_ln52_5, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_6"/></StgValue>
</operation>

<operation id="1132" st_id="18" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1305 %urem_ln54_7 = urem i9 %add_ln52_6, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_7"/></StgValue>
</operation>

<operation id="1133" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:14 %mul_ln54_10 = mul i24 %sext_ln54_20, i24 %sext_ln36_10

]]></Node>
<StgValue><ssdm name="mul_ln54_10"/></StgValue>
</operation>

<operation id="1134" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_326 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_468

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_326"/></StgValue>
</operation>

<operation id="1135" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:40 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_327 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_477

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_327"/></StgValue>
</operation>

<operation id="1136" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:41 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_328 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_486

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_328"/></StgValue>
</operation>

<operation id="1137" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit:42 %tmp_166 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_326, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_327, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_328, i2 %trunc_ln54_8

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1138" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit:43 %sext_ln54_26 = sext i12 %tmp_166

]]></Node>
<StgValue><ssdm name="sext_ln54_26"/></StgValue>
</operation>

<operation id="1139" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.8:7 %add_ln54_77 = add i25 %sext_ln54_162, i25 %sext_ln54_163

]]></Node>
<StgValue><ssdm name="add_ln54_77"/></StgValue>
</operation>

<operation id="1140" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.8:8 %mul_ln54_83 = mul i24 %sext_ln54_6, i24 %sext_ln36_2

]]></Node>
<StgValue><ssdm name="mul_ln54_83"/></StgValue>
</operation>

<operation id="1141" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.8:9 %tmp_340 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_77, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="1142" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
if.end.i.i.8:10 %shl_ln54_72 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_340, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_72"/></StgValue>
</operation>

<operation id="1143" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.8:11 %sext_ln54_164 = sext i24 %mul_ln54_83

]]></Node>
<StgValue><ssdm name="sext_ln54_164"/></StgValue>
</operation>

<operation id="1144" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.8:12 %add_ln54_78 = add i25 %shl_ln54_72, i25 %sext_ln54_164

]]></Node>
<StgValue><ssdm name="add_ln54_78"/></StgValue>
</operation>

<operation id="1145" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.8:13 %mul_ln54_84 = mul i24 %sext_ln54_8, i24 %sext_ln36_3

]]></Node>
<StgValue><ssdm name="mul_ln54_84"/></StgValue>
</operation>

<operation id="1146" st_id="18" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.8:39 %urem_ln54_8 = urem i9 %add_ln52_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_8"/></StgValue>
</operation>

<operation id="1147" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit:6 %add_ln54_85 = add i25 %sext_ln54_172, i25 %sext_ln54_173

]]></Node>
<StgValue><ssdm name="add_ln54_85"/></StgValue>
</operation>

<operation id="1148" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:7 %mul_ln54_92 = mul i24 %sext_ln54_24, i24 %sext_ln36_11

]]></Node>
<StgValue><ssdm name="mul_ln54_92"/></StgValue>
</operation>

<operation id="1149" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit:8 %tmp_349 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_85, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="1150" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3612" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.1.8:2 %mul_ln54_163 = mul i24 %sext_ln54_6, i24 %sext_ln36_1

]]></Node>
<StgValue><ssdm name="mul_ln54_163"/></StgValue>
</operation>

<operation id="1151" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3614" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
if.end.i.i.1.8:4 %shl_ln54_143 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_421, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_143"/></StgValue>
</operation>

<operation id="1152" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3615" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.1.8:5 %sext_ln54_252 = sext i24 %shl_ln54_143

]]></Node>
<StgValue><ssdm name="sext_ln54_252"/></StgValue>
</operation>

<operation id="1153" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3616" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.1.8:6 %sext_ln54_253 = sext i24 %mul_ln54_163

]]></Node>
<StgValue><ssdm name="sext_ln54_253"/></StgValue>
</operation>

<operation id="1154" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3617" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.1.8:7 %add_ln54_149 = add i25 %sext_ln54_252, i25 %sext_ln54_253

]]></Node>
<StgValue><ssdm name="add_ln54_149"/></StgValue>
</operation>

<operation id="1155" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3618" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.1.8:8 %mul_ln54_164 = mul i24 %sext_ln54_8, i24 %sext_ln36_2

]]></Node>
<StgValue><ssdm name="mul_ln54_164"/></StgValue>
</operation>

<operation id="1156" st_id="18" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.8:39 %urem_ln54_9 = urem i9 %add_ln52_8, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_9"/></StgValue>
</operation>

<operation id="1157" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3746" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:0 %mul_ln54_171 = mul i24 %sext_ln54_22, i24 %sext_ln36_9

]]></Node>
<StgValue><ssdm name="mul_ln54_171"/></StgValue>
</operation>

<operation id="1158" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3747" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:1 %mul_ln54_172 = mul i24 %sext_ln54_24, i24 %sext_ln36_10

]]></Node>
<StgValue><ssdm name="mul_ln54_172"/></StgValue>
</operation>

<operation id="1159" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3748" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit:2 %tmp_430 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54_171, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="1160" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3753" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:7 %mul_ln54_173 = mul i24 %sext_ln54_26, i24 %sext_ln36_11

]]></Node>
<StgValue><ssdm name="mul_ln54_173"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1161" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:83 %empty_297 = add i9 %empty, i9 25

]]></Node>
<StgValue><ssdm name="empty_297"/></StgValue>
</operation>

<operation id="1162" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="9">
<![CDATA[
for.body104:84 %p_cast29 = zext i9 %empty_297

]]></Node>
<StgValue><ssdm name="p_cast29"/></StgValue>
</operation>

<operation id="1163" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:85 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_27 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast29

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_27"/></StgValue>
</operation>

<operation id="1164" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:104 %empty_304 = add i9 %empty, i9 32

]]></Node>
<StgValue><ssdm name="empty_304"/></StgValue>
</operation>

<operation id="1165" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="9">
<![CDATA[
for.body104:105 %p_cast36 = zext i9 %empty_304

]]></Node>
<StgValue><ssdm name="p_cast36"/></StgValue>
</operation>

<operation id="1166" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:106 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_34 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast36

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_34"/></StgValue>
</operation>

<operation id="1167" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:276 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_108 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast29

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_108"/></StgValue>
</operation>

<operation id="1168" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:283 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_115 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast36

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_115"/></StgValue>
</operation>

<operation id="1169" st_id="19" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="9">
<![CDATA[
for.body104:407 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_214 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_27

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_214"/></StgValue>
</operation>

<operation id="1170" st_id="19" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="9">
<![CDATA[
for.body104:408 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_215 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_108

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_215"/></StgValue>
</operation>

<operation id="1171" st_id="19" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="9">
<![CDATA[
for.body104:425 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_226 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_33

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_226"/></StgValue>
</operation>

<operation id="1172" st_id="19" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="9">
<![CDATA[
for.body104:426 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_227 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_114

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_227"/></StgValue>
</operation>

<operation id="1173" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:427 %tmp_100 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_226, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_227, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1174" st_id="19" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="9">
<![CDATA[
for.body104:428 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_228 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_34

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_228"/></StgValue>
</operation>

<operation id="1175" st_id="19" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="9">
<![CDATA[
for.body104:429 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_229 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_115

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_229"/></StgValue>
</operation>

<operation id="1176" st_id="19" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="9">
<![CDATA[
for.body104:446 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_240 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_40

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_240"/></StgValue>
</operation>

<operation id="1177" st_id="19" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="9">
<![CDATA[
for.body104:447 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_241 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_121

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_241"/></StgValue>
</operation>

<operation id="1178" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:448 %tmp_107 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_240, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_241, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1179" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:90 %empty_387 = add i9 %empty_361, i9 25

]]></Node>
<StgValue><ssdm name="empty_387"/></StgValue>
</operation>

<operation id="1180" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:91 %p_cast116 = zext i9 %empty_387

]]></Node>
<StgValue><ssdm name="p_cast116"/></StgValue>
</operation>

<operation id="1181" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:92 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_351 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast116

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_351"/></StgValue>
</operation>

<operation id="1182" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:111 %empty_394 = add i9 %empty_361, i9 32

]]></Node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>

<operation id="1183" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:112 %p_cast123 = zext i9 %empty_394

]]></Node>
<StgValue><ssdm name="p_cast123"/></StgValue>
</operation>

<operation id="1184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:113 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_358 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast123

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_358"/></StgValue>
</operation>

<operation id="1185" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:283 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_432 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast116

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_432"/></StgValue>
</operation>

<operation id="1186" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:290 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_439 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast123

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_439"/></StgValue>
</operation>

<operation id="1187" st_id="19" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:414 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_538 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_351

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_538"/></StgValue>
</operation>

<operation id="1188" st_id="19" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:415 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_539 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_432

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_539"/></StgValue>
</operation>

<operation id="1189" st_id="19" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:432 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_550 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_357

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_550"/></StgValue>
</operation>

<operation id="1190" st_id="19" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:433 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_551 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_438

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_551"/></StgValue>
</operation>

<operation id="1191" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:434 %tmp_100_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_550, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_551, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_100_mid1"/></StgValue>
</operation>

<operation id="1192" st_id="19" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:435 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_552 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_358

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_552"/></StgValue>
</operation>

<operation id="1193" st_id="19" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:436 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_553 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_439

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_553"/></StgValue>
</operation>

<operation id="1194" st_id="19" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:453 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_564 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_364

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_564"/></StgValue>
</operation>

<operation id="1195" st_id="19" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:454 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_565 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_445

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_565"/></StgValue>
</operation>

<operation id="1196" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:455 %tmp_107_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_564, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_565, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_107_mid1"/></StgValue>
</operation>

<operation id="1197" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:591 %sext_ln36_4 = sext i12 %select_ln36_6

]]></Node>
<StgValue><ssdm name="sext_ln36_4"/></StgValue>
</operation>

<operation id="1198" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:607 %sext_ln36_12 = sext i12 %select_ln36_14

]]></Node>
<StgValue><ssdm name="sext_ln36_12"/></StgValue>
</operation>

<operation id="1199" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:644 %select_ln36_33 = select i1 %icmp_ln39, i12 %tmp_100_mid1, i12 %tmp_100

]]></Node>
<StgValue><ssdm name="select_ln36_33"/></StgValue>
</operation>

<operation id="1200" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:658 %select_ln36_40 = select i1 %icmp_ln39, i12 %tmp_107_mid1, i12 %tmp_107

]]></Node>
<StgValue><ssdm name="select_ln36_40"/></StgValue>
</operation>

<operation id="1201" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:806 %add_ln54_226 = add i11 %mul_ln54_244, i11 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54_226"/></StgValue>
</operation>

<operation id="1202" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:807 %zext_ln54_4 = zext i11 %add_ln54_226

]]></Node>
<StgValue><ssdm name="zext_ln54_4"/></StgValue>
</operation>

<operation id="1203" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:808 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_342 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_4

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_342"/></StgValue>
</operation>

<operation id="1204" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:831 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_351 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_4

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_351"/></StgValue>
</operation>

<operation id="1205" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:840 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_360 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_4

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_360"/></StgValue>
</operation>

<operation id="1206" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:856 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_370 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_341

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_370"/></StgValue>
</operation>

<operation id="1207" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:857 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_371 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_350

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_371"/></StgValue>
</operation>

<operation id="1208" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:858 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_372 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_359

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_372"/></StgValue>
</operation>

<operation id="1209" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
for.inc141:859 %tmp_150 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_370, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_371, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_372, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1210" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:860 %sext_ln54 = sext i12 %tmp_150

]]></Node>
<StgValue><ssdm name="sext_ln54"/></StgValue>
</operation>

<operation id="1211" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc141:861 %mul_ln54 = mul i24 %sext_ln54, i24 %sext_ln36

]]></Node>
<StgValue><ssdm name="mul_ln54"/></StgValue>
</operation>

<operation id="1212" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:877 %add_ln54_236 = add i11 %mul_ln54_245, i11 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="add_ln54_236"/></StgValue>
</operation>

<operation id="1213" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:878 %zext_ln54_15 = zext i11 %add_ln54_236

]]></Node>
<StgValue><ssdm name="zext_ln54_15"/></StgValue>
</operation>

<operation id="1214" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:879 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_377 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_15

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_377"/></StgValue>
</operation>

<operation id="1215" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:900 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_386 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_15

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_386"/></StgValue>
</operation>

<operation id="1216" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:909 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_395 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_15

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_395"/></StgValue>
</operation>

<operation id="1217" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc141:924 %mul_ln54_1 = mul i24 %sext_ln54_1, i24 %sext_ln36_1

]]></Node>
<StgValue><ssdm name="mul_ln54_1"/></StgValue>
</operation>

<operation id="1218" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc141:925 %tmp_256 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="1219" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
for.inc141:926 %shl_ln5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_256, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="1220" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="25" op_0_bw="24">
<![CDATA[
for.inc141:927 %sext_ln54_2 = sext i24 %shl_ln5

]]></Node>
<StgValue><ssdm name="sext_ln54_2"/></StgValue>
</operation>

<operation id="1221" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="25" op_0_bw="24">
<![CDATA[
for.inc141:928 %sext_ln54_3 = sext i24 %mul_ln54_1

]]></Node>
<StgValue><ssdm name="sext_ln54_3"/></StgValue>
</operation>

<operation id="1222" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc141:929 %add_ln54 = add i25 %sext_ln54_2, i25 %sext_ln54_3

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="1223" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc141:993 %mul_ln54_2 = mul i24 %sext_ln54_4, i24 %sext_ln36_2

]]></Node>
<StgValue><ssdm name="mul_ln54_2"/></StgValue>
</operation>

<operation id="1224" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc141:1055 %mul_ln54_3 = mul i24 %sext_ln54_6, i24 %sext_ln36_3

]]></Node>
<StgValue><ssdm name="mul_ln54_3"/></StgValue>
</operation>

<operation id="1225" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1172 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_524 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_497

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_524"/></StgValue>
</operation>

<operation id="1226" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1173 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_525 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_506

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_525"/></StgValue>
</operation>

<operation id="1227" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1174 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_526 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_515

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_526"/></StgValue>
</operation>

<operation id="1228" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
for.inc141:1175 %tmp_155 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_524, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_525, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_526, i2 %trunc_ln54_s

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1229" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:1176 %sext_ln54_10 = sext i12 %tmp_155

]]></Node>
<StgValue><ssdm name="sext_ln54_10"/></StgValue>
</operation>

<operation id="1230" st_id="19" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1183 %urem_ln54_5 = urem i9 %add_ln52_4, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_5"/></StgValue>
</operation>

<operation id="1231" st_id="19" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1244 %urem_ln54_6 = urem i9 %add_ln52_5, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_6"/></StgValue>
</operation>

<operation id="1232" st_id="19" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1305 %urem_ln54_7 = urem i9 %add_ln52_6, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_7"/></StgValue>
</operation>

<operation id="1233" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:0 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_314 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_342

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_314"/></StgValue>
</operation>

<operation id="1234" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:1 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_315 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_351

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_315"/></StgValue>
</operation>

<operation id="1235" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:2 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_316 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_360

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_316"/></StgValue>
</operation>

<operation id="1236" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:14 %mul_ln54_10 = mul i24 %sext_ln54_20, i24 %sext_ln36_10

]]></Node>
<StgValue><ssdm name="mul_ln54_10"/></StgValue>
</operation>

<operation id="1237" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:24 %mul_ln54_11 = mul i24 %sext_ln54_22, i24 %sext_ln36_11

]]></Node>
<StgValue><ssdm name="mul_ln54_11"/></StgValue>
</operation>

<operation id="1238" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:9 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_290 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_377

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_290"/></StgValue>
</operation>

<operation id="1239" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:10 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_291 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_386

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_291"/></StgValue>
</operation>

<operation id="1240" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_292 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_395

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_292"/></StgValue>
</operation>

<operation id="1241" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.8:12 %add_ln54_78 = add i25 %shl_ln54_72, i25 %sext_ln54_164

]]></Node>
<StgValue><ssdm name="add_ln54_78"/></StgValue>
</operation>

<operation id="1242" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.8:13 %mul_ln54_84 = mul i24 %sext_ln54_8, i24 %sext_ln36_3

]]></Node>
<StgValue><ssdm name="mul_ln54_84"/></StgValue>
</operation>

<operation id="1243" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.8:14 %tmp_341 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_78, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="1244" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.8:18 %mul_ln54_85 = mul i24 %sext_ln54_10, i24 %sext_ln36_4

]]></Node>
<StgValue><ssdm name="mul_ln54_85"/></StgValue>
</operation>

<operation id="1245" st_id="19" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.8:39 %urem_ln54_8 = urem i9 %add_ln52_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_8"/></StgValue>
</operation>

<operation id="1246" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:7 %mul_ln54_92 = mul i24 %sext_ln54_24, i24 %sext_ln36_11

]]></Node>
<StgValue><ssdm name="mul_ln54_92"/></StgValue>
</operation>

<operation id="1247" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit:9 %shl_ln54_80 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_349, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_80"/></StgValue>
</operation>

<operation id="1248" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:10 %sext_ln54_174 = sext i24 %mul_ln54_92

]]></Node>
<StgValue><ssdm name="sext_ln54_174"/></StgValue>
</operation>

<operation id="1249" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit:11 %add_ln54_86 = add i25 %shl_ln54_80, i25 %sext_ln54_174

]]></Node>
<StgValue><ssdm name="add_ln54_86"/></StgValue>
</operation>

<operation id="1250" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:12 %mul_ln54_93 = mul i24 %sext_ln54_26, i24 %sext_ln36_12

]]></Node>
<StgValue><ssdm name="mul_ln54_93"/></StgValue>
</operation>

<operation id="1251" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3617" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.1.8:7 %add_ln54_149 = add i25 %sext_ln54_252, i25 %sext_ln54_253

]]></Node>
<StgValue><ssdm name="add_ln54_149"/></StgValue>
</operation>

<operation id="1252" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3618" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.1.8:8 %mul_ln54_164 = mul i24 %sext_ln54_8, i24 %sext_ln36_2

]]></Node>
<StgValue><ssdm name="mul_ln54_164"/></StgValue>
</operation>

<operation id="1253" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3619" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.1.8:9 %tmp_422 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_149, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="1254" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3623" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.1.8:13 %mul_ln54_165 = mul i24 %sext_ln54_10, i24 %sext_ln36_3

]]></Node>
<StgValue><ssdm name="mul_ln54_165"/></StgValue>
</operation>

<operation id="1255" st_id="19" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.8:39 %urem_ln54_9 = urem i9 %add_ln52_8, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_9"/></StgValue>
</operation>

<operation id="1256" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3747" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:1 %mul_ln54_172 = mul i24 %sext_ln54_24, i24 %sext_ln36_10

]]></Node>
<StgValue><ssdm name="mul_ln54_172"/></StgValue>
</operation>

<operation id="1257" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3749" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit:3 %shl_ln54_151 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_430, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_151"/></StgValue>
</operation>

<operation id="1258" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3750" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:4 %sext_ln54_262 = sext i24 %shl_ln54_151

]]></Node>
<StgValue><ssdm name="sext_ln54_262"/></StgValue>
</operation>

<operation id="1259" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3751" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:5 %sext_ln54_263 = sext i24 %mul_ln54_172

]]></Node>
<StgValue><ssdm name="sext_ln54_263"/></StgValue>
</operation>

<operation id="1260" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3752" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit:6 %add_ln54_157 = add i25 %sext_ln54_262, i25 %sext_ln54_263

]]></Node>
<StgValue><ssdm name="add_ln54_157"/></StgValue>
</operation>

<operation id="1261" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3753" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:7 %mul_ln54_173 = mul i24 %sext_ln54_26, i24 %sext_ln36_11

]]></Node>
<StgValue><ssdm name="mul_ln54_173"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1262" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:116 %empty_308 = add i9 %empty, i9 36

]]></Node>
<StgValue><ssdm name="empty_308"/></StgValue>
</operation>

<operation id="1263" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="9">
<![CDATA[
for.body104:117 %p_cast40 = zext i9 %empty_308

]]></Node>
<StgValue><ssdm name="p_cast40"/></StgValue>
</operation>

<operation id="1264" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:118 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_38 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast40

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_38"/></StgValue>
</operation>

<operation id="1265" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:125 %empty_311 = add i9 %empty, i9 39

]]></Node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>

<operation id="1266" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="9">
<![CDATA[
for.body104:126 %p_cast49 = zext i9 %empty_311

]]></Node>
<StgValue><ssdm name="p_cast49"/></StgValue>
</operation>

<operation id="1267" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:127 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_41 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast49

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_41"/></StgValue>
</operation>

<operation id="1268" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:287 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_119 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast40

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_119"/></StgValue>
</operation>

<operation id="1269" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:290 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_122 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast49

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_122"/></StgValue>
</operation>

<operation id="1270" st_id="20" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="9">
<![CDATA[
for.body104:407 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_214 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_27

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_214"/></StgValue>
</operation>

<operation id="1271" st_id="20" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="9">
<![CDATA[
for.body104:408 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_215 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_108

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_215"/></StgValue>
</operation>

<operation id="1272" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:409 %tmp_94 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_214, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_215, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1273" st_id="20" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="9">
<![CDATA[
for.body104:428 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_228 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_34

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_228"/></StgValue>
</operation>

<operation id="1274" st_id="20" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="9">
<![CDATA[
for.body104:429 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_229 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_115

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_229"/></StgValue>
</operation>

<operation id="1275" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:430 %tmp_101 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_228, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_229, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1276" st_id="20" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="12" op_0_bw="9">
<![CDATA[
for.body104:440 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_236 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_38

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_236"/></StgValue>
</operation>

<operation id="1277" st_id="20" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="12" op_0_bw="9">
<![CDATA[
for.body104:441 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_237 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_119

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_237"/></StgValue>
</operation>

<operation id="1278" st_id="20" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="9">
<![CDATA[
for.body104:449 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_242 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_41

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_242"/></StgValue>
</operation>

<operation id="1279" st_id="20" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="12" op_0_bw="9">
<![CDATA[
for.body104:450 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_243 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_122

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_243"/></StgValue>
</operation>

<operation id="1280" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:123 %empty_398 = add i9 %empty_361, i9 36

]]></Node>
<StgValue><ssdm name="empty_398"/></StgValue>
</operation>

<operation id="1281" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:124 %p_cast127 = zext i9 %empty_398

]]></Node>
<StgValue><ssdm name="p_cast127"/></StgValue>
</operation>

<operation id="1282" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:125 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_362 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast127

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_362"/></StgValue>
</operation>

<operation id="1283" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:132 %empty_401 = add i9 %empty_361, i9 39

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>

<operation id="1284" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:133 %p_cast130 = zext i9 %empty_401

]]></Node>
<StgValue><ssdm name="p_cast130"/></StgValue>
</operation>

<operation id="1285" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:134 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_365 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast130

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_365"/></StgValue>
</operation>

<operation id="1286" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:294 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_443 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast127

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_443"/></StgValue>
</operation>

<operation id="1287" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:297 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_446 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast130

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_446"/></StgValue>
</operation>

<operation id="1288" st_id="20" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:414 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_538 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_351

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_538"/></StgValue>
</operation>

<operation id="1289" st_id="20" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:415 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_539 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_432

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_539"/></StgValue>
</operation>

<operation id="1290" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:416 %tmp_94_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_538, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_539, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_94_mid1"/></StgValue>
</operation>

<operation id="1291" st_id="20" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:435 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_552 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_358

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_552"/></StgValue>
</operation>

<operation id="1292" st_id="20" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:436 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_553 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_439

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_553"/></StgValue>
</operation>

<operation id="1293" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:437 %tmp_101_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_552, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_553, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_101_mid1"/></StgValue>
</operation>

<operation id="1294" st_id="20" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:447 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_560 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_362

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_560"/></StgValue>
</operation>

<operation id="1295" st_id="20" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:448 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_561 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_443

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_561"/></StgValue>
</operation>

<operation id="1296" st_id="20" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:456 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_566 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_365

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_566"/></StgValue>
</operation>

<operation id="1297" st_id="20" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:457 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_567 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_446

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_567"/></StgValue>
</operation>

<operation id="1298" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:632 %select_ln36_27 = select i1 %icmp_ln39, i12 %tmp_94_mid1, i12 %tmp_94

]]></Node>
<StgValue><ssdm name="select_ln36_27"/></StgValue>
</operation>

<operation id="1299" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:646 %select_ln36_34 = select i1 %icmp_ln39, i12 %tmp_101_mid1, i12 %tmp_101

]]></Node>
<StgValue><ssdm name="select_ln36_34"/></StgValue>
</operation>

<operation id="1300" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc141:929 %add_ln54 = add i25 %sext_ln54_2, i25 %sext_ln54_3

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="1301" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc141:993 %mul_ln54_2 = mul i24 %sext_ln54_4, i24 %sext_ln36_2

]]></Node>
<StgValue><ssdm name="mul_ln54_2"/></StgValue>
</operation>

<operation id="1302" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc141:994 %tmp_259 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="1303" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
for.inc141:995 %shl_ln54_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_259, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_1"/></StgValue>
</operation>

<operation id="1304" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="25" op_0_bw="24">
<![CDATA[
for.inc141:996 %sext_ln54_5 = sext i24 %mul_ln54_2

]]></Node>
<StgValue><ssdm name="sext_ln54_5"/></StgValue>
</operation>

<operation id="1305" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc141:997 %add_ln54_6 = add i25 %shl_ln54_1, i25 %sext_ln54_5

]]></Node>
<StgValue><ssdm name="add_ln54_6"/></StgValue>
</operation>

<operation id="1306" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc141:1055 %mul_ln54_3 = mul i24 %sext_ln54_6, i24 %sext_ln36_3

]]></Node>
<StgValue><ssdm name="mul_ln54_3"/></StgValue>
</operation>

<operation id="1307" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc141:1116 %mul_ln54_4 = mul i24 %sext_ln54_8, i24 %sext_ln36_4

]]></Node>
<StgValue><ssdm name="mul_ln54_4"/></StgValue>
</operation>

<operation id="1308" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1127 %add_ln54_271 = add i11 %mul_ln54_244, i11 %zext_ln54_56

]]></Node>
<StgValue><ssdm name="add_ln54_271"/></StgValue>
</operation>

<operation id="1309" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1128 %zext_ln54_58 = zext i11 %add_ln54_271

]]></Node>
<StgValue><ssdm name="zext_ln54_58"/></StgValue>
</operation>

<operation id="1310" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1129 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_498 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_58

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_498"/></StgValue>
</operation>

<operation id="1311" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1152 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_507 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_58

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_507"/></StgValue>
</operation>

<operation id="1312" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1161 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_516 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_58

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_516"/></StgValue>
</operation>

<operation id="1313" st_id="20" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1183 %urem_ln54_5 = urem i9 %add_ln52_4, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_5"/></StgValue>
</operation>

<operation id="1314" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="11" op_0_bw="9">
<![CDATA[
for.inc141:1184 %zext_ln54_67 = zext i9 %urem_ln54_5

]]></Node>
<StgValue><ssdm name="zext_ln54_67"/></StgValue>
</operation>

<operation id="1315" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1185 %add_ln54_279 = add i11 %mul_ln54_243, i11 %zext_ln54_67

]]></Node>
<StgValue><ssdm name="add_ln54_279"/></StgValue>
</operation>

<operation id="1316" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1186 %zext_ln54_68 = zext i11 %add_ln54_279

]]></Node>
<StgValue><ssdm name="zext_ln54_68"/></StgValue>
</operation>

<operation id="1317" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1187 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_527 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_68

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_527"/></StgValue>
</operation>

<operation id="1318" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1212 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_536 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_68

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_536"/></StgValue>
</operation>

<operation id="1319" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1221 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_545 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_68

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_545"/></StgValue>
</operation>

<operation id="1320" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1233 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_554 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_527

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_554"/></StgValue>
</operation>

<operation id="1321" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1234 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_555 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_536

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_555"/></StgValue>
</operation>

<operation id="1322" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1235 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_556 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_545

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_556"/></StgValue>
</operation>

<operation id="1323" st_id="20" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1244 %urem_ln54_6 = urem i9 %add_ln52_5, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_6"/></StgValue>
</operation>

<operation id="1324" st_id="20" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1305 %urem_ln54_7 = urem i9 %add_ln52_6, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_7"/></StgValue>
</operation>

<operation id="1325" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:0 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_314 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_342

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_314"/></StgValue>
</operation>

<operation id="1326" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:1 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_315 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_351

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_315"/></StgValue>
</operation>

<operation id="1327" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:2 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_316 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_360

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_316"/></StgValue>
</operation>

<operation id="1328" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit:3 %tmp_162 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_314, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_315, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_316, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1329" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit:4 %sext_ln54_18 = sext i12 %tmp_162

]]></Node>
<StgValue><ssdm name="sext_ln54_18"/></StgValue>
</operation>

<operation id="1330" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:5 %mul_ln54_9 = mul i24 %sext_ln54_18, i24 %sext_ln36_9

]]></Node>
<StgValue><ssdm name="mul_ln54_9"/></StgValue>
</operation>

<operation id="1331" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit:6 %tmp_267 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54_9, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="1332" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit:7 %shl_ln54_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_267, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_8"/></StgValue>
</operation>

<operation id="1333" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:8 %sext_ln54_19 = sext i24 %shl_ln54_8

]]></Node>
<StgValue><ssdm name="sext_ln54_19"/></StgValue>
</operation>

<operation id="1334" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:14 %mul_ln54_10 = mul i24 %sext_ln54_20, i24 %sext_ln36_10

]]></Node>
<StgValue><ssdm name="mul_ln54_10"/></StgValue>
</operation>

<operation id="1335" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:15 %sext_ln54_21 = sext i24 %mul_ln54_10

]]></Node>
<StgValue><ssdm name="sext_ln54_21"/></StgValue>
</operation>

<operation id="1336" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit:16 %add_ln54_13 = add i25 %sext_ln54_19, i25 %sext_ln54_21

]]></Node>
<StgValue><ssdm name="add_ln54_13"/></StgValue>
</operation>

<operation id="1337" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:24 %mul_ln54_11 = mul i24 %sext_ln54_22, i24 %sext_ln36_11

]]></Node>
<StgValue><ssdm name="mul_ln54_11"/></StgValue>
</operation>

<operation id="1338" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:34 %mul_ln54_12 = mul i24 %sext_ln54_24, i24 %sext_ln36_12

]]></Node>
<StgValue><ssdm name="mul_ln54_12"/></StgValue>
</operation>

<operation id="1339" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:49 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_329 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_498

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_329"/></StgValue>
</operation>

<operation id="1340" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:50 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_330 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_507

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_330"/></StgValue>
</operation>

<operation id="1341" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:51 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_331 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_516

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_331"/></StgValue>
</operation>

<operation id="1342" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:9 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_290 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_377

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_290"/></StgValue>
</operation>

<operation id="1343" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:10 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_291 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_386

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_291"/></StgValue>
</operation>

<operation id="1344" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_292 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_395

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_292"/></StgValue>
</operation>

<operation id="1345" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit454:12 %tmp_174 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_290, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_291, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_292, i2 %trunc_ln54_1

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="1346" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.8:13 %mul_ln54_84 = mul i24 %sext_ln54_8, i24 %sext_ln36_3

]]></Node>
<StgValue><ssdm name="mul_ln54_84"/></StgValue>
</operation>

<operation id="1347" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
if.end.i.i.8:15 %shl_ln54_73 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_341, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_73"/></StgValue>
</operation>

<operation id="1348" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.8:16 %sext_ln54_165 = sext i24 %mul_ln54_84

]]></Node>
<StgValue><ssdm name="sext_ln54_165"/></StgValue>
</operation>

<operation id="1349" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.8:17 %add_ln54_79 = add i25 %shl_ln54_73, i25 %sext_ln54_165

]]></Node>
<StgValue><ssdm name="add_ln54_79"/></StgValue>
</operation>

<operation id="1350" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.8:18 %mul_ln54_85 = mul i24 %sext_ln54_10, i24 %sext_ln36_4

]]></Node>
<StgValue><ssdm name="mul_ln54_85"/></StgValue>
</operation>

<operation id="1351" st_id="20" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.8:39 %urem_ln54_8 = urem i9 %add_ln52_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_8"/></StgValue>
</operation>

<operation id="1352" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit:11 %add_ln54_86 = add i25 %shl_ln54_80, i25 %sext_ln54_174

]]></Node>
<StgValue><ssdm name="add_ln54_86"/></StgValue>
</operation>

<operation id="1353" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:12 %mul_ln54_93 = mul i24 %sext_ln54_26, i24 %sext_ln36_12

]]></Node>
<StgValue><ssdm name="mul_ln54_93"/></StgValue>
</operation>

<operation id="1354" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit:13 %tmp_350 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_86, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="1355" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3618" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.1.8:8 %mul_ln54_164 = mul i24 %sext_ln54_8, i24 %sext_ln36_2

]]></Node>
<StgValue><ssdm name="mul_ln54_164"/></StgValue>
</operation>

<operation id="1356" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3620" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
if.end.i.i.1.8:10 %shl_ln54_144 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_422, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_144"/></StgValue>
</operation>

<operation id="1357" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3621" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.1.8:11 %sext_ln54_254 = sext i24 %mul_ln54_164

]]></Node>
<StgValue><ssdm name="sext_ln54_254"/></StgValue>
</operation>

<operation id="1358" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3622" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.1.8:12 %add_ln54_150 = add i25 %shl_ln54_144, i25 %sext_ln54_254

]]></Node>
<StgValue><ssdm name="add_ln54_150"/></StgValue>
</operation>

<operation id="1359" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3623" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.1.8:13 %mul_ln54_165 = mul i24 %sext_ln54_10, i24 %sext_ln36_3

]]></Node>
<StgValue><ssdm name="mul_ln54_165"/></StgValue>
</operation>

<operation id="1360" st_id="20" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.8:39 %urem_ln54_9 = urem i9 %add_ln52_8, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_9"/></StgValue>
</operation>

<operation id="1361" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3752" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit:6 %add_ln54_157 = add i25 %sext_ln54_262, i25 %sext_ln54_263

]]></Node>
<StgValue><ssdm name="add_ln54_157"/></StgValue>
</operation>

<operation id="1362" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3753" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:7 %mul_ln54_173 = mul i24 %sext_ln54_26, i24 %sext_ln36_11

]]></Node>
<StgValue><ssdm name="mul_ln54_173"/></StgValue>
</operation>

<operation id="1363" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3754" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit:8 %tmp_431 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_157, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="1364" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3755" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit:9 %shl_ln54_152 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_431, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_152"/></StgValue>
</operation>

<operation id="1365" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3756" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:10 %sext_ln54_264 = sext i24 %mul_ln54_173

]]></Node>
<StgValue><ssdm name="sext_ln54_264"/></StgValue>
</operation>

<operation id="1366" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3757" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit:11 %add_ln54_158 = add i25 %shl_ln54_152, i25 %sext_ln54_264

]]></Node>
<StgValue><ssdm name="add_ln54_158"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1367" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:86 %empty_298 = add i9 %empty, i9 26

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="1368" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="9">
<![CDATA[
for.body104:87 %p_cast30 = zext i9 %empty_298

]]></Node>
<StgValue><ssdm name="p_cast30"/></StgValue>
</operation>

<operation id="1369" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:88 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_28 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast30

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_28"/></StgValue>
</operation>

<operation id="1370" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:146 %empty_318 = add i9 %empty, i9 46

]]></Node>
<StgValue><ssdm name="empty_318"/></StgValue>
</operation>

<operation id="1371" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="9">
<![CDATA[
for.body104:147 %p_cast56 = zext i9 %empty_318

]]></Node>
<StgValue><ssdm name="p_cast56"/></StgValue>
</operation>

<operation id="1372" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:148 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_48 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast56

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_48"/></StgValue>
</operation>

<operation id="1373" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:277 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_109 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast30

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_109"/></StgValue>
</operation>

<operation id="1374" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:297 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_129 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast56

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_129"/></StgValue>
</operation>

<operation id="1375" st_id="21" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="9">
<![CDATA[
for.body104:410 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_216 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_28

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_216"/></StgValue>
</operation>

<operation id="1376" st_id="21" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="9">
<![CDATA[
for.body104:411 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_217 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_109

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_217"/></StgValue>
</operation>

<operation id="1377" st_id="21" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="12" op_0_bw="9">
<![CDATA[
for.body104:440 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_236 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_38

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_236"/></StgValue>
</operation>

<operation id="1378" st_id="21" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="12" op_0_bw="9">
<![CDATA[
for.body104:441 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_237 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_119

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_237"/></StgValue>
</operation>

<operation id="1379" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:442 %tmp_105 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_236, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_237, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1380" st_id="21" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="9">
<![CDATA[
for.body104:449 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_242 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_41

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_242"/></StgValue>
</operation>

<operation id="1381" st_id="21" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="12" op_0_bw="9">
<![CDATA[
for.body104:450 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_243 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_122

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_243"/></StgValue>
</operation>

<operation id="1382" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:451 %tmp_108 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_242, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_243, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1383" st_id="21" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="12" op_0_bw="9">
<![CDATA[
for.body104:470 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_256 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_48

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_256"/></StgValue>
</operation>

<operation id="1384" st_id="21" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="12" op_0_bw="9">
<![CDATA[
for.body104:471 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_257 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_129

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_257"/></StgValue>
</operation>

<operation id="1385" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body104:578 %empty_354 = add i5 %zext_ln39, i5 3

]]></Node>
<StgValue><ssdm name="empty_354"/></StgValue>
</operation>

<operation id="1386" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:93 %empty_388 = add i9 %empty_361, i9 26

]]></Node>
<StgValue><ssdm name="empty_388"/></StgValue>
</operation>

<operation id="1387" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:94 %p_cast117 = zext i9 %empty_388

]]></Node>
<StgValue><ssdm name="p_cast117"/></StgValue>
</operation>

<operation id="1388" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:95 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_352 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast117

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_352"/></StgValue>
</operation>

<operation id="1389" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:153 %empty_408 = add i9 %empty_361, i9 46

]]></Node>
<StgValue><ssdm name="empty_408"/></StgValue>
</operation>

<operation id="1390" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:154 %p_cast137 = zext i9 %empty_408

]]></Node>
<StgValue><ssdm name="p_cast137"/></StgValue>
</operation>

<operation id="1391" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:155 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_372 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast137

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_372"/></StgValue>
</operation>

<operation id="1392" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:284 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_433 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast117

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_433"/></StgValue>
</operation>

<operation id="1393" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:304 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_453 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast137

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_453"/></StgValue>
</operation>

<operation id="1394" st_id="21" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:417 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_540 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_352

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_540"/></StgValue>
</operation>

<operation id="1395" st_id="21" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:418 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_541 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_433

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_541"/></StgValue>
</operation>

<operation id="1396" st_id="21" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:447 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_560 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_362

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_560"/></StgValue>
</operation>

<operation id="1397" st_id="21" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:448 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_561 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_443

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_561"/></StgValue>
</operation>

<operation id="1398" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:449 %tmp_105_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_560, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_561, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_105_mid1"/></StgValue>
</operation>

<operation id="1399" st_id="21" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:456 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_566 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_365

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_566"/></StgValue>
</operation>

<operation id="1400" st_id="21" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:457 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_567 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_446

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_567"/></StgValue>
</operation>

<operation id="1401" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:458 %tmp_108_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_566, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_567, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_108_mid1"/></StgValue>
</operation>

<operation id="1402" st_id="21" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:477 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_580 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_372

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_580"/></StgValue>
</operation>

<operation id="1403" st_id="21" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:478 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_581 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_453

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_581"/></StgValue>
</operation>

<operation id="1404" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:593 %sext_ln36_5 = sext i12 %select_ln36_7

]]></Node>
<StgValue><ssdm name="sext_ln36_5"/></StgValue>
</operation>

<operation id="1405" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:609 %sext_ln36_13 = sext i12 %select_ln36_15

]]></Node>
<StgValue><ssdm name="sext_ln36_13"/></StgValue>
</operation>

<operation id="1406" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:654 %select_ln36_38 = select i1 %icmp_ln39, i12 %tmp_105_mid1, i12 %tmp_105

]]></Node>
<StgValue><ssdm name="select_ln36_38"/></StgValue>
</operation>

<operation id="1407" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:660 %select_ln36_41 = select i1 %icmp_ln39, i12 %tmp_108_mid1, i12 %tmp_108

]]></Node>
<StgValue><ssdm name="select_ln36_41"/></StgValue>
</operation>

<operation id="1408" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc141:746 %select_ln36_85 = select i1 %icmp_ln39, i5 3, i5 %empty_354

]]></Node>
<StgValue><ssdm name="select_ln36_85"/></StgValue>
</operation>

<operation id="1409" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc141:773 %p_mid18 = add i5 %zext_ln39_3, i5 3

]]></Node>
<StgValue><ssdm name="p_mid18"/></StgValue>
</operation>

<operation id="1410" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc141:774 %select_ln39_12 = select i1 %and_ln36, i5 %p_mid18, i5 %select_ln36_85

]]></Node>
<StgValue><ssdm name="select_ln39_12"/></StgValue>
</operation>

<operation id="1411" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="11" op_0_bw="5">
<![CDATA[
for.inc141:775 %select_ln39_42_cast = zext i5 %select_ln39_12

]]></Node>
<StgValue><ssdm name="select_ln39_42_cast"/></StgValue>
</operation>

<operation id="1412" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:776 %mul_ln54_246 = mul i11 %select_ln39_42_cast, i11 88

]]></Node>
<StgValue><ssdm name="mul_ln54_246"/></StgValue>
</operation>

<operation id="1413" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:946 %add_ln54_245 = add i11 %mul_ln54_245, i11 %zext_ln54_23

]]></Node>
<StgValue><ssdm name="add_ln54_245"/></StgValue>
</operation>

<operation id="1414" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:947 %zext_ln54_26 = zext i11 %add_ln54_245

]]></Node>
<StgValue><ssdm name="zext_ln54_26"/></StgValue>
</operation>

<operation id="1415" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:948 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_409 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_26

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_409"/></StgValue>
</operation>

<operation id="1416" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:969 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_418 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_26

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_418"/></StgValue>
</operation>

<operation id="1417" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:978 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_427 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_26

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_427"/></StgValue>
</operation>

<operation id="1418" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc141:997 %add_ln54_6 = add i25 %shl_ln54_1, i25 %sext_ln54_5

]]></Node>
<StgValue><ssdm name="add_ln54_6"/></StgValue>
</operation>

<operation id="1419" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc141:1055 %mul_ln54_3 = mul i24 %sext_ln54_6, i24 %sext_ln36_3

]]></Node>
<StgValue><ssdm name="mul_ln54_3"/></StgValue>
</operation>

<operation id="1420" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc141:1056 %tmp_260 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_6, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="1421" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
for.inc141:1057 %shl_ln54_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_260, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_2"/></StgValue>
</operation>

<operation id="1422" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="25" op_0_bw="24">
<![CDATA[
for.inc141:1058 %sext_ln54_7 = sext i24 %mul_ln54_3

]]></Node>
<StgValue><ssdm name="sext_ln54_7"/></StgValue>
</operation>

<operation id="1423" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc141:1059 %add_ln54_7 = add i25 %shl_ln54_2, i25 %sext_ln54_7

]]></Node>
<StgValue><ssdm name="add_ln54_7"/></StgValue>
</operation>

<operation id="1424" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc141:1116 %mul_ln54_4 = mul i24 %sext_ln54_8, i24 %sext_ln36_4

]]></Node>
<StgValue><ssdm name="mul_ln54_4"/></StgValue>
</operation>

<operation id="1425" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc141:1177 %mul_ln54_5 = mul i24 %sext_ln54_10, i24 %sext_ln36_5

]]></Node>
<StgValue><ssdm name="mul_ln54_5"/></StgValue>
</operation>

<operation id="1426" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1233 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_554 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_527

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_554"/></StgValue>
</operation>

<operation id="1427" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1234 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_555 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_536

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_555"/></StgValue>
</operation>

<operation id="1428" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1235 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_556 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_545

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_556"/></StgValue>
</operation>

<operation id="1429" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
for.inc141:1236 %tmp_156 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_554, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_555, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_556, i2 %trunc_ln54_2

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1430" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:1237 %sext_ln54_12 = sext i12 %tmp_156

]]></Node>
<StgValue><ssdm name="sext_ln54_12"/></StgValue>
</operation>

<operation id="1431" st_id="21" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1244 %urem_ln54_6 = urem i9 %add_ln52_5, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_6"/></StgValue>
</operation>

<operation id="1432" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="11" op_0_bw="9">
<![CDATA[
for.inc141:1245 %zext_ln54_78 = zext i9 %urem_ln54_6

]]></Node>
<StgValue><ssdm name="zext_ln54_78"/></StgValue>
</operation>

<operation id="1433" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1246 %add_ln54_288 = add i11 %mul_ln54_243, i11 %zext_ln54_78

]]></Node>
<StgValue><ssdm name="add_ln54_288"/></StgValue>
</operation>

<operation id="1434" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1247 %zext_ln54_79 = zext i11 %add_ln54_288

]]></Node>
<StgValue><ssdm name="zext_ln54_79"/></StgValue>
</operation>

<operation id="1435" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1248 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_557 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_79

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_557"/></StgValue>
</operation>

<operation id="1436" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1273 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_566 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_79

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_566"/></StgValue>
</operation>

<operation id="1437" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1282 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_575 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_79

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_575"/></StgValue>
</operation>

<operation id="1438" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1294 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_584 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_557

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_584"/></StgValue>
</operation>

<operation id="1439" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1295 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_585 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_566

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_585"/></StgValue>
</operation>

<operation id="1440" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1296 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_586 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_575

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_586"/></StgValue>
</operation>

<operation id="1441" st_id="21" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1305 %urem_ln54_7 = urem i9 %add_ln52_6, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_7"/></StgValue>
</operation>

<operation id="1442" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit:16 %add_ln54_13 = add i25 %sext_ln54_19, i25 %sext_ln54_21

]]></Node>
<StgValue><ssdm name="add_ln54_13"/></StgValue>
</operation>

<operation id="1443" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit:17 %tmp_268 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_13, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="1444" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit:18 %shl_ln54_9 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_268, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_9"/></StgValue>
</operation>

<operation id="1445" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:24 %mul_ln54_11 = mul i24 %sext_ln54_22, i24 %sext_ln36_11

]]></Node>
<StgValue><ssdm name="mul_ln54_11"/></StgValue>
</operation>

<operation id="1446" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:25 %sext_ln54_23 = sext i24 %mul_ln54_11

]]></Node>
<StgValue><ssdm name="sext_ln54_23"/></StgValue>
</operation>

<operation id="1447" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit:26 %add_ln54_14 = add i25 %shl_ln54_9, i25 %sext_ln54_23

]]></Node>
<StgValue><ssdm name="add_ln54_14"/></StgValue>
</operation>

<operation id="1448" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:34 %mul_ln54_12 = mul i24 %sext_ln54_24, i24 %sext_ln36_12

]]></Node>
<StgValue><ssdm name="mul_ln54_12"/></StgValue>
</operation>

<operation id="1449" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:44 %mul_ln54_13 = mul i24 %sext_ln54_26, i24 %sext_ln36_13

]]></Node>
<StgValue><ssdm name="mul_ln54_13"/></StgValue>
</operation>

<operation id="1450" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:49 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_329 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_498

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_329"/></StgValue>
</operation>

<operation id="1451" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:50 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_330 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_507

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_330"/></StgValue>
</operation>

<operation id="1452" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:51 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_331 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_516

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_331"/></StgValue>
</operation>

<operation id="1453" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit:52 %tmp_167 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_329, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_330, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_331, i2 %trunc_ln54_s

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1454" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit:53 %sext_ln54_28 = sext i12 %tmp_167

]]></Node>
<StgValue><ssdm name="sext_ln54_28"/></StgValue>
</operation>

<operation id="1455" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:19 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_293 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_409

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_293"/></StgValue>
</operation>

<operation id="1456" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:20 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_294 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_418

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_294"/></StgValue>
</operation>

<operation id="1457" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:21 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_295 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_427

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_295"/></StgValue>
</operation>

<operation id="1458" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.8:17 %add_ln54_79 = add i25 %shl_ln54_73, i25 %sext_ln54_165

]]></Node>
<StgValue><ssdm name="add_ln54_79"/></StgValue>
</operation>

<operation id="1459" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.8:18 %mul_ln54_85 = mul i24 %sext_ln54_10, i24 %sext_ln36_4

]]></Node>
<StgValue><ssdm name="mul_ln54_85"/></StgValue>
</operation>

<operation id="1460" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.8:19 %tmp_342 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_79, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="1461" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
if.end.i.i.8:20 %shl_ln54_74 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_342, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_74"/></StgValue>
</operation>

<operation id="1462" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2920" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.8:21 %sext_ln54_166 = sext i24 %mul_ln54_85

]]></Node>
<StgValue><ssdm name="sext_ln54_166"/></StgValue>
</operation>

<operation id="1463" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.8:22 %add_ln54_80 = add i25 %shl_ln54_74, i25 %sext_ln54_166

]]></Node>
<StgValue><ssdm name="add_ln54_80"/></StgValue>
</operation>

<operation id="1464" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.8:23 %mul_ln54_86 = mul i24 %sext_ln54_12, i24 %sext_ln36_5

]]></Node>
<StgValue><ssdm name="mul_ln54_86"/></StgValue>
</operation>

<operation id="1465" st_id="21" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.8:39 %urem_ln54_8 = urem i9 %add_ln52_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_8"/></StgValue>
</operation>

<operation id="1466" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:12 %mul_ln54_93 = mul i24 %sext_ln54_26, i24 %sext_ln36_12

]]></Node>
<StgValue><ssdm name="mul_ln54_93"/></StgValue>
</operation>

<operation id="1467" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit:14 %shl_ln54_81 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_350, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_81"/></StgValue>
</operation>

<operation id="1468" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:15 %sext_ln54_175 = sext i24 %mul_ln54_93

]]></Node>
<StgValue><ssdm name="sext_ln54_175"/></StgValue>
</operation>

<operation id="1469" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit:16 %add_ln54_87 = add i25 %shl_ln54_81, i25 %sext_ln54_175

]]></Node>
<StgValue><ssdm name="add_ln54_87"/></StgValue>
</operation>

<operation id="1470" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3622" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.1.8:12 %add_ln54_150 = add i25 %shl_ln54_144, i25 %sext_ln54_254

]]></Node>
<StgValue><ssdm name="add_ln54_150"/></StgValue>
</operation>

<operation id="1471" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3623" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.1.8:13 %mul_ln54_165 = mul i24 %sext_ln54_10, i24 %sext_ln36_3

]]></Node>
<StgValue><ssdm name="mul_ln54_165"/></StgValue>
</operation>

<operation id="1472" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3624" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.1.8:14 %tmp_423 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_150, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="1473" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3625" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
if.end.i.i.1.8:15 %shl_ln54_145 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_423, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_145"/></StgValue>
</operation>

<operation id="1474" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3626" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.1.8:16 %sext_ln54_255 = sext i24 %mul_ln54_165

]]></Node>
<StgValue><ssdm name="sext_ln54_255"/></StgValue>
</operation>

<operation id="1475" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3627" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.1.8:17 %add_ln54_151 = add i25 %shl_ln54_145, i25 %sext_ln54_255

]]></Node>
<StgValue><ssdm name="add_ln54_151"/></StgValue>
</operation>

<operation id="1476" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3628" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.1.8:18 %mul_ln54_166 = mul i24 %sext_ln54_12, i24 %sext_ln36_4

]]></Node>
<StgValue><ssdm name="mul_ln54_166"/></StgValue>
</operation>

<operation id="1477" st_id="21" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.8:39 %urem_ln54_9 = urem i9 %add_ln52_8, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_9"/></StgValue>
</operation>

<operation id="1478" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3757" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit:11 %add_ln54_158 = add i25 %shl_ln54_152, i25 %sext_ln54_264

]]></Node>
<StgValue><ssdm name="add_ln54_158"/></StgValue>
</operation>

<operation id="1479" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3758" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:12 %mul_ln54_174 = mul i24 %sext_ln54_28, i24 %sext_ln36_12

]]></Node>
<StgValue><ssdm name="mul_ln54_174"/></StgValue>
</operation>

<operation id="1480" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3759" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit:13 %tmp_432 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_158, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1481" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:107 %empty_305 = add i9 %empty, i9 33

]]></Node>
<StgValue><ssdm name="empty_305"/></StgValue>
</operation>

<operation id="1482" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="9">
<![CDATA[
for.body104:108 %p_cast37 = zext i9 %empty_305

]]></Node>
<StgValue><ssdm name="p_cast37"/></StgValue>
</operation>

<operation id="1483" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:109 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_35 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast37

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_35"/></StgValue>
</operation>

<operation id="1484" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:128 %empty_312 = add i9 %empty, i9 40

]]></Node>
<StgValue><ssdm name="empty_312"/></StgValue>
</operation>

<operation id="1485" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="9">
<![CDATA[
for.body104:129 %p_cast50 = zext i9 %empty_312

]]></Node>
<StgValue><ssdm name="p_cast50"/></StgValue>
</operation>

<operation id="1486" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:130 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_42 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast50

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_42"/></StgValue>
</operation>

<operation id="1487" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:284 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_116 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast37

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_116"/></StgValue>
</operation>

<operation id="1488" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:291 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_123 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast50

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_123"/></StgValue>
</operation>

<operation id="1489" st_id="22" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="9">
<![CDATA[
for.body104:410 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_216 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_28

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_216"/></StgValue>
</operation>

<operation id="1490" st_id="22" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="9">
<![CDATA[
for.body104:411 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_217 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_109

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_217"/></StgValue>
</operation>

<operation id="1491" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:412 %tmp_95 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_216, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_217, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1492" st_id="22" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="9">
<![CDATA[
for.body104:431 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_230 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_35

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_230"/></StgValue>
</operation>

<operation id="1493" st_id="22" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="12" op_0_bw="9">
<![CDATA[
for.body104:432 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_231 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_116

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_231"/></StgValue>
</operation>

<operation id="1494" st_id="22" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="12" op_0_bw="9">
<![CDATA[
for.body104:452 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_244 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_42

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_244"/></StgValue>
</operation>

<operation id="1495" st_id="22" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="9">
<![CDATA[
for.body104:453 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_245 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_123

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_245"/></StgValue>
</operation>

<operation id="1496" st_id="22" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="12" op_0_bw="9">
<![CDATA[
for.body104:470 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_256 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_48

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_256"/></StgValue>
</operation>

<operation id="1497" st_id="22" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="12" op_0_bw="9">
<![CDATA[
for.body104:471 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_257 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_129

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_257"/></StgValue>
</operation>

<operation id="1498" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:472 %tmp_115 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_256, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_257, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1499" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:114 %empty_395 = add i9 %empty_361, i9 33

]]></Node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>

<operation id="1500" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:115 %p_cast124 = zext i9 %empty_395

]]></Node>
<StgValue><ssdm name="p_cast124"/></StgValue>
</operation>

<operation id="1501" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:116 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_359 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast124

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_359"/></StgValue>
</operation>

<operation id="1502" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:135 %empty_402 = add i9 %empty_361, i9 40

]]></Node>
<StgValue><ssdm name="empty_402"/></StgValue>
</operation>

<operation id="1503" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:136 %p_cast131 = zext i9 %empty_402

]]></Node>
<StgValue><ssdm name="p_cast131"/></StgValue>
</operation>

<operation id="1504" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:137 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_366 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast131

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_366"/></StgValue>
</operation>

<operation id="1505" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:291 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_440 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast124

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_440"/></StgValue>
</operation>

<operation id="1506" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:298 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_447 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast131

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_447"/></StgValue>
</operation>

<operation id="1507" st_id="22" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:417 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_540 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_352

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_540"/></StgValue>
</operation>

<operation id="1508" st_id="22" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:418 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_541 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_433

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_541"/></StgValue>
</operation>

<operation id="1509" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:419 %tmp_95_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_540, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_541, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_95_mid1"/></StgValue>
</operation>

<operation id="1510" st_id="22" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:438 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_554 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_359

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_554"/></StgValue>
</operation>

<operation id="1511" st_id="22" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:439 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_555 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_440

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_555"/></StgValue>
</operation>

<operation id="1512" st_id="22" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:459 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_568 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_366

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_568"/></StgValue>
</operation>

<operation id="1513" st_id="22" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:460 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_569 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_447

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_569"/></StgValue>
</operation>

<operation id="1514" st_id="22" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:477 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_580 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_372

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_580"/></StgValue>
</operation>

<operation id="1515" st_id="22" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:478 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_581 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_453

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_581"/></StgValue>
</operation>

<operation id="1516" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:479 %tmp_115_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_580, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_581, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_115_mid1"/></StgValue>
</operation>

<operation id="1517" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:595 %sext_ln36_6 = sext i12 %select_ln36_8

]]></Node>
<StgValue><ssdm name="sext_ln36_6"/></StgValue>
</operation>

<operation id="1518" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:621 %sext_ln36_19 = sext i12 %select_ln36_21

]]></Node>
<StgValue><ssdm name="sext_ln36_19"/></StgValue>
</operation>

<operation id="1519" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:634 %select_ln36_28 = select i1 %icmp_ln39, i12 %tmp_95_mid1, i12 %tmp_95

]]></Node>
<StgValue><ssdm name="select_ln36_28"/></StgValue>
</operation>

<operation id="1520" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:674 %select_ln36_48 = select i1 %icmp_ln39, i12 %tmp_115_mid1, i12 %tmp_115

]]></Node>
<StgValue><ssdm name="select_ln36_48"/></StgValue>
</operation>

<operation id="1521" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1008 %add_ln54_254 = add i11 %mul_ln54_245, i11 %zext_ln54_34

]]></Node>
<StgValue><ssdm name="add_ln54_254"/></StgValue>
</operation>

<operation id="1522" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1009 %zext_ln54_37 = zext i11 %add_ln54_254

]]></Node>
<StgValue><ssdm name="zext_ln54_37"/></StgValue>
</operation>

<operation id="1523" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1010 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_439 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_37

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_439"/></StgValue>
</operation>

<operation id="1524" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1031 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_448 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_37

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_448"/></StgValue>
</operation>

<operation id="1525" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1040 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_457 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_37

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_457"/></StgValue>
</operation>

<operation id="1526" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc141:1059 %add_ln54_7 = add i25 %shl_ln54_2, i25 %sext_ln54_7

]]></Node>
<StgValue><ssdm name="add_ln54_7"/></StgValue>
</operation>

<operation id="1527" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc141:1116 %mul_ln54_4 = mul i24 %sext_ln54_8, i24 %sext_ln36_4

]]></Node>
<StgValue><ssdm name="mul_ln54_4"/></StgValue>
</operation>

<operation id="1528" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc141:1117 %tmp_261 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_7, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="1529" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
for.inc141:1118 %shl_ln54_3 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_261, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_3"/></StgValue>
</operation>

<operation id="1530" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="25" op_0_bw="24">
<![CDATA[
for.inc141:1119 %sext_ln54_9 = sext i24 %mul_ln54_4

]]></Node>
<StgValue><ssdm name="sext_ln54_9"/></StgValue>
</operation>

<operation id="1531" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc141:1120 %add_ln54_8 = add i25 %shl_ln54_3, i25 %sext_ln54_9

]]></Node>
<StgValue><ssdm name="add_ln54_8"/></StgValue>
</operation>

<operation id="1532" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc141:1177 %mul_ln54_5 = mul i24 %sext_ln54_10, i24 %sext_ln36_5

]]></Node>
<StgValue><ssdm name="mul_ln54_5"/></StgValue>
</operation>

<operation id="1533" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc141:1238 %mul_ln54_6 = mul i24 %sext_ln54_12, i24 %sext_ln36_6

]]></Node>
<StgValue><ssdm name="mul_ln54_6"/></StgValue>
</operation>

<operation id="1534" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1294 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_584 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_557

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_584"/></StgValue>
</operation>

<operation id="1535" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1295 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_585 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_566

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_585"/></StgValue>
</operation>

<operation id="1536" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1296 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_586 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_575

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_586"/></StgValue>
</operation>

<operation id="1537" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
for.inc141:1297 %tmp_157 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_584, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_585, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_586, i2 %trunc_ln54_5

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="1538" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:1298 %sext_ln54_14 = sext i12 %tmp_157

]]></Node>
<StgValue><ssdm name="sext_ln54_14"/></StgValue>
</operation>

<operation id="1539" st_id="22" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:1305 %urem_ln54_7 = urem i9 %add_ln52_6, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_7"/></StgValue>
</operation>

<operation id="1540" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="11" op_0_bw="9">
<![CDATA[
for.inc141:1306 %zext_ln54_89 = zext i9 %urem_ln54_7

]]></Node>
<StgValue><ssdm name="zext_ln54_89"/></StgValue>
</operation>

<operation id="1541" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1307 %add_ln54_297 = add i11 %mul_ln54_243, i11 %zext_ln54_89

]]></Node>
<StgValue><ssdm name="add_ln54_297"/></StgValue>
</operation>

<operation id="1542" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1308 %zext_ln54_90 = zext i11 %add_ln54_297

]]></Node>
<StgValue><ssdm name="zext_ln54_90"/></StgValue>
</operation>

<operation id="1543" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1309 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_587 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_90

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_587"/></StgValue>
</operation>

<operation id="1544" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1334 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_596 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_90

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_596"/></StgValue>
</operation>

<operation id="1545" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1343 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_605 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_90

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_605"/></StgValue>
</operation>

<operation id="1546" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="19" op_0_bw="9">
<![CDATA[
for.inc141:1352 %zext_ln54_99 = zext i9 %add_ln52_6

]]></Node>
<StgValue><ssdm name="zext_ln54_99"/></StgValue>
</operation>

<operation id="1547" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc141:1353 %mul_ln54_258 = mul i19 %zext_ln54_99, i19 745

]]></Node>
<StgValue><ssdm name="mul_ln54_258"/></StgValue>
</operation>

<operation id="1548" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="2" op_0_bw="2" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc141:1354 %trunc_ln54_7 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_258, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln54_7"/></StgValue>
</operation>

<operation id="1549" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1355 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_614 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_587

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_614"/></StgValue>
</operation>

<operation id="1550" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1356 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_615 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_596

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_615"/></StgValue>
</operation>

<operation id="1551" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1357 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_616 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_605

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_616"/></StgValue>
</operation>

<operation id="1552" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit:26 %add_ln54_14 = add i25 %shl_ln54_9, i25 %sext_ln54_23

]]></Node>
<StgValue><ssdm name="add_ln54_14"/></StgValue>
</operation>

<operation id="1553" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit:27 %tmp_269 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_14, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="1554" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit:28 %shl_ln54_s = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_269, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_s"/></StgValue>
</operation>

<operation id="1555" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:34 %mul_ln54_12 = mul i24 %sext_ln54_24, i24 %sext_ln36_12

]]></Node>
<StgValue><ssdm name="mul_ln54_12"/></StgValue>
</operation>

<operation id="1556" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:35 %sext_ln54_25 = sext i24 %mul_ln54_12

]]></Node>
<StgValue><ssdm name="sext_ln54_25"/></StgValue>
</operation>

<operation id="1557" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit:36 %add_ln54_15 = add i25 %shl_ln54_s, i25 %sext_ln54_25

]]></Node>
<StgValue><ssdm name="add_ln54_15"/></StgValue>
</operation>

<operation id="1558" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:44 %mul_ln54_13 = mul i24 %sext_ln54_26, i24 %sext_ln36_13

]]></Node>
<StgValue><ssdm name="mul_ln54_13"/></StgValue>
</operation>

<operation id="1559" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:19 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_293 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_409

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_293"/></StgValue>
</operation>

<operation id="1560" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:20 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_294 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_418

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_294"/></StgValue>
</operation>

<operation id="1561" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:21 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_295 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_427

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_295"/></StgValue>
</operation>

<operation id="1562" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit454:22 %tmp_175 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_293, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_294, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_295, i2 %trunc_ln54_4

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="1563" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit454:23 %sext_ln54_40 = sext i12 %tmp_175

]]></Node>
<StgValue><ssdm name="sext_ln54_40"/></StgValue>
</operation>

<operation id="1564" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:29 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_296 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_439

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_296"/></StgValue>
</operation>

<operation id="1565" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:30 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_297 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_448

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_297"/></StgValue>
</operation>

<operation id="1566" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:31 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_298 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_457

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_298"/></StgValue>
</operation>

<operation id="1567" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.8:22 %add_ln54_80 = add i25 %shl_ln54_74, i25 %sext_ln54_166

]]></Node>
<StgValue><ssdm name="add_ln54_80"/></StgValue>
</operation>

<operation id="1568" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.8:23 %mul_ln54_86 = mul i24 %sext_ln54_12, i24 %sext_ln36_5

]]></Node>
<StgValue><ssdm name="mul_ln54_86"/></StgValue>
</operation>

<operation id="1569" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.8:24 %tmp_343 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_80, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="1570" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.8:28 %mul_ln54_87 = mul i24 %sext_ln54_14, i24 %sext_ln36_6

]]></Node>
<StgValue><ssdm name="mul_ln54_87"/></StgValue>
</operation>

<operation id="1571" st_id="22" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.8:39 %urem_ln54_8 = urem i9 %add_ln52_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_8"/></StgValue>
</operation>

<operation id="1572" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit:16 %add_ln54_87 = add i25 %shl_ln54_81, i25 %sext_ln54_175

]]></Node>
<StgValue><ssdm name="add_ln54_87"/></StgValue>
</operation>

<operation id="1573" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:17 %mul_ln54_94 = mul i24 %sext_ln54_28, i24 %sext_ln36_13

]]></Node>
<StgValue><ssdm name="mul_ln54_94"/></StgValue>
</operation>

<operation id="1574" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit:18 %tmp_351 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_87, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="1575" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:1 %mul_ln54_100 = mul i24 %sext_ln54_40, i24 %sext_ln36_19

]]></Node>
<StgValue><ssdm name="mul_ln54_100"/></StgValue>
</operation>

<operation id="1576" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3627" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.1.8:17 %add_ln54_151 = add i25 %shl_ln54_145, i25 %sext_ln54_255

]]></Node>
<StgValue><ssdm name="add_ln54_151"/></StgValue>
</operation>

<operation id="1577" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3628" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.1.8:18 %mul_ln54_166 = mul i24 %sext_ln54_12, i24 %sext_ln36_4

]]></Node>
<StgValue><ssdm name="mul_ln54_166"/></StgValue>
</operation>

<operation id="1578" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3629" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.1.8:19 %tmp_424 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_151, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="1579" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3633" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.1.8:23 %mul_ln54_167 = mul i24 %sext_ln54_14, i24 %sext_ln36_5

]]></Node>
<StgValue><ssdm name="mul_ln54_167"/></StgValue>
</operation>

<operation id="1580" st_id="22" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.8:39 %urem_ln54_9 = urem i9 %add_ln52_8, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_9"/></StgValue>
</operation>

<operation id="1581" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3758" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:12 %mul_ln54_174 = mul i24 %sext_ln54_28, i24 %sext_ln36_12

]]></Node>
<StgValue><ssdm name="mul_ln54_174"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1582" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:110 %empty_306 = add i9 %empty, i9 34

]]></Node>
<StgValue><ssdm name="empty_306"/></StgValue>
</operation>

<operation id="1583" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="9">
<![CDATA[
for.body104:111 %p_cast38 = zext i9 %empty_306

]]></Node>
<StgValue><ssdm name="p_cast38"/></StgValue>
</operation>

<operation id="1584" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:112 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_36 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast38

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_36"/></StgValue>
</operation>

<operation id="1585" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:149 %empty_319 = add i9 %empty, i9 47

]]></Node>
<StgValue><ssdm name="empty_319"/></StgValue>
</operation>

<operation id="1586" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="9">
<![CDATA[
for.body104:150 %p_cast57 = zext i9 %empty_319

]]></Node>
<StgValue><ssdm name="p_cast57"/></StgValue>
</operation>

<operation id="1587" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:151 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_49 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast57

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_49"/></StgValue>
</operation>

<operation id="1588" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:285 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_117 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast38

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_117"/></StgValue>
</operation>

<operation id="1589" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:298 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_130 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast57

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_130"/></StgValue>
</operation>

<operation id="1590" st_id="23" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="9">
<![CDATA[
for.body104:431 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_230 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_35

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_230"/></StgValue>
</operation>

<operation id="1591" st_id="23" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="12" op_0_bw="9">
<![CDATA[
for.body104:432 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_231 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_116

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_231"/></StgValue>
</operation>

<operation id="1592" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:433 %tmp_102 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_230, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_231, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1593" st_id="23" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="12" op_0_bw="9">
<![CDATA[
for.body104:434 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_232 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_36

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_232"/></StgValue>
</operation>

<operation id="1594" st_id="23" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="12" op_0_bw="9">
<![CDATA[
for.body104:435 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_233 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_117

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_233"/></StgValue>
</operation>

<operation id="1595" st_id="23" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="12" op_0_bw="9">
<![CDATA[
for.body104:452 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_244 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_42

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_244"/></StgValue>
</operation>

<operation id="1596" st_id="23" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="9">
<![CDATA[
for.body104:453 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_245 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_123

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_245"/></StgValue>
</operation>

<operation id="1597" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:454 %tmp_109 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_244, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_245, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1598" st_id="23" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="12" op_0_bw="9">
<![CDATA[
for.body104:473 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_258 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_49

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_258"/></StgValue>
</operation>

<operation id="1599" st_id="23" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="12" op_0_bw="9">
<![CDATA[
for.body104:474 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_259 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_130

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_259"/></StgValue>
</operation>

<operation id="1600" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:117 %empty_396 = add i9 %empty_361, i9 34

]]></Node>
<StgValue><ssdm name="empty_396"/></StgValue>
</operation>

<operation id="1601" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:118 %p_cast125 = zext i9 %empty_396

]]></Node>
<StgValue><ssdm name="p_cast125"/></StgValue>
</operation>

<operation id="1602" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:119 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_360 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast125

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_360"/></StgValue>
</operation>

<operation id="1603" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:156 %empty_409 = add i9 %empty_361, i9 47

]]></Node>
<StgValue><ssdm name="empty_409"/></StgValue>
</operation>

<operation id="1604" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:157 %p_cast138 = zext i9 %empty_409

]]></Node>
<StgValue><ssdm name="p_cast138"/></StgValue>
</operation>

<operation id="1605" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:158 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_373 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast138

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_373"/></StgValue>
</operation>

<operation id="1606" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:292 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_441 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast125

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_441"/></StgValue>
</operation>

<operation id="1607" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:305 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_454 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast138

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_454"/></StgValue>
</operation>

<operation id="1608" st_id="23" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:438 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_554 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_359

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_554"/></StgValue>
</operation>

<operation id="1609" st_id="23" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:439 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_555 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_440

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_555"/></StgValue>
</operation>

<operation id="1610" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:440 %tmp_102_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_554, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_555, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_102_mid1"/></StgValue>
</operation>

<operation id="1611" st_id="23" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:441 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_556 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_360

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_556"/></StgValue>
</operation>

<operation id="1612" st_id="23" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:442 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_557 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_441

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_557"/></StgValue>
</operation>

<operation id="1613" st_id="23" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:459 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_568 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_366

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_568"/></StgValue>
</operation>

<operation id="1614" st_id="23" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:460 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_569 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_447

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_569"/></StgValue>
</operation>

<operation id="1615" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:461 %tmp_109_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_568, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_569, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_109_mid1"/></StgValue>
</operation>

<operation id="1616" st_id="23" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:480 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_582 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_373

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_582"/></StgValue>
</operation>

<operation id="1617" st_id="23" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:481 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_583 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_454

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_583"/></StgValue>
</operation>

<operation id="1618" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:597 %sext_ln36_7 = sext i12 %select_ln36_9

]]></Node>
<StgValue><ssdm name="sext_ln36_7"/></StgValue>
</operation>

<operation id="1619" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:611 %sext_ln36_14 = sext i12 %select_ln36_16

]]></Node>
<StgValue><ssdm name="sext_ln36_14"/></StgValue>
</operation>

<operation id="1620" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:623 %sext_ln36_20 = sext i12 %select_ln36_22

]]></Node>
<StgValue><ssdm name="sext_ln36_20"/></StgValue>
</operation>

<operation id="1621" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:648 %select_ln36_35 = select i1 %icmp_ln39, i12 %tmp_102_mid1, i12 %tmp_102

]]></Node>
<StgValue><ssdm name="select_ln36_35"/></StgValue>
</operation>

<operation id="1622" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:662 %select_ln36_42 = select i1 %icmp_ln39, i12 %tmp_109_mid1, i12 %tmp_109

]]></Node>
<StgValue><ssdm name="select_ln36_42"/></StgValue>
</operation>

<operation id="1623" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1069 %add_ln54_263 = add i11 %mul_ln54_245, i11 %zext_ln54_45

]]></Node>
<StgValue><ssdm name="add_ln54_263"/></StgValue>
</operation>

<operation id="1624" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1070 %zext_ln54_48 = zext i11 %add_ln54_263

]]></Node>
<StgValue><ssdm name="zext_ln54_48"/></StgValue>
</operation>

<operation id="1625" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1071 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_469 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_48

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_469"/></StgValue>
</operation>

<operation id="1626" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1092 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_478 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_48

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_478"/></StgValue>
</operation>

<operation id="1627" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1101 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_487 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_48

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_487"/></StgValue>
</operation>

<operation id="1628" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc141:1120 %add_ln54_8 = add i25 %shl_ln54_3, i25 %sext_ln54_9

]]></Node>
<StgValue><ssdm name="add_ln54_8"/></StgValue>
</operation>

<operation id="1629" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc141:1177 %mul_ln54_5 = mul i24 %sext_ln54_10, i24 %sext_ln36_5

]]></Node>
<StgValue><ssdm name="mul_ln54_5"/></StgValue>
</operation>

<operation id="1630" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc141:1178 %tmp_262 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_8, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="1631" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
for.inc141:1179 %shl_ln54_4 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_262, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_4"/></StgValue>
</operation>

<operation id="1632" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="25" op_0_bw="24">
<![CDATA[
for.inc141:1180 %sext_ln54_11 = sext i24 %mul_ln54_5

]]></Node>
<StgValue><ssdm name="sext_ln54_11"/></StgValue>
</operation>

<operation id="1633" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc141:1181 %add_ln54_9 = add i25 %shl_ln54_4, i25 %sext_ln54_11

]]></Node>
<StgValue><ssdm name="add_ln54_9"/></StgValue>
</operation>

<operation id="1634" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1188 %add_ln54_280 = add i11 %mul_ln54_244, i11 %zext_ln54_67

]]></Node>
<StgValue><ssdm name="add_ln54_280"/></StgValue>
</operation>

<operation id="1635" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1189 %zext_ln54_69 = zext i11 %add_ln54_280

]]></Node>
<StgValue><ssdm name="zext_ln54_69"/></StgValue>
</operation>

<operation id="1636" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1190 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_528 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_69

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_528"/></StgValue>
</operation>

<operation id="1637" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1213 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_537 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_69

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_537"/></StgValue>
</operation>

<operation id="1638" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1222 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_546 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_69

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_546"/></StgValue>
</operation>

<operation id="1639" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc141:1238 %mul_ln54_6 = mul i24 %sext_ln54_12, i24 %sext_ln36_6

]]></Node>
<StgValue><ssdm name="mul_ln54_6"/></StgValue>
</operation>

<operation id="1640" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc141:1299 %mul_ln54_7 = mul i24 %sext_ln54_14, i24 %sext_ln36_7

]]></Node>
<StgValue><ssdm name="mul_ln54_7"/></StgValue>
</operation>

<operation id="1641" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1355 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_614 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_587

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_614"/></StgValue>
</operation>

<operation id="1642" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1356 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_615 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_596

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_615"/></StgValue>
</operation>

<operation id="1643" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="12" op_0_bw="11">
<![CDATA[
for.inc141:1357 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_616 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_605

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_616"/></StgValue>
</operation>

<operation id="1644" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
for.inc141:1358 %tmp_158 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_614, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_615, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_616, i2 %trunc_ln54_7

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1645" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:1359 %sext_ln54_16 = sext i12 %tmp_158

]]></Node>
<StgValue><ssdm name="sext_ln54_16"/></StgValue>
</operation>

<operation id="1646" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit:36 %add_ln54_15 = add i25 %shl_ln54_s, i25 %sext_ln54_25

]]></Node>
<StgValue><ssdm name="add_ln54_15"/></StgValue>
</operation>

<operation id="1647" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit:37 %tmp_270 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_15, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="1648" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit:38 %shl_ln54_10 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_270, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_10"/></StgValue>
</operation>

<operation id="1649" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:44 %mul_ln54_13 = mul i24 %sext_ln54_26, i24 %sext_ln36_13

]]></Node>
<StgValue><ssdm name="mul_ln54_13"/></StgValue>
</operation>

<operation id="1650" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:45 %sext_ln54_27 = sext i24 %mul_ln54_13

]]></Node>
<StgValue><ssdm name="sext_ln54_27"/></StgValue>
</operation>

<operation id="1651" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit:46 %add_ln54_16 = add i25 %shl_ln54_10, i25 %sext_ln54_27

]]></Node>
<StgValue><ssdm name="add_ln54_16"/></StgValue>
</operation>

<operation id="1652" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:54 %mul_ln54_14 = mul i24 %sext_ln54_28, i24 %sext_ln36_14

]]></Node>
<StgValue><ssdm name="mul_ln54_14"/></StgValue>
</operation>

<operation id="1653" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:59 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_332 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_528

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_332"/></StgValue>
</operation>

<operation id="1654" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:60 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_333 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_537

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_333"/></StgValue>
</operation>

<operation id="1655" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:61 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_334 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_546

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_334"/></StgValue>
</operation>

<operation id="1656" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit454:13 %sext_ln54_38 = sext i12 %tmp_174

]]></Node>
<StgValue><ssdm name="sext_ln54_38"/></StgValue>
</operation>

<operation id="1657" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:14 %mul_ln54_19 = mul i24 %sext_ln54_38, i24 %sext_ln36_19

]]></Node>
<StgValue><ssdm name="mul_ln54_19"/></StgValue>
</operation>

<operation id="1658" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:29 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_296 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_439

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_296"/></StgValue>
</operation>

<operation id="1659" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:30 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_297 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_448

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_297"/></StgValue>
</operation>

<operation id="1660" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:31 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_298 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_457

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_298"/></StgValue>
</operation>

<operation id="1661" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit454:32 %tmp_176 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_296, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_297, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_298, i2 %trunc_ln54_6

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="1662" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit454:33 %sext_ln54_42 = sext i12 %tmp_176

]]></Node>
<StgValue><ssdm name="sext_ln54_42"/></StgValue>
</operation>

<operation id="1663" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_299 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_469

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_299"/></StgValue>
</operation>

<operation id="1664" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:40 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_300 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_478

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_300"/></StgValue>
</operation>

<operation id="1665" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:41 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_301 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_487

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_301"/></StgValue>
</operation>

<operation id="1666" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.8:23 %mul_ln54_86 = mul i24 %sext_ln54_12, i24 %sext_ln36_5

]]></Node>
<StgValue><ssdm name="mul_ln54_86"/></StgValue>
</operation>

<operation id="1667" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
if.end.i.i.8:25 %shl_ln54_75 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_343, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_75"/></StgValue>
</operation>

<operation id="1668" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2925" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.8:26 %sext_ln54_167 = sext i24 %mul_ln54_86

]]></Node>
<StgValue><ssdm name="sext_ln54_167"/></StgValue>
</operation>

<operation id="1669" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.8:27 %add_ln54_81 = add i25 %shl_ln54_75, i25 %sext_ln54_167

]]></Node>
<StgValue><ssdm name="add_ln54_81"/></StgValue>
</operation>

<operation id="1670" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.8:28 %mul_ln54_87 = mul i24 %sext_ln54_14, i24 %sext_ln36_6

]]></Node>
<StgValue><ssdm name="mul_ln54_87"/></StgValue>
</operation>

<operation id="1671" st_id="23" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.8:39 %urem_ln54_8 = urem i9 %add_ln52_7, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_8"/></StgValue>
</operation>

<operation id="1672" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2985" bw="19" op_0_bw="9">
<![CDATA[
if.end.i.i.8:86 %zext_ln54_110 = zext i9 %add_ln52_7

]]></Node>
<StgValue><ssdm name="zext_ln54_110"/></StgValue>
</operation>

<operation id="1673" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
if.end.i.i.8:87 %mul_ln54_259 = mul i19 %zext_ln54_110, i19 745

]]></Node>
<StgValue><ssdm name="mul_ln54_259"/></StgValue>
</operation>

<operation id="1674" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="2" op_0_bw="2" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.8:88 %trunc_ln54_9 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_259, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln54_9"/></StgValue>
</operation>

<operation id="1675" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:17 %mul_ln54_94 = mul i24 %sext_ln54_28, i24 %sext_ln36_13

]]></Node>
<StgValue><ssdm name="mul_ln54_94"/></StgValue>
</operation>

<operation id="1676" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:1 %mul_ln54_100 = mul i24 %sext_ln54_40, i24 %sext_ln36_19

]]></Node>
<StgValue><ssdm name="mul_ln54_100"/></StgValue>
</operation>

<operation id="1677" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:7 %mul_ln54_101 = mul i24 %sext_ln54_42, i24 %sext_ln36_20

]]></Node>
<StgValue><ssdm name="mul_ln54_101"/></StgValue>
</operation>

<operation id="1678" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3628" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.1.8:18 %mul_ln54_166 = mul i24 %sext_ln54_12, i24 %sext_ln36_4

]]></Node>
<StgValue><ssdm name="mul_ln54_166"/></StgValue>
</operation>

<operation id="1679" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3630" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
if.end.i.i.1.8:20 %shl_ln54_146 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_424, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_146"/></StgValue>
</operation>

<operation id="1680" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3631" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.1.8:21 %sext_ln54_256 = sext i24 %mul_ln54_166

]]></Node>
<StgValue><ssdm name="sext_ln54_256"/></StgValue>
</operation>

<operation id="1681" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3632" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.1.8:22 %add_ln54_152 = add i25 %shl_ln54_146, i25 %sext_ln54_256

]]></Node>
<StgValue><ssdm name="add_ln54_152"/></StgValue>
</operation>

<operation id="1682" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3633" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.1.8:23 %mul_ln54_167 = mul i24 %sext_ln54_14, i24 %sext_ln36_5

]]></Node>
<StgValue><ssdm name="mul_ln54_167"/></StgValue>
</operation>

<operation id="1683" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3638" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.1.8:28 %mul_ln54_168 = mul i24 %sext_ln54_16, i24 %sext_ln36_6

]]></Node>
<StgValue><ssdm name="mul_ln54_168"/></StgValue>
</operation>

<operation id="1684" st_id="23" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.8:39 %urem_ln54_9 = urem i9 %add_ln52_8, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_9"/></StgValue>
</operation>

<operation id="1685" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3758" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:12 %mul_ln54_174 = mul i24 %sext_ln54_28, i24 %sext_ln36_12

]]></Node>
<StgValue><ssdm name="mul_ln54_174"/></StgValue>
</operation>

<operation id="1686" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3760" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit:14 %shl_ln54_153 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_432, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_153"/></StgValue>
</operation>

<operation id="1687" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3761" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:15 %sext_ln54_265 = sext i24 %mul_ln54_174

]]></Node>
<StgValue><ssdm name="sext_ln54_265"/></StgValue>
</operation>

<operation id="1688" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3762" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit:16 %add_ln54_159 = add i25 %shl_ln54_153, i25 %sext_ln54_265

]]></Node>
<StgValue><ssdm name="add_ln54_159"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1689" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:131 %empty_313 = add i9 %empty, i9 41

]]></Node>
<StgValue><ssdm name="empty_313"/></StgValue>
</operation>

<operation id="1690" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="9">
<![CDATA[
for.body104:132 %p_cast51 = zext i9 %empty_313

]]></Node>
<StgValue><ssdm name="p_cast51"/></StgValue>
</operation>

<operation id="1691" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:133 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_43 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast51

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_43"/></StgValue>
</operation>

<operation id="1692" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:143 %empty_317 = add i9 %empty, i9 45

]]></Node>
<StgValue><ssdm name="empty_317"/></StgValue>
</operation>

<operation id="1693" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="9">
<![CDATA[
for.body104:144 %p_cast55 = zext i9 %empty_317

]]></Node>
<StgValue><ssdm name="p_cast55"/></StgValue>
</operation>

<operation id="1694" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:145 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_47 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast55

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_47"/></StgValue>
</operation>

<operation id="1695" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:292 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_124 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast51

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_124"/></StgValue>
</operation>

<operation id="1696" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:296 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_128 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast55

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_128"/></StgValue>
</operation>

<operation id="1697" st_id="24" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="12" op_0_bw="9">
<![CDATA[
for.body104:434 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_232 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_36

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_232"/></StgValue>
</operation>

<operation id="1698" st_id="24" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="12" op_0_bw="9">
<![CDATA[
for.body104:435 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_233 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_117

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_233"/></StgValue>
</operation>

<operation id="1699" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:436 %tmp_103 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_232, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_233, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1700" st_id="24" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="12" op_0_bw="9">
<![CDATA[
for.body104:455 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_246 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_43

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_246"/></StgValue>
</operation>

<operation id="1701" st_id="24" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="12" op_0_bw="9">
<![CDATA[
for.body104:456 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_247 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_124

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_247"/></StgValue>
</operation>

<operation id="1702" st_id="24" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="12" op_0_bw="9">
<![CDATA[
for.body104:467 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_254 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_47

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_254"/></StgValue>
</operation>

<operation id="1703" st_id="24" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="12" op_0_bw="9">
<![CDATA[
for.body104:468 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_255 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_128

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_255"/></StgValue>
</operation>

<operation id="1704" st_id="24" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="12" op_0_bw="9">
<![CDATA[
for.body104:473 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_258 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_49

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_258"/></StgValue>
</operation>

<operation id="1705" st_id="24" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="12" op_0_bw="9">
<![CDATA[
for.body104:474 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_259 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_130

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_259"/></StgValue>
</operation>

<operation id="1706" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:475 %tmp_116 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_258, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_259, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1707" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:138 %empty_403 = add i9 %empty_361, i9 41

]]></Node>
<StgValue><ssdm name="empty_403"/></StgValue>
</operation>

<operation id="1708" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:139 %p_cast132 = zext i9 %empty_403

]]></Node>
<StgValue><ssdm name="p_cast132"/></StgValue>
</operation>

<operation id="1709" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:140 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_367 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast132

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_367"/></StgValue>
</operation>

<operation id="1710" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:150 %empty_407 = add i9 %empty_361, i9 45

]]></Node>
<StgValue><ssdm name="empty_407"/></StgValue>
</operation>

<operation id="1711" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:151 %p_cast136 = zext i9 %empty_407

]]></Node>
<StgValue><ssdm name="p_cast136"/></StgValue>
</operation>

<operation id="1712" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:152 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_371 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast136

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_371"/></StgValue>
</operation>

<operation id="1713" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:299 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_448 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast132

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_448"/></StgValue>
</operation>

<operation id="1714" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:303 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_452 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast136

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_452"/></StgValue>
</operation>

<operation id="1715" st_id="24" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:441 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_556 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_360

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_556"/></StgValue>
</operation>

<operation id="1716" st_id="24" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:442 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_557 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_441

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_557"/></StgValue>
</operation>

<operation id="1717" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:443 %tmp_103_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_556, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_557, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_103_mid1"/></StgValue>
</operation>

<operation id="1718" st_id="24" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:462 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_570 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_367

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_570"/></StgValue>
</operation>

<operation id="1719" st_id="24" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:463 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_571 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_448

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_571"/></StgValue>
</operation>

<operation id="1720" st_id="24" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:474 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_578 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_371

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_578"/></StgValue>
</operation>

<operation id="1721" st_id="24" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:475 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_579 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_452

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_579"/></StgValue>
</operation>

<operation id="1722" st_id="24" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:480 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_582 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_373

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_582"/></StgValue>
</operation>

<operation id="1723" st_id="24" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:481 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_583 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_454

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_583"/></StgValue>
</operation>

<operation id="1724" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:482 %tmp_116_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_582, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_583, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_116_mid1"/></StgValue>
</operation>

<operation id="1725" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:619 %sext_ln36_18 = sext i12 %select_ln36_20

]]></Node>
<StgValue><ssdm name="sext_ln36_18"/></StgValue>
</operation>

<operation id="1726" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:625 %sext_ln36_21 = sext i12 %select_ln36_23

]]></Node>
<StgValue><ssdm name="sext_ln36_21"/></StgValue>
</operation>

<operation id="1727" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:650 %select_ln36_36 = select i1 %icmp_ln39, i12 %tmp_103_mid1, i12 %tmp_103

]]></Node>
<StgValue><ssdm name="select_ln36_36"/></StgValue>
</operation>

<operation id="1728" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:676 %select_ln36_49 = select i1 %icmp_ln39, i12 %tmp_116_mid1, i12 %tmp_116

]]></Node>
<StgValue><ssdm name="select_ln36_49"/></StgValue>
</operation>

<operation id="1729" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:809 %add_ln54_227 = add i11 %mul_ln54_245, i11 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54_227"/></StgValue>
</operation>

<operation id="1730" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:810 %zext_ln54_5 = zext i11 %add_ln54_227

]]></Node>
<StgValue><ssdm name="zext_ln54_5"/></StgValue>
</operation>

<operation id="1731" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:811 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_343 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_5

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_343"/></StgValue>
</operation>

<operation id="1732" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:832 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_352 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_5

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_352"/></StgValue>
</operation>

<operation id="1733" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:841 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_361 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_5

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_361"/></StgValue>
</operation>

<operation id="1734" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:880 %add_ln54_237 = add i11 %mul_ln54_246, i11 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="add_ln54_237"/></StgValue>
</operation>

<operation id="1735" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:881 %zext_ln54_16 = zext i11 %add_ln54_237

]]></Node>
<StgValue><ssdm name="zext_ln54_16"/></StgValue>
</operation>

<operation id="1736" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:882 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_378 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_16

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_378"/></StgValue>
</operation>

<operation id="1737" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:901 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_387 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_16

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_387"/></StgValue>
</operation>

<operation id="1738" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:910 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_396 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_16

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_396"/></StgValue>
</operation>

<operation id="1739" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc141:1181 %add_ln54_9 = add i25 %shl_ln54_4, i25 %sext_ln54_11

]]></Node>
<StgValue><ssdm name="add_ln54_9"/></StgValue>
</operation>

<operation id="1740" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc141:1238 %mul_ln54_6 = mul i24 %sext_ln54_12, i24 %sext_ln36_6

]]></Node>
<StgValue><ssdm name="mul_ln54_6"/></StgValue>
</operation>

<operation id="1741" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc141:1239 %tmp_263 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_9, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="1742" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
for.inc141:1240 %shl_ln54_5 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_263, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_5"/></StgValue>
</operation>

<operation id="1743" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="25" op_0_bw="24">
<![CDATA[
for.inc141:1241 %sext_ln54_13 = sext i24 %mul_ln54_6

]]></Node>
<StgValue><ssdm name="sext_ln54_13"/></StgValue>
</operation>

<operation id="1744" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc141:1242 %add_ln54_10 = add i25 %shl_ln54_5, i25 %sext_ln54_13

]]></Node>
<StgValue><ssdm name="add_ln54_10"/></StgValue>
</operation>

<operation id="1745" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc141:1299 %mul_ln54_7 = mul i24 %sext_ln54_14, i24 %sext_ln36_7

]]></Node>
<StgValue><ssdm name="mul_ln54_7"/></StgValue>
</operation>

<operation id="1746" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit:46 %add_ln54_16 = add i25 %shl_ln54_10, i25 %sext_ln54_27

]]></Node>
<StgValue><ssdm name="add_ln54_16"/></StgValue>
</operation>

<operation id="1747" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit:47 %tmp_271 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_16, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="1748" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:54 %mul_ln54_14 = mul i24 %sext_ln54_28, i24 %sext_ln36_14

]]></Node>
<StgValue><ssdm name="mul_ln54_14"/></StgValue>
</operation>

<operation id="1749" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:59 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_332 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_528

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_332"/></StgValue>
</operation>

<operation id="1750" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:60 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_333 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_537

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_333"/></StgValue>
</operation>

<operation id="1751" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:61 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_334 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_546

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_334"/></StgValue>
</operation>

<operation id="1752" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit:62 %tmp_168 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_332, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_333, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_334, i2 %trunc_ln54_2

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1753" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit:63 %sext_ln54_30 = sext i12 %tmp_168

]]></Node>
<StgValue><ssdm name="sext_ln54_30"/></StgValue>
</operation>

<operation id="1754" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:0 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_287 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_343

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_287"/></StgValue>
</operation>

<operation id="1755" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:1 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_288 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_352

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_288"/></StgValue>
</operation>

<operation id="1756" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:2 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_289 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_361

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_289"/></StgValue>
</operation>

<operation id="1757" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:14 %mul_ln54_19 = mul i24 %sext_ln54_38, i24 %sext_ln36_19

]]></Node>
<StgValue><ssdm name="mul_ln54_19"/></StgValue>
</operation>

<operation id="1758" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:24 %mul_ln54_20 = mul i24 %sext_ln54_40, i24 %sext_ln36_20

]]></Node>
<StgValue><ssdm name="mul_ln54_20"/></StgValue>
</operation>

<operation id="1759" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_299 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_469

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_299"/></StgValue>
</operation>

<operation id="1760" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:40 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_300 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_478

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_300"/></StgValue>
</operation>

<operation id="1761" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:41 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_301 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_487

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_301"/></StgValue>
</operation>

<operation id="1762" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit454:42 %tmp_177 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_299, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_300, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_301, i2 %trunc_ln54_8

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="1763" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit454:43 %sext_ln54_44 = sext i12 %tmp_177

]]></Node>
<StgValue><ssdm name="sext_ln54_44"/></StgValue>
</operation>

<operation id="1764" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:9 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_263 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_378

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_263"/></StgValue>
</operation>

<operation id="1765" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:10 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_264 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_387

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_264"/></StgValue>
</operation>

<operation id="1766" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_265 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_396

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_265"/></StgValue>
</operation>

<operation id="1767" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.8:27 %add_ln54_81 = add i25 %shl_ln54_75, i25 %sext_ln54_167

]]></Node>
<StgValue><ssdm name="add_ln54_81"/></StgValue>
</operation>

<operation id="1768" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.8:28 %mul_ln54_87 = mul i24 %sext_ln54_14, i24 %sext_ln36_6

]]></Node>
<StgValue><ssdm name="mul_ln54_87"/></StgValue>
</operation>

<operation id="1769" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.8:29 %tmp_344 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_81, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="1770" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2929" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
if.end.i.i.8:30 %shl_ln54_76 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_344, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_76"/></StgValue>
</operation>

<operation id="1771" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.8:31 %sext_ln54_168 = sext i24 %mul_ln54_87

]]></Node>
<StgValue><ssdm name="sext_ln54_168"/></StgValue>
</operation>

<operation id="1772" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.8:32 %add_ln54_82 = add i25 %shl_ln54_76, i25 %sext_ln54_168

]]></Node>
<StgValue><ssdm name="add_ln54_82"/></StgValue>
</operation>

<operation id="1773" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:17 %mul_ln54_94 = mul i24 %sext_ln54_28, i24 %sext_ln36_13

]]></Node>
<StgValue><ssdm name="mul_ln54_94"/></StgValue>
</operation>

<operation id="1774" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit:19 %shl_ln54_82 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_351, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_82"/></StgValue>
</operation>

<operation id="1775" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:20 %sext_ln54_176 = sext i24 %mul_ln54_94

]]></Node>
<StgValue><ssdm name="sext_ln54_176"/></StgValue>
</operation>

<operation id="1776" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit:21 %add_ln54_88 = add i25 %shl_ln54_82, i25 %sext_ln54_176

]]></Node>
<StgValue><ssdm name="add_ln54_88"/></StgValue>
</operation>

<operation id="1777" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:22 %mul_ln54_95 = mul i24 %sext_ln54_30, i24 %sext_ln36_14

]]></Node>
<StgValue><ssdm name="mul_ln54_95"/></StgValue>
</operation>

<operation id="1778" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:0 %mul_ln54_99 = mul i24 %sext_ln54_38, i24 %sext_ln36_18

]]></Node>
<StgValue><ssdm name="mul_ln54_99"/></StgValue>
</operation>

<operation id="1779" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:1 %mul_ln54_100 = mul i24 %sext_ln54_40, i24 %sext_ln36_19

]]></Node>
<StgValue><ssdm name="mul_ln54_100"/></StgValue>
</operation>

<operation id="1780" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit872:2 %tmp_357 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54_99, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="1781" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit872:3 %shl_ln54_87 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_357, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_87"/></StgValue>
</operation>

<operation id="1782" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:4 %sext_ln54_182 = sext i24 %shl_ln54_87

]]></Node>
<StgValue><ssdm name="sext_ln54_182"/></StgValue>
</operation>

<operation id="1783" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:5 %sext_ln54_183 = sext i24 %mul_ln54_100

]]></Node>
<StgValue><ssdm name="sext_ln54_183"/></StgValue>
</operation>

<operation id="1784" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit872:6 %add_ln54_93 = add i25 %sext_ln54_182, i25 %sext_ln54_183

]]></Node>
<StgValue><ssdm name="add_ln54_93"/></StgValue>
</operation>

<operation id="1785" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:7 %mul_ln54_101 = mul i24 %sext_ln54_42, i24 %sext_ln36_20

]]></Node>
<StgValue><ssdm name="mul_ln54_101"/></StgValue>
</operation>

<operation id="1786" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:12 %mul_ln54_102 = mul i24 %sext_ln54_44, i24 %sext_ln36_21

]]></Node>
<StgValue><ssdm name="mul_ln54_102"/></StgValue>
</operation>

<operation id="1787" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3632" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.1.8:22 %add_ln54_152 = add i25 %shl_ln54_146, i25 %sext_ln54_256

]]></Node>
<StgValue><ssdm name="add_ln54_152"/></StgValue>
</operation>

<operation id="1788" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3633" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.1.8:23 %mul_ln54_167 = mul i24 %sext_ln54_14, i24 %sext_ln36_5

]]></Node>
<StgValue><ssdm name="mul_ln54_167"/></StgValue>
</operation>

<operation id="1789" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3634" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.1.8:24 %tmp_425 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_152, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="1790" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3635" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
if.end.i.i.1.8:25 %shl_ln54_147 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_425, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_147"/></StgValue>
</operation>

<operation id="1791" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3636" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.1.8:26 %sext_ln54_257 = sext i24 %mul_ln54_167

]]></Node>
<StgValue><ssdm name="sext_ln54_257"/></StgValue>
</operation>

<operation id="1792" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3637" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.1.8:27 %add_ln54_153 = add i25 %shl_ln54_147, i25 %sext_ln54_257

]]></Node>
<StgValue><ssdm name="add_ln54_153"/></StgValue>
</operation>

<operation id="1793" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3638" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.1.8:28 %mul_ln54_168 = mul i24 %sext_ln54_16, i24 %sext_ln36_6

]]></Node>
<StgValue><ssdm name="mul_ln54_168"/></StgValue>
</operation>

<operation id="1794" st_id="24" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.8:39 %urem_ln54_9 = urem i9 %add_ln52_8, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln54_9"/></StgValue>
</operation>

<operation id="1795" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3762" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit:16 %add_ln54_159 = add i25 %shl_ln54_153, i25 %sext_ln54_265

]]></Node>
<StgValue><ssdm name="add_ln54_159"/></StgValue>
</operation>

<operation id="1796" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3763" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:17 %mul_ln54_175 = mul i24 %sext_ln54_30, i24 %sext_ln36_13

]]></Node>
<StgValue><ssdm name="mul_ln54_175"/></StgValue>
</operation>

<operation id="1797" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3764" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit:18 %tmp_433 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_159, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="1798" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3820" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:1 %mul_ln54_181 = mul i24 %sext_ln54_42, i24 %sext_ln36_19

]]></Node>
<StgValue><ssdm name="mul_ln54_181"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1799" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:152 %empty_320 = add i9 %empty, i9 48

]]></Node>
<StgValue><ssdm name="empty_320"/></StgValue>
</operation>

<operation id="1800" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="9">
<![CDATA[
for.body104:153 %p_cast58 = zext i9 %empty_320

]]></Node>
<StgValue><ssdm name="p_cast58"/></StgValue>
</operation>

<operation id="1801" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:154 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_50 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast58

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_50"/></StgValue>
</operation>

<operation id="1802" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:173 %empty_327 = add i9 %empty, i9 55

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="1803" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="9">
<![CDATA[
for.body104:174 %p_cast65 = zext i9 %empty_327

]]></Node>
<StgValue><ssdm name="p_cast65"/></StgValue>
</operation>

<operation id="1804" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:175 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_57 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast65

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_57"/></StgValue>
</operation>

<operation id="1805" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:299 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_131 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast58

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_131"/></StgValue>
</operation>

<operation id="1806" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:306 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_138 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast65

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_138"/></StgValue>
</operation>

<operation id="1807" st_id="25" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="12" op_0_bw="9">
<![CDATA[
for.body104:455 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_246 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_43

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_246"/></StgValue>
</operation>

<operation id="1808" st_id="25" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="12" op_0_bw="9">
<![CDATA[
for.body104:456 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_247 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_124

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_247"/></StgValue>
</operation>

<operation id="1809" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:457 %tmp_110 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_246, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_247, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1810" st_id="25" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="12" op_0_bw="9">
<![CDATA[
for.body104:467 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_254 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_47

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_254"/></StgValue>
</operation>

<operation id="1811" st_id="25" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="12" op_0_bw="9">
<![CDATA[
for.body104:468 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_255 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_128

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_255"/></StgValue>
</operation>

<operation id="1812" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:469 %tmp_114 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_254, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_255, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1813" st_id="25" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="12" op_0_bw="9">
<![CDATA[
for.body104:476 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_260 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_50

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_260"/></StgValue>
</operation>

<operation id="1814" st_id="25" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="9">
<![CDATA[
for.body104:477 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_261 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_131

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_261"/></StgValue>
</operation>

<operation id="1815" st_id="25" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="12" op_0_bw="9">
<![CDATA[
for.body104:497 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_274 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_57

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_274"/></StgValue>
</operation>

<operation id="1816" st_id="25" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="12" op_0_bw="9">
<![CDATA[
for.body104:498 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_275 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_138

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_275"/></StgValue>
</operation>

<operation id="1817" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:159 %empty_410 = add i9 %empty_361, i9 48

]]></Node>
<StgValue><ssdm name="empty_410"/></StgValue>
</operation>

<operation id="1818" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:160 %p_cast139 = zext i9 %empty_410

]]></Node>
<StgValue><ssdm name="p_cast139"/></StgValue>
</operation>

<operation id="1819" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:161 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_374 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast139

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_374"/></StgValue>
</operation>

<operation id="1820" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:180 %empty_417 = add i9 %empty_361, i9 55

]]></Node>
<StgValue><ssdm name="empty_417"/></StgValue>
</operation>

<operation id="1821" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:181 %p_cast146 = zext i9 %empty_417

]]></Node>
<StgValue><ssdm name="p_cast146"/></StgValue>
</operation>

<operation id="1822" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:182 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_381 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast146

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_381"/></StgValue>
</operation>

<operation id="1823" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:306 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_455 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast139

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_455"/></StgValue>
</operation>

<operation id="1824" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:313 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_462 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast146

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_462"/></StgValue>
</operation>

<operation id="1825" st_id="25" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:462 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_570 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_367

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_570"/></StgValue>
</operation>

<operation id="1826" st_id="25" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:463 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_571 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_448

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_571"/></StgValue>
</operation>

<operation id="1827" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:464 %tmp_110_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_570, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_571, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_110_mid1"/></StgValue>
</operation>

<operation id="1828" st_id="25" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:474 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_578 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_371

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_578"/></StgValue>
</operation>

<operation id="1829" st_id="25" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:475 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_579 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_452

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_579"/></StgValue>
</operation>

<operation id="1830" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:476 %tmp_114_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_578, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_579, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_114_mid1"/></StgValue>
</operation>

<operation id="1831" st_id="25" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:483 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_584 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_374

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_584"/></StgValue>
</operation>

<operation id="1832" st_id="25" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:484 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_585 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_455

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_585"/></StgValue>
</operation>

<operation id="1833" st_id="25" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:504 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_598 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_381

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_598"/></StgValue>
</operation>

<operation id="1834" st_id="25" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:505 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_599 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_462

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_599"/></StgValue>
</operation>

<operation id="1835" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:599 %sext_ln36_8 = sext i12 %select_ln36_10

]]></Node>
<StgValue><ssdm name="sext_ln36_8"/></StgValue>
</operation>

<operation id="1836" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:613 %sext_ln36_15 = sext i12 %select_ln36_17

]]></Node>
<StgValue><ssdm name="sext_ln36_15"/></StgValue>
</operation>

<operation id="1837" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:664 %select_ln36_43 = select i1 %icmp_ln39, i12 %tmp_110_mid1, i12 %tmp_110

]]></Node>
<StgValue><ssdm name="select_ln36_43"/></StgValue>
</operation>

<operation id="1838" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:672 %select_ln36_47 = select i1 %icmp_ln39, i12 %tmp_114_mid1, i12 %tmp_114

]]></Node>
<StgValue><ssdm name="select_ln36_47"/></StgValue>
</operation>

<operation id="1839" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1130 %add_ln54_272 = add i11 %mul_ln54_245, i11 %zext_ln54_56

]]></Node>
<StgValue><ssdm name="add_ln54_272"/></StgValue>
</operation>

<operation id="1840" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1131 %zext_ln54_59 = zext i11 %add_ln54_272

]]></Node>
<StgValue><ssdm name="zext_ln54_59"/></StgValue>
</operation>

<operation id="1841" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1132 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_499 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_59

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_499"/></StgValue>
</operation>

<operation id="1842" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1153 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_508 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_59

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_508"/></StgValue>
</operation>

<operation id="1843" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1162 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_517 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_59

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_517"/></StgValue>
</operation>

<operation id="1844" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc141:1242 %add_ln54_10 = add i25 %shl_ln54_5, i25 %sext_ln54_13

]]></Node>
<StgValue><ssdm name="add_ln54_10"/></StgValue>
</operation>

<operation id="1845" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1249 %add_ln54_289 = add i11 %mul_ln54_244, i11 %zext_ln54_78

]]></Node>
<StgValue><ssdm name="add_ln54_289"/></StgValue>
</operation>

<operation id="1846" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1250 %zext_ln54_80 = zext i11 %add_ln54_289

]]></Node>
<StgValue><ssdm name="zext_ln54_80"/></StgValue>
</operation>

<operation id="1847" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1251 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_558 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_80

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_558"/></StgValue>
</operation>

<operation id="1848" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1274 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_567 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_80

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_567"/></StgValue>
</operation>

<operation id="1849" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1283 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_576 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_80

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_576"/></StgValue>
</operation>

<operation id="1850" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc141:1299 %mul_ln54_7 = mul i24 %sext_ln54_14, i24 %sext_ln36_7

]]></Node>
<StgValue><ssdm name="mul_ln54_7"/></StgValue>
</operation>

<operation id="1851" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc141:1300 %tmp_264 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_10, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="1852" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
for.inc141:1301 %shl_ln54_6 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_264, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_6"/></StgValue>
</operation>

<operation id="1853" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="25" op_0_bw="24">
<![CDATA[
for.inc141:1302 %sext_ln54_15 = sext i24 %mul_ln54_7

]]></Node>
<StgValue><ssdm name="sext_ln54_15"/></StgValue>
</operation>

<operation id="1854" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc141:1303 %add_ln54_11 = add i25 %shl_ln54_6, i25 %sext_ln54_15

]]></Node>
<StgValue><ssdm name="add_ln54_11"/></StgValue>
</operation>

<operation id="1855" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc141:1360 %mul_ln54_8 = mul i24 %sext_ln54_16, i24 %sext_ln36_8

]]></Node>
<StgValue><ssdm name="mul_ln54_8"/></StgValue>
</operation>

<operation id="1856" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit:48 %shl_ln54_11 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_271, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_11"/></StgValue>
</operation>

<operation id="1857" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:54 %mul_ln54_14 = mul i24 %sext_ln54_28, i24 %sext_ln36_14

]]></Node>
<StgValue><ssdm name="mul_ln54_14"/></StgValue>
</operation>

<operation id="1858" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:55 %sext_ln54_29 = sext i24 %mul_ln54_14

]]></Node>
<StgValue><ssdm name="sext_ln54_29"/></StgValue>
</operation>

<operation id="1859" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit:56 %add_ln54_17 = add i25 %shl_ln54_11, i25 %sext_ln54_29

]]></Node>
<StgValue><ssdm name="add_ln54_17"/></StgValue>
</operation>

<operation id="1860" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:64 %mul_ln54_15 = mul i24 %sext_ln54_30, i24 %sext_ln36_15

]]></Node>
<StgValue><ssdm name="mul_ln54_15"/></StgValue>
</operation>

<operation id="1861" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:69 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_335 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_558

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_335"/></StgValue>
</operation>

<operation id="1862" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:70 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_336 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_567

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_336"/></StgValue>
</operation>

<operation id="1863" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:71 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_337 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_576

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_337"/></StgValue>
</operation>

<operation id="1864" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:0 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_287 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_343

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_287"/></StgValue>
</operation>

<operation id="1865" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:1 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_288 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_352

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_288"/></StgValue>
</operation>

<operation id="1866" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:2 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_289 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_361

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_289"/></StgValue>
</operation>

<operation id="1867" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit454:3 %tmp_173 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_287, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_288, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_289, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="1868" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit454:4 %sext_ln54_36 = sext i12 %tmp_173

]]></Node>
<StgValue><ssdm name="sext_ln54_36"/></StgValue>
</operation>

<operation id="1869" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:5 %mul_ln54_18 = mul i24 %sext_ln54_36, i24 %sext_ln36_18

]]></Node>
<StgValue><ssdm name="mul_ln54_18"/></StgValue>
</operation>

<operation id="1870" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit454:6 %tmp_276 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54_18, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="1871" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit454:7 %shl_ln54_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_276, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_15"/></StgValue>
</operation>

<operation id="1872" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:8 %sext_ln54_37 = sext i24 %shl_ln54_15

]]></Node>
<StgValue><ssdm name="sext_ln54_37"/></StgValue>
</operation>

<operation id="1873" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:14 %mul_ln54_19 = mul i24 %sext_ln54_38, i24 %sext_ln36_19

]]></Node>
<StgValue><ssdm name="mul_ln54_19"/></StgValue>
</operation>

<operation id="1874" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:15 %sext_ln54_39 = sext i24 %mul_ln54_19

]]></Node>
<StgValue><ssdm name="sext_ln54_39"/></StgValue>
</operation>

<operation id="1875" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit454:16 %add_ln54_21 = add i25 %sext_ln54_37, i25 %sext_ln54_39

]]></Node>
<StgValue><ssdm name="add_ln54_21"/></StgValue>
</operation>

<operation id="1876" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:24 %mul_ln54_20 = mul i24 %sext_ln54_40, i24 %sext_ln36_20

]]></Node>
<StgValue><ssdm name="mul_ln54_20"/></StgValue>
</operation>

<operation id="1877" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:34 %mul_ln54_21 = mul i24 %sext_ln54_42, i24 %sext_ln36_21

]]></Node>
<StgValue><ssdm name="mul_ln54_21"/></StgValue>
</operation>

<operation id="1878" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:49 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_302 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_499

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_302"/></StgValue>
</operation>

<operation id="1879" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:50 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_303 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_508

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_303"/></StgValue>
</operation>

<operation id="1880" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:51 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_304 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_517

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_304"/></StgValue>
</operation>

<operation id="1881" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:9 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_263 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_378

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_263"/></StgValue>
</operation>

<operation id="1882" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:10 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_264 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_387

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_264"/></StgValue>
</operation>

<operation id="1883" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_265 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_396

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_265"/></StgValue>
</operation>

<operation id="1884" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit511:12 %tmp_183 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_263, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_264, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_265, i2 %trunc_ln54_1

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1885" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.8:32 %add_ln54_82 = add i25 %shl_ln54_76, i25 %sext_ln54_168

]]></Node>
<StgValue><ssdm name="add_ln54_82"/></StgValue>
</operation>

<operation id="1886" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.8:33 %mul_ln54_88 = mul i24 %sext_ln54_16, i24 %sext_ln36_7

]]></Node>
<StgValue><ssdm name="mul_ln54_88"/></StgValue>
</operation>

<operation id="1887" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.8:34 %tmp_345 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_82, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="1888" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit:21 %add_ln54_88 = add i25 %shl_ln54_82, i25 %sext_ln54_176

]]></Node>
<StgValue><ssdm name="add_ln54_88"/></StgValue>
</operation>

<operation id="1889" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:22 %mul_ln54_95 = mul i24 %sext_ln54_30, i24 %sext_ln36_14

]]></Node>
<StgValue><ssdm name="mul_ln54_95"/></StgValue>
</operation>

<operation id="1890" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit:23 %tmp_352 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_88, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="1891" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit872:6 %add_ln54_93 = add i25 %sext_ln54_182, i25 %sext_ln54_183

]]></Node>
<StgValue><ssdm name="add_ln54_93"/></StgValue>
</operation>

<operation id="1892" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:7 %mul_ln54_101 = mul i24 %sext_ln54_42, i24 %sext_ln36_20

]]></Node>
<StgValue><ssdm name="mul_ln54_101"/></StgValue>
</operation>

<operation id="1893" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit872:8 %tmp_358 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_93, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="1894" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit872:9 %shl_ln54_88 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_358, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_88"/></StgValue>
</operation>

<operation id="1895" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:10 %sext_ln54_184 = sext i24 %mul_ln54_101

]]></Node>
<StgValue><ssdm name="sext_ln54_184"/></StgValue>
</operation>

<operation id="1896" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit872:11 %add_ln54_94 = add i25 %shl_ln54_88, i25 %sext_ln54_184

]]></Node>
<StgValue><ssdm name="add_ln54_94"/></StgValue>
</operation>

<operation id="1897" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:12 %mul_ln54_102 = mul i24 %sext_ln54_44, i24 %sext_ln36_21

]]></Node>
<StgValue><ssdm name="mul_ln54_102"/></StgValue>
</operation>

<operation id="1898" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3637" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.1.8:27 %add_ln54_153 = add i25 %shl_ln54_147, i25 %sext_ln54_257

]]></Node>
<StgValue><ssdm name="add_ln54_153"/></StgValue>
</operation>

<operation id="1899" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3638" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.1.8:28 %mul_ln54_168 = mul i24 %sext_ln54_16, i24 %sext_ln36_6

]]></Node>
<StgValue><ssdm name="mul_ln54_168"/></StgValue>
</operation>

<operation id="1900" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3639" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.1.8:29 %tmp_427 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_153, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="1901" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3640" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
if.end.i.i.1.8:30 %shl_ln54_148 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_427, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_148"/></StgValue>
</operation>

<operation id="1902" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3641" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.1.8:31 %sext_ln54_258 = sext i24 %mul_ln54_168

]]></Node>
<StgValue><ssdm name="sext_ln54_258"/></StgValue>
</operation>

<operation id="1903" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3642" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.1.8:32 %add_ln54_154 = add i25 %shl_ln54_148, i25 %sext_ln54_258

]]></Node>
<StgValue><ssdm name="add_ln54_154"/></StgValue>
</operation>

<operation id="1904" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3763" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:17 %mul_ln54_175 = mul i24 %sext_ln54_30, i24 %sext_ln36_13

]]></Node>
<StgValue><ssdm name="mul_ln54_175"/></StgValue>
</operation>

<operation id="1905" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3820" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:1 %mul_ln54_181 = mul i24 %sext_ln54_42, i24 %sext_ln36_19

]]></Node>
<StgValue><ssdm name="mul_ln54_181"/></StgValue>
</operation>

<operation id="1906" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3826" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:7 %mul_ln54_182 = mul i24 %sext_ln54_44, i24 %sext_ln36_20

]]></Node>
<StgValue><ssdm name="mul_ln54_182"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1907" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:113 %empty_307 = add i9 %empty, i9 35

]]></Node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>

<operation id="1908" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="9">
<![CDATA[
for.body104:114 %p_cast39 = zext i9 %empty_307

]]></Node>
<StgValue><ssdm name="p_cast39"/></StgValue>
</operation>

<operation id="1909" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:115 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_37 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast39

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_37"/></StgValue>
</operation>

<operation id="1910" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:134 %empty_314 = add i9 %empty, i9 42

]]></Node>
<StgValue><ssdm name="empty_314"/></StgValue>
</operation>

<operation id="1911" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="9">
<![CDATA[
for.body104:135 %p_cast52 = zext i9 %empty_314

]]></Node>
<StgValue><ssdm name="p_cast52"/></StgValue>
</operation>

<operation id="1912" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:136 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_44 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast52

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_44"/></StgValue>
</operation>

<operation id="1913" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:286 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_118 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast39

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_118"/></StgValue>
</operation>

<operation id="1914" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:293 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_125 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast52

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_125"/></StgValue>
</operation>

<operation id="1915" st_id="26" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="9">
<![CDATA[
for.body104:437 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_234 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_37

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_234"/></StgValue>
</operation>

<operation id="1916" st_id="26" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="9">
<![CDATA[
for.body104:438 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_235 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_118

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_235"/></StgValue>
</operation>

<operation id="1917" st_id="26" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="12" op_0_bw="9">
<![CDATA[
for.body104:458 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_248 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_44

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_248"/></StgValue>
</operation>

<operation id="1918" st_id="26" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="9">
<![CDATA[
for.body104:459 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_249 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_125

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_249"/></StgValue>
</operation>

<operation id="1919" st_id="26" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="12" op_0_bw="9">
<![CDATA[
for.body104:476 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_260 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_50

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_260"/></StgValue>
</operation>

<operation id="1920" st_id="26" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="9">
<![CDATA[
for.body104:477 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_261 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_131

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_261"/></StgValue>
</operation>

<operation id="1921" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:478 %tmp_117 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_260, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_261, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1922" st_id="26" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="12" op_0_bw="9">
<![CDATA[
for.body104:497 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_274 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_57

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_274"/></StgValue>
</operation>

<operation id="1923" st_id="26" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="12" op_0_bw="9">
<![CDATA[
for.body104:498 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_275 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_138

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_275"/></StgValue>
</operation>

<operation id="1924" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:499 %tmp_124 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_274, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_275, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1925" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:120 %empty_397 = add i9 %empty_361, i9 35

]]></Node>
<StgValue><ssdm name="empty_397"/></StgValue>
</operation>

<operation id="1926" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:121 %p_cast126 = zext i9 %empty_397

]]></Node>
<StgValue><ssdm name="p_cast126"/></StgValue>
</operation>

<operation id="1927" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:122 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_361 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast126

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_361"/></StgValue>
</operation>

<operation id="1928" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:141 %empty_404 = add i9 %empty_361, i9 42

]]></Node>
<StgValue><ssdm name="empty_404"/></StgValue>
</operation>

<operation id="1929" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:142 %p_cast133 = zext i9 %empty_404

]]></Node>
<StgValue><ssdm name="p_cast133"/></StgValue>
</operation>

<operation id="1930" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:143 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_368 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast133

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_368"/></StgValue>
</operation>

<operation id="1931" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:293 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_442 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast126

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_442"/></StgValue>
</operation>

<operation id="1932" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:300 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_449 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast133

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_449"/></StgValue>
</operation>

<operation id="1933" st_id="26" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:444 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_558 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_361

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_558"/></StgValue>
</operation>

<operation id="1934" st_id="26" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:445 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_559 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_442

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_559"/></StgValue>
</operation>

<operation id="1935" st_id="26" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:465 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_572 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_368

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_572"/></StgValue>
</operation>

<operation id="1936" st_id="26" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:466 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_573 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_449

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_573"/></StgValue>
</operation>

<operation id="1937" st_id="26" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:483 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_584 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_374

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_584"/></StgValue>
</operation>

<operation id="1938" st_id="26" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:484 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_585 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_455

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_585"/></StgValue>
</operation>

<operation id="1939" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:485 %tmp_117_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_584, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_585, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_117_mid1"/></StgValue>
</operation>

<operation id="1940" st_id="26" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:504 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_598 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_381

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_598"/></StgValue>
</operation>

<operation id="1941" st_id="26" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:505 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_599 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_462

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_599"/></StgValue>
</operation>

<operation id="1942" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:506 %tmp_124_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_598, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_599, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_124_mid1"/></StgValue>
</operation>

<operation id="1943" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:627 %sext_ln36_22 = sext i12 %select_ln36_24

]]></Node>
<StgValue><ssdm name="sext_ln36_22"/></StgValue>
</operation>

<operation id="1944" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:678 %select_ln36_50 = select i1 %icmp_ln39, i12 %tmp_117_mid1, i12 %tmp_117

]]></Node>
<StgValue><ssdm name="select_ln36_50"/></StgValue>
</operation>

<operation id="1945" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:692 %select_ln36_57 = select i1 %icmp_ln39, i12 %tmp_124_mid1, i12 %tmp_124

]]></Node>
<StgValue><ssdm name="select_ln36_57"/></StgValue>
</operation>

<operation id="1946" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:949 %add_ln54_246 = add i11 %mul_ln54_246, i11 %zext_ln54_23

]]></Node>
<StgValue><ssdm name="add_ln54_246"/></StgValue>
</operation>

<operation id="1947" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:950 %zext_ln54_27 = zext i11 %add_ln54_246

]]></Node>
<StgValue><ssdm name="zext_ln54_27"/></StgValue>
</operation>

<operation id="1948" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:951 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_410 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_27

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_410"/></StgValue>
</operation>

<operation id="1949" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:970 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_419 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_27

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_419"/></StgValue>
</operation>

<operation id="1950" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:979 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_428 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_27

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_428"/></StgValue>
</operation>

<operation id="1951" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1011 %add_ln54_255 = add i11 %mul_ln54_246, i11 %zext_ln54_34

]]></Node>
<StgValue><ssdm name="add_ln54_255"/></StgValue>
</operation>

<operation id="1952" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1012 %zext_ln54_38 = zext i11 %add_ln54_255

]]></Node>
<StgValue><ssdm name="zext_ln54_38"/></StgValue>
</operation>

<operation id="1953" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1013 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_440 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_38

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_440"/></StgValue>
</operation>

<operation id="1954" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1032 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_449 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_38

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_449"/></StgValue>
</operation>

<operation id="1955" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1041 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_458 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_38

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_458"/></StgValue>
</operation>

<operation id="1956" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc141:1303 %add_ln54_11 = add i25 %shl_ln54_6, i25 %sext_ln54_15

]]></Node>
<StgValue><ssdm name="add_ln54_11"/></StgValue>
</operation>

<operation id="1957" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc141:1360 %mul_ln54_8 = mul i24 %sext_ln54_16, i24 %sext_ln36_8

]]></Node>
<StgValue><ssdm name="mul_ln54_8"/></StgValue>
</operation>

<operation id="1958" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc141:1361 %tmp_265 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_11, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="1959" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit:56 %add_ln54_17 = add i25 %shl_ln54_11, i25 %sext_ln54_29

]]></Node>
<StgValue><ssdm name="add_ln54_17"/></StgValue>
</operation>

<operation id="1960" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit:57 %tmp_272 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_17, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="1961" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:64 %mul_ln54_15 = mul i24 %sext_ln54_30, i24 %sext_ln36_15

]]></Node>
<StgValue><ssdm name="mul_ln54_15"/></StgValue>
</operation>

<operation id="1962" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:69 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_335 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_558

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_335"/></StgValue>
</operation>

<operation id="1963" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:70 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_336 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_567

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_336"/></StgValue>
</operation>

<operation id="1964" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:71 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_337 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_576

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_337"/></StgValue>
</operation>

<operation id="1965" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit:72 %tmp_170 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_335, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_336, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_337, i2 %trunc_ln54_5

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1966" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit:73 %sext_ln54_32 = sext i12 %tmp_170

]]></Node>
<StgValue><ssdm name="sext_ln54_32"/></StgValue>
</operation>

<operation id="1967" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit454:16 %add_ln54_21 = add i25 %sext_ln54_37, i25 %sext_ln54_39

]]></Node>
<StgValue><ssdm name="add_ln54_21"/></StgValue>
</operation>

<operation id="1968" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit454:17 %tmp_277 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_21, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="1969" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit454:18 %shl_ln54_16 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_277, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_16"/></StgValue>
</operation>

<operation id="1970" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:24 %mul_ln54_20 = mul i24 %sext_ln54_40, i24 %sext_ln36_20

]]></Node>
<StgValue><ssdm name="mul_ln54_20"/></StgValue>
</operation>

<operation id="1971" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:25 %sext_ln54_41 = sext i24 %mul_ln54_20

]]></Node>
<StgValue><ssdm name="sext_ln54_41"/></StgValue>
</operation>

<operation id="1972" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit454:26 %add_ln54_22 = add i25 %shl_ln54_16, i25 %sext_ln54_41

]]></Node>
<StgValue><ssdm name="add_ln54_22"/></StgValue>
</operation>

<operation id="1973" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:34 %mul_ln54_21 = mul i24 %sext_ln54_42, i24 %sext_ln36_21

]]></Node>
<StgValue><ssdm name="mul_ln54_21"/></StgValue>
</operation>

<operation id="1974" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:44 %mul_ln54_22 = mul i24 %sext_ln54_44, i24 %sext_ln36_22

]]></Node>
<StgValue><ssdm name="mul_ln54_22"/></StgValue>
</operation>

<operation id="1975" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:49 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_302 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_499

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_302"/></StgValue>
</operation>

<operation id="1976" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:50 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_303 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_508

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_303"/></StgValue>
</operation>

<operation id="1977" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:51 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_304 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_517

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_304"/></StgValue>
</operation>

<operation id="1978" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit454:52 %tmp_178 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_302, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_303, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_304, i2 %trunc_ln54_s

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1979" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit454:53 %sext_ln54_46 = sext i12 %tmp_178

]]></Node>
<StgValue><ssdm name="sext_ln54_46"/></StgValue>
</operation>

<operation id="1980" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:19 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_266 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_410

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_266"/></StgValue>
</operation>

<operation id="1981" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:20 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_267 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_419

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_267"/></StgValue>
</operation>

<operation id="1982" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:21 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_268 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_428

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_268"/></StgValue>
</operation>

<operation id="1983" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:29 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_269 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_440

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_269"/></StgValue>
</operation>

<operation id="1984" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:30 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_270 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_449

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_270"/></StgValue>
</operation>

<operation id="1985" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:31 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_271 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_458

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_271"/></StgValue>
</operation>

<operation id="1986" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.8:33 %mul_ln54_88 = mul i24 %sext_ln54_16, i24 %sext_ln36_7

]]></Node>
<StgValue><ssdm name="mul_ln54_88"/></StgValue>
</operation>

<operation id="1987" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:22 %mul_ln54_95 = mul i24 %sext_ln54_30, i24 %sext_ln36_14

]]></Node>
<StgValue><ssdm name="mul_ln54_95"/></StgValue>
</operation>

<operation id="1988" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit:24 %shl_ln54_83 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_352, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_83"/></StgValue>
</operation>

<operation id="1989" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:25 %sext_ln54_177 = sext i24 %mul_ln54_95

]]></Node>
<StgValue><ssdm name="sext_ln54_177"/></StgValue>
</operation>

<operation id="1990" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit:26 %add_ln54_89 = add i25 %shl_ln54_83, i25 %sext_ln54_177

]]></Node>
<StgValue><ssdm name="add_ln54_89"/></StgValue>
</operation>

<operation id="1991" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:27 %mul_ln54_96 = mul i24 %sext_ln54_32, i24 %sext_ln36_15

]]></Node>
<StgValue><ssdm name="mul_ln54_96"/></StgValue>
</operation>

<operation id="1992" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit872:11 %add_ln54_94 = add i25 %shl_ln54_88, i25 %sext_ln54_184

]]></Node>
<StgValue><ssdm name="add_ln54_94"/></StgValue>
</operation>

<operation id="1993" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:12 %mul_ln54_102 = mul i24 %sext_ln54_44, i24 %sext_ln36_21

]]></Node>
<StgValue><ssdm name="mul_ln54_102"/></StgValue>
</operation>

<operation id="1994" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit872:13 %tmp_359 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_94, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="1995" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit872:14 %shl_ln54_89 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_359, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_89"/></StgValue>
</operation>

<operation id="1996" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3123" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:15 %sext_ln54_185 = sext i24 %mul_ln54_102

]]></Node>
<StgValue><ssdm name="sext_ln54_185"/></StgValue>
</operation>

<operation id="1997" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit872:16 %add_ln54_95 = add i25 %shl_ln54_89, i25 %sext_ln54_185

]]></Node>
<StgValue><ssdm name="add_ln54_95"/></StgValue>
</operation>

<operation id="1998" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:17 %mul_ln54_103 = mul i24 %sext_ln54_46, i24 %sext_ln36_22

]]></Node>
<StgValue><ssdm name="mul_ln54_103"/></StgValue>
</operation>

<operation id="1999" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3642" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.1.8:32 %add_ln54_154 = add i25 %shl_ln54_148, i25 %sext_ln54_258

]]></Node>
<StgValue><ssdm name="add_ln54_154"/></StgValue>
</operation>

<operation id="2000" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3644" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.1.8:34 %tmp_428 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_154, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="2001" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3763" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:17 %mul_ln54_175 = mul i24 %sext_ln54_30, i24 %sext_ln36_13

]]></Node>
<StgValue><ssdm name="mul_ln54_175"/></StgValue>
</operation>

<operation id="2002" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3765" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit:19 %shl_ln54_154 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_433, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_154"/></StgValue>
</operation>

<operation id="2003" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3766" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:20 %sext_ln54_266 = sext i24 %mul_ln54_175

]]></Node>
<StgValue><ssdm name="sext_ln54_266"/></StgValue>
</operation>

<operation id="2004" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3767" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit:21 %add_ln54_160 = add i25 %shl_ln54_154, i25 %sext_ln54_266

]]></Node>
<StgValue><ssdm name="add_ln54_160"/></StgValue>
</operation>

<operation id="2005" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3768" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:22 %mul_ln54_176 = mul i24 %sext_ln54_32, i24 %sext_ln36_14

]]></Node>
<StgValue><ssdm name="mul_ln54_176"/></StgValue>
</operation>

<operation id="2006" st_id="26" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3819" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:0 %mul_ln54_180 = mul i24 %sext_ln54_40, i24 %sext_ln36_18

]]></Node>
<StgValue><ssdm name="mul_ln54_180"/></StgValue>
</operation>

<operation id="2007" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3820" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:1 %mul_ln54_181 = mul i24 %sext_ln54_42, i24 %sext_ln36_19

]]></Node>
<StgValue><ssdm name="mul_ln54_181"/></StgValue>
</operation>

<operation id="2008" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3821" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit954:2 %tmp_439 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54_180, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2009" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3822" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit954:3 %shl_ln54_159 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_439, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_159"/></StgValue>
</operation>

<operation id="2010" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3823" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:4 %sext_ln54_272 = sext i24 %shl_ln54_159

]]></Node>
<StgValue><ssdm name="sext_ln54_272"/></StgValue>
</operation>

<operation id="2011" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3824" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:5 %sext_ln54_273 = sext i24 %mul_ln54_181

]]></Node>
<StgValue><ssdm name="sext_ln54_273"/></StgValue>
</operation>

<operation id="2012" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3825" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit954:6 %add_ln54_165 = add i25 %sext_ln54_272, i25 %sext_ln54_273

]]></Node>
<StgValue><ssdm name="add_ln54_165"/></StgValue>
</operation>

<operation id="2013" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3826" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:7 %mul_ln54_182 = mul i24 %sext_ln54_44, i24 %sext_ln36_20

]]></Node>
<StgValue><ssdm name="mul_ln54_182"/></StgValue>
</operation>

<operation id="2014" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3831" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:12 %mul_ln54_183 = mul i24 %sext_ln54_46, i24 %sext_ln36_21

]]></Node>
<StgValue><ssdm name="mul_ln54_183"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="2015" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:155 %empty_321 = add i9 %empty, i9 49

]]></Node>
<StgValue><ssdm name="empty_321"/></StgValue>
</operation>

<operation id="2016" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="9">
<![CDATA[
for.body104:156 %p_cast59 = zext i9 %empty_321

]]></Node>
<StgValue><ssdm name="p_cast59"/></StgValue>
</operation>

<operation id="2017" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:157 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_51 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast59

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_51"/></StgValue>
</operation>

<operation id="2018" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:176 %empty_328 = add i9 %empty, i9 56

]]></Node>
<StgValue><ssdm name="empty_328"/></StgValue>
</operation>

<operation id="2019" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="9">
<![CDATA[
for.body104:177 %p_cast66 = zext i9 %empty_328

]]></Node>
<StgValue><ssdm name="p_cast66"/></StgValue>
</operation>

<operation id="2020" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:178 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_58 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast66

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_58"/></StgValue>
</operation>

<operation id="2021" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:300 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_132 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast59

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_132"/></StgValue>
</operation>

<operation id="2022" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:307 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_139 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast66

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_139"/></StgValue>
</operation>

<operation id="2023" st_id="27" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="9">
<![CDATA[
for.body104:437 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_234 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_37

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_234"/></StgValue>
</operation>

<operation id="2024" st_id="27" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="9">
<![CDATA[
for.body104:438 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_235 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_118

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_235"/></StgValue>
</operation>

<operation id="2025" st_id="27" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:439 %tmp_104 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_234, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_235, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="2026" st_id="27" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="12" op_0_bw="9">
<![CDATA[
for.body104:458 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_248 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_44

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_248"/></StgValue>
</operation>

<operation id="2027" st_id="27" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="9">
<![CDATA[
for.body104:459 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_249 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_125

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_249"/></StgValue>
</operation>

<operation id="2028" st_id="27" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:460 %tmp_111 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_248, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_249, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="2029" st_id="27" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="9">
<![CDATA[
for.body104:479 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_262 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_51

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_262"/></StgValue>
</operation>

<operation id="2030" st_id="27" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="12" op_0_bw="9">
<![CDATA[
for.body104:480 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_263 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_132

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_263"/></StgValue>
</operation>

<operation id="2031" st_id="27" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="12" op_0_bw="9">
<![CDATA[
for.body104:500 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_276 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_58

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_276"/></StgValue>
</operation>

<operation id="2032" st_id="27" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="12" op_0_bw="9">
<![CDATA[
for.body104:501 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_277 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_139

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_277"/></StgValue>
</operation>

<operation id="2033" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body104:579 %empty_355 = add i5 %zext_ln39, i5 4

]]></Node>
<StgValue><ssdm name="empty_355"/></StgValue>
</operation>

<operation id="2034" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:162 %empty_411 = add i9 %empty_361, i9 49

]]></Node>
<StgValue><ssdm name="empty_411"/></StgValue>
</operation>

<operation id="2035" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:163 %p_cast140 = zext i9 %empty_411

]]></Node>
<StgValue><ssdm name="p_cast140"/></StgValue>
</operation>

<operation id="2036" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:164 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_375 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast140

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_375"/></StgValue>
</operation>

<operation id="2037" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:183 %empty_418 = add i9 %empty_361, i9 56

]]></Node>
<StgValue><ssdm name="empty_418"/></StgValue>
</operation>

<operation id="2038" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:184 %p_cast147 = zext i9 %empty_418

]]></Node>
<StgValue><ssdm name="p_cast147"/></StgValue>
</operation>

<operation id="2039" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:185 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_382 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast147

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_382"/></StgValue>
</operation>

<operation id="2040" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:307 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_456 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast140

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_456"/></StgValue>
</operation>

<operation id="2041" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:314 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_463 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast147

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_463"/></StgValue>
</operation>

<operation id="2042" st_id="27" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:444 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_558 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_361

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_558"/></StgValue>
</operation>

<operation id="2043" st_id="27" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:445 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_559 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_442

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_559"/></StgValue>
</operation>

<operation id="2044" st_id="27" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:446 %tmp_104_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_558, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_559, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_104_mid1"/></StgValue>
</operation>

<operation id="2045" st_id="27" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:465 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_572 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_368

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_572"/></StgValue>
</operation>

<operation id="2046" st_id="27" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:466 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_573 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_449

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_573"/></StgValue>
</operation>

<operation id="2047" st_id="27" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:467 %tmp_111_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_572, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_573, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_111_mid1"/></StgValue>
</operation>

<operation id="2048" st_id="27" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:486 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_586 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_375

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_586"/></StgValue>
</operation>

<operation id="2049" st_id="27" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:487 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_587 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_456

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_587"/></StgValue>
</operation>

<operation id="2050" st_id="27" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:507 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_600 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_382

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_600"/></StgValue>
</operation>

<operation id="2051" st_id="27" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:508 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_601 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_463

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_601"/></StgValue>
</operation>

<operation id="2052" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:615 %sext_ln36_16 = sext i12 %select_ln36_18

]]></Node>
<StgValue><ssdm name="sext_ln36_16"/></StgValue>
</operation>

<operation id="2053" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:629 %sext_ln36_23 = sext i12 %select_ln36_25

]]></Node>
<StgValue><ssdm name="sext_ln36_23"/></StgValue>
</operation>

<operation id="2054" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:639 %sext_ln36_28 = sext i12 %select_ln36_30

]]></Node>
<StgValue><ssdm name="sext_ln36_28"/></StgValue>
</operation>

<operation id="2055" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:652 %select_ln36_37 = select i1 %icmp_ln39, i12 %tmp_104_mid1, i12 %tmp_104

]]></Node>
<StgValue><ssdm name="select_ln36_37"/></StgValue>
</operation>

<operation id="2056" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:666 %select_ln36_44 = select i1 %icmp_ln39, i12 %tmp_111_mid1, i12 %tmp_111

]]></Node>
<StgValue><ssdm name="select_ln36_44"/></StgValue>
</operation>

<operation id="2057" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc141:747 %select_ln36_86 = select i1 %icmp_ln39, i5 4, i5 %empty_355

]]></Node>
<StgValue><ssdm name="select_ln36_86"/></StgValue>
</operation>

<operation id="2058" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc141:777 %p_mid110 = add i5 %zext_ln39_3, i5 4

]]></Node>
<StgValue><ssdm name="p_mid110"/></StgValue>
</operation>

<operation id="2059" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc141:778 %select_ln39_13 = select i1 %and_ln36, i5 %p_mid110, i5 %select_ln36_86

]]></Node>
<StgValue><ssdm name="select_ln39_13"/></StgValue>
</operation>

<operation id="2060" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="11" op_0_bw="5">
<![CDATA[
for.inc141:779 %select_ln39_43_cast = zext i5 %select_ln39_13

]]></Node>
<StgValue><ssdm name="select_ln39_43_cast"/></StgValue>
</operation>

<operation id="2061" st_id="27" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:780 %mul_ln54_247 = mul i11 %select_ln39_43_cast, i11 88

]]></Node>
<StgValue><ssdm name="mul_ln54_247"/></StgValue>
</operation>

<operation id="2062" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1310 %add_ln54_298 = add i11 %mul_ln54_244, i11 %zext_ln54_89

]]></Node>
<StgValue><ssdm name="add_ln54_298"/></StgValue>
</operation>

<operation id="2063" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1311 %zext_ln54_91 = zext i11 %add_ln54_298

]]></Node>
<StgValue><ssdm name="zext_ln54_91"/></StgValue>
</operation>

<operation id="2064" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1312 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_588 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_91

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_588"/></StgValue>
</operation>

<operation id="2065" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1335 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_597 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_91

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_597"/></StgValue>
</operation>

<operation id="2066" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1344 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_606 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_91

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_606"/></StgValue>
</operation>

<operation id="2067" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc141:1360 %mul_ln54_8 = mul i24 %sext_ln54_16, i24 %sext_ln36_8

]]></Node>
<StgValue><ssdm name="mul_ln54_8"/></StgValue>
</operation>

<operation id="2068" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
for.inc141:1362 %shl_ln54_7 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_265, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_7"/></StgValue>
</operation>

<operation id="2069" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="25" op_0_bw="24">
<![CDATA[
for.inc141:1363 %sext_ln54_17 = sext i24 %mul_ln54_8

]]></Node>
<StgValue><ssdm name="sext_ln54_17"/></StgValue>
</operation>

<operation id="2070" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc141:1364 %add_ln54_12 = add i25 %shl_ln54_7, i25 %sext_ln54_17

]]></Node>
<StgValue><ssdm name="add_ln54_12"/></StgValue>
</operation>

<operation id="2071" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit:58 %shl_ln54_12 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_272, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_12"/></StgValue>
</operation>

<operation id="2072" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:64 %mul_ln54_15 = mul i24 %sext_ln54_30, i24 %sext_ln36_15

]]></Node>
<StgValue><ssdm name="mul_ln54_15"/></StgValue>
</operation>

<operation id="2073" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:65 %sext_ln54_31 = sext i24 %mul_ln54_15

]]></Node>
<StgValue><ssdm name="sext_ln54_31"/></StgValue>
</operation>

<operation id="2074" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit:66 %add_ln54_18 = add i25 %shl_ln54_12, i25 %sext_ln54_31

]]></Node>
<StgValue><ssdm name="add_ln54_18"/></StgValue>
</operation>

<operation id="2075" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:74 %mul_ln54_16 = mul i24 %sext_ln54_32, i24 %sext_ln36_16

]]></Node>
<StgValue><ssdm name="mul_ln54_16"/></StgValue>
</operation>

<operation id="2076" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:77 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_338 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_588

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_338"/></StgValue>
</operation>

<operation id="2077" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:78 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_339 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_597

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_339"/></StgValue>
</operation>

<operation id="2078" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:79 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_340 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_606

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_340"/></StgValue>
</operation>

<operation id="2079" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit454:26 %add_ln54_22 = add i25 %shl_ln54_16, i25 %sext_ln54_41

]]></Node>
<StgValue><ssdm name="add_ln54_22"/></StgValue>
</operation>

<operation id="2080" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit454:27 %tmp_278 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_22, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="2081" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit454:28 %shl_ln54_17 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_278, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_17"/></StgValue>
</operation>

<operation id="2082" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:34 %mul_ln54_21 = mul i24 %sext_ln54_42, i24 %sext_ln36_21

]]></Node>
<StgValue><ssdm name="mul_ln54_21"/></StgValue>
</operation>

<operation id="2083" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:35 %sext_ln54_43 = sext i24 %mul_ln54_21

]]></Node>
<StgValue><ssdm name="sext_ln54_43"/></StgValue>
</operation>

<operation id="2084" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit454:36 %add_ln54_23 = add i25 %shl_ln54_17, i25 %sext_ln54_43

]]></Node>
<StgValue><ssdm name="add_ln54_23"/></StgValue>
</operation>

<operation id="2085" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:44 %mul_ln54_22 = mul i24 %sext_ln54_44, i24 %sext_ln36_22

]]></Node>
<StgValue><ssdm name="mul_ln54_22"/></StgValue>
</operation>

<operation id="2086" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:54 %mul_ln54_23 = mul i24 %sext_ln54_46, i24 %sext_ln36_23

]]></Node>
<StgValue><ssdm name="mul_ln54_23"/></StgValue>
</operation>

<operation id="2087" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:19 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_266 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_410

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_266"/></StgValue>
</operation>

<operation id="2088" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:20 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_267 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_419

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_267"/></StgValue>
</operation>

<operation id="2089" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:21 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_268 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_428

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_268"/></StgValue>
</operation>

<operation id="2090" st_id="27" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit511:22 %tmp_184 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_266, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_267, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_268, i2 %trunc_ln54_4

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="2091" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit511:23 %sext_ln54_58 = sext i12 %tmp_184

]]></Node>
<StgValue><ssdm name="sext_ln54_58"/></StgValue>
</operation>

<operation id="2092" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:29 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_269 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_440

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_269"/></StgValue>
</operation>

<operation id="2093" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:30 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_270 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_449

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_270"/></StgValue>
</operation>

<operation id="2094" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:31 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_271 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_458

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_271"/></StgValue>
</operation>

<operation id="2095" st_id="27" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit511:32 %tmp_185 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_269, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_270, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_271, i2 %trunc_ln54_6

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="2096" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.8:33 %mul_ln54_88 = mul i24 %sext_ln54_16, i24 %sext_ln36_7

]]></Node>
<StgValue><ssdm name="mul_ln54_88"/></StgValue>
</operation>

<operation id="2097" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
if.end.i.i.8:35 %shl_ln54_77 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_345, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_77"/></StgValue>
</operation>

<operation id="2098" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.8:36 %sext_ln54_169 = sext i24 %mul_ln54_88

]]></Node>
<StgValue><ssdm name="sext_ln54_169"/></StgValue>
</operation>

<operation id="2099" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.8:37 %add_ln54_83 = add i25 %shl_ln54_77, i25 %sext_ln54_169

]]></Node>
<StgValue><ssdm name="add_ln54_83"/></StgValue>
</operation>

<operation id="2100" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="11" op_0_bw="9">
<![CDATA[
if.end.i.i.8:40 %zext_ln54_100 = zext i9 %urem_ln54_8

]]></Node>
<StgValue><ssdm name="zext_ln54_100"/></StgValue>
</operation>

<operation id="2101" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end.i.i.8:44 %add_ln54_307 = add i11 %mul_ln54_243, i11 %zext_ln54_100

]]></Node>
<StgValue><ssdm name="add_ln54_307"/></StgValue>
</operation>

<operation id="2102" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="64" op_0_bw="11">
<![CDATA[
if.end.i.i.8:45 %zext_ln54_102 = zext i11 %add_ln54_307

]]></Node>
<StgValue><ssdm name="zext_ln54_102"/></StgValue>
</operation>

<operation id="2103" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:46 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_94 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_102

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_94"/></StgValue>
</operation>

<operation id="2104" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:69 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_103 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_102

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_103"/></StgValue>
</operation>

<operation id="2105" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:78 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_112 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_102

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_112"/></StgValue>
</operation>

<operation id="2106" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="12" op_0_bw="11">
<![CDATA[
if.end.i.i.8:89 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_120 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_94

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_120"/></StgValue>
</operation>

<operation id="2107" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="12" op_0_bw="11">
<![CDATA[
if.end.i.i.8:90 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_121 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_103

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_121"/></StgValue>
</operation>

<operation id="2108" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="12" op_0_bw="11">
<![CDATA[
if.end.i.i.8:91 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_122 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_112

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_122"/></StgValue>
</operation>

<operation id="2109" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit:26 %add_ln54_89 = add i25 %shl_ln54_83, i25 %sext_ln54_177

]]></Node>
<StgValue><ssdm name="add_ln54_89"/></StgValue>
</operation>

<operation id="2110" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:27 %mul_ln54_96 = mul i24 %sext_ln54_32, i24 %sext_ln36_15

]]></Node>
<StgValue><ssdm name="mul_ln54_96"/></StgValue>
</operation>

<operation id="2111" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit:28 %tmp_353 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_89, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="2112" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit872:16 %add_ln54_95 = add i25 %shl_ln54_89, i25 %sext_ln54_185

]]></Node>
<StgValue><ssdm name="add_ln54_95"/></StgValue>
</operation>

<operation id="2113" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:17 %mul_ln54_103 = mul i24 %sext_ln54_46, i24 %sext_ln36_22

]]></Node>
<StgValue><ssdm name="mul_ln54_103"/></StgValue>
</operation>

<operation id="2114" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit872:18 %tmp_360 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_95, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="2115" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:1 %mul_ln54_109 = mul i24 %sext_ln54_58, i24 %sext_ln36_28

]]></Node>
<StgValue><ssdm name="mul_ln54_109"/></StgValue>
</operation>

<operation id="2116" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3767" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit:21 %add_ln54_160 = add i25 %shl_ln54_154, i25 %sext_ln54_266

]]></Node>
<StgValue><ssdm name="add_ln54_160"/></StgValue>
</operation>

<operation id="2117" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3768" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:22 %mul_ln54_176 = mul i24 %sext_ln54_32, i24 %sext_ln36_14

]]></Node>
<StgValue><ssdm name="mul_ln54_176"/></StgValue>
</operation>

<operation id="2118" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3769" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit:23 %tmp_435 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_160, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="2119" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3825" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit954:6 %add_ln54_165 = add i25 %sext_ln54_272, i25 %sext_ln54_273

]]></Node>
<StgValue><ssdm name="add_ln54_165"/></StgValue>
</operation>

<operation id="2120" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3826" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:7 %mul_ln54_182 = mul i24 %sext_ln54_44, i24 %sext_ln36_20

]]></Node>
<StgValue><ssdm name="mul_ln54_182"/></StgValue>
</operation>

<operation id="2121" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3827" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit954:8 %tmp_440 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_165, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="2122" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3828" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit954:9 %shl_ln54_160 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_440, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_160"/></StgValue>
</operation>

<operation id="2123" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3829" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:10 %sext_ln54_274 = sext i24 %mul_ln54_182

]]></Node>
<StgValue><ssdm name="sext_ln54_274"/></StgValue>
</operation>

<operation id="2124" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3830" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit954:11 %add_ln54_166 = add i25 %shl_ln54_160, i25 %sext_ln54_274

]]></Node>
<StgValue><ssdm name="add_ln54_166"/></StgValue>
</operation>

<operation id="2125" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3831" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:12 %mul_ln54_183 = mul i24 %sext_ln54_46, i24 %sext_ln36_21

]]></Node>
<StgValue><ssdm name="mul_ln54_183"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="2126" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:137 %empty_315 = add i9 %empty, i9 43

]]></Node>
<StgValue><ssdm name="empty_315"/></StgValue>
</operation>

<operation id="2127" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="9">
<![CDATA[
for.body104:138 %p_cast53 = zext i9 %empty_315

]]></Node>
<StgValue><ssdm name="p_cast53"/></StgValue>
</operation>

<operation id="2128" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:139 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_45 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast53

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_45"/></StgValue>
</operation>

<operation id="2129" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:158 %empty_322 = add i9 %empty, i9 50

]]></Node>
<StgValue><ssdm name="empty_322"/></StgValue>
</operation>

<operation id="2130" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="9">
<![CDATA[
for.body104:159 %p_cast60 = zext i9 %empty_322

]]></Node>
<StgValue><ssdm name="p_cast60"/></StgValue>
</operation>

<operation id="2131" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:160 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_52 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast60

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_52"/></StgValue>
</operation>

<operation id="2132" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:294 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_126 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast53

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_126"/></StgValue>
</operation>

<operation id="2133" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:301 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_133 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast60

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_133"/></StgValue>
</operation>

<operation id="2134" st_id="28" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="12" op_0_bw="9">
<![CDATA[
for.body104:461 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_250 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_45

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_250"/></StgValue>
</operation>

<operation id="2135" st_id="28" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="12" op_0_bw="9">
<![CDATA[
for.body104:462 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_251 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_126

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_251"/></StgValue>
</operation>

<operation id="2136" st_id="28" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="9">
<![CDATA[
for.body104:479 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_262 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_51

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_262"/></StgValue>
</operation>

<operation id="2137" st_id="28" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="12" op_0_bw="9">
<![CDATA[
for.body104:480 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_263 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_132

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_263"/></StgValue>
</operation>

<operation id="2138" st_id="28" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:481 %tmp_118 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_262, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_263, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="2139" st_id="28" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="12" op_0_bw="9">
<![CDATA[
for.body104:482 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_264 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_52

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_264"/></StgValue>
</operation>

<operation id="2140" st_id="28" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="9">
<![CDATA[
for.body104:483 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_265 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_133

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_265"/></StgValue>
</operation>

<operation id="2141" st_id="28" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="12" op_0_bw="9">
<![CDATA[
for.body104:500 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_276 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_58

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_276"/></StgValue>
</operation>

<operation id="2142" st_id="28" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="12" op_0_bw="9">
<![CDATA[
for.body104:501 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_277 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_139

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_277"/></StgValue>
</operation>

<operation id="2143" st_id="28" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:502 %tmp_125 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_276, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_277, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="2144" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:144 %empty_405 = add i9 %empty_361, i9 43

]]></Node>
<StgValue><ssdm name="empty_405"/></StgValue>
</operation>

<operation id="2145" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:145 %p_cast134 = zext i9 %empty_405

]]></Node>
<StgValue><ssdm name="p_cast134"/></StgValue>
</operation>

<operation id="2146" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:146 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_369 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast134

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_369"/></StgValue>
</operation>

<operation id="2147" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:165 %empty_412 = add i9 %empty_361, i9 50

]]></Node>
<StgValue><ssdm name="empty_412"/></StgValue>
</operation>

<operation id="2148" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:166 %p_cast141 = zext i9 %empty_412

]]></Node>
<StgValue><ssdm name="p_cast141"/></StgValue>
</operation>

<operation id="2149" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:167 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_376 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast141

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_376"/></StgValue>
</operation>

<operation id="2150" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:301 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_450 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast134

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_450"/></StgValue>
</operation>

<operation id="2151" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:308 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_457 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast141

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_457"/></StgValue>
</operation>

<operation id="2152" st_id="28" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:468 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_574 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_369

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_574"/></StgValue>
</operation>

<operation id="2153" st_id="28" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:469 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_575 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_450

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_575"/></StgValue>
</operation>

<operation id="2154" st_id="28" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:486 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_586 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_375

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_586"/></StgValue>
</operation>

<operation id="2155" st_id="28" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:487 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_587 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_456

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_587"/></StgValue>
</operation>

<operation id="2156" st_id="28" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:488 %tmp_118_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_586, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_587, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_118_mid1"/></StgValue>
</operation>

<operation id="2157" st_id="28" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:489 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_588 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_376

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_588"/></StgValue>
</operation>

<operation id="2158" st_id="28" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:490 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_589 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_457

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_589"/></StgValue>
</operation>

<operation id="2159" st_id="28" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:507 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_600 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_382

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_600"/></StgValue>
</operation>

<operation id="2160" st_id="28" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:508 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_601 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_463

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_601"/></StgValue>
</operation>

<operation id="2161" st_id="28" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:509 %tmp_125_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_600, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_601, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_125_mid1"/></StgValue>
</operation>

<operation id="2162" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:641 %sext_ln36_29 = sext i12 %select_ln36_31

]]></Node>
<StgValue><ssdm name="sext_ln36_29"/></StgValue>
</operation>

<operation id="2163" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:680 %select_ln36_51 = select i1 %icmp_ln39, i12 %tmp_118_mid1, i12 %tmp_118

]]></Node>
<StgValue><ssdm name="select_ln36_51"/></StgValue>
</operation>

<operation id="2164" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:694 %select_ln36_58 = select i1 %icmp_ln39, i12 %tmp_125_mid1, i12 %tmp_125

]]></Node>
<StgValue><ssdm name="select_ln36_58"/></StgValue>
</operation>

<operation id="2165" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1072 %add_ln54_264 = add i11 %mul_ln54_246, i11 %zext_ln54_45

]]></Node>
<StgValue><ssdm name="add_ln54_264"/></StgValue>
</operation>

<operation id="2166" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1073 %zext_ln54_49 = zext i11 %add_ln54_264

]]></Node>
<StgValue><ssdm name="zext_ln54_49"/></StgValue>
</operation>

<operation id="2167" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1074 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_470 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_49

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_470"/></StgValue>
</operation>

<operation id="2168" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1093 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_479 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_49

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_479"/></StgValue>
</operation>

<operation id="2169" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1102 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_488 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_49

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_488"/></StgValue>
</operation>

<operation id="2170" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1191 %add_ln54_281 = add i11 %mul_ln54_245, i11 %zext_ln54_67

]]></Node>
<StgValue><ssdm name="add_ln54_281"/></StgValue>
</operation>

<operation id="2171" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1192 %zext_ln54_70 = zext i11 %add_ln54_281

]]></Node>
<StgValue><ssdm name="zext_ln54_70"/></StgValue>
</operation>

<operation id="2172" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1193 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_529 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_70

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_529"/></StgValue>
</operation>

<operation id="2173" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1214 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_538 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_70

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_538"/></StgValue>
</operation>

<operation id="2174" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1223 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_547 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_70

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_547"/></StgValue>
</operation>

<operation id="2175" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc141:1364 %add_ln54_12 = add i25 %shl_ln54_7, i25 %sext_ln54_17

]]></Node>
<StgValue><ssdm name="add_ln54_12"/></StgValue>
</operation>

<operation id="2176" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc141:1365 %tmp_266 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_12, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="2177" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="17" op_0_bw="16">
<![CDATA[
for.inc141:1369 %sext_ln57 = sext i16 %tmp_159

]]></Node>
<StgValue><ssdm name="sext_ln57"/></StgValue>
</operation>

<operation id="2178" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="17" op_0_bw="16">
<![CDATA[
for.inc141:1370 %sext_ln57_1 = sext i16 %tmp_266

]]></Node>
<StgValue><ssdm name="sext_ln57_1"/></StgValue>
</operation>

<operation id="2179" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc141:1371 %sub_ln57 = sub i17 0, i17 %sext_ln57

]]></Node>
<StgValue><ssdm name="sub_ln57"/></StgValue>
</operation>

<operation id="2180" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc141:1372 %icmp_ln57 = icmp_eq  i17 %sext_ln57_1, i17 %sub_ln57

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="2181" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc141:1373 %br_ln57 = br i1 %icmp_ln57, void %if.end.i.i, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2182" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i:0 %br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i102.case.01062, void %V32.i.i25.i.i102.case.11063

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2183" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57" val="1"/>
<literal name="tmp_161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.01062:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="2184" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57" val="1"/>
<literal name="tmp_161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.01062:1 %br_ln57 = br void %V32.i.i25.i.i102.exit1061

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2185" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57" val="1"/>
<literal name="tmp_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.11063:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="2186" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57" val="1"/>
<literal name="tmp_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.11063:1 %br_ln57 = br void %V32.i.i25.i.i102.exit1061

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2187" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.exit1061:0 %br_ln57 = br void %if.end.i.i

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2188" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i:0 %add_ln57 = add i16 %tmp_266, i16 %tmp_159

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="2189" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i:1 %br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i102.case.0, void %V32.i.i25.i.i102.case.1

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2190" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit:66 %add_ln54_18 = add i25 %shl_ln54_12, i25 %sext_ln54_31

]]></Node>
<StgValue><ssdm name="add_ln54_18"/></StgValue>
</operation>

<operation id="2191" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit:67 %tmp_273 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_18, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="2192" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:74 %mul_ln54_16 = mul i24 %sext_ln54_32, i24 %sext_ln36_16

]]></Node>
<StgValue><ssdm name="mul_ln54_16"/></StgValue>
</operation>

<operation id="2193" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:77 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_338 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_588

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_338"/></StgValue>
</operation>

<operation id="2194" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:78 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_339 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_597

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_339"/></StgValue>
</operation>

<operation id="2195" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit:79 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_340 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_606

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_340"/></StgValue>
</operation>

<operation id="2196" st_id="28" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit:80 %tmp_171 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_338, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_339, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_340, i2 %trunc_ln54_7

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="2197" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit:81 %sext_ln54_34 = sext i12 %tmp_171

]]></Node>
<StgValue><ssdm name="sext_ln54_34"/></StgValue>
</operation>

<operation id="2198" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit454:36 %add_ln54_23 = add i25 %shl_ln54_17, i25 %sext_ln54_43

]]></Node>
<StgValue><ssdm name="add_ln54_23"/></StgValue>
</operation>

<operation id="2199" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit454:37 %tmp_279 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_23, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="2200" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit454:38 %shl_ln54_18 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_279, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_18"/></StgValue>
</operation>

<operation id="2201" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:44 %mul_ln54_22 = mul i24 %sext_ln54_44, i24 %sext_ln36_22

]]></Node>
<StgValue><ssdm name="mul_ln54_22"/></StgValue>
</operation>

<operation id="2202" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:45 %sext_ln54_45 = sext i24 %mul_ln54_22

]]></Node>
<StgValue><ssdm name="sext_ln54_45"/></StgValue>
</operation>

<operation id="2203" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit454:46 %add_ln54_24 = add i25 %shl_ln54_18, i25 %sext_ln54_45

]]></Node>
<StgValue><ssdm name="add_ln54_24"/></StgValue>
</operation>

<operation id="2204" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:54 %mul_ln54_23 = mul i24 %sext_ln54_46, i24 %sext_ln36_23

]]></Node>
<StgValue><ssdm name="mul_ln54_23"/></StgValue>
</operation>

<operation id="2205" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:59 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_305 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_529

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_305"/></StgValue>
</operation>

<operation id="2206" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:60 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_306 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_538

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_306"/></StgValue>
</operation>

<operation id="2207" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:61 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_307 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_547

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_307"/></StgValue>
</operation>

<operation id="2208" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit511:13 %sext_ln54_56 = sext i12 %tmp_183

]]></Node>
<StgValue><ssdm name="sext_ln54_56"/></StgValue>
</operation>

<operation id="2209" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:14 %mul_ln54_28 = mul i24 %sext_ln54_56, i24 %sext_ln36_28

]]></Node>
<StgValue><ssdm name="mul_ln54_28"/></StgValue>
</operation>

<operation id="2210" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit511:33 %sext_ln54_60 = sext i12 %tmp_185

]]></Node>
<StgValue><ssdm name="sext_ln54_60"/></StgValue>
</operation>

<operation id="2211" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_272 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_470

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_272"/></StgValue>
</operation>

<operation id="2212" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:40 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_273 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_479

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_273"/></StgValue>
</operation>

<operation id="2213" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:41 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_274 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_488

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_274"/></StgValue>
</operation>

<operation id="2214" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.8:37 %add_ln54_83 = add i25 %shl_ln54_77, i25 %sext_ln54_169

]]></Node>
<StgValue><ssdm name="add_ln54_83"/></StgValue>
</operation>

<operation id="2215" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="12" op_0_bw="11">
<![CDATA[
if.end.i.i.8:89 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_120 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_94

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_120"/></StgValue>
</operation>

<operation id="2216" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="12" op_0_bw="11">
<![CDATA[
if.end.i.i.8:90 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_121 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_103

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_121"/></StgValue>
</operation>

<operation id="2217" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="12" op_0_bw="11">
<![CDATA[
if.end.i.i.8:91 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_122 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_112

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_122"/></StgValue>
</operation>

<operation id="2218" st_id="28" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
if.end.i.i.8:92 %tmp_236 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_120, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_121, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_122, i2 %trunc_ln54_9

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="2219" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="24" op_0_bw="12">
<![CDATA[
if.end.i.i.8:93 %sext_ln54_170 = sext i12 %tmp_236

]]></Node>
<StgValue><ssdm name="sext_ln54_170"/></StgValue>
</operation>

<operation id="2220" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.8:94 %mul_ln54_89 = mul i24 %sext_ln54_170, i24 %sext_ln36_8

]]></Node>
<StgValue><ssdm name="mul_ln54_89"/></StgValue>
</operation>

<operation id="2221" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.8:95 %tmp_347 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_83, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="2222" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:27 %mul_ln54_96 = mul i24 %sext_ln54_32, i24 %sext_ln36_15

]]></Node>
<StgValue><ssdm name="mul_ln54_96"/></StgValue>
</operation>

<operation id="2223" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit:29 %shl_ln54_84 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_353, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_84"/></StgValue>
</operation>

<operation id="2224" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:30 %sext_ln54_178 = sext i24 %mul_ln54_96

]]></Node>
<StgValue><ssdm name="sext_ln54_178"/></StgValue>
</operation>

<operation id="2225" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit:31 %add_ln54_90 = add i25 %shl_ln54_84, i25 %sext_ln54_178

]]></Node>
<StgValue><ssdm name="add_ln54_90"/></StgValue>
</operation>

<operation id="2226" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:17 %mul_ln54_103 = mul i24 %sext_ln54_46, i24 %sext_ln36_22

]]></Node>
<StgValue><ssdm name="mul_ln54_103"/></StgValue>
</operation>

<operation id="2227" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit872:19 %shl_ln54_90 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_360, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_90"/></StgValue>
</operation>

<operation id="2228" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:20 %sext_ln54_186 = sext i24 %mul_ln54_103

]]></Node>
<StgValue><ssdm name="sext_ln54_186"/></StgValue>
</operation>

<operation id="2229" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit872:21 %add_ln54_96 = add i25 %shl_ln54_90, i25 %sext_ln54_186

]]></Node>
<StgValue><ssdm name="add_ln54_96"/></StgValue>
</operation>

<operation id="2230" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:1 %mul_ln54_109 = mul i24 %sext_ln54_58, i24 %sext_ln36_28

]]></Node>
<StgValue><ssdm name="mul_ln54_109"/></StgValue>
</operation>

<operation id="2231" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:7 %mul_ln54_110 = mul i24 %sext_ln54_60, i24 %sext_ln36_29

]]></Node>
<StgValue><ssdm name="mul_ln54_110"/></StgValue>
</operation>

<operation id="2232" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3643" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.1.8:33 %mul_ln54_169 = mul i24 %sext_ln54_170, i24 %sext_ln36_7

]]></Node>
<StgValue><ssdm name="mul_ln54_169"/></StgValue>
</operation>

<operation id="2233" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3696" bw="19" op_0_bw="9">
<![CDATA[
if.end.i.i.1.8:86 %zext_ln54_121 = zext i9 %add_ln52_8

]]></Node>
<StgValue><ssdm name="zext_ln54_121"/></StgValue>
</operation>

<operation id="2234" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3697" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
if.end.i.i.1.8:87 %mul_ln54_260 = mul i19 %zext_ln54_121, i19 745

]]></Node>
<StgValue><ssdm name="mul_ln54_260"/></StgValue>
</operation>

<operation id="2235" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3698" bw="2" op_0_bw="2" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.1.8:88 %trunc_ln54_3 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_260, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln54_3"/></StgValue>
</operation>

<operation id="2236" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3768" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:22 %mul_ln54_176 = mul i24 %sext_ln54_32, i24 %sext_ln36_14

]]></Node>
<StgValue><ssdm name="mul_ln54_176"/></StgValue>
</operation>

<operation id="2237" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3770" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit:24 %shl_ln54_155 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_435, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_155"/></StgValue>
</operation>

<operation id="2238" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3771" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:25 %sext_ln54_267 = sext i24 %mul_ln54_176

]]></Node>
<StgValue><ssdm name="sext_ln54_267"/></StgValue>
</operation>

<operation id="2239" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3772" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit:26 %add_ln54_161 = add i25 %shl_ln54_155, i25 %sext_ln54_267

]]></Node>
<StgValue><ssdm name="add_ln54_161"/></StgValue>
</operation>

<operation id="2240" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3773" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:27 %mul_ln54_177 = mul i24 %sext_ln54_34, i24 %sext_ln36_15

]]></Node>
<StgValue><ssdm name="mul_ln54_177"/></StgValue>
</operation>

<operation id="2241" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3830" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit954:11 %add_ln54_166 = add i25 %shl_ln54_160, i25 %sext_ln54_274

]]></Node>
<StgValue><ssdm name="add_ln54_166"/></StgValue>
</operation>

<operation id="2242" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3831" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:12 %mul_ln54_183 = mul i24 %sext_ln54_46, i24 %sext_ln36_21

]]></Node>
<StgValue><ssdm name="mul_ln54_183"/></StgValue>
</operation>

<operation id="2243" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3832" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit954:13 %tmp_441 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_166, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="2244" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3833" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit954:14 %shl_ln54_161 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_441, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_161"/></StgValue>
</operation>

<operation id="2245" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3834" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:15 %sext_ln54_275 = sext i24 %mul_ln54_183

]]></Node>
<StgValue><ssdm name="sext_ln54_275"/></StgValue>
</operation>

<operation id="2246" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3835" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit954:16 %add_ln54_167 = add i25 %shl_ln54_161, i25 %sext_ln54_275

]]></Node>
<StgValue><ssdm name="add_ln54_167"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="2247" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:170 %empty_326 = add i9 %empty, i9 54

]]></Node>
<StgValue><ssdm name="empty_326"/></StgValue>
</operation>

<operation id="2248" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="9">
<![CDATA[
for.body104:171 %p_cast64 = zext i9 %empty_326

]]></Node>
<StgValue><ssdm name="p_cast64"/></StgValue>
</operation>

<operation id="2249" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:172 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_56 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast64

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_56"/></StgValue>
</operation>

<operation id="2250" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:179 %empty_329 = add i9 %empty, i9 57

]]></Node>
<StgValue><ssdm name="empty_329"/></StgValue>
</operation>

<operation id="2251" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="9">
<![CDATA[
for.body104:180 %p_cast67 = zext i9 %empty_329

]]></Node>
<StgValue><ssdm name="p_cast67"/></StgValue>
</operation>

<operation id="2252" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:181 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_59 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast67

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_59"/></StgValue>
</operation>

<operation id="2253" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:305 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_137 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast64

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_137"/></StgValue>
</operation>

<operation id="2254" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:308 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_140 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast67

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_140"/></StgValue>
</operation>

<operation id="2255" st_id="29" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="12" op_0_bw="9">
<![CDATA[
for.body104:461 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_250 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_45

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_250"/></StgValue>
</operation>

<operation id="2256" st_id="29" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="12" op_0_bw="9">
<![CDATA[
for.body104:462 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_251 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_126

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_251"/></StgValue>
</operation>

<operation id="2257" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:463 %tmp_112 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_250, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_251, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="2258" st_id="29" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="12" op_0_bw="9">
<![CDATA[
for.body104:482 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_264 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_52

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_264"/></StgValue>
</operation>

<operation id="2259" st_id="29" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="9">
<![CDATA[
for.body104:483 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_265 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_133

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_265"/></StgValue>
</operation>

<operation id="2260" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:484 %tmp_119 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_264, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_265, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="2261" st_id="29" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="12" op_0_bw="9">
<![CDATA[
for.body104:494 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_272 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_56

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_272"/></StgValue>
</operation>

<operation id="2262" st_id="29" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="12" op_0_bw="9">
<![CDATA[
for.body104:495 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_273 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_137

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_273"/></StgValue>
</operation>

<operation id="2263" st_id="29" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="12" op_0_bw="9">
<![CDATA[
for.body104:503 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_278 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_59

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_278"/></StgValue>
</operation>

<operation id="2264" st_id="29" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="12" op_0_bw="9">
<![CDATA[
for.body104:504 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_279 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_140

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_279"/></StgValue>
</operation>

<operation id="2265" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:177 %empty_416 = add i9 %empty_361, i9 54

]]></Node>
<StgValue><ssdm name="empty_416"/></StgValue>
</operation>

<operation id="2266" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:178 %p_cast145 = zext i9 %empty_416

]]></Node>
<StgValue><ssdm name="p_cast145"/></StgValue>
</operation>

<operation id="2267" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:179 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_380 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast145

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_380"/></StgValue>
</operation>

<operation id="2268" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:186 %empty_419 = add i9 %empty_361, i9 57

]]></Node>
<StgValue><ssdm name="empty_419"/></StgValue>
</operation>

<operation id="2269" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:187 %p_cast148 = zext i9 %empty_419

]]></Node>
<StgValue><ssdm name="p_cast148"/></StgValue>
</operation>

<operation id="2270" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:188 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_383 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast148

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_383"/></StgValue>
</operation>

<operation id="2271" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:312 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_461 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast145

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_461"/></StgValue>
</operation>

<operation id="2272" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:315 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_464 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast148

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_464"/></StgValue>
</operation>

<operation id="2273" st_id="29" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:468 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_574 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_369

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_574"/></StgValue>
</operation>

<operation id="2274" st_id="29" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:469 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_575 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_450

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_575"/></StgValue>
</operation>

<operation id="2275" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:470 %tmp_112_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_574, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_575, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_112_mid1"/></StgValue>
</operation>

<operation id="2276" st_id="29" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:489 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_588 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_376

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_588"/></StgValue>
</operation>

<operation id="2277" st_id="29" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:490 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_589 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_457

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_589"/></StgValue>
</operation>

<operation id="2278" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:491 %tmp_119_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_588, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_589, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_119_mid1"/></StgValue>
</operation>

<operation id="2279" st_id="29" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:501 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_596 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_380

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_596"/></StgValue>
</operation>

<operation id="2280" st_id="29" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:502 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_597 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_461

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_597"/></StgValue>
</operation>

<operation id="2281" st_id="29" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:510 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_602 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_383

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_602"/></StgValue>
</operation>

<operation id="2282" st_id="29" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:511 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_603 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_464

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_603"/></StgValue>
</operation>

<operation id="2283" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:637 %sext_ln36_27 = sext i12 %select_ln36_29

]]></Node>
<StgValue><ssdm name="sext_ln36_27"/></StgValue>
</operation>

<operation id="2284" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:643 %sext_ln36_30 = sext i12 %select_ln36_32

]]></Node>
<StgValue><ssdm name="sext_ln36_30"/></StgValue>
</operation>

<operation id="2285" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:668 %select_ln36_45 = select i1 %icmp_ln39, i12 %tmp_112_mid1, i12 %tmp_112

]]></Node>
<StgValue><ssdm name="select_ln36_45"/></StgValue>
</operation>

<operation id="2286" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:682 %select_ln36_52 = select i1 %icmp_ln39, i12 %tmp_119_mid1, i12 %tmp_119

]]></Node>
<StgValue><ssdm name="select_ln36_52"/></StgValue>
</operation>

<operation id="2287" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:812 %add_ln54_228 = add i11 %mul_ln54_246, i11 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54_228"/></StgValue>
</operation>

<operation id="2288" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:813 %zext_ln54_6 = zext i11 %add_ln54_228

]]></Node>
<StgValue><ssdm name="zext_ln54_6"/></StgValue>
</operation>

<operation id="2289" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:814 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_344 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_6

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_344"/></StgValue>
</operation>

<operation id="2290" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:833 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_353 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_6

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_353"/></StgValue>
</operation>

<operation id="2291" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:842 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_362 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_6

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_362"/></StgValue>
</operation>

<operation id="2292" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.0:0 %store_ln57 = store i16 %add_ln57, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="2293" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.0:1 %br_ln57 = br void %V32.i.i25.i.i102.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2294" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.1:0 %store_ln57 = store i16 %add_ln57, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="2295" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.1:1 %br_ln57 = br void %V32.i.i25.i.i102.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2296" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit:68 %shl_ln54_13 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_273, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_13"/></StgValue>
</operation>

<operation id="2297" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:74 %mul_ln54_16 = mul i24 %sext_ln54_32, i24 %sext_ln36_16

]]></Node>
<StgValue><ssdm name="mul_ln54_16"/></StgValue>
</operation>

<operation id="2298" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:75 %sext_ln54_33 = sext i24 %mul_ln54_16

]]></Node>
<StgValue><ssdm name="sext_ln54_33"/></StgValue>
</operation>

<operation id="2299" st_id="29" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit:76 %add_ln54_19 = add i25 %shl_ln54_13, i25 %sext_ln54_33

]]></Node>
<StgValue><ssdm name="add_ln54_19"/></StgValue>
</operation>

<operation id="2300" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit454:46 %add_ln54_24 = add i25 %shl_ln54_18, i25 %sext_ln54_45

]]></Node>
<StgValue><ssdm name="add_ln54_24"/></StgValue>
</operation>

<operation id="2301" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit454:47 %tmp_280 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_24, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="2302" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit454:48 %shl_ln54_19 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_280, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_19"/></StgValue>
</operation>

<operation id="2303" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:54 %mul_ln54_23 = mul i24 %sext_ln54_46, i24 %sext_ln36_23

]]></Node>
<StgValue><ssdm name="mul_ln54_23"/></StgValue>
</operation>

<operation id="2304" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:55 %sext_ln54_47 = sext i24 %mul_ln54_23

]]></Node>
<StgValue><ssdm name="sext_ln54_47"/></StgValue>
</operation>

<operation id="2305" st_id="29" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit454:56 %add_ln54_25 = add i25 %shl_ln54_19, i25 %sext_ln54_47

]]></Node>
<StgValue><ssdm name="add_ln54_25"/></StgValue>
</operation>

<operation id="2306" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:59 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_305 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_529

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_305"/></StgValue>
</operation>

<operation id="2307" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:60 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_306 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_538

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_306"/></StgValue>
</operation>

<operation id="2308" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:61 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_307 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_547

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_307"/></StgValue>
</operation>

<operation id="2309" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit454:62 %tmp_179 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_305, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_306, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_307, i2 %trunc_ln54_2

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="2310" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit454:63 %sext_ln54_48 = sext i12 %tmp_179

]]></Node>
<StgValue><ssdm name="sext_ln54_48"/></StgValue>
</operation>

<operation id="2311" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:0 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_260 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_344

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_260"/></StgValue>
</operation>

<operation id="2312" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:1 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_261 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_353

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_261"/></StgValue>
</operation>

<operation id="2313" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:2 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_262 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_362

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_262"/></StgValue>
</operation>

<operation id="2314" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:14 %mul_ln54_28 = mul i24 %sext_ln54_56, i24 %sext_ln36_28

]]></Node>
<StgValue><ssdm name="mul_ln54_28"/></StgValue>
</operation>

<operation id="2315" st_id="29" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:24 %mul_ln54_29 = mul i24 %sext_ln54_58, i24 %sext_ln36_29

]]></Node>
<StgValue><ssdm name="mul_ln54_29"/></StgValue>
</operation>

<operation id="2316" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_272 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_470

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_272"/></StgValue>
</operation>

<operation id="2317" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:40 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_273 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_479

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_273"/></StgValue>
</operation>

<operation id="2318" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:41 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_274 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_488

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_274"/></StgValue>
</operation>

<operation id="2319" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit511:42 %tmp_186 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_272, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_273, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_274, i2 %trunc_ln54_8

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2320" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit511:43 %sext_ln54_62 = sext i12 %tmp_186

]]></Node>
<StgValue><ssdm name="sext_ln54_62"/></StgValue>
</operation>

<operation id="2321" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.8:94 %mul_ln54_89 = mul i24 %sext_ln54_170, i24 %sext_ln36_8

]]></Node>
<StgValue><ssdm name="mul_ln54_89"/></StgValue>
</operation>

<operation id="2322" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit:31 %add_ln54_90 = add i25 %shl_ln54_84, i25 %sext_ln54_178

]]></Node>
<StgValue><ssdm name="add_ln54_90"/></StgValue>
</operation>

<operation id="2323" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit:33 %tmp_355 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_90, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="2324" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit872:21 %add_ln54_96 = add i25 %shl_ln54_90, i25 %sext_ln54_186

]]></Node>
<StgValue><ssdm name="add_ln54_96"/></StgValue>
</operation>

<operation id="2325" st_id="29" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:22 %mul_ln54_104 = mul i24 %sext_ln54_48, i24 %sext_ln36_23

]]></Node>
<StgValue><ssdm name="mul_ln54_104"/></StgValue>
</operation>

<operation id="2326" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit872:23 %tmp_361 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_96, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="2327" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:0 %mul_ln54_108 = mul i24 %sext_ln54_56, i24 %sext_ln36_27

]]></Node>
<StgValue><ssdm name="mul_ln54_108"/></StgValue>
</operation>

<operation id="2328" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:1 %mul_ln54_109 = mul i24 %sext_ln54_58, i24 %sext_ln36_28

]]></Node>
<StgValue><ssdm name="mul_ln54_109"/></StgValue>
</operation>

<operation id="2329" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3183" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit881:2 %tmp_366 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54_108, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="2330" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3184" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit881:3 %shl_ln54_95 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_366, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_95"/></StgValue>
</operation>

<operation id="2331" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:4 %sext_ln54_192 = sext i24 %shl_ln54_95

]]></Node>
<StgValue><ssdm name="sext_ln54_192"/></StgValue>
</operation>

<operation id="2332" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:5 %sext_ln54_193 = sext i24 %mul_ln54_109

]]></Node>
<StgValue><ssdm name="sext_ln54_193"/></StgValue>
</operation>

<operation id="2333" st_id="29" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit881:6 %add_ln54_101 = add i25 %sext_ln54_192, i25 %sext_ln54_193

]]></Node>
<StgValue><ssdm name="add_ln54_101"/></StgValue>
</operation>

<operation id="2334" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:7 %mul_ln54_110 = mul i24 %sext_ln54_60, i24 %sext_ln36_29

]]></Node>
<StgValue><ssdm name="mul_ln54_110"/></StgValue>
</operation>

<operation id="2335" st_id="29" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:12 %mul_ln54_111 = mul i24 %sext_ln54_62, i24 %sext_ln36_30

]]></Node>
<StgValue><ssdm name="mul_ln54_111"/></StgValue>
</operation>

<operation id="2336" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3643" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.1.8:33 %mul_ln54_169 = mul i24 %sext_ln54_170, i24 %sext_ln36_7

]]></Node>
<StgValue><ssdm name="mul_ln54_169"/></StgValue>
</operation>

<operation id="2337" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3650" bw="11" op_0_bw="9">
<![CDATA[
if.end.i.i.1.8:40 %zext_ln54_111 = zext i9 %urem_ln54_9

]]></Node>
<StgValue><ssdm name="zext_ln54_111"/></StgValue>
</operation>

<operation id="2338" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end.i.i.1.8:44 %add_ln54_316 = add i11 %mul_ln54_243, i11 %zext_ln54_111

]]></Node>
<StgValue><ssdm name="add_ln54_316"/></StgValue>
</operation>

<operation id="2339" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3655" bw="64" op_0_bw="11">
<![CDATA[
if.end.i.i.1.8:45 %zext_ln54_113 = zext i11 %add_ln54_316

]]></Node>
<StgValue><ssdm name="zext_ln54_113"/></StgValue>
</operation>

<operation id="2340" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3656" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:46 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_38 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_113

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_38"/></StgValue>
</operation>

<operation id="2341" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3679" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:69 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_47 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_113

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_47"/></StgValue>
</operation>

<operation id="2342" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3688" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:78 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_56 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_113

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_56"/></StgValue>
</operation>

<operation id="2343" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3699" bw="12" op_0_bw="11">
<![CDATA[
if.end.i.i.1.8:89 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_64 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_38

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_64"/></StgValue>
</operation>

<operation id="2344" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3700" bw="12" op_0_bw="11">
<![CDATA[
if.end.i.i.1.8:90 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_65 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_47

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_65"/></StgValue>
</operation>

<operation id="2345" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3701" bw="12" op_0_bw="11">
<![CDATA[
if.end.i.i.1.8:91 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_66 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_56

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_66"/></StgValue>
</operation>

<operation id="2346" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3772" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit:26 %add_ln54_161 = add i25 %shl_ln54_155, i25 %sext_ln54_267

]]></Node>
<StgValue><ssdm name="add_ln54_161"/></StgValue>
</operation>

<operation id="2347" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3773" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:27 %mul_ln54_177 = mul i24 %sext_ln54_34, i24 %sext_ln36_15

]]></Node>
<StgValue><ssdm name="mul_ln54_177"/></StgValue>
</operation>

<operation id="2348" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3774" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit:28 %tmp_436 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_161, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2349" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3835" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit954:16 %add_ln54_167 = add i25 %shl_ln54_161, i25 %sext_ln54_275

]]></Node>
<StgValue><ssdm name="add_ln54_167"/></StgValue>
</operation>

<operation id="2350" st_id="29" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3836" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:17 %mul_ln54_184 = mul i24 %sext_ln54_48, i24 %sext_ln36_22

]]></Node>
<StgValue><ssdm name="mul_ln54_184"/></StgValue>
</operation>

<operation id="2351" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3837" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit954:18 %tmp_443 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_167, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="2352" st_id="29" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3893" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:1 %mul_ln54_190 = mul i24 %sext_ln54_60, i24 %sext_ln36_28

]]></Node>
<StgValue><ssdm name="mul_ln54_190"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="2353" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:140 %empty_316 = add i9 %empty, i9 44

]]></Node>
<StgValue><ssdm name="empty_316"/></StgValue>
</operation>

<operation id="2354" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="9">
<![CDATA[
for.body104:141 %p_cast54 = zext i9 %empty_316

]]></Node>
<StgValue><ssdm name="p_cast54"/></StgValue>
</operation>

<operation id="2355" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:142 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_46 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast54

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_46"/></StgValue>
</operation>

<operation id="2356" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:200 %empty_336 = add i9 %empty, i9 64

]]></Node>
<StgValue><ssdm name="empty_336"/></StgValue>
</operation>

<operation id="2357" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="9">
<![CDATA[
for.body104:201 %p_cast74 = zext i9 %empty_336

]]></Node>
<StgValue><ssdm name="p_cast74"/></StgValue>
</operation>

<operation id="2358" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:202 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_66 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast74

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_66"/></StgValue>
</operation>

<operation id="2359" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:295 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_127 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast54

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_127"/></StgValue>
</operation>

<operation id="2360" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:315 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_147 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast74

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_147"/></StgValue>
</operation>

<operation id="2361" st_id="30" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="12" op_0_bw="9">
<![CDATA[
for.body104:464 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_252 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_46

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_252"/></StgValue>
</operation>

<operation id="2362" st_id="30" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="9">
<![CDATA[
for.body104:465 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_253 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_127

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_253"/></StgValue>
</operation>

<operation id="2363" st_id="30" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="12" op_0_bw="9">
<![CDATA[
for.body104:494 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_272 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_56

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_272"/></StgValue>
</operation>

<operation id="2364" st_id="30" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="12" op_0_bw="9">
<![CDATA[
for.body104:495 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_273 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_137

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_273"/></StgValue>
</operation>

<operation id="2365" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:496 %tmp_123 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_272, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_273, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="2366" st_id="30" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="12" op_0_bw="9">
<![CDATA[
for.body104:503 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_278 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_59

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_278"/></StgValue>
</operation>

<operation id="2367" st_id="30" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="12" op_0_bw="9">
<![CDATA[
for.body104:504 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_279 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_140

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_279"/></StgValue>
</operation>

<operation id="2368" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:505 %tmp_126 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_278, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_279, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="2369" st_id="30" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="12" op_0_bw="9">
<![CDATA[
for.body104:524 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_292 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_66

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_292"/></StgValue>
</operation>

<operation id="2370" st_id="30" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="12" op_0_bw="9">
<![CDATA[
for.body104:525 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_293 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_147

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_293"/></StgValue>
</operation>

<operation id="2371" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:147 %empty_406 = add i9 %empty_361, i9 44

]]></Node>
<StgValue><ssdm name="empty_406"/></StgValue>
</operation>

<operation id="2372" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:148 %p_cast135 = zext i9 %empty_406

]]></Node>
<StgValue><ssdm name="p_cast135"/></StgValue>
</operation>

<operation id="2373" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:149 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_370 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast135

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_370"/></StgValue>
</operation>

<operation id="2374" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:207 %empty_426 = add i9 %empty_361, i9 64

]]></Node>
<StgValue><ssdm name="empty_426"/></StgValue>
</operation>

<operation id="2375" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:208 %p_cast155 = zext i9 %empty_426

]]></Node>
<StgValue><ssdm name="p_cast155"/></StgValue>
</operation>

<operation id="2376" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:209 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_390 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast155

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_390"/></StgValue>
</operation>

<operation id="2377" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:302 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_451 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast135

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_451"/></StgValue>
</operation>

<operation id="2378" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:322 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_471 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast155

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_471"/></StgValue>
</operation>

<operation id="2379" st_id="30" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:471 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_576 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_370

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_576"/></StgValue>
</operation>

<operation id="2380" st_id="30" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:472 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_577 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_451

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_577"/></StgValue>
</operation>

<operation id="2381" st_id="30" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:501 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_596 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_380

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_596"/></StgValue>
</operation>

<operation id="2382" st_id="30" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:502 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_597 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_461

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_597"/></StgValue>
</operation>

<operation id="2383" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:503 %tmp_123_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_596, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_597, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_123_mid1"/></StgValue>
</operation>

<operation id="2384" st_id="30" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:510 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_602 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_383

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_602"/></StgValue>
</operation>

<operation id="2385" st_id="30" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:511 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_603 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_464

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_603"/></StgValue>
</operation>

<operation id="2386" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:512 %tmp_126_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_602, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_603, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_126_mid1"/></StgValue>
</operation>

<operation id="2387" st_id="30" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:531 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_616 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_390

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_616"/></StgValue>
</operation>

<operation id="2388" st_id="30" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:532 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_617 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_471

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_617"/></StgValue>
</operation>

<operation id="2389" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:631 %sext_ln36_24 = sext i12 %select_ln36_26

]]></Node>
<StgValue><ssdm name="sext_ln36_24"/></StgValue>
</operation>

<operation id="2390" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:690 %select_ln36_56 = select i1 %icmp_ln39, i12 %tmp_123_mid1, i12 %tmp_123

]]></Node>
<StgValue><ssdm name="select_ln36_56"/></StgValue>
</operation>

<operation id="2391" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:696 %select_ln36_59 = select i1 %icmp_ln39, i12 %tmp_126_mid1, i12 %tmp_126

]]></Node>
<StgValue><ssdm name="select_ln36_59"/></StgValue>
</operation>

<operation id="2392" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:883 %add_ln54_238 = add i11 %mul_ln54_247, i11 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="add_ln54_238"/></StgValue>
</operation>

<operation id="2393" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:884 %zext_ln54_17 = zext i11 %add_ln54_238

]]></Node>
<StgValue><ssdm name="zext_ln54_17"/></StgValue>
</operation>

<operation id="2394" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:885 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_379 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_17

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_379"/></StgValue>
</operation>

<operation id="2395" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:902 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_388 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_17

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_388"/></StgValue>
</operation>

<operation id="2396" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:911 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_397 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_17

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_397"/></StgValue>
</operation>

<operation id="2397" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1252 %add_ln54_290 = add i11 %mul_ln54_245, i11 %zext_ln54_78

]]></Node>
<StgValue><ssdm name="add_ln54_290"/></StgValue>
</operation>

<operation id="2398" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1253 %zext_ln54_81 = zext i11 %add_ln54_290

]]></Node>
<StgValue><ssdm name="zext_ln54_81"/></StgValue>
</operation>

<operation id="2399" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1254 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_559 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_81

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_559"/></StgValue>
</operation>

<operation id="2400" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1275 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_568 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_81

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_568"/></StgValue>
</operation>

<operation id="2401" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1284 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_577 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_81

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_577"/></StgValue>
</operation>

<operation id="2402" st_id="30" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit:76 %add_ln54_19 = add i25 %shl_ln54_13, i25 %sext_ln54_33

]]></Node>
<StgValue><ssdm name="add_ln54_19"/></StgValue>
</operation>

<operation id="2403" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit:83 %tmp_274 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_19, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="2404" st_id="30" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit454:56 %add_ln54_25 = add i25 %shl_ln54_19, i25 %sext_ln54_47

]]></Node>
<StgValue><ssdm name="add_ln54_25"/></StgValue>
</operation>

<operation id="2405" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit454:57 %tmp_281 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_25, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="2406" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:64 %mul_ln54_24 = mul i24 %sext_ln54_48, i24 %sext_ln36_24

]]></Node>
<StgValue><ssdm name="mul_ln54_24"/></StgValue>
</operation>

<operation id="2407" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:69 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_308 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_559

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_308"/></StgValue>
</operation>

<operation id="2408" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:70 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_309 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_568

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_309"/></StgValue>
</operation>

<operation id="2409" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:71 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_310 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_577

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_310"/></StgValue>
</operation>

<operation id="2410" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:0 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_260 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_344

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_260"/></StgValue>
</operation>

<operation id="2411" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:1 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_261 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_353

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_261"/></StgValue>
</operation>

<operation id="2412" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:2 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_262 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_362

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_262"/></StgValue>
</operation>

<operation id="2413" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit511:3 %tmp_182 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_260, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_261, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_262, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="2414" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit511:4 %sext_ln54_54 = sext i12 %tmp_182

]]></Node>
<StgValue><ssdm name="sext_ln54_54"/></StgValue>
</operation>

<operation id="2415" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:5 %mul_ln54_27 = mul i24 %sext_ln54_54, i24 %sext_ln36_27

]]></Node>
<StgValue><ssdm name="mul_ln54_27"/></StgValue>
</operation>

<operation id="2416" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit511:6 %tmp_285 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54_27, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="2417" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit511:7 %shl_ln54_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_285, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_23"/></StgValue>
</operation>

<operation id="2418" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:8 %sext_ln54_55 = sext i24 %shl_ln54_23

]]></Node>
<StgValue><ssdm name="sext_ln54_55"/></StgValue>
</operation>

<operation id="2419" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:14 %mul_ln54_28 = mul i24 %sext_ln54_56, i24 %sext_ln36_28

]]></Node>
<StgValue><ssdm name="mul_ln54_28"/></StgValue>
</operation>

<operation id="2420" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:15 %sext_ln54_57 = sext i24 %mul_ln54_28

]]></Node>
<StgValue><ssdm name="sext_ln54_57"/></StgValue>
</operation>

<operation id="2421" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit511:16 %add_ln54_29 = add i25 %sext_ln54_55, i25 %sext_ln54_57

]]></Node>
<StgValue><ssdm name="add_ln54_29"/></StgValue>
</operation>

<operation id="2422" st_id="30" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:24 %mul_ln54_29 = mul i24 %sext_ln54_58, i24 %sext_ln36_29

]]></Node>
<StgValue><ssdm name="mul_ln54_29"/></StgValue>
</operation>

<operation id="2423" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:34 %mul_ln54_30 = mul i24 %sext_ln54_60, i24 %sext_ln36_30

]]></Node>
<StgValue><ssdm name="mul_ln54_30"/></StgValue>
</operation>

<operation id="2424" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:9 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_236 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_379

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_236"/></StgValue>
</operation>

<operation id="2425" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:10 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_237 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_388

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_237"/></StgValue>
</operation>

<operation id="2426" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_238 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_397

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_238"/></StgValue>
</operation>

<operation id="2427" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.8:94 %mul_ln54_89 = mul i24 %sext_ln54_170, i24 %sext_ln36_8

]]></Node>
<StgValue><ssdm name="mul_ln54_89"/></StgValue>
</operation>

<operation id="2428" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
if.end.i.i.8:96 %shl_ln54_78 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_347, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_78"/></StgValue>
</operation>

<operation id="2429" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.8:97 %sext_ln54_171 = sext i24 %mul_ln54_89

]]></Node>
<StgValue><ssdm name="sext_ln54_171"/></StgValue>
</operation>

<operation id="2430" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.8:98 %add_ln54_84 = add i25 %shl_ln54_78, i25 %sext_ln54_171

]]></Node>
<StgValue><ssdm name="add_ln54_84"/></StgValue>
</operation>

<operation id="2431" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:32 %mul_ln54_97 = mul i24 %sext_ln54_34, i24 %sext_ln36_16

]]></Node>
<StgValue><ssdm name="mul_ln54_97"/></StgValue>
</operation>

<operation id="2432" st_id="30" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:22 %mul_ln54_104 = mul i24 %sext_ln54_48, i24 %sext_ln36_23

]]></Node>
<StgValue><ssdm name="mul_ln54_104"/></StgValue>
</operation>

<operation id="2433" st_id="30" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit881:6 %add_ln54_101 = add i25 %sext_ln54_192, i25 %sext_ln54_193

]]></Node>
<StgValue><ssdm name="add_ln54_101"/></StgValue>
</operation>

<operation id="2434" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:7 %mul_ln54_110 = mul i24 %sext_ln54_60, i24 %sext_ln36_29

]]></Node>
<StgValue><ssdm name="mul_ln54_110"/></StgValue>
</operation>

<operation id="2435" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit881:8 %tmp_367 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_101, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="2436" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit881:9 %shl_ln54_96 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_367, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_96"/></StgValue>
</operation>

<operation id="2437" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:10 %sext_ln54_194 = sext i24 %mul_ln54_110

]]></Node>
<StgValue><ssdm name="sext_ln54_194"/></StgValue>
</operation>

<operation id="2438" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit881:11 %add_ln54_102 = add i25 %shl_ln54_96, i25 %sext_ln54_194

]]></Node>
<StgValue><ssdm name="add_ln54_102"/></StgValue>
</operation>

<operation id="2439" st_id="30" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:12 %mul_ln54_111 = mul i24 %sext_ln54_62, i24 %sext_ln36_30

]]></Node>
<StgValue><ssdm name="mul_ln54_111"/></StgValue>
</operation>

<operation id="2440" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3643" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.1.8:33 %mul_ln54_169 = mul i24 %sext_ln54_170, i24 %sext_ln36_7

]]></Node>
<StgValue><ssdm name="mul_ln54_169"/></StgValue>
</operation>

<operation id="2441" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3645" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
if.end.i.i.1.8:35 %shl_ln54_149 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_428, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_149"/></StgValue>
</operation>

<operation id="2442" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3646" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.1.8:36 %sext_ln54_259 = sext i24 %mul_ln54_169

]]></Node>
<StgValue><ssdm name="sext_ln54_259"/></StgValue>
</operation>

<operation id="2443" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3647" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.1.8:37 %add_ln54_155 = add i25 %shl_ln54_149, i25 %sext_ln54_259

]]></Node>
<StgValue><ssdm name="add_ln54_155"/></StgValue>
</operation>

<operation id="2444" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3699" bw="12" op_0_bw="11">
<![CDATA[
if.end.i.i.1.8:89 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_64 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_38

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_64"/></StgValue>
</operation>

<operation id="2445" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3700" bw="12" op_0_bw="11">
<![CDATA[
if.end.i.i.1.8:90 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_65 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_47

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_65"/></StgValue>
</operation>

<operation id="2446" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3701" bw="12" op_0_bw="11">
<![CDATA[
if.end.i.i.1.8:91 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_66 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_56

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_66"/></StgValue>
</operation>

<operation id="2447" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3702" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
if.end.i.i.1.8:92 %tmp_246 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_64, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_65, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_66, i2 %trunc_ln54_3

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="2448" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3703" bw="24" op_0_bw="12">
<![CDATA[
if.end.i.i.1.8:93 %sext_ln54_260 = sext i12 %tmp_246

]]></Node>
<StgValue><ssdm name="sext_ln54_260"/></StgValue>
</operation>

<operation id="2449" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3704" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.1.8:94 %mul_ln54_170 = mul i24 %sext_ln54_260, i24 %sext_ln36_8

]]></Node>
<StgValue><ssdm name="mul_ln54_170"/></StgValue>
</operation>

<operation id="2450" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3773" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:27 %mul_ln54_177 = mul i24 %sext_ln54_34, i24 %sext_ln36_15

]]></Node>
<StgValue><ssdm name="mul_ln54_177"/></StgValue>
</operation>

<operation id="2451" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3775" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit:29 %shl_ln54_156 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_436, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_156"/></StgValue>
</operation>

<operation id="2452" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3776" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:30 %sext_ln54_268 = sext i24 %mul_ln54_177

]]></Node>
<StgValue><ssdm name="sext_ln54_268"/></StgValue>
</operation>

<operation id="2453" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3777" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit:31 %add_ln54_162 = add i25 %shl_ln54_156, i25 %sext_ln54_268

]]></Node>
<StgValue><ssdm name="add_ln54_162"/></StgValue>
</operation>

<operation id="2454" st_id="30" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3836" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:17 %mul_ln54_184 = mul i24 %sext_ln54_48, i24 %sext_ln36_22

]]></Node>
<StgValue><ssdm name="mul_ln54_184"/></StgValue>
</operation>

<operation id="2455" st_id="30" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3893" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:1 %mul_ln54_190 = mul i24 %sext_ln54_60, i24 %sext_ln36_28

]]></Node>
<StgValue><ssdm name="mul_ln54_190"/></StgValue>
</operation>

<operation id="2456" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3899" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:7 %mul_ln54_191 = mul i24 %sext_ln54_62, i24 %sext_ln36_29

]]></Node>
<StgValue><ssdm name="mul_ln54_191"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="2457" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:161 %empty_323 = add i9 %empty, i9 51

]]></Node>
<StgValue><ssdm name="empty_323"/></StgValue>
</operation>

<operation id="2458" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="9">
<![CDATA[
for.body104:162 %p_cast61 = zext i9 %empty_323

]]></Node>
<StgValue><ssdm name="p_cast61"/></StgValue>
</operation>

<operation id="2459" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:163 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_53 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast61

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_53"/></StgValue>
</operation>

<operation id="2460" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:182 %empty_330 = add i9 %empty, i9 58

]]></Node>
<StgValue><ssdm name="empty_330"/></StgValue>
</operation>

<operation id="2461" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="9">
<![CDATA[
for.body104:183 %p_cast68 = zext i9 %empty_330

]]></Node>
<StgValue><ssdm name="p_cast68"/></StgValue>
</operation>

<operation id="2462" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:184 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_60 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast68

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_60"/></StgValue>
</operation>

<operation id="2463" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:302 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_134 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast61

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_134"/></StgValue>
</operation>

<operation id="2464" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:309 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_141 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast68

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_141"/></StgValue>
</operation>

<operation id="2465" st_id="31" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="12" op_0_bw="9">
<![CDATA[
for.body104:464 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_252 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_46

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_252"/></StgValue>
</operation>

<operation id="2466" st_id="31" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="9">
<![CDATA[
for.body104:465 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_253 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_127

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_253"/></StgValue>
</operation>

<operation id="2467" st_id="31" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:466 %tmp_113 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_252, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_253, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="2468" st_id="31" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="12" op_0_bw="9">
<![CDATA[
for.body104:485 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_266 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_53

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_266"/></StgValue>
</operation>

<operation id="2469" st_id="31" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="9">
<![CDATA[
for.body104:486 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_267 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_134

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_267"/></StgValue>
</operation>

<operation id="2470" st_id="31" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="12" op_0_bw="9">
<![CDATA[
for.body104:506 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_280 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_60

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_280"/></StgValue>
</operation>

<operation id="2471" st_id="31" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="12" op_0_bw="9">
<![CDATA[
for.body104:507 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_281 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_141

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_281"/></StgValue>
</operation>

<operation id="2472" st_id="31" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="12" op_0_bw="9">
<![CDATA[
for.body104:524 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_292 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_66

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_292"/></StgValue>
</operation>

<operation id="2473" st_id="31" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="12" op_0_bw="9">
<![CDATA[
for.body104:525 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_293 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_147

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_293"/></StgValue>
</operation>

<operation id="2474" st_id="31" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:526 %tmp_133 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_292, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_293, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="2475" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:168 %empty_413 = add i9 %empty_361, i9 51

]]></Node>
<StgValue><ssdm name="empty_413"/></StgValue>
</operation>

<operation id="2476" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:169 %p_cast142 = zext i9 %empty_413

]]></Node>
<StgValue><ssdm name="p_cast142"/></StgValue>
</operation>

<operation id="2477" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:170 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_377 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast142

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_377"/></StgValue>
</operation>

<operation id="2478" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:189 %empty_420 = add i9 %empty_361, i9 58

]]></Node>
<StgValue><ssdm name="empty_420"/></StgValue>
</operation>

<operation id="2479" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:190 %p_cast149 = zext i9 %empty_420

]]></Node>
<StgValue><ssdm name="p_cast149"/></StgValue>
</operation>

<operation id="2480" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:191 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_384 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast149

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_384"/></StgValue>
</operation>

<operation id="2481" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:309 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_458 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast142

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_458"/></StgValue>
</operation>

<operation id="2482" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:316 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_465 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast149

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_465"/></StgValue>
</operation>

<operation id="2483" st_id="31" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:471 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_576 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_370

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_576"/></StgValue>
</operation>

<operation id="2484" st_id="31" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:472 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_577 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_451

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_577"/></StgValue>
</operation>

<operation id="2485" st_id="31" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:473 %tmp_113_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_576, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_577, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_113_mid1"/></StgValue>
</operation>

<operation id="2486" st_id="31" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:492 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_590 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_377

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_590"/></StgValue>
</operation>

<operation id="2487" st_id="31" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:493 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_591 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_458

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_591"/></StgValue>
</operation>

<operation id="2488" st_id="31" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:513 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_604 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_384

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_604"/></StgValue>
</operation>

<operation id="2489" st_id="31" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:514 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_605 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_465

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_605"/></StgValue>
</operation>

<operation id="2490" st_id="31" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:531 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_616 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_390

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_616"/></StgValue>
</operation>

<operation id="2491" st_id="31" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:532 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_617 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_471

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_617"/></StgValue>
</operation>

<operation id="2492" st_id="31" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:533 %tmp_133_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_616, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_617, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_133_mid1"/></StgValue>
</operation>

<operation id="2493" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:617 %sext_ln36_17 = sext i12 %select_ln36_19

]]></Node>
<StgValue><ssdm name="sext_ln36_17"/></StgValue>
</operation>

<operation id="2494" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:633 %sext_ln36_25 = sext i12 %select_ln36_27

]]></Node>
<StgValue><ssdm name="sext_ln36_25"/></StgValue>
</operation>

<operation id="2495" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:645 %sext_ln36_31 = sext i12 %select_ln36_33

]]></Node>
<StgValue><ssdm name="sext_ln36_31"/></StgValue>
</operation>

<operation id="2496" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:670 %select_ln36_46 = select i1 %icmp_ln39, i12 %tmp_113_mid1, i12 %tmp_113

]]></Node>
<StgValue><ssdm name="select_ln36_46"/></StgValue>
</operation>

<operation id="2497" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:710 %select_ln36_66 = select i1 %icmp_ln39, i12 %tmp_133_mid1, i12 %tmp_133

]]></Node>
<StgValue><ssdm name="select_ln36_66"/></StgValue>
</operation>

<operation id="2498" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:952 %add_ln54_247 = add i11 %mul_ln54_247, i11 %zext_ln54_23

]]></Node>
<StgValue><ssdm name="add_ln54_247"/></StgValue>
</operation>

<operation id="2499" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:953 %zext_ln54_28 = zext i11 %add_ln54_247

]]></Node>
<StgValue><ssdm name="zext_ln54_28"/></StgValue>
</operation>

<operation id="2500" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:954 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_411 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_28

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_411"/></StgValue>
</operation>

<operation id="2501" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:971 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_420 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_28

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_420"/></StgValue>
</operation>

<operation id="2502" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:980 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_429 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_28

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_429"/></StgValue>
</operation>

<operation id="2503" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1133 %add_ln54_273 = add i11 %mul_ln54_246, i11 %zext_ln54_56

]]></Node>
<StgValue><ssdm name="add_ln54_273"/></StgValue>
</operation>

<operation id="2504" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1134 %zext_ln54_60 = zext i11 %add_ln54_273

]]></Node>
<StgValue><ssdm name="zext_ln54_60"/></StgValue>
</operation>

<operation id="2505" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1135 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_500 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_60

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_500"/></StgValue>
</operation>

<operation id="2506" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1154 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_509 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_60

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_509"/></StgValue>
</operation>

<operation id="2507" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1163 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_518 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_60

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_518"/></StgValue>
</operation>

<operation id="2508" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:82 %mul_ln54_17 = mul i24 %sext_ln54_34, i24 %sext_ln36_17

]]></Node>
<StgValue><ssdm name="mul_ln54_17"/></StgValue>
</operation>

<operation id="2509" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:64 %mul_ln54_24 = mul i24 %sext_ln54_48, i24 %sext_ln36_24

]]></Node>
<StgValue><ssdm name="mul_ln54_24"/></StgValue>
</operation>

<operation id="2510" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:69 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_308 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_559

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_308"/></StgValue>
</operation>

<operation id="2511" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:70 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_309 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_568

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_309"/></StgValue>
</operation>

<operation id="2512" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:71 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_310 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_577

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_310"/></StgValue>
</operation>

<operation id="2513" st_id="31" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit454:72 %tmp_180 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_308, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_309, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_310, i2 %trunc_ln54_5

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="2514" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit454:73 %sext_ln54_50 = sext i12 %tmp_180

]]></Node>
<StgValue><ssdm name="sext_ln54_50"/></StgValue>
</operation>

<operation id="2515" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:74 %mul_ln54_25 = mul i24 %sext_ln54_50, i24 %sext_ln36_25

]]></Node>
<StgValue><ssdm name="mul_ln54_25"/></StgValue>
</operation>

<operation id="2516" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit511:16 %add_ln54_29 = add i25 %sext_ln54_55, i25 %sext_ln54_57

]]></Node>
<StgValue><ssdm name="add_ln54_29"/></StgValue>
</operation>

<operation id="2517" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit511:17 %tmp_286 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_29, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="2518" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit511:18 %shl_ln54_24 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_286, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_24"/></StgValue>
</operation>

<operation id="2519" st_id="31" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:24 %mul_ln54_29 = mul i24 %sext_ln54_58, i24 %sext_ln36_29

]]></Node>
<StgValue><ssdm name="mul_ln54_29"/></StgValue>
</operation>

<operation id="2520" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:25 %sext_ln54_59 = sext i24 %mul_ln54_29

]]></Node>
<StgValue><ssdm name="sext_ln54_59"/></StgValue>
</operation>

<operation id="2521" st_id="31" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit511:26 %add_ln54_30 = add i25 %shl_ln54_24, i25 %sext_ln54_59

]]></Node>
<StgValue><ssdm name="add_ln54_30"/></StgValue>
</operation>

<operation id="2522" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:34 %mul_ln54_30 = mul i24 %sext_ln54_60, i24 %sext_ln36_30

]]></Node>
<StgValue><ssdm name="mul_ln54_30"/></StgValue>
</operation>

<operation id="2523" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:44 %mul_ln54_31 = mul i24 %sext_ln54_62, i24 %sext_ln36_31

]]></Node>
<StgValue><ssdm name="mul_ln54_31"/></StgValue>
</operation>

<operation id="2524" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:49 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_275 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_500

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_275"/></StgValue>
</operation>

<operation id="2525" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:50 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_276 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_509

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_276"/></StgValue>
</operation>

<operation id="2526" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:51 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_277 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_518

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_277"/></StgValue>
</operation>

<operation id="2527" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:9 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_236 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_379

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_236"/></StgValue>
</operation>

<operation id="2528" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:10 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_237 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_388

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_237"/></StgValue>
</operation>

<operation id="2529" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_238 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_397

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_238"/></StgValue>
</operation>

<operation id="2530" st_id="31" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit568:12 %tmp_192 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_236, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_237, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_238, i2 %trunc_ln54_1

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="2531" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:19 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_239 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_411

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_239"/></StgValue>
</operation>

<operation id="2532" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:20 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_240 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_420

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_240"/></StgValue>
</operation>

<operation id="2533" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:21 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_241 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_429

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_241"/></StgValue>
</operation>

<operation id="2534" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.8:98 %add_ln54_84 = add i25 %shl_ln54_78, i25 %sext_ln54_171

]]></Node>
<StgValue><ssdm name="add_ln54_84"/></StgValue>
</operation>

<operation id="2535" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.8:99 %tmp_346 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_84, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="2536" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.exit863:0 %sext_ln57_18 = sext i16 %tmp_237

]]></Node>
<StgValue><ssdm name="sext_ln57_18"/></StgValue>
</operation>

<operation id="2537" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.exit863:1 %sext_ln57_19 = sext i16 %tmp_346

]]></Node>
<StgValue><ssdm name="sext_ln57_19"/></StgValue>
</operation>

<operation id="2538" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.exit863:2 %sub_ln57_9 = sub i17 0, i17 %sext_ln57_18

]]></Node>
<StgValue><ssdm name="sub_ln57_9"/></StgValue>
</operation>

<operation id="2539" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.exit863:3 %icmp_ln57_9 = icmp_eq  i17 %sext_ln57_19, i17 %sub_ln57_9

]]></Node>
<StgValue><ssdm name="icmp_ln57_9"/></StgValue>
</operation>

<operation id="2540" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.exit863:4 %br_ln57 = br i1 %icmp_ln57_9, void %if.end.i.i.1, void %if.then.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2541" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.1:0 %br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i102.1.case.01089, void %V32.i.i25.i.i102.1.case.11090

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2542" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_9" val="1"/>
<literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.01089:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="2543" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_9" val="1"/>
<literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.01089:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit1088

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2544" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_9" val="1"/>
<literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.11090:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="2545" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_9" val="1"/>
<literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.11090:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit1088

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2546" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.exit1088:0 %br_ln57 = br void %if.end.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2547" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.1:0 %add_ln57_9 = add i16 %tmp_346, i16 %tmp_237

]]></Node>
<StgValue><ssdm name="add_ln57_9"/></StgValue>
</operation>

<operation id="2548" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.1:1 %br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i102.1.case.0, void %V32.i.i25.i.i102.1.case.1

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2549" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:32 %mul_ln54_97 = mul i24 %sext_ln54_34, i24 %sext_ln36_16

]]></Node>
<StgValue><ssdm name="mul_ln54_97"/></StgValue>
</operation>

<operation id="2550" st_id="31" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:22 %mul_ln54_104 = mul i24 %sext_ln54_48, i24 %sext_ln36_23

]]></Node>
<StgValue><ssdm name="mul_ln54_104"/></StgValue>
</operation>

<operation id="2551" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit872:24 %shl_ln54_91 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_361, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_91"/></StgValue>
</operation>

<operation id="2552" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:25 %sext_ln54_187 = sext i24 %mul_ln54_104

]]></Node>
<StgValue><ssdm name="sext_ln54_187"/></StgValue>
</operation>

<operation id="2553" st_id="31" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit872:26 %add_ln54_97 = add i25 %shl_ln54_91, i25 %sext_ln54_187

]]></Node>
<StgValue><ssdm name="add_ln54_97"/></StgValue>
</operation>

<operation id="2554" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:27 %mul_ln54_105 = mul i24 %sext_ln54_50, i24 %sext_ln36_24

]]></Node>
<StgValue><ssdm name="mul_ln54_105"/></StgValue>
</operation>

<operation id="2555" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit881:11 %add_ln54_102 = add i25 %shl_ln54_96, i25 %sext_ln54_194

]]></Node>
<StgValue><ssdm name="add_ln54_102"/></StgValue>
</operation>

<operation id="2556" st_id="31" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:12 %mul_ln54_111 = mul i24 %sext_ln54_62, i24 %sext_ln36_30

]]></Node>
<StgValue><ssdm name="mul_ln54_111"/></StgValue>
</operation>

<operation id="2557" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit881:13 %tmp_368 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_102, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="2558" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit881:14 %shl_ln54_97 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_368, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_97"/></StgValue>
</operation>

<operation id="2559" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:15 %sext_ln54_195 = sext i24 %mul_ln54_111

]]></Node>
<StgValue><ssdm name="sext_ln54_195"/></StgValue>
</operation>

<operation id="2560" st_id="31" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit881:16 %add_ln54_103 = add i25 %shl_ln54_97, i25 %sext_ln54_195

]]></Node>
<StgValue><ssdm name="add_ln54_103"/></StgValue>
</operation>

<operation id="2561" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3647" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.1.8:37 %add_ln54_155 = add i25 %shl_ln54_149, i25 %sext_ln54_259

]]></Node>
<StgValue><ssdm name="add_ln54_155"/></StgValue>
</operation>

<operation id="2562" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3704" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.1.8:94 %mul_ln54_170 = mul i24 %sext_ln54_260, i24 %sext_ln36_8

]]></Node>
<StgValue><ssdm name="mul_ln54_170"/></StgValue>
</operation>

<operation id="2563" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3705" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.1.8:95 %tmp_429 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_155, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="2564" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3777" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit:31 %add_ln54_162 = add i25 %shl_ln54_156, i25 %sext_ln54_268

]]></Node>
<StgValue><ssdm name="add_ln54_162"/></StgValue>
</operation>

<operation id="2565" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3779" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit:33 %tmp_437 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_162, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="2566" st_id="31" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3836" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:17 %mul_ln54_184 = mul i24 %sext_ln54_48, i24 %sext_ln36_22

]]></Node>
<StgValue><ssdm name="mul_ln54_184"/></StgValue>
</operation>

<operation id="2567" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3838" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit954:19 %shl_ln54_162 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_443, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_162"/></StgValue>
</operation>

<operation id="2568" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3839" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:20 %sext_ln54_276 = sext i24 %mul_ln54_184

]]></Node>
<StgValue><ssdm name="sext_ln54_276"/></StgValue>
</operation>

<operation id="2569" st_id="31" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3840" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit954:21 %add_ln54_168 = add i25 %shl_ln54_162, i25 %sext_ln54_276

]]></Node>
<StgValue><ssdm name="add_ln54_168"/></StgValue>
</operation>

<operation id="2570" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3841" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:22 %mul_ln54_185 = mul i24 %sext_ln54_50, i24 %sext_ln36_23

]]></Node>
<StgValue><ssdm name="mul_ln54_185"/></StgValue>
</operation>

<operation id="2571" st_id="31" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3892" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:0 %mul_ln54_189 = mul i24 %sext_ln54_58, i24 %sext_ln36_27

]]></Node>
<StgValue><ssdm name="mul_ln54_189"/></StgValue>
</operation>

<operation id="2572" st_id="31" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3893" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:1 %mul_ln54_190 = mul i24 %sext_ln54_60, i24 %sext_ln36_28

]]></Node>
<StgValue><ssdm name="mul_ln54_190"/></StgValue>
</operation>

<operation id="2573" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3894" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit963:2 %tmp_448 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54_189, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2574" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3895" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit963:3 %shl_ln54_167 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_448, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_167"/></StgValue>
</operation>

<operation id="2575" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3896" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:4 %sext_ln54_282 = sext i24 %shl_ln54_167

]]></Node>
<StgValue><ssdm name="sext_ln54_282"/></StgValue>
</operation>

<operation id="2576" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3897" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:5 %sext_ln54_283 = sext i24 %mul_ln54_190

]]></Node>
<StgValue><ssdm name="sext_ln54_283"/></StgValue>
</operation>

<operation id="2577" st_id="31" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3898" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit963:6 %add_ln54_173 = add i25 %sext_ln54_282, i25 %sext_ln54_283

]]></Node>
<StgValue><ssdm name="add_ln54_173"/></StgValue>
</operation>

<operation id="2578" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3899" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:7 %mul_ln54_191 = mul i24 %sext_ln54_62, i24 %sext_ln36_29

]]></Node>
<StgValue><ssdm name="mul_ln54_191"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="2579" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:164 %empty_324 = add i9 %empty, i9 52

]]></Node>
<StgValue><ssdm name="empty_324"/></StgValue>
</operation>

<operation id="2580" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="9">
<![CDATA[
for.body104:165 %p_cast62 = zext i9 %empty_324

]]></Node>
<StgValue><ssdm name="p_cast62"/></StgValue>
</operation>

<operation id="2581" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:166 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_54 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast62

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_54"/></StgValue>
</operation>

<operation id="2582" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:203 %empty_337 = add i9 %empty, i9 65

]]></Node>
<StgValue><ssdm name="empty_337"/></StgValue>
</operation>

<operation id="2583" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="9">
<![CDATA[
for.body104:204 %p_cast75 = zext i9 %empty_337

]]></Node>
<StgValue><ssdm name="p_cast75"/></StgValue>
</operation>

<operation id="2584" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:205 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_67 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast75

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_67"/></StgValue>
</operation>

<operation id="2585" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:303 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_135 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast62

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_135"/></StgValue>
</operation>

<operation id="2586" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:316 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_148 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast75

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_148"/></StgValue>
</operation>

<operation id="2587" st_id="32" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="12" op_0_bw="9">
<![CDATA[
for.body104:485 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_266 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_53

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_266"/></StgValue>
</operation>

<operation id="2588" st_id="32" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="9">
<![CDATA[
for.body104:486 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_267 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_134

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_267"/></StgValue>
</operation>

<operation id="2589" st_id="32" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:487 %tmp_120 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_266, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_267, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="2590" st_id="32" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="12" op_0_bw="9">
<![CDATA[
for.body104:488 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_268 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_54

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_268"/></StgValue>
</operation>

<operation id="2591" st_id="32" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="12" op_0_bw="9">
<![CDATA[
for.body104:489 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_269 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_135

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_269"/></StgValue>
</operation>

<operation id="2592" st_id="32" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="12" op_0_bw="9">
<![CDATA[
for.body104:506 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_280 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_60

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_280"/></StgValue>
</operation>

<operation id="2593" st_id="32" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="12" op_0_bw="9">
<![CDATA[
for.body104:507 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_281 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_141

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_281"/></StgValue>
</operation>

<operation id="2594" st_id="32" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:508 %tmp_127 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_280, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_281, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="2595" st_id="32" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="12" op_0_bw="9">
<![CDATA[
for.body104:527 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_294 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_67

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_294"/></StgValue>
</operation>

<operation id="2596" st_id="32" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="12" op_0_bw="9">
<![CDATA[
for.body104:528 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_295 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_148

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_295"/></StgValue>
</operation>

<operation id="2597" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body104:580 %empty_356 = add i5 %zext_ln39, i5 5

]]></Node>
<StgValue><ssdm name="empty_356"/></StgValue>
</operation>

<operation id="2598" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:171 %empty_414 = add i9 %empty_361, i9 52

]]></Node>
<StgValue><ssdm name="empty_414"/></StgValue>
</operation>

<operation id="2599" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:172 %p_cast143 = zext i9 %empty_414

]]></Node>
<StgValue><ssdm name="p_cast143"/></StgValue>
</operation>

<operation id="2600" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:173 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_378 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast143

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_378"/></StgValue>
</operation>

<operation id="2601" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:210 %empty_427 = add i9 %empty_361, i9 65

]]></Node>
<StgValue><ssdm name="empty_427"/></StgValue>
</operation>

<operation id="2602" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:211 %p_cast156 = zext i9 %empty_427

]]></Node>
<StgValue><ssdm name="p_cast156"/></StgValue>
</operation>

<operation id="2603" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:212 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_391 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast156

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_391"/></StgValue>
</operation>

<operation id="2604" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:310 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_459 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast143

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_459"/></StgValue>
</operation>

<operation id="2605" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:323 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_472 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast156

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_472"/></StgValue>
</operation>

<operation id="2606" st_id="32" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:492 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_590 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_377

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_590"/></StgValue>
</operation>

<operation id="2607" st_id="32" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:493 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_591 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_458

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_591"/></StgValue>
</operation>

<operation id="2608" st_id="32" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:494 %tmp_120_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_590, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_591, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_120_mid1"/></StgValue>
</operation>

<operation id="2609" st_id="32" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:495 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_592 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_378

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_592"/></StgValue>
</operation>

<operation id="2610" st_id="32" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:496 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_593 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_459

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_593"/></StgValue>
</operation>

<operation id="2611" st_id="32" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:513 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_604 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_384

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_604"/></StgValue>
</operation>

<operation id="2612" st_id="32" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:514 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_605 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_465

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_605"/></StgValue>
</operation>

<operation id="2613" st_id="32" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:515 %tmp_127_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_604, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_605, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_127_mid1"/></StgValue>
</operation>

<operation id="2614" st_id="32" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:534 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_618 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_391

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_618"/></StgValue>
</operation>

<operation id="2615" st_id="32" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:535 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_619 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_472

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_619"/></StgValue>
</operation>

<operation id="2616" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:647 %sext_ln36_32 = sext i12 %select_ln36_34

]]></Node>
<StgValue><ssdm name="sext_ln36_32"/></StgValue>
</operation>

<operation id="2617" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:657 %sext_ln36_37 = sext i12 %select_ln36_39

]]></Node>
<StgValue><ssdm name="sext_ln36_37"/></StgValue>
</operation>

<operation id="2618" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:684 %select_ln36_53 = select i1 %icmp_ln39, i12 %tmp_120_mid1, i12 %tmp_120

]]></Node>
<StgValue><ssdm name="select_ln36_53"/></StgValue>
</operation>

<operation id="2619" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:698 %select_ln36_60 = select i1 %icmp_ln39, i12 %tmp_127_mid1, i12 %tmp_127

]]></Node>
<StgValue><ssdm name="select_ln36_60"/></StgValue>
</operation>

<operation id="2620" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc141:748 %select_ln36_87 = select i1 %icmp_ln39, i5 5, i5 %empty_356

]]></Node>
<StgValue><ssdm name="select_ln36_87"/></StgValue>
</operation>

<operation id="2621" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc141:781 %p_mid112 = add i5 %zext_ln39_3, i5 5

]]></Node>
<StgValue><ssdm name="p_mid112"/></StgValue>
</operation>

<operation id="2622" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc141:782 %select_ln39_14 = select i1 %and_ln36, i5 %p_mid112, i5 %select_ln36_87

]]></Node>
<StgValue><ssdm name="select_ln39_14"/></StgValue>
</operation>

<operation id="2623" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="11" op_0_bw="5">
<![CDATA[
for.inc141:783 %select_ln39_44_cast = zext i5 %select_ln39_14

]]></Node>
<StgValue><ssdm name="select_ln39_44_cast"/></StgValue>
</operation>

<operation id="2624" st_id="32" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:784 %mul_ln54_248 = mul i11 %select_ln39_44_cast, i11 88

]]></Node>
<StgValue><ssdm name="mul_ln54_248"/></StgValue>
</operation>

<operation id="2625" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1014 %add_ln54_256 = add i11 %mul_ln54_247, i11 %zext_ln54_34

]]></Node>
<StgValue><ssdm name="add_ln54_256"/></StgValue>
</operation>

<operation id="2626" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1015 %zext_ln54_39 = zext i11 %add_ln54_256

]]></Node>
<StgValue><ssdm name="zext_ln54_39"/></StgValue>
</operation>

<operation id="2627" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1016 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_441 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_39

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_441"/></StgValue>
</operation>

<operation id="2628" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1033 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_450 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_39

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_450"/></StgValue>
</operation>

<operation id="2629" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1042 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_459 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_39

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_459"/></StgValue>
</operation>

<operation id="2630" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:82 %mul_ln54_17 = mul i24 %sext_ln54_34, i24 %sext_ln36_17

]]></Node>
<StgValue><ssdm name="mul_ln54_17"/></StgValue>
</operation>

<operation id="2631" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit454:58 %shl_ln54_20 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_281, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_20"/></StgValue>
</operation>

<operation id="2632" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:64 %mul_ln54_24 = mul i24 %sext_ln54_48, i24 %sext_ln36_24

]]></Node>
<StgValue><ssdm name="mul_ln54_24"/></StgValue>
</operation>

<operation id="2633" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:65 %sext_ln54_49 = sext i24 %mul_ln54_24

]]></Node>
<StgValue><ssdm name="sext_ln54_49"/></StgValue>
</operation>

<operation id="2634" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit454:66 %add_ln54_26 = add i25 %shl_ln54_20, i25 %sext_ln54_49

]]></Node>
<StgValue><ssdm name="add_ln54_26"/></StgValue>
</operation>

<operation id="2635" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:74 %mul_ln54_25 = mul i24 %sext_ln54_50, i24 %sext_ln36_25

]]></Node>
<StgValue><ssdm name="mul_ln54_25"/></StgValue>
</operation>

<operation id="2636" st_id="32" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit511:26 %add_ln54_30 = add i25 %shl_ln54_24, i25 %sext_ln54_59

]]></Node>
<StgValue><ssdm name="add_ln54_30"/></StgValue>
</operation>

<operation id="2637" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit511:27 %tmp_287 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_30, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="2638" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit511:28 %shl_ln54_25 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_287, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_25"/></StgValue>
</operation>

<operation id="2639" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:34 %mul_ln54_30 = mul i24 %sext_ln54_60, i24 %sext_ln36_30

]]></Node>
<StgValue><ssdm name="mul_ln54_30"/></StgValue>
</operation>

<operation id="2640" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:35 %sext_ln54_61 = sext i24 %mul_ln54_30

]]></Node>
<StgValue><ssdm name="sext_ln54_61"/></StgValue>
</operation>

<operation id="2641" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit511:36 %add_ln54_31 = add i25 %shl_ln54_25, i25 %sext_ln54_61

]]></Node>
<StgValue><ssdm name="add_ln54_31"/></StgValue>
</operation>

<operation id="2642" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:44 %mul_ln54_31 = mul i24 %sext_ln54_62, i24 %sext_ln36_31

]]></Node>
<StgValue><ssdm name="mul_ln54_31"/></StgValue>
</operation>

<operation id="2643" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:49 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_275 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_500

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_275"/></StgValue>
</operation>

<operation id="2644" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:50 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_276 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_509

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_276"/></StgValue>
</operation>

<operation id="2645" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:51 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_277 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_518

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_277"/></StgValue>
</operation>

<operation id="2646" st_id="32" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit511:52 %tmp_187 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_275, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_276, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_277, i2 %trunc_ln54_s

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="2647" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit511:53 %sext_ln54_64 = sext i12 %tmp_187

]]></Node>
<StgValue><ssdm name="sext_ln54_64"/></StgValue>
</operation>

<operation id="2648" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:54 %mul_ln54_32 = mul i24 %sext_ln54_64, i24 %sext_ln36_32

]]></Node>
<StgValue><ssdm name="mul_ln54_32"/></StgValue>
</operation>

<operation id="2649" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:19 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_239 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_411

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_239"/></StgValue>
</operation>

<operation id="2650" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:20 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_240 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_420

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_240"/></StgValue>
</operation>

<operation id="2651" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:21 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_241 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_429

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_241"/></StgValue>
</operation>

<operation id="2652" st_id="32" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit568:22 %tmp_193 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_239, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_240, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_241, i2 %trunc_ln54_4

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="2653" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit568:23 %sext_ln54_76 = sext i12 %tmp_193

]]></Node>
<StgValue><ssdm name="sext_ln54_76"/></StgValue>
</operation>

<operation id="2654" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:29 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_242 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_441

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_242"/></StgValue>
</operation>

<operation id="2655" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:30 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_243 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_450

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_243"/></StgValue>
</operation>

<operation id="2656" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:31 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_244 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_459

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_244"/></StgValue>
</operation>

<operation id="2657" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end.i.i.8:41 %add_ln54_306 = add i11 %mul_ln54_244, i11 %zext_ln54_100

]]></Node>
<StgValue><ssdm name="add_ln54_306"/></StgValue>
</operation>

<operation id="2658" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="64" op_0_bw="11">
<![CDATA[
if.end.i.i.8:42 %zext_ln54_101 = zext i11 %add_ln54_306

]]></Node>
<StgValue><ssdm name="zext_ln54_101"/></StgValue>
</operation>

<operation id="2659" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:43 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_93 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_101

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_93"/></StgValue>
</operation>

<operation id="2660" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2967" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:68 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_102 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_101

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_102"/></StgValue>
</operation>

<operation id="2661" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:77 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_111 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_101

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_111"/></StgValue>
</operation>

<operation id="2662" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.0:0 %store_ln57 = store i16 %add_ln57_9, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="2663" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.0:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2664" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.1:0 %store_ln57 = store i16 %add_ln57_9, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="2665" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.1:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2666" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:32 %mul_ln54_97 = mul i24 %sext_ln54_34, i24 %sext_ln36_16

]]></Node>
<StgValue><ssdm name="mul_ln54_97"/></StgValue>
</operation>

<operation id="2667" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit:34 %shl_ln54_85 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_355, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_85"/></StgValue>
</operation>

<operation id="2668" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:35 %sext_ln54_179 = sext i24 %mul_ln54_97

]]></Node>
<StgValue><ssdm name="sext_ln54_179"/></StgValue>
</operation>

<operation id="2669" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit:36 %add_ln54_91 = add i25 %shl_ln54_85, i25 %sext_ln54_179

]]></Node>
<StgValue><ssdm name="add_ln54_91"/></StgValue>
</operation>

<operation id="2670" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_90 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_93

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_90"/></StgValue>
</operation>

<operation id="2671" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_91 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_102

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_91"/></StgValue>
</operation>

<operation id="2672" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_92 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_111

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_92"/></StgValue>
</operation>

<operation id="2673" st_id="32" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit872:26 %add_ln54_97 = add i25 %shl_ln54_91, i25 %sext_ln54_187

]]></Node>
<StgValue><ssdm name="add_ln54_97"/></StgValue>
</operation>

<operation id="2674" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:27 %mul_ln54_105 = mul i24 %sext_ln54_50, i24 %sext_ln36_24

]]></Node>
<StgValue><ssdm name="mul_ln54_105"/></StgValue>
</operation>

<operation id="2675" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit872:28 %tmp_363 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_97, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="2676" st_id="32" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit881:16 %add_ln54_103 = add i25 %shl_ln54_97, i25 %sext_ln54_195

]]></Node>
<StgValue><ssdm name="add_ln54_103"/></StgValue>
</operation>

<operation id="2677" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:17 %mul_ln54_112 = mul i24 %sext_ln54_64, i24 %sext_ln36_31

]]></Node>
<StgValue><ssdm name="mul_ln54_112"/></StgValue>
</operation>

<operation id="2678" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit881:18 %tmp_369 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_103, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="2679" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3255" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:1 %mul_ln54_118 = mul i24 %sext_ln54_76, i24 %sext_ln36_37

]]></Node>
<StgValue><ssdm name="mul_ln54_118"/></StgValue>
</operation>

<operation id="2680" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3704" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.1.8:94 %mul_ln54_170 = mul i24 %sext_ln54_260, i24 %sext_ln36_8

]]></Node>
<StgValue><ssdm name="mul_ln54_170"/></StgValue>
</operation>

<operation id="2681" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3706" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
if.end.i.i.1.8:96 %shl_ln54_150 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_429, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_150"/></StgValue>
</operation>

<operation id="2682" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3707" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.1.8:97 %sext_ln54_261 = sext i24 %mul_ln54_170

]]></Node>
<StgValue><ssdm name="sext_ln54_261"/></StgValue>
</operation>

<operation id="2683" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3708" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.1.8:98 %add_ln54_156 = add i25 %shl_ln54_150, i25 %sext_ln54_261

]]></Node>
<StgValue><ssdm name="add_ln54_156"/></StgValue>
</operation>

<operation id="2684" st_id="32" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3840" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit954:21 %add_ln54_168 = add i25 %shl_ln54_162, i25 %sext_ln54_276

]]></Node>
<StgValue><ssdm name="add_ln54_168"/></StgValue>
</operation>

<operation id="2685" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3841" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:22 %mul_ln54_185 = mul i24 %sext_ln54_50, i24 %sext_ln36_23

]]></Node>
<StgValue><ssdm name="mul_ln54_185"/></StgValue>
</operation>

<operation id="2686" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3842" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit954:23 %tmp_444 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_168, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="2687" st_id="32" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3898" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit963:6 %add_ln54_173 = add i25 %sext_ln54_282, i25 %sext_ln54_283

]]></Node>
<StgValue><ssdm name="add_ln54_173"/></StgValue>
</operation>

<operation id="2688" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3899" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:7 %mul_ln54_191 = mul i24 %sext_ln54_62, i24 %sext_ln36_29

]]></Node>
<StgValue><ssdm name="mul_ln54_191"/></StgValue>
</operation>

<operation id="2689" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3900" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit963:8 %tmp_449 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_173, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="2690" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3901" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit963:9 %shl_ln54_168 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_449, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_168"/></StgValue>
</operation>

<operation id="2691" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3902" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:10 %sext_ln54_284 = sext i24 %mul_ln54_191

]]></Node>
<StgValue><ssdm name="sext_ln54_284"/></StgValue>
</operation>

<operation id="2692" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3903" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit963:11 %add_ln54_174 = add i25 %shl_ln54_168, i25 %sext_ln54_284

]]></Node>
<StgValue><ssdm name="add_ln54_174"/></StgValue>
</operation>

<operation id="2693" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3904" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:12 %mul_ln54_192 = mul i24 %sext_ln54_64, i24 %sext_ln36_30

]]></Node>
<StgValue><ssdm name="mul_ln54_192"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="2694" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:185 %empty_331 = add i9 %empty, i9 59

]]></Node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>

<operation id="2695" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="9">
<![CDATA[
for.body104:186 %p_cast69 = zext i9 %empty_331

]]></Node>
<StgValue><ssdm name="p_cast69"/></StgValue>
</operation>

<operation id="2696" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:187 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_61 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast69

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_61"/></StgValue>
</operation>

<operation id="2697" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:197 %empty_335 = add i9 %empty, i9 63

]]></Node>
<StgValue><ssdm name="empty_335"/></StgValue>
</operation>

<operation id="2698" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="9">
<![CDATA[
for.body104:198 %p_cast73 = zext i9 %empty_335

]]></Node>
<StgValue><ssdm name="p_cast73"/></StgValue>
</operation>

<operation id="2699" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:199 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_65 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast73

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_65"/></StgValue>
</operation>

<operation id="2700" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:310 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_142 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast69

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_142"/></StgValue>
</operation>

<operation id="2701" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:314 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_146 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast73

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_146"/></StgValue>
</operation>

<operation id="2702" st_id="33" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="12" op_0_bw="9">
<![CDATA[
for.body104:488 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_268 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_54

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_268"/></StgValue>
</operation>

<operation id="2703" st_id="33" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="12" op_0_bw="9">
<![CDATA[
for.body104:489 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_269 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_135

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_269"/></StgValue>
</operation>

<operation id="2704" st_id="33" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:490 %tmp_121 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_268, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_269, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="2705" st_id="33" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="12" op_0_bw="9">
<![CDATA[
for.body104:509 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_282 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_61

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_282"/></StgValue>
</operation>

<operation id="2706" st_id="33" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="12" op_0_bw="9">
<![CDATA[
for.body104:510 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_283 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_142

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_283"/></StgValue>
</operation>

<operation id="2707" st_id="33" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="12" op_0_bw="9">
<![CDATA[
for.body104:521 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_290 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_65

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_290"/></StgValue>
</operation>

<operation id="2708" st_id="33" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="12" op_0_bw="9">
<![CDATA[
for.body104:522 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_291 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_146

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_291"/></StgValue>
</operation>

<operation id="2709" st_id="33" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="12" op_0_bw="9">
<![CDATA[
for.body104:527 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_294 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_67

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_294"/></StgValue>
</operation>

<operation id="2710" st_id="33" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="12" op_0_bw="9">
<![CDATA[
for.body104:528 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_295 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_148

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_295"/></StgValue>
</operation>

<operation id="2711" st_id="33" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:529 %tmp_134 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_294, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_295, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="2712" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:192 %empty_421 = add i9 %empty_361, i9 59

]]></Node>
<StgValue><ssdm name="empty_421"/></StgValue>
</operation>

<operation id="2713" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:193 %p_cast150 = zext i9 %empty_421

]]></Node>
<StgValue><ssdm name="p_cast150"/></StgValue>
</operation>

<operation id="2714" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:194 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_385 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast150

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_385"/></StgValue>
</operation>

<operation id="2715" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:204 %empty_425 = add i9 %empty_361, i9 63

]]></Node>
<StgValue><ssdm name="empty_425"/></StgValue>
</operation>

<operation id="2716" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:205 %p_cast154 = zext i9 %empty_425

]]></Node>
<StgValue><ssdm name="p_cast154"/></StgValue>
</operation>

<operation id="2717" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:206 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_389 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast154

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_389"/></StgValue>
</operation>

<operation id="2718" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:317 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_466 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast150

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_466"/></StgValue>
</operation>

<operation id="2719" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:321 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_470 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast154

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_470"/></StgValue>
</operation>

<operation id="2720" st_id="33" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:495 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_592 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_378

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_592"/></StgValue>
</operation>

<operation id="2721" st_id="33" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:496 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_593 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_459

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_593"/></StgValue>
</operation>

<operation id="2722" st_id="33" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:497 %tmp_121_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_592, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_593, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_121_mid1"/></StgValue>
</operation>

<operation id="2723" st_id="33" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:516 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_606 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_385

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_606"/></StgValue>
</operation>

<operation id="2724" st_id="33" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:517 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_607 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_466

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_607"/></StgValue>
</operation>

<operation id="2725" st_id="33" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:528 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_614 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_389

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_614"/></StgValue>
</operation>

<operation id="2726" st_id="33" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:529 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_615 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_470

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_615"/></StgValue>
</operation>

<operation id="2727" st_id="33" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:534 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_618 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_391

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_618"/></StgValue>
</operation>

<operation id="2728" st_id="33" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:535 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_619 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_472

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_619"/></StgValue>
</operation>

<operation id="2729" st_id="33" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:536 %tmp_134_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_618, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_619, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_134_mid1"/></StgValue>
</operation>

<operation id="2730" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:655 %sext_ln36_36 = sext i12 %select_ln36_38

]]></Node>
<StgValue><ssdm name="sext_ln36_36"/></StgValue>
</operation>

<operation id="2731" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:659 %sext_ln36_38 = sext i12 %select_ln36_40

]]></Node>
<StgValue><ssdm name="sext_ln36_38"/></StgValue>
</operation>

<operation id="2732" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:686 %select_ln36_54 = select i1 %icmp_ln39, i12 %tmp_121_mid1, i12 %tmp_121

]]></Node>
<StgValue><ssdm name="select_ln36_54"/></StgValue>
</operation>

<operation id="2733" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:712 %select_ln36_67 = select i1 %icmp_ln39, i12 %tmp_134_mid1, i12 %tmp_134

]]></Node>
<StgValue><ssdm name="select_ln36_67"/></StgValue>
</operation>

<operation id="2734" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1194 %add_ln54_282 = add i11 %mul_ln54_246, i11 %zext_ln54_67

]]></Node>
<StgValue><ssdm name="add_ln54_282"/></StgValue>
</operation>

<operation id="2735" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1195 %zext_ln54_71 = zext i11 %add_ln54_282

]]></Node>
<StgValue><ssdm name="zext_ln54_71"/></StgValue>
</operation>

<operation id="2736" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1196 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_530 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_71

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_530"/></StgValue>
</operation>

<operation id="2737" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1215 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_539 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_71

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_539"/></StgValue>
</operation>

<operation id="2738" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1224 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_548 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_71

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_548"/></StgValue>
</operation>

<operation id="2739" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1313 %add_ln54_299 = add i11 %mul_ln54_245, i11 %zext_ln54_89

]]></Node>
<StgValue><ssdm name="add_ln54_299"/></StgValue>
</operation>

<operation id="2740" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1314 %zext_ln54_92 = zext i11 %add_ln54_299

]]></Node>
<StgValue><ssdm name="zext_ln54_92"/></StgValue>
</operation>

<operation id="2741" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1315 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_589 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_92

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_589"/></StgValue>
</operation>

<operation id="2742" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1336 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_598 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_92

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_598"/></StgValue>
</operation>

<operation id="2743" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1345 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_607 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_92

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_607"/></StgValue>
</operation>

<operation id="2744" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:82 %mul_ln54_17 = mul i24 %sext_ln54_34, i24 %sext_ln36_17

]]></Node>
<StgValue><ssdm name="mul_ln54_17"/></StgValue>
</operation>

<operation id="2745" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit:84 %shl_ln54_14 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_274, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_14"/></StgValue>
</operation>

<operation id="2746" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit:85 %sext_ln54_35 = sext i24 %mul_ln54_17

]]></Node>
<StgValue><ssdm name="sext_ln54_35"/></StgValue>
</operation>

<operation id="2747" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit:86 %add_ln54_20 = add i25 %shl_ln54_14, i25 %sext_ln54_35

]]></Node>
<StgValue><ssdm name="add_ln54_20"/></StgValue>
</operation>

<operation id="2748" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit454:66 %add_ln54_26 = add i25 %shl_ln54_20, i25 %sext_ln54_49

]]></Node>
<StgValue><ssdm name="add_ln54_26"/></StgValue>
</operation>

<operation id="2749" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit454:67 %tmp_282 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_26, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="2750" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit454:68 %shl_ln54_21 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_282, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_21"/></StgValue>
</operation>

<operation id="2751" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:74 %mul_ln54_25 = mul i24 %sext_ln54_50, i24 %sext_ln36_25

]]></Node>
<StgValue><ssdm name="mul_ln54_25"/></StgValue>
</operation>

<operation id="2752" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:75 %sext_ln54_51 = sext i24 %mul_ln54_25

]]></Node>
<StgValue><ssdm name="sext_ln54_51"/></StgValue>
</operation>

<operation id="2753" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit454:76 %add_ln54_27 = add i25 %shl_ln54_21, i25 %sext_ln54_51

]]></Node>
<StgValue><ssdm name="add_ln54_27"/></StgValue>
</operation>

<operation id="2754" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:77 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_311 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_589

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_311"/></StgValue>
</operation>

<operation id="2755" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:78 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_312 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_598

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_312"/></StgValue>
</operation>

<operation id="2756" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:79 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_313 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_607

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_313"/></StgValue>
</operation>

<operation id="2757" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit511:36 %add_ln54_31 = add i25 %shl_ln54_25, i25 %sext_ln54_61

]]></Node>
<StgValue><ssdm name="add_ln54_31"/></StgValue>
</operation>

<operation id="2758" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit511:37 %tmp_288 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_31, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="2759" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit511:38 %shl_ln54_26 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_288, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_26"/></StgValue>
</operation>

<operation id="2760" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:44 %mul_ln54_31 = mul i24 %sext_ln54_62, i24 %sext_ln36_31

]]></Node>
<StgValue><ssdm name="mul_ln54_31"/></StgValue>
</operation>

<operation id="2761" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:45 %sext_ln54_63 = sext i24 %mul_ln54_31

]]></Node>
<StgValue><ssdm name="sext_ln54_63"/></StgValue>
</operation>

<operation id="2762" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit511:46 %add_ln54_32 = add i25 %shl_ln54_26, i25 %sext_ln54_63

]]></Node>
<StgValue><ssdm name="add_ln54_32"/></StgValue>
</operation>

<operation id="2763" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:54 %mul_ln54_32 = mul i24 %sext_ln54_64, i24 %sext_ln36_32

]]></Node>
<StgValue><ssdm name="mul_ln54_32"/></StgValue>
</operation>

<operation id="2764" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:59 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_278 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_530

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_278"/></StgValue>
</operation>

<operation id="2765" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:60 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_279 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_539

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_279"/></StgValue>
</operation>

<operation id="2766" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:61 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_280 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_548

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_280"/></StgValue>
</operation>

<operation id="2767" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit568:13 %sext_ln54_74 = sext i12 %tmp_192

]]></Node>
<StgValue><ssdm name="sext_ln54_74"/></StgValue>
</operation>

<operation id="2768" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:29 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_242 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_441

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_242"/></StgValue>
</operation>

<operation id="2769" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:30 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_243 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_450

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_243"/></StgValue>
</operation>

<operation id="2770" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:31 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_244 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_459

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_244"/></StgValue>
</operation>

<operation id="2771" st_id="33" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit568:32 %tmp_194 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_242, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_243, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_244, i2 %trunc_ln54_6

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="2772" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit568:33 %sext_ln54_78 = sext i12 %tmp_194

]]></Node>
<StgValue><ssdm name="sext_ln54_78"/></StgValue>
</operation>

<operation id="2773" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit:36 %add_ln54_91 = add i25 %shl_ln54_85, i25 %sext_ln54_179

]]></Node>
<StgValue><ssdm name="add_ln54_91"/></StgValue>
</operation>

<operation id="2774" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_90 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_93

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_90"/></StgValue>
</operation>

<operation id="2775" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_91 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_102

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_91"/></StgValue>
</operation>

<operation id="2776" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_92 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_111

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_92"/></StgValue>
</operation>

<operation id="2777" st_id="33" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3075" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.1.exit:40 %tmp_238 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_90, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_91, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_92, i2 %trunc_ln54_9

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="2778" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.1.exit:41 %sext_ln54_180 = sext i12 %tmp_238

]]></Node>
<StgValue><ssdm name="sext_ln54_180"/></StgValue>
</operation>

<operation id="2779" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:42 %mul_ln54_98 = mul i24 %sext_ln54_180, i24 %sext_ln36_17

]]></Node>
<StgValue><ssdm name="mul_ln54_98"/></StgValue>
</operation>

<operation id="2780" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit:43 %tmp_356 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_91, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="2781" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:27 %mul_ln54_105 = mul i24 %sext_ln54_50, i24 %sext_ln36_24

]]></Node>
<StgValue><ssdm name="mul_ln54_105"/></StgValue>
</operation>

<operation id="2782" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit872:29 %shl_ln54_92 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_363, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_92"/></StgValue>
</operation>

<operation id="2783" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:30 %sext_ln54_188 = sext i24 %mul_ln54_105

]]></Node>
<StgValue><ssdm name="sext_ln54_188"/></StgValue>
</operation>

<operation id="2784" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit872:31 %add_ln54_98 = add i25 %shl_ln54_92, i25 %sext_ln54_188

]]></Node>
<StgValue><ssdm name="add_ln54_98"/></StgValue>
</operation>

<operation id="2785" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:17 %mul_ln54_112 = mul i24 %sext_ln54_64, i24 %sext_ln36_31

]]></Node>
<StgValue><ssdm name="mul_ln54_112"/></StgValue>
</operation>

<operation id="2786" st_id="33" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3254" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:0 %mul_ln54_117 = mul i24 %sext_ln54_74, i24 %sext_ln36_36

]]></Node>
<StgValue><ssdm name="mul_ln54_117"/></StgValue>
</operation>

<operation id="2787" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3255" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:1 %mul_ln54_118 = mul i24 %sext_ln54_76, i24 %sext_ln36_37

]]></Node>
<StgValue><ssdm name="mul_ln54_118"/></StgValue>
</operation>

<operation id="2788" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3256" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit890:2 %tmp_375 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54_117, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="2789" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3261" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:7 %mul_ln54_119 = mul i24 %sext_ln54_78, i24 %sext_ln36_38

]]></Node>
<StgValue><ssdm name="mul_ln54_119"/></StgValue>
</operation>

<operation id="2790" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3708" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.1.8:98 %add_ln54_156 = add i25 %shl_ln54_150, i25 %sext_ln54_261

]]></Node>
<StgValue><ssdm name="add_ln54_156"/></StgValue>
</operation>

<operation id="2791" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3709" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.1.8:99 %tmp_418 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_156, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2792" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3721" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.1.exit945:0 %sext_ln57_36 = sext i16 %tmp_247

]]></Node>
<StgValue><ssdm name="sext_ln57_36"/></StgValue>
</operation>

<operation id="2793" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3722" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.1.exit945:1 %sext_ln57_37 = sext i16 %tmp_418

]]></Node>
<StgValue><ssdm name="sext_ln57_37"/></StgValue>
</operation>

<operation id="2794" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3723" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.1.exit945:2 %sub_ln57_18 = sub i17 0, i17 %sext_ln57_36

]]></Node>
<StgValue><ssdm name="sub_ln57_18"/></StgValue>
</operation>

<operation id="2795" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3724" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.1.exit945:3 %icmp_ln57_18 = icmp_eq  i17 %sext_ln57_37, i17 %sub_ln57_18

]]></Node>
<StgValue><ssdm name="icmp_ln57_18"/></StgValue>
</operation>

<operation id="2796" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3725" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.exit945:4 %br_ln57 = br i1 %icmp_ln57_18, void %if.end.i.i.2, void %if.then.i.i.2

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2797" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3727" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.2:0 %br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i102.2.case.01116, void %V32.i.i25.i.i102.2.case.11117

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2798" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_18" val="1"/>
<literal name="tmp_258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3729" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.01116:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="2799" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_18" val="1"/>
<literal name="tmp_258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3730" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.01116:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit1115

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2800" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_18" val="1"/>
<literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3732" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.11117:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="2801" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_18" val="1"/>
<literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3733" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.11117:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit1115

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2802" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3735" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.exit1115:0 %br_ln57 = br void %if.end.i.i.2

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2803" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3737" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.2:0 %add_ln57_18 = add i16 %tmp_418, i16 %tmp_247

]]></Node>
<StgValue><ssdm name="add_ln57_18"/></StgValue>
</operation>

<operation id="2804" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3738" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.2:1 %br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i102.2.case.0, void %V32.i.i25.i.i102.2.case.1

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2805" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3778" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:32 %mul_ln54_178 = mul i24 %sext_ln54_180, i24 %sext_ln36_16

]]></Node>
<StgValue><ssdm name="mul_ln54_178"/></StgValue>
</operation>

<operation id="2806" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3841" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:22 %mul_ln54_185 = mul i24 %sext_ln54_50, i24 %sext_ln36_23

]]></Node>
<StgValue><ssdm name="mul_ln54_185"/></StgValue>
</operation>

<operation id="2807" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3843" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit954:24 %shl_ln54_163 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_444, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_163"/></StgValue>
</operation>

<operation id="2808" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3844" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:25 %sext_ln54_277 = sext i24 %mul_ln54_185

]]></Node>
<StgValue><ssdm name="sext_ln54_277"/></StgValue>
</operation>

<operation id="2809" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3845" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit954:26 %add_ln54_169 = add i25 %shl_ln54_163, i25 %sext_ln54_277

]]></Node>
<StgValue><ssdm name="add_ln54_169"/></StgValue>
</operation>

<operation id="2810" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3903" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit963:11 %add_ln54_174 = add i25 %shl_ln54_168, i25 %sext_ln54_284

]]></Node>
<StgValue><ssdm name="add_ln54_174"/></StgValue>
</operation>

<operation id="2811" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3904" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:12 %mul_ln54_192 = mul i24 %sext_ln54_64, i24 %sext_ln36_30

]]></Node>
<StgValue><ssdm name="mul_ln54_192"/></StgValue>
</operation>

<operation id="2812" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3905" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit963:13 %tmp_451 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_174, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2813" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3966" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:1 %mul_ln54_199 = mul i24 %sext_ln54_78, i24 %sext_ln36_37

]]></Node>
<StgValue><ssdm name="mul_ln54_199"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="2814" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:206 %empty_338 = add i9 %empty, i9 66

]]></Node>
<StgValue><ssdm name="empty_338"/></StgValue>
</operation>

<operation id="2815" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="9">
<![CDATA[
for.body104:207 %p_cast76 = zext i9 %empty_338

]]></Node>
<StgValue><ssdm name="p_cast76"/></StgValue>
</operation>

<operation id="2816" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:208 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_68 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast76

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_68"/></StgValue>
</operation>

<operation id="2817" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:227 %empty_345 = add i9 %empty, i9 73

]]></Node>
<StgValue><ssdm name="empty_345"/></StgValue>
</operation>

<operation id="2818" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="9">
<![CDATA[
for.body104:228 %p_cast83 = zext i9 %empty_345

]]></Node>
<StgValue><ssdm name="p_cast83"/></StgValue>
</operation>

<operation id="2819" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:229 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_75 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast83

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_75"/></StgValue>
</operation>

<operation id="2820" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:317 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_149 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast76

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_149"/></StgValue>
</operation>

<operation id="2821" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:324 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_156 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast83

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_156"/></StgValue>
</operation>

<operation id="2822" st_id="34" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="12" op_0_bw="9">
<![CDATA[
for.body104:509 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_282 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_61

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_282"/></StgValue>
</operation>

<operation id="2823" st_id="34" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="12" op_0_bw="9">
<![CDATA[
for.body104:510 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_283 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_142

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_283"/></StgValue>
</operation>

<operation id="2824" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:511 %tmp_128 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_282, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_283, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="2825" st_id="34" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="12" op_0_bw="9">
<![CDATA[
for.body104:521 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_290 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_65

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_290"/></StgValue>
</operation>

<operation id="2826" st_id="34" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="12" op_0_bw="9">
<![CDATA[
for.body104:522 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_291 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_146

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_291"/></StgValue>
</operation>

<operation id="2827" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:523 %tmp_132 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_290, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_291, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="2828" st_id="34" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="12" op_0_bw="9">
<![CDATA[
for.body104:530 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_296 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_68

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_296"/></StgValue>
</operation>

<operation id="2829" st_id="34" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="12" op_0_bw="9">
<![CDATA[
for.body104:531 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_297 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_149

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_297"/></StgValue>
</operation>

<operation id="2830" st_id="34" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="12" op_0_bw="9">
<![CDATA[
for.body104:551 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_310 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_75

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_310"/></StgValue>
</operation>

<operation id="2831" st_id="34" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="12" op_0_bw="9">
<![CDATA[
for.body104:552 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_311 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_156

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_311"/></StgValue>
</operation>

<operation id="2832" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:213 %empty_428 = add i9 %empty_361, i9 66

]]></Node>
<StgValue><ssdm name="empty_428"/></StgValue>
</operation>

<operation id="2833" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:214 %p_cast157 = zext i9 %empty_428

]]></Node>
<StgValue><ssdm name="p_cast157"/></StgValue>
</operation>

<operation id="2834" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:215 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_392 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast157

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_392"/></StgValue>
</operation>

<operation id="2835" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:234 %empty_435 = add i9 %empty_361, i9 73

]]></Node>
<StgValue><ssdm name="empty_435"/></StgValue>
</operation>

<operation id="2836" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:235 %p_cast164 = zext i9 %empty_435

]]></Node>
<StgValue><ssdm name="p_cast164"/></StgValue>
</operation>

<operation id="2837" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:236 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_399 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast164

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_399"/></StgValue>
</operation>

<operation id="2838" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:324 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_473 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast157

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_473"/></StgValue>
</operation>

<operation id="2839" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:331 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_480 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast164

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_480"/></StgValue>
</operation>

<operation id="2840" st_id="34" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:516 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_606 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_385

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_606"/></StgValue>
</operation>

<operation id="2841" st_id="34" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:517 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_607 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_466

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_607"/></StgValue>
</operation>

<operation id="2842" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:518 %tmp_128_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_606, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_607, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_128_mid1"/></StgValue>
</operation>

<operation id="2843" st_id="34" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:528 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_614 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_389

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_614"/></StgValue>
</operation>

<operation id="2844" st_id="34" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:529 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_615 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_470

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_615"/></StgValue>
</operation>

<operation id="2845" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:530 %tmp_132_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_614, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_615, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_132_mid1"/></StgValue>
</operation>

<operation id="2846" st_id="34" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:537 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_620 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_392

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_620"/></StgValue>
</operation>

<operation id="2847" st_id="34" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:538 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_621 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_473

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_621"/></StgValue>
</operation>

<operation id="2848" st_id="34" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:558 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_634 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_399

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_634"/></StgValue>
</operation>

<operation id="2849" st_id="34" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:559 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_635 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_480

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_635"/></StgValue>
</operation>

<operation id="2850" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:700 %select_ln36_61 = select i1 %icmp_ln39, i12 %tmp_128_mid1, i12 %tmp_128

]]></Node>
<StgValue><ssdm name="select_ln36_61"/></StgValue>
</operation>

<operation id="2851" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:708 %select_ln36_65 = select i1 %icmp_ln39, i12 %tmp_132_mid1, i12 %tmp_132

]]></Node>
<StgValue><ssdm name="select_ln36_65"/></StgValue>
</operation>

<operation id="2852" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1075 %add_ln54_265 = add i11 %mul_ln54_247, i11 %zext_ln54_45

]]></Node>
<StgValue><ssdm name="add_ln54_265"/></StgValue>
</operation>

<operation id="2853" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1076 %zext_ln54_50 = zext i11 %add_ln54_265

]]></Node>
<StgValue><ssdm name="zext_ln54_50"/></StgValue>
</operation>

<operation id="2854" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1077 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_471 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_50

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_471"/></StgValue>
</operation>

<operation id="2855" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1094 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_480 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_50

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_480"/></StgValue>
</operation>

<operation id="2856" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1103 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_489 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_50

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_489"/></StgValue>
</operation>

<operation id="2857" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit:86 %add_ln54_20 = add i25 %shl_ln54_14, i25 %sext_ln54_35

]]></Node>
<StgValue><ssdm name="add_ln54_20"/></StgValue>
</operation>

<operation id="2858" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit:87 %tmp_275 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_20, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="2859" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.exit:88 %sext_ln57_2 = sext i16 %add_ln57

]]></Node>
<StgValue><ssdm name="sext_ln57_2"/></StgValue>
</operation>

<operation id="2860" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.exit:89 %sext_ln57_3 = sext i16 %tmp_275

]]></Node>
<StgValue><ssdm name="sext_ln57_3"/></StgValue>
</operation>

<operation id="2861" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.exit:90 %sub_ln57_1 = sub i17 0, i17 %sext_ln57_2

]]></Node>
<StgValue><ssdm name="sub_ln57_1"/></StgValue>
</operation>

<operation id="2862" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.exit:91 %icmp_ln57_1 = icmp_eq  i17 %sext_ln57_3, i17 %sub_ln57_1

]]></Node>
<StgValue><ssdm name="icmp_ln57_1"/></StgValue>
</operation>

<operation id="2863" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.exit:92 %br_ln57 = br i1 %icmp_ln57_1, void %if.end.i.i.194, void %if.then.i.i.192

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2864" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.192:0 %br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i102.case.01059, void %V32.i.i25.i.i102.case.11060

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2865" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="0"/>
<literal name="icmp_ln57_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.01059:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="2866" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="0"/>
<literal name="icmp_ln57_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.01059:1 %br_ln57 = br void %V32.i.i25.i.i102.exit1058

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2867" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="1"/>
<literal name="icmp_ln57_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.11060:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="2868" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="1"/>
<literal name="icmp_ln57_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.11060:1 %br_ln57 = br void %V32.i.i25.i.i102.exit1058

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2869" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.exit1058:0 %br_ln57 = br void %if.end.i.i.194

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2870" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.194:0 %add_ln57_1 = add i16 %tmp_275, i16 %add_ln57

]]></Node>
<StgValue><ssdm name="add_ln57_1"/></StgValue>
</operation>

<operation id="2871" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.194:1 %br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i102.case.0455, void %V32.i.i25.i.i102.case.1456

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2872" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit454:76 %add_ln54_27 = add i25 %shl_ln54_21, i25 %sext_ln54_51

]]></Node>
<StgValue><ssdm name="add_ln54_27"/></StgValue>
</operation>

<operation id="2873" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:77 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_311 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_589

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_311"/></StgValue>
</operation>

<operation id="2874" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:78 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_312 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_598

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_312"/></StgValue>
</operation>

<operation id="2875" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit454:79 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_313 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_607

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_313"/></StgValue>
</operation>

<operation id="2876" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit454:80 %tmp_181 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_311, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_312, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_313, i2 %trunc_ln54_7

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="2877" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit454:81 %sext_ln54_52 = sext i12 %tmp_181

]]></Node>
<StgValue><ssdm name="sext_ln54_52"/></StgValue>
</operation>

<operation id="2878" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit454:83 %tmp_283 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_27, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="2879" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit511:46 %add_ln54_32 = add i25 %shl_ln54_26, i25 %sext_ln54_63

]]></Node>
<StgValue><ssdm name="add_ln54_32"/></StgValue>
</operation>

<operation id="2880" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit511:47 %tmp_289 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_32, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="2881" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit511:48 %shl_ln54_27 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_289, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_27"/></StgValue>
</operation>

<operation id="2882" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:54 %mul_ln54_32 = mul i24 %sext_ln54_64, i24 %sext_ln36_32

]]></Node>
<StgValue><ssdm name="mul_ln54_32"/></StgValue>
</operation>

<operation id="2883" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:55 %sext_ln54_65 = sext i24 %mul_ln54_32

]]></Node>
<StgValue><ssdm name="sext_ln54_65"/></StgValue>
</operation>

<operation id="2884" st_id="34" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit511:56 %add_ln54_33 = add i25 %shl_ln54_27, i25 %sext_ln54_65

]]></Node>
<StgValue><ssdm name="add_ln54_33"/></StgValue>
</operation>

<operation id="2885" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:59 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_278 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_530

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_278"/></StgValue>
</operation>

<operation id="2886" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:60 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_279 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_539

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_279"/></StgValue>
</operation>

<operation id="2887" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:61 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_280 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_548

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_280"/></StgValue>
</operation>

<operation id="2888" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit511:62 %tmp_188 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_278, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_279, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_280, i2 %trunc_ln54_2

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="2889" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit511:63 %sext_ln54_66 = sext i12 %tmp_188

]]></Node>
<StgValue><ssdm name="sext_ln54_66"/></StgValue>
</operation>

<operation id="2890" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:14 %mul_ln54_37 = mul i24 %sext_ln54_74, i24 %sext_ln36_37

]]></Node>
<StgValue><ssdm name="mul_ln54_37"/></StgValue>
</operation>

<operation id="2891" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_245 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_471

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_245"/></StgValue>
</operation>

<operation id="2892" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:40 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_246 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_480

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_246"/></StgValue>
</operation>

<operation id="2893" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:41 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_247 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_489

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_247"/></StgValue>
</operation>

<operation id="2894" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:42 %mul_ln54_98 = mul i24 %sext_ln54_180, i24 %sext_ln36_17

]]></Node>
<StgValue><ssdm name="mul_ln54_98"/></StgValue>
</operation>

<operation id="2895" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit872:31 %add_ln54_98 = add i25 %shl_ln54_92, i25 %sext_ln54_188

]]></Node>
<StgValue><ssdm name="add_ln54_98"/></StgValue>
</operation>

<operation id="2896" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:32 %mul_ln54_106 = mul i24 %sext_ln54_52, i24 %sext_ln36_25

]]></Node>
<StgValue><ssdm name="mul_ln54_106"/></StgValue>
</operation>

<operation id="2897" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit872:33 %tmp_364 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_98, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="2898" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:17 %mul_ln54_112 = mul i24 %sext_ln54_64, i24 %sext_ln36_31

]]></Node>
<StgValue><ssdm name="mul_ln54_112"/></StgValue>
</operation>

<operation id="2899" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit881:19 %shl_ln54_98 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_369, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_98"/></StgValue>
</operation>

<operation id="2900" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3201" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:20 %sext_ln54_196 = sext i24 %mul_ln54_112

]]></Node>
<StgValue><ssdm name="sext_ln54_196"/></StgValue>
</operation>

<operation id="2901" st_id="34" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit881:21 %add_ln54_104 = add i25 %shl_ln54_98, i25 %sext_ln54_196

]]></Node>
<StgValue><ssdm name="add_ln54_104"/></StgValue>
</operation>

<operation id="2902" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:22 %mul_ln54_113 = mul i24 %sext_ln54_66, i24 %sext_ln36_32

]]></Node>
<StgValue><ssdm name="mul_ln54_113"/></StgValue>
</operation>

<operation id="2903" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3255" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:1 %mul_ln54_118 = mul i24 %sext_ln54_76, i24 %sext_ln36_37

]]></Node>
<StgValue><ssdm name="mul_ln54_118"/></StgValue>
</operation>

<operation id="2904" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3257" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit890:3 %shl_ln54_103 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_375, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_103"/></StgValue>
</operation>

<operation id="2905" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3258" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:4 %sext_ln54_202 = sext i24 %shl_ln54_103

]]></Node>
<StgValue><ssdm name="sext_ln54_202"/></StgValue>
</operation>

<operation id="2906" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:5 %sext_ln54_203 = sext i24 %mul_ln54_118

]]></Node>
<StgValue><ssdm name="sext_ln54_203"/></StgValue>
</operation>

<operation id="2907" st_id="34" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit890:6 %add_ln54_109 = add i25 %sext_ln54_202, i25 %sext_ln54_203

]]></Node>
<StgValue><ssdm name="add_ln54_109"/></StgValue>
</operation>

<operation id="2908" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3261" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:7 %mul_ln54_119 = mul i24 %sext_ln54_78, i24 %sext_ln36_38

]]></Node>
<StgValue><ssdm name="mul_ln54_119"/></StgValue>
</operation>

<operation id="2909" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3651" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end.i.i.1.8:41 %add_ln54_315 = add i11 %mul_ln54_244, i11 %zext_ln54_111

]]></Node>
<StgValue><ssdm name="add_ln54_315"/></StgValue>
</operation>

<operation id="2910" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="64" op_0_bw="11">
<![CDATA[
if.end.i.i.1.8:42 %zext_ln54_112 = zext i11 %add_ln54_315

]]></Node>
<StgValue><ssdm name="zext_ln54_112"/></StgValue>
</operation>

<operation id="2911" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3653" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:43 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_37 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_112

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_37"/></StgValue>
</operation>

<operation id="2912" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3678" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:68 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_46 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_112

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_46"/></StgValue>
</operation>

<operation id="2913" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3687" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:77 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_55 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_112

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_55"/></StgValue>
</operation>

<operation id="2914" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3740" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.0:0 %store_ln57 = store i16 %add_ln57_18, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="2915" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3741" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.0:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2916" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3743" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.1:0 %store_ln57 = store i16 %add_ln57_18, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="2917" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3744" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.1:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2918" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3778" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:32 %mul_ln54_178 = mul i24 %sext_ln54_180, i24 %sext_ln36_16

]]></Node>
<StgValue><ssdm name="mul_ln54_178"/></StgValue>
</operation>

<operation id="2919" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3783" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_34 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_37

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_34"/></StgValue>
</operation>

<operation id="2920" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_35 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_46

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_35"/></StgValue>
</operation>

<operation id="2921" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3785" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_36 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_55

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_36"/></StgValue>
</operation>

<operation id="2922" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3845" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit954:26 %add_ln54_169 = add i25 %shl_ln54_163, i25 %sext_ln54_277

]]></Node>
<StgValue><ssdm name="add_ln54_169"/></StgValue>
</operation>

<operation id="2923" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3846" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:27 %mul_ln54_186 = mul i24 %sext_ln54_52, i24 %sext_ln36_24

]]></Node>
<StgValue><ssdm name="mul_ln54_186"/></StgValue>
</operation>

<operation id="2924" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3847" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit954:28 %tmp_445 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_169, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2925" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3904" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:12 %mul_ln54_192 = mul i24 %sext_ln54_64, i24 %sext_ln36_30

]]></Node>
<StgValue><ssdm name="mul_ln54_192"/></StgValue>
</operation>

<operation id="2926" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3906" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit963:14 %shl_ln54_169 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_451, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_169"/></StgValue>
</operation>

<operation id="2927" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3907" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:15 %sext_ln54_285 = sext i24 %mul_ln54_192

]]></Node>
<StgValue><ssdm name="sext_ln54_285"/></StgValue>
</operation>

<operation id="2928" st_id="34" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3908" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit963:16 %add_ln54_175 = add i25 %shl_ln54_169, i25 %sext_ln54_285

]]></Node>
<StgValue><ssdm name="add_ln54_175"/></StgValue>
</operation>

<operation id="2929" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3909" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:17 %mul_ln54_193 = mul i24 %sext_ln54_66, i24 %sext_ln36_31

]]></Node>
<StgValue><ssdm name="mul_ln54_193"/></StgValue>
</operation>

<operation id="2930" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3965" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:0 %mul_ln54_198 = mul i24 %sext_ln54_76, i24 %sext_ln36_36

]]></Node>
<StgValue><ssdm name="mul_ln54_198"/></StgValue>
</operation>

<operation id="2931" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3966" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:1 %mul_ln54_199 = mul i24 %sext_ln54_78, i24 %sext_ln36_37

]]></Node>
<StgValue><ssdm name="mul_ln54_199"/></StgValue>
</operation>

<operation id="2932" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3967" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit972:2 %tmp_457 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54_198, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="2933" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:167 %empty_325 = add i9 %empty, i9 53

]]></Node>
<StgValue><ssdm name="empty_325"/></StgValue>
</operation>

<operation id="2934" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="9">
<![CDATA[
for.body104:168 %p_cast63 = zext i9 %empty_325

]]></Node>
<StgValue><ssdm name="p_cast63"/></StgValue>
</operation>

<operation id="2935" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:169 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_55 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast63

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_55"/></StgValue>
</operation>

<operation id="2936" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:188 %empty_332 = add i9 %empty, i9 60

]]></Node>
<StgValue><ssdm name="empty_332"/></StgValue>
</operation>

<operation id="2937" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="9">
<![CDATA[
for.body104:189 %p_cast70 = zext i9 %empty_332

]]></Node>
<StgValue><ssdm name="p_cast70"/></StgValue>
</operation>

<operation id="2938" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:190 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_62 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast70

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_62"/></StgValue>
</operation>

<operation id="2939" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:304 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_136 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast63

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_136"/></StgValue>
</operation>

<operation id="2940" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:311 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_143 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast70

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_143"/></StgValue>
</operation>

<operation id="2941" st_id="35" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="12" op_0_bw="9">
<![CDATA[
for.body104:491 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_270 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_55

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_270"/></StgValue>
</operation>

<operation id="2942" st_id="35" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="12" op_0_bw="9">
<![CDATA[
for.body104:492 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_271 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_136

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_271"/></StgValue>
</operation>

<operation id="2943" st_id="35" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="12" op_0_bw="9">
<![CDATA[
for.body104:512 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_284 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_62

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_284"/></StgValue>
</operation>

<operation id="2944" st_id="35" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="12" op_0_bw="9">
<![CDATA[
for.body104:513 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_285 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_143

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_285"/></StgValue>
</operation>

<operation id="2945" st_id="35" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="12" op_0_bw="9">
<![CDATA[
for.body104:530 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_296 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_68

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_296"/></StgValue>
</operation>

<operation id="2946" st_id="35" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="12" op_0_bw="9">
<![CDATA[
for.body104:531 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_297 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_149

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_297"/></StgValue>
</operation>

<operation id="2947" st_id="35" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:532 %tmp_135 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_296, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_297, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="2948" st_id="35" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="12" op_0_bw="9">
<![CDATA[
for.body104:551 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_310 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_75

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_310"/></StgValue>
</operation>

<operation id="2949" st_id="35" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="12" op_0_bw="9">
<![CDATA[
for.body104:552 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_311 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_156

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_311"/></StgValue>
</operation>

<operation id="2950" st_id="35" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:553 %tmp_142 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_310, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_311, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="2951" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body104:581 %empty_357 = add i5 %zext_ln39, i5 6

]]></Node>
<StgValue><ssdm name="empty_357"/></StgValue>
</operation>

<operation id="2952" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body104:582 %empty_358 = add i5 %zext_ln39, i5 7

]]></Node>
<StgValue><ssdm name="empty_358"/></StgValue>
</operation>

<operation id="2953" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body104:583 %empty_359 = add i5 %zext_ln39, i5 8

]]></Node>
<StgValue><ssdm name="empty_359"/></StgValue>
</operation>

<operation id="2954" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:174 %empty_415 = add i9 %empty_361, i9 53

]]></Node>
<StgValue><ssdm name="empty_415"/></StgValue>
</operation>

<operation id="2955" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:175 %p_cast144 = zext i9 %empty_415

]]></Node>
<StgValue><ssdm name="p_cast144"/></StgValue>
</operation>

<operation id="2956" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:176 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_379 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast144

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_379"/></StgValue>
</operation>

<operation id="2957" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:195 %empty_422 = add i9 %empty_361, i9 60

]]></Node>
<StgValue><ssdm name="empty_422"/></StgValue>
</operation>

<operation id="2958" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:196 %p_cast151 = zext i9 %empty_422

]]></Node>
<StgValue><ssdm name="p_cast151"/></StgValue>
</operation>

<operation id="2959" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:197 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_386 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast151

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_386"/></StgValue>
</operation>

<operation id="2960" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:311 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_460 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast144

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_460"/></StgValue>
</operation>

<operation id="2961" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:318 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_467 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast151

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_467"/></StgValue>
</operation>

<operation id="2962" st_id="35" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:498 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_594 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_379

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_594"/></StgValue>
</operation>

<operation id="2963" st_id="35" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:499 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_595 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_460

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_595"/></StgValue>
</operation>

<operation id="2964" st_id="35" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:519 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_608 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_386

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_608"/></StgValue>
</operation>

<operation id="2965" st_id="35" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:520 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_609 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_467

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_609"/></StgValue>
</operation>

<operation id="2966" st_id="35" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:537 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_620 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_392

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_620"/></StgValue>
</operation>

<operation id="2967" st_id="35" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:538 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_621 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_473

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_621"/></StgValue>
</operation>

<operation id="2968" st_id="35" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:539 %tmp_135_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_620, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_621, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_135_mid1"/></StgValue>
</operation>

<operation id="2969" st_id="35" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:558 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_634 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_399

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_634"/></StgValue>
</operation>

<operation id="2970" st_id="35" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:559 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_635 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_480

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_635"/></StgValue>
</operation>

<operation id="2971" st_id="35" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:560 %tmp_142_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_634, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_635, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_142_mid1"/></StgValue>
</operation>

<operation id="2972" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:649 %sext_ln36_33 = sext i12 %select_ln36_35

]]></Node>
<StgValue><ssdm name="sext_ln36_33"/></StgValue>
</operation>

<operation id="2973" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:661 %sext_ln36_39 = sext i12 %select_ln36_41

]]></Node>
<StgValue><ssdm name="sext_ln36_39"/></StgValue>
</operation>

<operation id="2974" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:714 %select_ln36_68 = select i1 %icmp_ln39, i12 %tmp_135_mid1, i12 %tmp_135

]]></Node>
<StgValue><ssdm name="select_ln36_68"/></StgValue>
</operation>

<operation id="2975" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:728 %select_ln36_75 = select i1 %icmp_ln39, i12 %tmp_142_mid1, i12 %tmp_142

]]></Node>
<StgValue><ssdm name="select_ln36_75"/></StgValue>
</operation>

<operation id="2976" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc141:749 %select_ln36_88 = select i1 %icmp_ln39, i5 6, i5 %empty_357

]]></Node>
<StgValue><ssdm name="select_ln36_88"/></StgValue>
</operation>

<operation id="2977" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc141:750 %select_ln36_89 = select i1 %icmp_ln39, i5 7, i5 %empty_358

]]></Node>
<StgValue><ssdm name="select_ln36_89"/></StgValue>
</operation>

<operation id="2978" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc141:751 %select_ln36_90 = select i1 %icmp_ln39, i5 8, i5 %empty_359

]]></Node>
<StgValue><ssdm name="select_ln36_90"/></StgValue>
</operation>

<operation id="2979" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc141:785 %p_mid114 = add i5 %zext_ln39_3, i5 6

]]></Node>
<StgValue><ssdm name="p_mid114"/></StgValue>
</operation>

<operation id="2980" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc141:786 %select_ln39_15 = select i1 %and_ln36, i5 %p_mid114, i5 %select_ln36_88

]]></Node>
<StgValue><ssdm name="select_ln39_15"/></StgValue>
</operation>

<operation id="2981" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="11" op_0_bw="5">
<![CDATA[
for.inc141:787 %select_ln39_45_cast = zext i5 %select_ln39_15

]]></Node>
<StgValue><ssdm name="select_ln39_45_cast"/></StgValue>
</operation>

<operation id="2982" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:788 %mul_ln54_249 = mul i11 %select_ln39_45_cast, i11 88

]]></Node>
<StgValue><ssdm name="mul_ln54_249"/></StgValue>
</operation>

<operation id="2983" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc141:789 %p_mid116 = add i5 %zext_ln39_3, i5 7

]]></Node>
<StgValue><ssdm name="p_mid116"/></StgValue>
</operation>

<operation id="2984" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc141:790 %select_ln39_16 = select i1 %and_ln36, i5 %p_mid116, i5 %select_ln36_89

]]></Node>
<StgValue><ssdm name="select_ln39_16"/></StgValue>
</operation>

<operation id="2985" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="and_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc141:793 %p_mid118 = add i5 %zext_ln39_3, i5 8

]]></Node>
<StgValue><ssdm name="p_mid118"/></StgValue>
</operation>

<operation id="2986" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc141:794 %select_ln39_17 = select i1 %and_ln36, i5 %p_mid118, i5 %select_ln36_90

]]></Node>
<StgValue><ssdm name="select_ln39_17"/></StgValue>
</operation>

<operation id="2987" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:815 %add_ln54_229 = add i11 %mul_ln54_247, i11 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54_229"/></StgValue>
</operation>

<operation id="2988" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:816 %zext_ln54_7 = zext i11 %add_ln54_229

]]></Node>
<StgValue><ssdm name="zext_ln54_7"/></StgValue>
</operation>

<operation id="2989" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:817 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_345 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_7

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_345"/></StgValue>
</operation>

<operation id="2990" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:834 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_354 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_7

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_354"/></StgValue>
</operation>

<operation id="2991" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:843 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_363 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_7

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_363"/></StgValue>
</operation>

<operation id="2992" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:886 %add_ln54_239 = add i11 %mul_ln54_248, i11 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="add_ln54_239"/></StgValue>
</operation>

<operation id="2993" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:887 %zext_ln54_18 = zext i11 %add_ln54_239

]]></Node>
<StgValue><ssdm name="zext_ln54_18"/></StgValue>
</operation>

<operation id="2994" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:888 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_380 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_18

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_380"/></StgValue>
</operation>

<operation id="2995" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:903 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_389 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_18

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_389"/></StgValue>
</operation>

<operation id="2996" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:912 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_398 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_18

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_398"/></StgValue>
</operation>

<operation id="2997" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.0455:0 %store_ln57 = store i16 %add_ln57_1, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="2998" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.0455:1 %br_ln57 = br void %V32.i.i25.i.i102.exit454

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="2999" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.1456:0 %store_ln57 = store i16 %add_ln57_1, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="3000" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.1456:1 %br_ln57 = br void %V32.i.i25.i.i102.exit454

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3001" st_id="35" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit511:56 %add_ln54_33 = add i25 %shl_ln54_27, i25 %sext_ln54_65

]]></Node>
<StgValue><ssdm name="add_ln54_33"/></StgValue>
</operation>

<operation id="3002" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit511:57 %tmp_290 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_33, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="3003" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:64 %mul_ln54_33 = mul i24 %sext_ln54_66, i24 %sext_ln36_33

]]></Node>
<StgValue><ssdm name="mul_ln54_33"/></StgValue>
</operation>

<operation id="3004" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:0 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_233 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_345

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_233"/></StgValue>
</operation>

<operation id="3005" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:1 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_234 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_354

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_234"/></StgValue>
</operation>

<operation id="3006" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:2 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_235 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_363

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_235"/></StgValue>
</operation>

<operation id="3007" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:14 %mul_ln54_37 = mul i24 %sext_ln54_74, i24 %sext_ln36_37

]]></Node>
<StgValue><ssdm name="mul_ln54_37"/></StgValue>
</operation>

<operation id="3008" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:24 %mul_ln54_38 = mul i24 %sext_ln54_76, i24 %sext_ln36_38

]]></Node>
<StgValue><ssdm name="mul_ln54_38"/></StgValue>
</operation>

<operation id="3009" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_245 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_471

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_245"/></StgValue>
</operation>

<operation id="3010" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:40 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_246 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_480

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_246"/></StgValue>
</operation>

<operation id="3011" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:41 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_247 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_489

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_247"/></StgValue>
</operation>

<operation id="3012" st_id="35" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit568:42 %tmp_195 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_245, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_246, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_247, i2 %trunc_ln54_8

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="3013" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit568:43 %sext_ln54_80 = sext i12 %tmp_195

]]></Node>
<StgValue><ssdm name="sext_ln54_80"/></StgValue>
</operation>

<operation id="3014" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:9 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_209 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_380

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_209"/></StgValue>
</operation>

<operation id="3015" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:10 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_210 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_389

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_210"/></StgValue>
</operation>

<operation id="3016" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_211 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_398

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_211"/></StgValue>
</operation>

<operation id="3017" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:42 %mul_ln54_98 = mul i24 %sext_ln54_180, i24 %sext_ln36_17

]]></Node>
<StgValue><ssdm name="mul_ln54_98"/></StgValue>
</operation>

<operation id="3018" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3079" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit:44 %shl_ln54_86 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_356, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_86"/></StgValue>
</operation>

<operation id="3019" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit:45 %sext_ln54_181 = sext i24 %mul_ln54_98

]]></Node>
<StgValue><ssdm name="sext_ln54_181"/></StgValue>
</operation>

<operation id="3020" st_id="35" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit:46 %add_ln54_92 = add i25 %shl_ln54_86, i25 %sext_ln54_181

]]></Node>
<StgValue><ssdm name="add_ln54_92"/></StgValue>
</operation>

<operation id="3021" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:32 %mul_ln54_106 = mul i24 %sext_ln54_52, i24 %sext_ln36_25

]]></Node>
<StgValue><ssdm name="mul_ln54_106"/></StgValue>
</operation>

<operation id="3022" st_id="35" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit881:21 %add_ln54_104 = add i25 %shl_ln54_98, i25 %sext_ln54_196

]]></Node>
<StgValue><ssdm name="add_ln54_104"/></StgValue>
</operation>

<operation id="3023" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:22 %mul_ln54_113 = mul i24 %sext_ln54_66, i24 %sext_ln36_32

]]></Node>
<StgValue><ssdm name="mul_ln54_113"/></StgValue>
</operation>

<operation id="3024" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3204" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit881:23 %tmp_371 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_104, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="3025" st_id="35" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit890:6 %add_ln54_109 = add i25 %sext_ln54_202, i25 %sext_ln54_203

]]></Node>
<StgValue><ssdm name="add_ln54_109"/></StgValue>
</operation>

<operation id="3026" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3261" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:7 %mul_ln54_119 = mul i24 %sext_ln54_78, i24 %sext_ln36_38

]]></Node>
<StgValue><ssdm name="mul_ln54_119"/></StgValue>
</operation>

<operation id="3027" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit890:8 %tmp_376 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_109, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="3028" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit890:9 %shl_ln54_104 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_376, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_104"/></StgValue>
</operation>

<operation id="3029" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:10 %sext_ln54_204 = sext i24 %mul_ln54_119

]]></Node>
<StgValue><ssdm name="sext_ln54_204"/></StgValue>
</operation>

<operation id="3030" st_id="35" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit890:11 %add_ln54_110 = add i25 %shl_ln54_104, i25 %sext_ln54_204

]]></Node>
<StgValue><ssdm name="add_ln54_110"/></StgValue>
</operation>

<operation id="3031" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:12 %mul_ln54_120 = mul i24 %sext_ln54_80, i24 %sext_ln36_39

]]></Node>
<StgValue><ssdm name="mul_ln54_120"/></StgValue>
</operation>

<operation id="3032" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3778" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:32 %mul_ln54_178 = mul i24 %sext_ln54_180, i24 %sext_ln36_16

]]></Node>
<StgValue><ssdm name="mul_ln54_178"/></StgValue>
</operation>

<operation id="3033" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3780" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit:34 %shl_ln54_157 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_437, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_157"/></StgValue>
</operation>

<operation id="3034" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3781" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:35 %sext_ln54_269 = sext i24 %mul_ln54_178

]]></Node>
<StgValue><ssdm name="sext_ln54_269"/></StgValue>
</operation>

<operation id="3035" st_id="35" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit:36 %add_ln54_163 = add i25 %shl_ln54_157, i25 %sext_ln54_269

]]></Node>
<StgValue><ssdm name="add_ln54_163"/></StgValue>
</operation>

<operation id="3036" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3783" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_34 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_37

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_34"/></StgValue>
</operation>

<operation id="3037" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_35 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_46

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_35"/></StgValue>
</operation>

<operation id="3038" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3785" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_36 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_55

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_36"/></StgValue>
</operation>

<operation id="3039" st_id="35" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3786" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.2.exit:40 %tmp_248 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_34, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_35, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_36, i2 %trunc_ln54_3

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="3040" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3787" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.2.exit:41 %sext_ln54_270 = sext i12 %tmp_248

]]></Node>
<StgValue><ssdm name="sext_ln54_270"/></StgValue>
</operation>

<operation id="3041" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3788" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:42 %mul_ln54_179 = mul i24 %sext_ln54_270, i24 %sext_ln36_17

]]></Node>
<StgValue><ssdm name="mul_ln54_179"/></StgValue>
</operation>

<operation id="3042" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3846" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:27 %mul_ln54_186 = mul i24 %sext_ln54_52, i24 %sext_ln36_24

]]></Node>
<StgValue><ssdm name="mul_ln54_186"/></StgValue>
</operation>

<operation id="3043" st_id="35" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3908" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit963:16 %add_ln54_175 = add i25 %shl_ln54_169, i25 %sext_ln54_285

]]></Node>
<StgValue><ssdm name="add_ln54_175"/></StgValue>
</operation>

<operation id="3044" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3909" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:17 %mul_ln54_193 = mul i24 %sext_ln54_66, i24 %sext_ln36_31

]]></Node>
<StgValue><ssdm name="mul_ln54_193"/></StgValue>
</operation>

<operation id="3045" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3910" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit963:18 %tmp_452 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_175, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="3046" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3966" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:1 %mul_ln54_199 = mul i24 %sext_ln54_78, i24 %sext_ln36_37

]]></Node>
<StgValue><ssdm name="mul_ln54_199"/></StgValue>
</operation>

<operation id="3047" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3968" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit972:3 %shl_ln54_175 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_457, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_175"/></StgValue>
</operation>

<operation id="3048" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3969" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:4 %sext_ln54_292 = sext i24 %shl_ln54_175

]]></Node>
<StgValue><ssdm name="sext_ln54_292"/></StgValue>
</operation>

<operation id="3049" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3970" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:5 %sext_ln54_293 = sext i24 %mul_ln54_199

]]></Node>
<StgValue><ssdm name="sext_ln54_293"/></StgValue>
</operation>

<operation id="3050" st_id="35" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3971" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit972:6 %add_ln54_181 = add i25 %sext_ln54_292, i25 %sext_ln54_293

]]></Node>
<StgValue><ssdm name="add_ln54_181"/></StgValue>
</operation>

<operation id="3051" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3972" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:7 %mul_ln54_200 = mul i24 %sext_ln54_80, i24 %sext_ln36_38

]]></Node>
<StgValue><ssdm name="mul_ln54_200"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="3052" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:209 %empty_339 = add i9 %empty, i9 67

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="3053" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="9">
<![CDATA[
for.body104:210 %p_cast77 = zext i9 %empty_339

]]></Node>
<StgValue><ssdm name="p_cast77"/></StgValue>
</operation>

<operation id="3054" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:211 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_69 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast77

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_69"/></StgValue>
</operation>

<operation id="3055" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:230 %empty_346 = add i9 %empty, i9 74

]]></Node>
<StgValue><ssdm name="empty_346"/></StgValue>
</operation>

<operation id="3056" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="9">
<![CDATA[
for.body104:231 %p_cast84 = zext i9 %empty_346

]]></Node>
<StgValue><ssdm name="p_cast84"/></StgValue>
</operation>

<operation id="3057" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:232 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_76 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast84

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_76"/></StgValue>
</operation>

<operation id="3058" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:318 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_150 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast77

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_150"/></StgValue>
</operation>

<operation id="3059" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:325 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_157 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast84

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_157"/></StgValue>
</operation>

<operation id="3060" st_id="36" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="12" op_0_bw="9">
<![CDATA[
for.body104:491 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_270 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_55

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_270"/></StgValue>
</operation>

<operation id="3061" st_id="36" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="12" op_0_bw="9">
<![CDATA[
for.body104:492 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_271 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_136

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_271"/></StgValue>
</operation>

<operation id="3062" st_id="36" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:493 %tmp_122 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_270, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_271, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="3063" st_id="36" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="12" op_0_bw="9">
<![CDATA[
for.body104:512 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_284 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_62

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_284"/></StgValue>
</operation>

<operation id="3064" st_id="36" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="12" op_0_bw="9">
<![CDATA[
for.body104:513 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_285 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_143

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_285"/></StgValue>
</operation>

<operation id="3065" st_id="36" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:514 %tmp_129 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_284, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_285, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="3066" st_id="36" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="9">
<![CDATA[
for.body104:533 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_298 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_69

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_298"/></StgValue>
</operation>

<operation id="3067" st_id="36" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="12" op_0_bw="9">
<![CDATA[
for.body104:534 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_299 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_150

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_299"/></StgValue>
</operation>

<operation id="3068" st_id="36" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="12" op_0_bw="9">
<![CDATA[
for.body104:554 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_312 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_76

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_312"/></StgValue>
</operation>

<operation id="3069" st_id="36" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="12" op_0_bw="9">
<![CDATA[
for.body104:555 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_313 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_157

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_313"/></StgValue>
</operation>

<operation id="3070" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:216 %empty_429 = add i9 %empty_361, i9 67

]]></Node>
<StgValue><ssdm name="empty_429"/></StgValue>
</operation>

<operation id="3071" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:217 %p_cast158 = zext i9 %empty_429

]]></Node>
<StgValue><ssdm name="p_cast158"/></StgValue>
</operation>

<operation id="3072" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:218 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_393 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast158

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_393"/></StgValue>
</operation>

<operation id="3073" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:237 %empty_436 = add i9 %empty_361, i9 74

]]></Node>
<StgValue><ssdm name="empty_436"/></StgValue>
</operation>

<operation id="3074" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:238 %p_cast165 = zext i9 %empty_436

]]></Node>
<StgValue><ssdm name="p_cast165"/></StgValue>
</operation>

<operation id="3075" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:239 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_400 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast165

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_400"/></StgValue>
</operation>

<operation id="3076" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:325 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_474 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast158

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_474"/></StgValue>
</operation>

<operation id="3077" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:332 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_481 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast165

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_481"/></StgValue>
</operation>

<operation id="3078" st_id="36" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:498 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_594 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_379

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_594"/></StgValue>
</operation>

<operation id="3079" st_id="36" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:499 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_595 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_460

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_595"/></StgValue>
</operation>

<operation id="3080" st_id="36" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:500 %tmp_122_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_594, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_595, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_122_mid1"/></StgValue>
</operation>

<operation id="3081" st_id="36" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:519 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_608 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_386

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_608"/></StgValue>
</operation>

<operation id="3082" st_id="36" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:520 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_609 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_467

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_609"/></StgValue>
</operation>

<operation id="3083" st_id="36" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:521 %tmp_129_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_608, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_609, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_129_mid1"/></StgValue>
</operation>

<operation id="3084" st_id="36" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:540 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_622 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_393

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_622"/></StgValue>
</operation>

<operation id="3085" st_id="36" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:541 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_623 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_474

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_623"/></StgValue>
</operation>

<operation id="3086" st_id="36" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:561 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_636 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_400

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_636"/></StgValue>
</operation>

<operation id="3087" st_id="36" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:562 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_637 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_481

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_637"/></StgValue>
</operation>

<operation id="3088" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:635 %sext_ln36_26 = sext i12 %select_ln36_28

]]></Node>
<StgValue><ssdm name="sext_ln36_26"/></StgValue>
</operation>

<operation id="3089" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:688 %select_ln36_55 = select i1 %icmp_ln39, i12 %tmp_122_mid1, i12 %tmp_122

]]></Node>
<StgValue><ssdm name="select_ln36_55"/></StgValue>
</operation>

<operation id="3090" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:702 %select_ln36_62 = select i1 %icmp_ln39, i12 %tmp_129_mid1, i12 %tmp_129

]]></Node>
<StgValue><ssdm name="select_ln36_62"/></StgValue>
</operation>

<operation id="3091" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1136 %add_ln54_274 = add i11 %mul_ln54_247, i11 %zext_ln54_56

]]></Node>
<StgValue><ssdm name="add_ln54_274"/></StgValue>
</operation>

<operation id="3092" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1137 %zext_ln54_61 = zext i11 %add_ln54_274

]]></Node>
<StgValue><ssdm name="zext_ln54_61"/></StgValue>
</operation>

<operation id="3093" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1138 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_501 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_61

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_501"/></StgValue>
</operation>

<operation id="3094" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1155 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_510 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_61

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_510"/></StgValue>
</operation>

<operation id="3095" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1164 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_519 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_61

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_519"/></StgValue>
</operation>

<operation id="3096" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1255 %add_ln54_291 = add i11 %mul_ln54_246, i11 %zext_ln54_78

]]></Node>
<StgValue><ssdm name="add_ln54_291"/></StgValue>
</operation>

<operation id="3097" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1256 %zext_ln54_82 = zext i11 %add_ln54_291

]]></Node>
<StgValue><ssdm name="zext_ln54_82"/></StgValue>
</operation>

<operation id="3098" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1257 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_560 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_82

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_560"/></StgValue>
</operation>

<operation id="3099" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1276 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_569 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_82

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_569"/></StgValue>
</operation>

<operation id="3100" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1285 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_578 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_82

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_578"/></StgValue>
</operation>

<operation id="3101" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:82 %mul_ln54_26 = mul i24 %sext_ln54_52, i24 %sext_ln36_26

]]></Node>
<StgValue><ssdm name="mul_ln54_26"/></StgValue>
</operation>

<operation id="3102" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:64 %mul_ln54_33 = mul i24 %sext_ln54_66, i24 %sext_ln36_33

]]></Node>
<StgValue><ssdm name="mul_ln54_33"/></StgValue>
</operation>

<operation id="3103" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:69 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_281 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_560

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_281"/></StgValue>
</operation>

<operation id="3104" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:70 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_282 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_569

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_282"/></StgValue>
</operation>

<operation id="3105" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:71 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_283 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_578

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_283"/></StgValue>
</operation>

<operation id="3106" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:0 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_233 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_345

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_233"/></StgValue>
</operation>

<operation id="3107" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:1 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_234 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_354

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_234"/></StgValue>
</operation>

<operation id="3108" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:2 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_235 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_363

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_235"/></StgValue>
</operation>

<operation id="3109" st_id="36" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit568:3 %tmp_191 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_233, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_234, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_235, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="3110" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit568:4 %sext_ln54_72 = sext i12 %tmp_191

]]></Node>
<StgValue><ssdm name="sext_ln54_72"/></StgValue>
</operation>

<operation id="3111" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:5 %mul_ln54_36 = mul i24 %sext_ln54_72, i24 %sext_ln36_36

]]></Node>
<StgValue><ssdm name="mul_ln54_36"/></StgValue>
</operation>

<operation id="3112" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit568:6 %tmp_294 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54_36, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="3113" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit568:7 %shl_ln54_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_294, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_31"/></StgValue>
</operation>

<operation id="3114" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:8 %sext_ln54_73 = sext i24 %shl_ln54_31

]]></Node>
<StgValue><ssdm name="sext_ln54_73"/></StgValue>
</operation>

<operation id="3115" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:14 %mul_ln54_37 = mul i24 %sext_ln54_74, i24 %sext_ln36_37

]]></Node>
<StgValue><ssdm name="mul_ln54_37"/></StgValue>
</operation>

<operation id="3116" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:15 %sext_ln54_75 = sext i24 %mul_ln54_37

]]></Node>
<StgValue><ssdm name="sext_ln54_75"/></StgValue>
</operation>

<operation id="3117" st_id="36" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit568:16 %add_ln54_37 = add i25 %sext_ln54_73, i25 %sext_ln54_75

]]></Node>
<StgValue><ssdm name="add_ln54_37"/></StgValue>
</operation>

<operation id="3118" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:24 %mul_ln54_38 = mul i24 %sext_ln54_76, i24 %sext_ln36_38

]]></Node>
<StgValue><ssdm name="mul_ln54_38"/></StgValue>
</operation>

<operation id="3119" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:34 %mul_ln54_39 = mul i24 %sext_ln54_78, i24 %sext_ln36_39

]]></Node>
<StgValue><ssdm name="mul_ln54_39"/></StgValue>
</operation>

<operation id="3120" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:49 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_248 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_501

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_248"/></StgValue>
</operation>

<operation id="3121" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:50 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_249 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_510

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_249"/></StgValue>
</operation>

<operation id="3122" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:51 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_250 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_519

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_250"/></StgValue>
</operation>

<operation id="3123" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:9 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_209 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_380

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_209"/></StgValue>
</operation>

<operation id="3124" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:10 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_210 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_389

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_210"/></StgValue>
</operation>

<operation id="3125" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_211 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_398

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_211"/></StgValue>
</operation>

<operation id="3126" st_id="36" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit625:12 %tmp_201 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_209, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_210, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_211, i2 %trunc_ln54_1

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="3127" st_id="36" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit:46 %add_ln54_92 = add i25 %shl_ln54_86, i25 %sext_ln54_181

]]></Node>
<StgValue><ssdm name="add_ln54_92"/></StgValue>
</operation>

<operation id="3128" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit:47 %tmp_354 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_92, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="3129" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.1.exit:48 %sext_ln57_20 = sext i16 %add_ln57_9

]]></Node>
<StgValue><ssdm name="sext_ln57_20"/></StgValue>
</operation>

<operation id="3130" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.1.exit:49 %sext_ln57_21 = sext i16 %tmp_354

]]></Node>
<StgValue><ssdm name="sext_ln57_21"/></StgValue>
</operation>

<operation id="3131" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.1.exit:50 %sub_ln57_10 = sub i17 0, i17 %sext_ln57_20

]]></Node>
<StgValue><ssdm name="sub_ln57_10"/></StgValue>
</operation>

<operation id="3132" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.1.exit:51 %icmp_ln57_10 = icmp_eq  i17 %sext_ln57_21, i17 %sub_ln57_10

]]></Node>
<StgValue><ssdm name="icmp_ln57_10"/></StgValue>
</operation>

<operation id="3133" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.exit:52 %br_ln57 = br i1 %icmp_ln57_10, void %if.end.i.i.1.1, void %if.then.i.i.1.1

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3134" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.1.1:0 %br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i102.1.case.01086, void %V32.i.i25.i.i102.1.case.11087

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3135" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="0"/>
<literal name="icmp_ln57_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.01086:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="3136" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="0"/>
<literal name="icmp_ln57_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.01086:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit1085

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3137" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="1"/>
<literal name="icmp_ln57_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.11087:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="3138" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="1"/>
<literal name="icmp_ln57_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.11087:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit1085

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3139" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.exit1085:0 %br_ln57 = br void %if.end.i.i.1.1

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3140" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.1.1:0 %add_ln57_10 = add i16 %tmp_354, i16 %add_ln57_9

]]></Node>
<StgValue><ssdm name="add_ln57_10"/></StgValue>
</operation>

<operation id="3141" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.1.1:1 %br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i102.1.case.0873, void %V32.i.i25.i.i102.1.case.1874

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3142" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:32 %mul_ln54_106 = mul i24 %sext_ln54_52, i24 %sext_ln36_25

]]></Node>
<StgValue><ssdm name="mul_ln54_106"/></StgValue>
</operation>

<operation id="3143" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit872:34 %shl_ln54_93 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_364, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_93"/></StgValue>
</operation>

<operation id="3144" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:35 %sext_ln54_189 = sext i24 %mul_ln54_106

]]></Node>
<StgValue><ssdm name="sext_ln54_189"/></StgValue>
</operation>

<operation id="3145" st_id="36" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit872:36 %add_ln54_99 = add i25 %shl_ln54_93, i25 %sext_ln54_189

]]></Node>
<StgValue><ssdm name="add_ln54_99"/></StgValue>
</operation>

<operation id="3146" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:22 %mul_ln54_113 = mul i24 %sext_ln54_66, i24 %sext_ln36_32

]]></Node>
<StgValue><ssdm name="mul_ln54_113"/></StgValue>
</operation>

<operation id="3147" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit881:24 %shl_ln54_99 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_371, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_99"/></StgValue>
</operation>

<operation id="3148" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:25 %sext_ln54_197 = sext i24 %mul_ln54_113

]]></Node>
<StgValue><ssdm name="sext_ln54_197"/></StgValue>
</operation>

<operation id="3149" st_id="36" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3207" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit881:26 %add_ln54_105 = add i25 %shl_ln54_99, i25 %sext_ln54_197

]]></Node>
<StgValue><ssdm name="add_ln54_105"/></StgValue>
</operation>

<operation id="3150" st_id="36" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit890:11 %add_ln54_110 = add i25 %shl_ln54_104, i25 %sext_ln54_204

]]></Node>
<StgValue><ssdm name="add_ln54_110"/></StgValue>
</operation>

<operation id="3151" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:12 %mul_ln54_120 = mul i24 %sext_ln54_80, i24 %sext_ln36_39

]]></Node>
<StgValue><ssdm name="mul_ln54_120"/></StgValue>
</operation>

<operation id="3152" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit890:13 %tmp_377 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_110, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="3153" st_id="36" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit:36 %add_ln54_163 = add i25 %shl_ln54_157, i25 %sext_ln54_269

]]></Node>
<StgValue><ssdm name="add_ln54_163"/></StgValue>
</operation>

<operation id="3154" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3788" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:42 %mul_ln54_179 = mul i24 %sext_ln54_270, i24 %sext_ln36_17

]]></Node>
<StgValue><ssdm name="mul_ln54_179"/></StgValue>
</operation>

<operation id="3155" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3789" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit:43 %tmp_438 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_163, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="3156" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3846" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:27 %mul_ln54_186 = mul i24 %sext_ln54_52, i24 %sext_ln36_24

]]></Node>
<StgValue><ssdm name="mul_ln54_186"/></StgValue>
</operation>

<operation id="3157" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3848" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit954:29 %shl_ln54_164 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_445, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_164"/></StgValue>
</operation>

<operation id="3158" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3849" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:30 %sext_ln54_278 = sext i24 %mul_ln54_186

]]></Node>
<StgValue><ssdm name="sext_ln54_278"/></StgValue>
</operation>

<operation id="3159" st_id="36" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3850" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit954:31 %add_ln54_170 = add i25 %shl_ln54_164, i25 %sext_ln54_278

]]></Node>
<StgValue><ssdm name="add_ln54_170"/></StgValue>
</operation>

<operation id="3160" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3909" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:17 %mul_ln54_193 = mul i24 %sext_ln54_66, i24 %sext_ln36_31

]]></Node>
<StgValue><ssdm name="mul_ln54_193"/></StgValue>
</operation>

<operation id="3161" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3911" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit963:19 %shl_ln54_170 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_452, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_170"/></StgValue>
</operation>

<operation id="3162" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3912" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:20 %sext_ln54_286 = sext i24 %mul_ln54_193

]]></Node>
<StgValue><ssdm name="sext_ln54_286"/></StgValue>
</operation>

<operation id="3163" st_id="36" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3913" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit963:21 %add_ln54_176 = add i25 %shl_ln54_170, i25 %sext_ln54_286

]]></Node>
<StgValue><ssdm name="add_ln54_176"/></StgValue>
</operation>

<operation id="3164" st_id="36" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3971" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit972:6 %add_ln54_181 = add i25 %sext_ln54_292, i25 %sext_ln54_293

]]></Node>
<StgValue><ssdm name="add_ln54_181"/></StgValue>
</operation>

<operation id="3165" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3972" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:7 %mul_ln54_200 = mul i24 %sext_ln54_80, i24 %sext_ln36_38

]]></Node>
<StgValue><ssdm name="mul_ln54_200"/></StgValue>
</operation>

<operation id="3166" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3973" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit972:8 %tmp_459 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_181, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="3167" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:191 %empty_333 = add i9 %empty, i9 61

]]></Node>
<StgValue><ssdm name="empty_333"/></StgValue>
</operation>

<operation id="3168" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="9">
<![CDATA[
for.body104:192 %p_cast71 = zext i9 %empty_333

]]></Node>
<StgValue><ssdm name="p_cast71"/></StgValue>
</operation>

<operation id="3169" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:193 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_63 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast71

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_63"/></StgValue>
</operation>

<operation id="3170" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:212 %empty_340 = add i9 %empty, i9 68

]]></Node>
<StgValue><ssdm name="empty_340"/></StgValue>
</operation>

<operation id="3171" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="9">
<![CDATA[
for.body104:213 %p_cast78 = zext i9 %empty_340

]]></Node>
<StgValue><ssdm name="p_cast78"/></StgValue>
</operation>

<operation id="3172" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:214 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_70 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast78

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_70"/></StgValue>
</operation>

<operation id="3173" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:312 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_144 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast71

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_144"/></StgValue>
</operation>

<operation id="3174" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:319 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_151 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast78

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_151"/></StgValue>
</operation>

<operation id="3175" st_id="37" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="12" op_0_bw="9">
<![CDATA[
for.body104:515 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_286 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_63

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_286"/></StgValue>
</operation>

<operation id="3176" st_id="37" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="12" op_0_bw="9">
<![CDATA[
for.body104:516 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_287 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_144

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_287"/></StgValue>
</operation>

<operation id="3177" st_id="37" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="9">
<![CDATA[
for.body104:533 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_298 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_69

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_298"/></StgValue>
</operation>

<operation id="3178" st_id="37" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="12" op_0_bw="9">
<![CDATA[
for.body104:534 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_299 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_150

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_299"/></StgValue>
</operation>

<operation id="3179" st_id="37" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:535 %tmp_136 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_298, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_299, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="3180" st_id="37" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="9">
<![CDATA[
for.body104:536 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_300 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_70

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_300"/></StgValue>
</operation>

<operation id="3181" st_id="37" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="12" op_0_bw="9">
<![CDATA[
for.body104:537 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_301 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_151

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_301"/></StgValue>
</operation>

<operation id="3182" st_id="37" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="12" op_0_bw="9">
<![CDATA[
for.body104:554 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_312 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_76

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_312"/></StgValue>
</operation>

<operation id="3183" st_id="37" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="12" op_0_bw="9">
<![CDATA[
for.body104:555 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_313 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_157

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_313"/></StgValue>
</operation>

<operation id="3184" st_id="37" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:556 %tmp_143 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_312, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_313, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="3185" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:198 %empty_423 = add i9 %empty_361, i9 61

]]></Node>
<StgValue><ssdm name="empty_423"/></StgValue>
</operation>

<operation id="3186" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:199 %p_cast152 = zext i9 %empty_423

]]></Node>
<StgValue><ssdm name="p_cast152"/></StgValue>
</operation>

<operation id="3187" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:200 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_387 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast152

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_387"/></StgValue>
</operation>

<operation id="3188" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:219 %empty_430 = add i9 %empty_361, i9 68

]]></Node>
<StgValue><ssdm name="empty_430"/></StgValue>
</operation>

<operation id="3189" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:220 %p_cast159 = zext i9 %empty_430

]]></Node>
<StgValue><ssdm name="p_cast159"/></StgValue>
</operation>

<operation id="3190" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:221 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_394 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast159

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_394"/></StgValue>
</operation>

<operation id="3191" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:319 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_468 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast152

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_468"/></StgValue>
</operation>

<operation id="3192" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:326 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_475 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast159

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_475"/></StgValue>
</operation>

<operation id="3193" st_id="37" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:522 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_610 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_387

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_610"/></StgValue>
</operation>

<operation id="3194" st_id="37" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:523 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_611 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_468

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_611"/></StgValue>
</operation>

<operation id="3195" st_id="37" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:540 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_622 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_393

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_622"/></StgValue>
</operation>

<operation id="3196" st_id="37" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:541 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_623 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_474

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_623"/></StgValue>
</operation>

<operation id="3197" st_id="37" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:542 %tmp_136_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_622, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_623, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_136_mid1"/></StgValue>
</operation>

<operation id="3198" st_id="37" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:543 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_624 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_394

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_624"/></StgValue>
</operation>

<operation id="3199" st_id="37" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:544 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_625 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_475

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_625"/></StgValue>
</operation>

<operation id="3200" st_id="37" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:561 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_636 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_400

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_636"/></StgValue>
</operation>

<operation id="3201" st_id="37" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:562 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_637 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_481

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_637"/></StgValue>
</operation>

<operation id="3202" st_id="37" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:563 %tmp_143_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_636, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_637, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_143_mid1"/></StgValue>
</operation>

<operation id="3203" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:663 %sext_ln36_40 = sext i12 %select_ln36_42

]]></Node>
<StgValue><ssdm name="sext_ln36_40"/></StgValue>
</operation>

<operation id="3204" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:673 %sext_ln36_45 = sext i12 %select_ln36_47

]]></Node>
<StgValue><ssdm name="sext_ln36_45"/></StgValue>
</operation>

<operation id="3205" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:716 %select_ln36_69 = select i1 %icmp_ln39, i12 %tmp_136_mid1, i12 %tmp_136

]]></Node>
<StgValue><ssdm name="select_ln36_69"/></StgValue>
</operation>

<operation id="3206" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:730 %select_ln36_76 = select i1 %icmp_ln39, i12 %tmp_143_mid1, i12 %tmp_143

]]></Node>
<StgValue><ssdm name="select_ln36_76"/></StgValue>
</operation>

<operation id="3207" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:955 %add_ln54_248 = add i11 %mul_ln54_248, i11 %zext_ln54_23

]]></Node>
<StgValue><ssdm name="add_ln54_248"/></StgValue>
</operation>

<operation id="3208" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:956 %zext_ln54_29 = zext i11 %add_ln54_248

]]></Node>
<StgValue><ssdm name="zext_ln54_29"/></StgValue>
</operation>

<operation id="3209" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:957 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_412 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_29

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_412"/></StgValue>
</operation>

<operation id="3210" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:972 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_421 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_29

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_421"/></StgValue>
</operation>

<operation id="3211" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:981 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_430 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_29

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_430"/></StgValue>
</operation>

<operation id="3212" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1017 %add_ln54_257 = add i11 %mul_ln54_248, i11 %zext_ln54_34

]]></Node>
<StgValue><ssdm name="add_ln54_257"/></StgValue>
</operation>

<operation id="3213" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1018 %zext_ln54_40 = zext i11 %add_ln54_257

]]></Node>
<StgValue><ssdm name="zext_ln54_40"/></StgValue>
</operation>

<operation id="3214" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1019 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_442 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_40

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_442"/></StgValue>
</operation>

<operation id="3215" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1034 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_451 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_40

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_451"/></StgValue>
</operation>

<operation id="3216" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1043 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_460 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_40

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_460"/></StgValue>
</operation>

<operation id="3217" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:82 %mul_ln54_26 = mul i24 %sext_ln54_52, i24 %sext_ln36_26

]]></Node>
<StgValue><ssdm name="mul_ln54_26"/></StgValue>
</operation>

<operation id="3218" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit511:58 %shl_ln54_28 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_290, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_28"/></StgValue>
</operation>

<operation id="3219" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:64 %mul_ln54_33 = mul i24 %sext_ln54_66, i24 %sext_ln36_33

]]></Node>
<StgValue><ssdm name="mul_ln54_33"/></StgValue>
</operation>

<operation id="3220" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:65 %sext_ln54_67 = sext i24 %mul_ln54_33

]]></Node>
<StgValue><ssdm name="sext_ln54_67"/></StgValue>
</operation>

<operation id="3221" st_id="37" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit511:66 %add_ln54_34 = add i25 %shl_ln54_28, i25 %sext_ln54_67

]]></Node>
<StgValue><ssdm name="add_ln54_34"/></StgValue>
</operation>

<operation id="3222" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:69 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_281 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_560

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_281"/></StgValue>
</operation>

<operation id="3223" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:70 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_282 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_569

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_282"/></StgValue>
</operation>

<operation id="3224" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:71 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_283 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_578

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_283"/></StgValue>
</operation>

<operation id="3225" st_id="37" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit511:72 %tmp_189 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_281, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_282, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_283, i2 %trunc_ln54_5

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="3226" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit511:73 %sext_ln54_68 = sext i12 %tmp_189

]]></Node>
<StgValue><ssdm name="sext_ln54_68"/></StgValue>
</operation>

<operation id="3227" st_id="37" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit568:16 %add_ln54_37 = add i25 %sext_ln54_73, i25 %sext_ln54_75

]]></Node>
<StgValue><ssdm name="add_ln54_37"/></StgValue>
</operation>

<operation id="3228" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit568:17 %tmp_295 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_37, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="3229" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit568:18 %shl_ln54_32 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_295, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_32"/></StgValue>
</operation>

<operation id="3230" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:24 %mul_ln54_38 = mul i24 %sext_ln54_76, i24 %sext_ln36_38

]]></Node>
<StgValue><ssdm name="mul_ln54_38"/></StgValue>
</operation>

<operation id="3231" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:25 %sext_ln54_77 = sext i24 %mul_ln54_38

]]></Node>
<StgValue><ssdm name="sext_ln54_77"/></StgValue>
</operation>

<operation id="3232" st_id="37" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit568:26 %add_ln54_38 = add i25 %shl_ln54_32, i25 %sext_ln54_77

]]></Node>
<StgValue><ssdm name="add_ln54_38"/></StgValue>
</operation>

<operation id="3233" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:34 %mul_ln54_39 = mul i24 %sext_ln54_78, i24 %sext_ln36_39

]]></Node>
<StgValue><ssdm name="mul_ln54_39"/></StgValue>
</operation>

<operation id="3234" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:44 %mul_ln54_40 = mul i24 %sext_ln54_80, i24 %sext_ln36_40

]]></Node>
<StgValue><ssdm name="mul_ln54_40"/></StgValue>
</operation>

<operation id="3235" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:49 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_248 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_501

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_248"/></StgValue>
</operation>

<operation id="3236" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:50 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_249 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_510

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_249"/></StgValue>
</operation>

<operation id="3237" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:51 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_250 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_519

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_250"/></StgValue>
</operation>

<operation id="3238" st_id="37" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit568:52 %tmp_196 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_248, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_249, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_250, i2 %trunc_ln54_s

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="3239" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit568:53 %sext_ln54_82 = sext i12 %tmp_196

]]></Node>
<StgValue><ssdm name="sext_ln54_82"/></StgValue>
</operation>

<operation id="3240" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit625:13 %sext_ln54_92 = sext i12 %tmp_201

]]></Node>
<StgValue><ssdm name="sext_ln54_92"/></StgValue>
</operation>

<operation id="3241" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:19 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_212 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_412

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_212"/></StgValue>
</operation>

<operation id="3242" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:20 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_213 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_421

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_213"/></StgValue>
</operation>

<operation id="3243" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:21 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_214 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_430

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_214"/></StgValue>
</operation>

<operation id="3244" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:29 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_215 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_442

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_215"/></StgValue>
</operation>

<operation id="3245" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:30 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_216 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_451

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_216"/></StgValue>
</operation>

<operation id="3246" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:31 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_217 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_460

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_217"/></StgValue>
</operation>

<operation id="3247" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.0873:0 %store_ln57 = store i16 %add_ln57_10, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="3248" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.0873:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit872

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3249" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.1874:0 %store_ln57 = store i16 %add_ln57_10, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="3250" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.1874:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit872

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3251" st_id="37" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit872:36 %add_ln54_99 = add i25 %shl_ln54_93, i25 %sext_ln54_189

]]></Node>
<StgValue><ssdm name="add_ln54_99"/></StgValue>
</operation>

<operation id="3252" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit872:43 %tmp_365 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_99, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="3253" st_id="37" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3207" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit881:26 %add_ln54_105 = add i25 %shl_ln54_99, i25 %sext_ln54_197

]]></Node>
<StgValue><ssdm name="add_ln54_105"/></StgValue>
</operation>

<operation id="3254" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:27 %mul_ln54_114 = mul i24 %sext_ln54_68, i24 %sext_ln36_33

]]></Node>
<StgValue><ssdm name="mul_ln54_114"/></StgValue>
</operation>

<operation id="3255" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit881:28 %tmp_372 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_105, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="3256" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:12 %mul_ln54_120 = mul i24 %sext_ln54_80, i24 %sext_ln36_39

]]></Node>
<StgValue><ssdm name="mul_ln54_120"/></StgValue>
</operation>

<operation id="3257" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3268" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit890:14 %shl_ln54_105 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_377, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_105"/></StgValue>
</operation>

<operation id="3258" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3269" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:15 %sext_ln54_205 = sext i24 %mul_ln54_120

]]></Node>
<StgValue><ssdm name="sext_ln54_205"/></StgValue>
</operation>

<operation id="3259" st_id="37" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3270" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit890:16 %add_ln54_111 = add i25 %shl_ln54_105, i25 %sext_ln54_205

]]></Node>
<StgValue><ssdm name="add_ln54_111"/></StgValue>
</operation>

<operation id="3260" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:17 %mul_ln54_121 = mul i24 %sext_ln54_82, i24 %sext_ln36_40

]]></Node>
<StgValue><ssdm name="mul_ln54_121"/></StgValue>
</operation>

<operation id="3261" st_id="37" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3327" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:0 %mul_ln54_126 = mul i24 %sext_ln54_92, i24 %sext_ln36_45

]]></Node>
<StgValue><ssdm name="mul_ln54_126"/></StgValue>
</operation>

<operation id="3262" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit899:2 %tmp_384 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54_126, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="3263" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3788" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:42 %mul_ln54_179 = mul i24 %sext_ln54_270, i24 %sext_ln36_17

]]></Node>
<StgValue><ssdm name="mul_ln54_179"/></StgValue>
</operation>

<operation id="3264" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3790" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit:44 %shl_ln54_158 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_438, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_158"/></StgValue>
</operation>

<operation id="3265" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3791" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit:45 %sext_ln54_271 = sext i24 %mul_ln54_179

]]></Node>
<StgValue><ssdm name="sext_ln54_271"/></StgValue>
</operation>

<operation id="3266" st_id="37" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3792" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit:46 %add_ln54_164 = add i25 %shl_ln54_158, i25 %sext_ln54_271

]]></Node>
<StgValue><ssdm name="add_ln54_164"/></StgValue>
</operation>

<operation id="3267" st_id="37" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3850" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit954:31 %add_ln54_170 = add i25 %shl_ln54_164, i25 %sext_ln54_278

]]></Node>
<StgValue><ssdm name="add_ln54_170"/></StgValue>
</operation>

<operation id="3268" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3852" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit954:33 %tmp_446 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_170, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="3269" st_id="37" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3913" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit963:21 %add_ln54_176 = add i25 %shl_ln54_170, i25 %sext_ln54_286

]]></Node>
<StgValue><ssdm name="add_ln54_176"/></StgValue>
</operation>

<operation id="3270" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:22 %mul_ln54_194 = mul i24 %sext_ln54_68, i24 %sext_ln36_32

]]></Node>
<StgValue><ssdm name="mul_ln54_194"/></StgValue>
</operation>

<operation id="3271" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3915" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit963:23 %tmp_453 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_176, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="3272" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3972" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:7 %mul_ln54_200 = mul i24 %sext_ln54_80, i24 %sext_ln36_38

]]></Node>
<StgValue><ssdm name="mul_ln54_200"/></StgValue>
</operation>

<operation id="3273" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3974" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit972:9 %shl_ln54_176 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_459, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_176"/></StgValue>
</operation>

<operation id="3274" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3975" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:10 %sext_ln54_294 = sext i24 %mul_ln54_200

]]></Node>
<StgValue><ssdm name="sext_ln54_294"/></StgValue>
</operation>

<operation id="3275" st_id="37" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3976" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit972:11 %add_ln54_182 = add i25 %shl_ln54_176, i25 %sext_ln54_294

]]></Node>
<StgValue><ssdm name="add_ln54_182"/></StgValue>
</operation>

<operation id="3276" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3977" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:12 %mul_ln54_201 = mul i24 %sext_ln54_82, i24 %sext_ln36_39

]]></Node>
<StgValue><ssdm name="mul_ln54_201"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="3277" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:224 %empty_344 = add i9 %empty, i9 72

]]></Node>
<StgValue><ssdm name="empty_344"/></StgValue>
</operation>

<operation id="3278" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="9">
<![CDATA[
for.body104:225 %p_cast82 = zext i9 %empty_344

]]></Node>
<StgValue><ssdm name="p_cast82"/></StgValue>
</operation>

<operation id="3279" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:226 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_74 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast82

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_74"/></StgValue>
</operation>

<operation id="3280" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:233 %empty_347 = add i9 %empty, i9 75

]]></Node>
<StgValue><ssdm name="empty_347"/></StgValue>
</operation>

<operation id="3281" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="9">
<![CDATA[
for.body104:234 %p_cast85 = zext i9 %empty_347

]]></Node>
<StgValue><ssdm name="p_cast85"/></StgValue>
</operation>

<operation id="3282" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:235 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_77 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast85

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_77"/></StgValue>
</operation>

<operation id="3283" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:323 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_155 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast82

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_155"/></StgValue>
</operation>

<operation id="3284" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:326 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_158 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast85

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_158"/></StgValue>
</operation>

<operation id="3285" st_id="38" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="12" op_0_bw="9">
<![CDATA[
for.body104:515 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_286 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_63

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_286"/></StgValue>
</operation>

<operation id="3286" st_id="38" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="12" op_0_bw="9">
<![CDATA[
for.body104:516 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_287 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_144

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_287"/></StgValue>
</operation>

<operation id="3287" st_id="38" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:517 %tmp_130 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_286, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_287, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="3288" st_id="38" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="9">
<![CDATA[
for.body104:536 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_300 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_70

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_300"/></StgValue>
</operation>

<operation id="3289" st_id="38" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="12" op_0_bw="9">
<![CDATA[
for.body104:537 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_301 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_151

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_301"/></StgValue>
</operation>

<operation id="3290" st_id="38" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:538 %tmp_137 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_300, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_301, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="3291" st_id="38" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="12" op_0_bw="9">
<![CDATA[
for.body104:548 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_308 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_74

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_308"/></StgValue>
</operation>

<operation id="3292" st_id="38" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="12" op_0_bw="9">
<![CDATA[
for.body104:549 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_309 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_155

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_309"/></StgValue>
</operation>

<operation id="3293" st_id="38" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="12" op_0_bw="9">
<![CDATA[
for.body104:557 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_314 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_77

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_314"/></StgValue>
</operation>

<operation id="3294" st_id="38" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="12" op_0_bw="9">
<![CDATA[
for.body104:558 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_315 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_158

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_315"/></StgValue>
</operation>

<operation id="3295" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:231 %empty_434 = add i9 %empty_361, i9 72

]]></Node>
<StgValue><ssdm name="empty_434"/></StgValue>
</operation>

<operation id="3296" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:232 %p_cast163 = zext i9 %empty_434

]]></Node>
<StgValue><ssdm name="p_cast163"/></StgValue>
</operation>

<operation id="3297" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:233 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_398 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast163

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_398"/></StgValue>
</operation>

<operation id="3298" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:240 %empty_437 = add i9 %empty_361, i9 75

]]></Node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>

<operation id="3299" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:241 %p_cast166 = zext i9 %empty_437

]]></Node>
<StgValue><ssdm name="p_cast166"/></StgValue>
</operation>

<operation id="3300" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:242 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_401 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast166

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_401"/></StgValue>
</operation>

<operation id="3301" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:330 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_479 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast163

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_479"/></StgValue>
</operation>

<operation id="3302" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:333 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_482 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast166

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_482"/></StgValue>
</operation>

<operation id="3303" st_id="38" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:522 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_610 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_387

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_610"/></StgValue>
</operation>

<operation id="3304" st_id="38" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:523 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_611 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_468

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_611"/></StgValue>
</operation>

<operation id="3305" st_id="38" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:524 %tmp_130_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_610, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_611, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_130_mid1"/></StgValue>
</operation>

<operation id="3306" st_id="38" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:543 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_624 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_394

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_624"/></StgValue>
</operation>

<operation id="3307" st_id="38" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:544 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_625 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_475

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_625"/></StgValue>
</operation>

<operation id="3308" st_id="38" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:545 %tmp_137_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_624, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_625, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_137_mid1"/></StgValue>
</operation>

<operation id="3309" st_id="38" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:555 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_632 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_398

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_632"/></StgValue>
</operation>

<operation id="3310" st_id="38" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:556 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_633 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_479

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_633"/></StgValue>
</operation>

<operation id="3311" st_id="38" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:564 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_638 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_401

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_638"/></StgValue>
</operation>

<operation id="3312" st_id="38" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:565 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_639 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_482

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_639"/></StgValue>
</operation>

<operation id="3313" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:651 %sext_ln36_34 = sext i12 %select_ln36_36

]]></Node>
<StgValue><ssdm name="sext_ln36_34"/></StgValue>
</operation>

<operation id="3314" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:665 %sext_ln36_41 = sext i12 %select_ln36_43

]]></Node>
<StgValue><ssdm name="sext_ln36_41"/></StgValue>
</operation>

<operation id="3315" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:675 %sext_ln36_46 = sext i12 %select_ln36_48

]]></Node>
<StgValue><ssdm name="sext_ln36_46"/></StgValue>
</operation>

<operation id="3316" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:704 %select_ln36_63 = select i1 %icmp_ln39, i12 %tmp_130_mid1, i12 %tmp_130

]]></Node>
<StgValue><ssdm name="select_ln36_63"/></StgValue>
</operation>

<operation id="3317" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:718 %select_ln36_70 = select i1 %icmp_ln39, i12 %tmp_137_mid1, i12 %tmp_137

]]></Node>
<StgValue><ssdm name="select_ln36_70"/></StgValue>
</operation>

<operation id="3318" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1316 %add_ln54_300 = add i11 %mul_ln54_246, i11 %zext_ln54_89

]]></Node>
<StgValue><ssdm name="add_ln54_300"/></StgValue>
</operation>

<operation id="3319" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1317 %zext_ln54_93 = zext i11 %add_ln54_300

]]></Node>
<StgValue><ssdm name="zext_ln54_93"/></StgValue>
</operation>

<operation id="3320" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1318 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_590 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_93

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_590"/></StgValue>
</operation>

<operation id="3321" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1337 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_599 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_93

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_599"/></StgValue>
</operation>

<operation id="3322" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1346 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_608 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_93

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_608"/></StgValue>
</operation>

<operation id="3323" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:82 %mul_ln54_26 = mul i24 %sext_ln54_52, i24 %sext_ln36_26

]]></Node>
<StgValue><ssdm name="mul_ln54_26"/></StgValue>
</operation>

<operation id="3324" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit454:84 %shl_ln54_22 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_283, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_22"/></StgValue>
</operation>

<operation id="3325" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit454:85 %sext_ln54_53 = sext i24 %mul_ln54_26

]]></Node>
<StgValue><ssdm name="sext_ln54_53"/></StgValue>
</operation>

<operation id="3326" st_id="38" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit454:86 %add_ln54_28 = add i25 %shl_ln54_22, i25 %sext_ln54_53

]]></Node>
<StgValue><ssdm name="add_ln54_28"/></StgValue>
</operation>

<operation id="3327" st_id="38" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit511:66 %add_ln54_34 = add i25 %shl_ln54_28, i25 %sext_ln54_67

]]></Node>
<StgValue><ssdm name="add_ln54_34"/></StgValue>
</operation>

<operation id="3328" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit511:67 %tmp_291 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_34, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="3329" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:74 %mul_ln54_34 = mul i24 %sext_ln54_68, i24 %sext_ln36_34

]]></Node>
<StgValue><ssdm name="mul_ln54_34"/></StgValue>
</operation>

<operation id="3330" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:77 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_284 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_590

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_284"/></StgValue>
</operation>

<operation id="3331" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:78 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_285 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_599

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_285"/></StgValue>
</operation>

<operation id="3332" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:79 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_286 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_608

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_286"/></StgValue>
</operation>

<operation id="3333" st_id="38" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit568:26 %add_ln54_38 = add i25 %shl_ln54_32, i25 %sext_ln54_77

]]></Node>
<StgValue><ssdm name="add_ln54_38"/></StgValue>
</operation>

<operation id="3334" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit568:27 %tmp_296 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_38, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="3335" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit568:28 %shl_ln54_33 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_296, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_33"/></StgValue>
</operation>

<operation id="3336" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:34 %mul_ln54_39 = mul i24 %sext_ln54_78, i24 %sext_ln36_39

]]></Node>
<StgValue><ssdm name="mul_ln54_39"/></StgValue>
</operation>

<operation id="3337" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:35 %sext_ln54_79 = sext i24 %mul_ln54_39

]]></Node>
<StgValue><ssdm name="sext_ln54_79"/></StgValue>
</operation>

<operation id="3338" st_id="38" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit568:36 %add_ln54_39 = add i25 %shl_ln54_33, i25 %sext_ln54_79

]]></Node>
<StgValue><ssdm name="add_ln54_39"/></StgValue>
</operation>

<operation id="3339" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:44 %mul_ln54_40 = mul i24 %sext_ln54_80, i24 %sext_ln36_40

]]></Node>
<StgValue><ssdm name="mul_ln54_40"/></StgValue>
</operation>

<operation id="3340" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:54 %mul_ln54_41 = mul i24 %sext_ln54_82, i24 %sext_ln36_41

]]></Node>
<StgValue><ssdm name="mul_ln54_41"/></StgValue>
</operation>

<operation id="3341" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:19 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_212 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_412

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_212"/></StgValue>
</operation>

<operation id="3342" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:20 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_213 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_421

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_213"/></StgValue>
</operation>

<operation id="3343" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:21 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_214 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_430

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_214"/></StgValue>
</operation>

<operation id="3344" st_id="38" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit625:22 %tmp_202 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_212, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_213, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_214, i2 %trunc_ln54_4

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="3345" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit625:23 %sext_ln54_94 = sext i12 %tmp_202

]]></Node>
<StgValue><ssdm name="sext_ln54_94"/></StgValue>
</operation>

<operation id="3346" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:29 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_215 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_442

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_215"/></StgValue>
</operation>

<operation id="3347" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:30 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_216 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_451

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_216"/></StgValue>
</operation>

<operation id="3348" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:31 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_217 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_460

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_217"/></StgValue>
</operation>

<operation id="3349" st_id="38" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit625:32 %tmp_203 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_215, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_216, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_217, i2 %trunc_ln54_6

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="3350" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit625:33 %sext_ln54_96 = sext i12 %tmp_203

]]></Node>
<StgValue><ssdm name="sext_ln54_96"/></StgValue>
</operation>

<operation id="3351" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end.i.i.8:47 %add_ln54_308 = add i11 %mul_ln54_245, i11 %zext_ln54_100

]]></Node>
<StgValue><ssdm name="add_ln54_308"/></StgValue>
</operation>

<operation id="3352" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2947" bw="64" op_0_bw="11">
<![CDATA[
if.end.i.i.8:48 %zext_ln54_103 = zext i11 %add_ln54_308

]]></Node>
<StgValue><ssdm name="zext_ln54_103"/></StgValue>
</operation>

<operation id="3353" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:49 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_95 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_103

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_95"/></StgValue>
</operation>

<operation id="3354" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:70 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_104 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_103

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_104"/></StgValue>
</operation>

<operation id="3355" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:79 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_113 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_103

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_113"/></StgValue>
</operation>

<operation id="3356" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit872:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_87 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_95

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_87"/></StgValue>
</operation>

<operation id="3357" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit872:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_88 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_104

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_88"/></StgValue>
</operation>

<operation id="3358" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3147" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit872:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_89 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_113

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_89"/></StgValue>
</operation>

<operation id="3359" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:27 %mul_ln54_114 = mul i24 %sext_ln54_68, i24 %sext_ln36_33

]]></Node>
<StgValue><ssdm name="mul_ln54_114"/></StgValue>
</operation>

<operation id="3360" st_id="38" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3270" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit890:16 %add_ln54_111 = add i25 %shl_ln54_105, i25 %sext_ln54_205

]]></Node>
<StgValue><ssdm name="add_ln54_111"/></StgValue>
</operation>

<operation id="3361" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:17 %mul_ln54_121 = mul i24 %sext_ln54_82, i24 %sext_ln36_40

]]></Node>
<StgValue><ssdm name="mul_ln54_121"/></StgValue>
</operation>

<operation id="3362" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3272" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit890:18 %tmp_379 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_111, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="3363" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:1 %mul_ln54_127 = mul i24 %sext_ln54_94, i24 %sext_ln36_46

]]></Node>
<StgValue><ssdm name="mul_ln54_127"/></StgValue>
</operation>

<operation id="3364" st_id="38" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3792" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit:46 %add_ln54_164 = add i25 %shl_ln54_158, i25 %sext_ln54_271

]]></Node>
<StgValue><ssdm name="add_ln54_164"/></StgValue>
</operation>

<operation id="3365" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3793" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit:47 %tmp_426 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_164, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="3366" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3794" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.2.exit:48 %sext_ln57_38 = sext i16 %add_ln57_18

]]></Node>
<StgValue><ssdm name="sext_ln57_38"/></StgValue>
</operation>

<operation id="3367" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3795" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.2.exit:49 %sext_ln57_39 = sext i16 %tmp_426

]]></Node>
<StgValue><ssdm name="sext_ln57_39"/></StgValue>
</operation>

<operation id="3368" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3796" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.2.exit:50 %sub_ln57_19 = sub i17 0, i17 %sext_ln57_38

]]></Node>
<StgValue><ssdm name="sub_ln57_19"/></StgValue>
</operation>

<operation id="3369" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3797" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.2.exit:51 %icmp_ln57_19 = icmp_eq  i17 %sext_ln57_39, i17 %sub_ln57_19

]]></Node>
<StgValue><ssdm name="icmp_ln57_19"/></StgValue>
</operation>

<operation id="3370" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3798" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.exit:52 %br_ln57 = br i1 %icmp_ln57_19, void %if.end.i.i.2.1, void %if.then.i.i.2.1

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3371" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3800" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.2.1:0 %br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i102.2.case.01113, void %V32.i.i25.i.i102.2.case.11114

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3372" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="0"/>
<literal name="icmp_ln57_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3802" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.01113:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="3373" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="0"/>
<literal name="icmp_ln57_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3803" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.01113:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit1112

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3374" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="1"/>
<literal name="icmp_ln57_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3805" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.11114:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="3375" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="1"/>
<literal name="icmp_ln57_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3806" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.11114:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit1112

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3376" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3808" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.exit1112:0 %br_ln57 = br void %if.end.i.i.2.1

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3377" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3810" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.2.1:0 %add_ln57_19 = add i16 %tmp_426, i16 %add_ln57_18

]]></Node>
<StgValue><ssdm name="add_ln57_19"/></StgValue>
</operation>

<operation id="3378" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3811" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.2.1:1 %br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i102.2.case.0955, void %V32.i.i25.i.i102.2.case.1956

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3379" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:22 %mul_ln54_194 = mul i24 %sext_ln54_68, i24 %sext_ln36_32

]]></Node>
<StgValue><ssdm name="mul_ln54_194"/></StgValue>
</operation>

<operation id="3380" st_id="38" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3976" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit972:11 %add_ln54_182 = add i25 %shl_ln54_176, i25 %sext_ln54_294

]]></Node>
<StgValue><ssdm name="add_ln54_182"/></StgValue>
</operation>

<operation id="3381" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3977" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:12 %mul_ln54_201 = mul i24 %sext_ln54_82, i24 %sext_ln36_39

]]></Node>
<StgValue><ssdm name="mul_ln54_201"/></StgValue>
</operation>

<operation id="3382" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3978" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit972:13 %tmp_460 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_182, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="3383" st_id="38" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4038" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:0 %mul_ln54_207 = mul i24 %sext_ln54_94, i24 %sext_ln36_45

]]></Node>
<StgValue><ssdm name="mul_ln54_207"/></StgValue>
</operation>

<operation id="3384" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4039" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:1 %mul_ln54_208 = mul i24 %sext_ln54_96, i24 %sext_ln36_46

]]></Node>
<StgValue><ssdm name="mul_ln54_208"/></StgValue>
</operation>

<operation id="3385" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4040" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit981:2 %tmp_467 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54_207, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="3386" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:194 %empty_334 = add i9 %empty, i9 62

]]></Node>
<StgValue><ssdm name="empty_334"/></StgValue>
</operation>

<operation id="3387" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="9">
<![CDATA[
for.body104:195 %p_cast72 = zext i9 %empty_334

]]></Node>
<StgValue><ssdm name="p_cast72"/></StgValue>
</operation>

<operation id="3388" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:196 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_64 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast72

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_64"/></StgValue>
</operation>

<operation id="3389" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:215 %empty_341 = add i9 %empty, i9 69

]]></Node>
<StgValue><ssdm name="empty_341"/></StgValue>
</operation>

<operation id="3390" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="9">
<![CDATA[
for.body104:216 %p_cast79 = zext i9 %empty_341

]]></Node>
<StgValue><ssdm name="p_cast79"/></StgValue>
</operation>

<operation id="3391" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:217 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_71 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast79

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_71"/></StgValue>
</operation>

<operation id="3392" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:313 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_145 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast72

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_145"/></StgValue>
</operation>

<operation id="3393" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:320 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_152 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast79

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_152"/></StgValue>
</operation>

<operation id="3394" st_id="39" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="12" op_0_bw="9">
<![CDATA[
for.body104:518 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_288 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_64

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_288"/></StgValue>
</operation>

<operation id="3395" st_id="39" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="12" op_0_bw="9">
<![CDATA[
for.body104:519 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_289 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_145

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_289"/></StgValue>
</operation>

<operation id="3396" st_id="39" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="12" op_0_bw="9">
<![CDATA[
for.body104:539 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_302 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_71

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_302"/></StgValue>
</operation>

<operation id="3397" st_id="39" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="12" op_0_bw="9">
<![CDATA[
for.body104:540 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_303 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_152

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_303"/></StgValue>
</operation>

<operation id="3398" st_id="39" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="12" op_0_bw="9">
<![CDATA[
for.body104:548 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_308 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_74

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_308"/></StgValue>
</operation>

<operation id="3399" st_id="39" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="12" op_0_bw="9">
<![CDATA[
for.body104:549 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_309 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_155

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_309"/></StgValue>
</operation>

<operation id="3400" st_id="39" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:550 %tmp_141 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_308, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_309, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="3401" st_id="39" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="12" op_0_bw="9">
<![CDATA[
for.body104:557 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_314 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_77

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_314"/></StgValue>
</operation>

<operation id="3402" st_id="39" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="12" op_0_bw="9">
<![CDATA[
for.body104:558 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_315 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_158

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_315"/></StgValue>
</operation>

<operation id="3403" st_id="39" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:559 %tmp_144 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_314, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_315, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="3404" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:201 %empty_424 = add i9 %empty_361, i9 62

]]></Node>
<StgValue><ssdm name="empty_424"/></StgValue>
</operation>

<operation id="3405" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:202 %p_cast153 = zext i9 %empty_424

]]></Node>
<StgValue><ssdm name="p_cast153"/></StgValue>
</operation>

<operation id="3406" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:203 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_388 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast153

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_388"/></StgValue>
</operation>

<operation id="3407" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:222 %empty_431 = add i9 %empty_361, i9 69

]]></Node>
<StgValue><ssdm name="empty_431"/></StgValue>
</operation>

<operation id="3408" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:223 %p_cast160 = zext i9 %empty_431

]]></Node>
<StgValue><ssdm name="p_cast160"/></StgValue>
</operation>

<operation id="3409" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:224 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_395 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast160

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_395"/></StgValue>
</operation>

<operation id="3410" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:320 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_469 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast153

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_469"/></StgValue>
</operation>

<operation id="3411" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:327 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_476 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast160

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_476"/></StgValue>
</operation>

<operation id="3412" st_id="39" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:525 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_612 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_388

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_612"/></StgValue>
</operation>

<operation id="3413" st_id="39" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:526 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_613 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_469

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_613"/></StgValue>
</operation>

<operation id="3414" st_id="39" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:546 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_626 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_395

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_626"/></StgValue>
</operation>

<operation id="3415" st_id="39" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:547 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_627 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_476

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_627"/></StgValue>
</operation>

<operation id="3416" st_id="39" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:555 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_632 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_398

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_632"/></StgValue>
</operation>

<operation id="3417" st_id="39" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:556 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_633 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_479

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_633"/></StgValue>
</operation>

<operation id="3418" st_id="39" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:557 %tmp_141_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_632, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_633, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_141_mid1"/></StgValue>
</operation>

<operation id="3419" st_id="39" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:564 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_638 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_401

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_638"/></StgValue>
</operation>

<operation id="3420" st_id="39" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:565 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_639 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_482

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_639"/></StgValue>
</operation>

<operation id="3421" st_id="39" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:566 %tmp_144_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_638, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_639, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_144_mid1"/></StgValue>
</operation>

<operation id="3422" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:677 %sext_ln36_47 = sext i12 %select_ln36_49

]]></Node>
<StgValue><ssdm name="sext_ln36_47"/></StgValue>
</operation>

<operation id="3423" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:726 %select_ln36_74 = select i1 %icmp_ln39, i12 %tmp_141_mid1, i12 %tmp_141

]]></Node>
<StgValue><ssdm name="select_ln36_74"/></StgValue>
</operation>

<operation id="3424" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:732 %select_ln36_77 = select i1 %icmp_ln39, i12 %tmp_144_mid1, i12 %tmp_144

]]></Node>
<StgValue><ssdm name="select_ln36_77"/></StgValue>
</operation>

<operation id="3425" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="11" op_0_bw="5">
<![CDATA[
for.inc141:791 %select_ln39_46_cast = zext i5 %select_ln39_16

]]></Node>
<StgValue><ssdm name="select_ln39_46_cast"/></StgValue>
</operation>

<operation id="3426" st_id="39" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:792 %mul_ln54_250 = mul i11 %select_ln39_46_cast, i11 88

]]></Node>
<StgValue><ssdm name="mul_ln54_250"/></StgValue>
</operation>

<operation id="3427" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1078 %add_ln54_266 = add i11 %mul_ln54_248, i11 %zext_ln54_45

]]></Node>
<StgValue><ssdm name="add_ln54_266"/></StgValue>
</operation>

<operation id="3428" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1079 %zext_ln54_51 = zext i11 %add_ln54_266

]]></Node>
<StgValue><ssdm name="zext_ln54_51"/></StgValue>
</operation>

<operation id="3429" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1080 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_472 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_51

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_472"/></StgValue>
</operation>

<operation id="3430" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1095 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_481 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_51

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_481"/></StgValue>
</operation>

<operation id="3431" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1104 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_490 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_51

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_490"/></StgValue>
</operation>

<operation id="3432" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1197 %add_ln54_283 = add i11 %mul_ln54_247, i11 %zext_ln54_67

]]></Node>
<StgValue><ssdm name="add_ln54_283"/></StgValue>
</operation>

<operation id="3433" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1198 %zext_ln54_72 = zext i11 %add_ln54_283

]]></Node>
<StgValue><ssdm name="zext_ln54_72"/></StgValue>
</operation>

<operation id="3434" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1199 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_531 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_72

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_531"/></StgValue>
</operation>

<operation id="3435" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1216 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_540 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_72

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_540"/></StgValue>
</operation>

<operation id="3436" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1225 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_549 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_72

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_549"/></StgValue>
</operation>

<operation id="3437" st_id="39" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit454:86 %add_ln54_28 = add i25 %shl_ln54_22, i25 %sext_ln54_53

]]></Node>
<StgValue><ssdm name="add_ln54_28"/></StgValue>
</operation>

<operation id="3438" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit454:87 %tmp_284 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_28, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="3439" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.exit454:88 %sext_ln57_4 = sext i16 %add_ln57_1

]]></Node>
<StgValue><ssdm name="sext_ln57_4"/></StgValue>
</operation>

<operation id="3440" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.exit454:89 %sext_ln57_5 = sext i16 %tmp_284

]]></Node>
<StgValue><ssdm name="sext_ln57_5"/></StgValue>
</operation>

<operation id="3441" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.exit454:90 %sub_ln57_2 = sub i17 0, i17 %sext_ln57_4

]]></Node>
<StgValue><ssdm name="sub_ln57_2"/></StgValue>
</operation>

<operation id="3442" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.exit454:91 %icmp_ln57_2 = icmp_eq  i17 %sext_ln57_5, i17 %sub_ln57_2

]]></Node>
<StgValue><ssdm name="icmp_ln57_2"/></StgValue>
</operation>

<operation id="3443" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.exit454:92 %br_ln57 = br i1 %icmp_ln57_2, void %if.end.i.i.2183, void %if.then.i.i.2181

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3444" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.2181:0 %br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i102.case.01056, void %V32.i.i25.i.i102.case.11057

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3445" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="0"/>
<literal name="icmp_ln57_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.01056:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="3446" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="0"/>
<literal name="icmp_ln57_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.01056:1 %br_ln57 = br void %V32.i.i25.i.i102.exit1055

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3447" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="1"/>
<literal name="icmp_ln57_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.11057:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="3448" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="1"/>
<literal name="icmp_ln57_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.11057:1 %br_ln57 = br void %V32.i.i25.i.i102.exit1055

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3449" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.exit1055:0 %br_ln57 = br void %if.end.i.i.2183

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3450" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.2183:0 %add_ln57_2 = add i16 %tmp_284, i16 %add_ln57_1

]]></Node>
<StgValue><ssdm name="add_ln57_2"/></StgValue>
</operation>

<operation id="3451" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.2183:1 %br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i102.case.0512, void %V32.i.i25.i.i102.case.1513

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3452" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:74 %mul_ln54_34 = mul i24 %sext_ln54_68, i24 %sext_ln36_34

]]></Node>
<StgValue><ssdm name="mul_ln54_34"/></StgValue>
</operation>

<operation id="3453" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:77 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_284 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_590

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_284"/></StgValue>
</operation>

<operation id="3454" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:78 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_285 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_599

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_285"/></StgValue>
</operation>

<operation id="3455" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit511:79 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_286 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_608

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_286"/></StgValue>
</operation>

<operation id="3456" st_id="39" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit511:80 %tmp_190 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_284, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_285, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_286, i2 %trunc_ln54_7

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="3457" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit511:81 %sext_ln54_70 = sext i12 %tmp_190

]]></Node>
<StgValue><ssdm name="sext_ln54_70"/></StgValue>
</operation>

<operation id="3458" st_id="39" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit568:36 %add_ln54_39 = add i25 %shl_ln54_33, i25 %sext_ln54_79

]]></Node>
<StgValue><ssdm name="add_ln54_39"/></StgValue>
</operation>

<operation id="3459" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit568:37 %tmp_297 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_39, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="3460" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit568:38 %shl_ln54_34 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_297, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_34"/></StgValue>
</operation>

<operation id="3461" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:44 %mul_ln54_40 = mul i24 %sext_ln54_80, i24 %sext_ln36_40

]]></Node>
<StgValue><ssdm name="mul_ln54_40"/></StgValue>
</operation>

<operation id="3462" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:45 %sext_ln54_81 = sext i24 %mul_ln54_40

]]></Node>
<StgValue><ssdm name="sext_ln54_81"/></StgValue>
</operation>

<operation id="3463" st_id="39" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit568:46 %add_ln54_40 = add i25 %shl_ln54_34, i25 %sext_ln54_81

]]></Node>
<StgValue><ssdm name="add_ln54_40"/></StgValue>
</operation>

<operation id="3464" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:54 %mul_ln54_41 = mul i24 %sext_ln54_82, i24 %sext_ln36_41

]]></Node>
<StgValue><ssdm name="mul_ln54_41"/></StgValue>
</operation>

<operation id="3465" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:59 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_251 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_531

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_251"/></StgValue>
</operation>

<operation id="3466" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:60 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_252 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_540

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_252"/></StgValue>
</operation>

<operation id="3467" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:61 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_253 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_549

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_253"/></StgValue>
</operation>

<operation id="3468" st_id="39" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:14 %mul_ln54_46 = mul i24 %sext_ln54_92, i24 %sext_ln36_46

]]></Node>
<StgValue><ssdm name="mul_ln54_46"/></StgValue>
</operation>

<operation id="3469" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_218 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_472

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_218"/></StgValue>
</operation>

<operation id="3470" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:40 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_219 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_481

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_219"/></StgValue>
</operation>

<operation id="3471" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:41 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_220 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_490

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_220"/></StgValue>
</operation>

<operation id="3472" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit872:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_87 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_95

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_87"/></StgValue>
</operation>

<operation id="3473" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit872:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_88 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_104

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_88"/></StgValue>
</operation>

<operation id="3474" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3147" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit872:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_89 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_113

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_89"/></StgValue>
</operation>

<operation id="3475" st_id="39" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.1.exit872:40 %tmp_239 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_87, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_88, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_89, i2 %trunc_ln54_9

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="3476" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.1.exit872:41 %sext_ln54_190 = sext i12 %tmp_239

]]></Node>
<StgValue><ssdm name="sext_ln54_190"/></StgValue>
</operation>

<operation id="3477" st_id="39" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:42 %mul_ln54_107 = mul i24 %sext_ln54_190, i24 %sext_ln36_26

]]></Node>
<StgValue><ssdm name="mul_ln54_107"/></StgValue>
</operation>

<operation id="3478" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:27 %mul_ln54_114 = mul i24 %sext_ln54_68, i24 %sext_ln36_33

]]></Node>
<StgValue><ssdm name="mul_ln54_114"/></StgValue>
</operation>

<operation id="3479" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3210" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit881:29 %shl_ln54_100 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_372, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_100"/></StgValue>
</operation>

<operation id="3480" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:30 %sext_ln54_198 = sext i24 %mul_ln54_114

]]></Node>
<StgValue><ssdm name="sext_ln54_198"/></StgValue>
</operation>

<operation id="3481" st_id="39" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3212" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit881:31 %add_ln54_106 = add i25 %shl_ln54_100, i25 %sext_ln54_198

]]></Node>
<StgValue><ssdm name="add_ln54_106"/></StgValue>
</operation>

<operation id="3482" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:17 %mul_ln54_121 = mul i24 %sext_ln54_82, i24 %sext_ln36_40

]]></Node>
<StgValue><ssdm name="mul_ln54_121"/></StgValue>
</operation>

<operation id="3483" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3273" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit890:19 %shl_ln54_106 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_379, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_106"/></StgValue>
</operation>

<operation id="3484" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3274" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:20 %sext_ln54_206 = sext i24 %mul_ln54_121

]]></Node>
<StgValue><ssdm name="sext_ln54_206"/></StgValue>
</operation>

<operation id="3485" st_id="39" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit890:21 %add_ln54_112 = add i25 %shl_ln54_106, i25 %sext_ln54_206

]]></Node>
<StgValue><ssdm name="add_ln54_112"/></StgValue>
</operation>

<operation id="3486" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:1 %mul_ln54_127 = mul i24 %sext_ln54_94, i24 %sext_ln36_46

]]></Node>
<StgValue><ssdm name="mul_ln54_127"/></StgValue>
</operation>

<operation id="3487" st_id="39" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:7 %mul_ln54_128 = mul i24 %sext_ln54_96, i24 %sext_ln36_47

]]></Node>
<StgValue><ssdm name="mul_ln54_128"/></StgValue>
</operation>

<operation id="3488" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3813" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.0955:0 %store_ln57 = store i16 %add_ln57_19, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="3489" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3814" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.0955:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit954

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3490" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3816" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.1956:0 %store_ln57 = store i16 %add_ln57_19, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="3491" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3817" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.1956:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit954

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3492" st_id="39" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3851" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:32 %mul_ln54_187 = mul i24 %sext_ln54_190, i24 %sext_ln36_25

]]></Node>
<StgValue><ssdm name="mul_ln54_187"/></StgValue>
</operation>

<operation id="3493" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:22 %mul_ln54_194 = mul i24 %sext_ln54_68, i24 %sext_ln36_32

]]></Node>
<StgValue><ssdm name="mul_ln54_194"/></StgValue>
</operation>

<operation id="3494" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3916" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit963:24 %shl_ln54_171 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_453, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_171"/></StgValue>
</operation>

<operation id="3495" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3917" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:25 %sext_ln54_287 = sext i24 %mul_ln54_194

]]></Node>
<StgValue><ssdm name="sext_ln54_287"/></StgValue>
</operation>

<operation id="3496" st_id="39" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3918" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit963:26 %add_ln54_177 = add i25 %shl_ln54_171, i25 %sext_ln54_287

]]></Node>
<StgValue><ssdm name="add_ln54_177"/></StgValue>
</operation>

<operation id="3497" st_id="39" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3919" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:27 %mul_ln54_195 = mul i24 %sext_ln54_70, i24 %sext_ln36_33

]]></Node>
<StgValue><ssdm name="mul_ln54_195"/></StgValue>
</operation>

<operation id="3498" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3977" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:12 %mul_ln54_201 = mul i24 %sext_ln54_82, i24 %sext_ln36_39

]]></Node>
<StgValue><ssdm name="mul_ln54_201"/></StgValue>
</operation>

<operation id="3499" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3979" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit972:14 %shl_ln54_177 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_460, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_177"/></StgValue>
</operation>

<operation id="3500" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3980" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:15 %sext_ln54_295 = sext i24 %mul_ln54_201

]]></Node>
<StgValue><ssdm name="sext_ln54_295"/></StgValue>
</operation>

<operation id="3501" st_id="39" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3981" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit972:16 %add_ln54_183 = add i25 %shl_ln54_177, i25 %sext_ln54_295

]]></Node>
<StgValue><ssdm name="add_ln54_183"/></StgValue>
</operation>

<operation id="3502" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4039" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:1 %mul_ln54_208 = mul i24 %sext_ln54_96, i24 %sext_ln36_46

]]></Node>
<StgValue><ssdm name="mul_ln54_208"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="3503" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:218 %empty_342 = add i9 %empty, i9 70

]]></Node>
<StgValue><ssdm name="empty_342"/></StgValue>
</operation>

<operation id="3504" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="9">
<![CDATA[
for.body104:219 %p_cast80 = zext i9 %empty_342

]]></Node>
<StgValue><ssdm name="p_cast80"/></StgValue>
</operation>

<operation id="3505" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:220 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_72 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast80

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_72"/></StgValue>
</operation>

<operation id="3506" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:236 %empty_348 = add i9 %empty, i9 76

]]></Node>
<StgValue><ssdm name="empty_348"/></StgValue>
</operation>

<operation id="3507" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="9">
<![CDATA[
for.body104:237 %p_cast86 = zext i9 %empty_348

]]></Node>
<StgValue><ssdm name="p_cast86"/></StgValue>
</operation>

<operation id="3508" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:238 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_78 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast86

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_78"/></StgValue>
</operation>

<operation id="3509" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:321 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_153 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast80

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_153"/></StgValue>
</operation>

<operation id="3510" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:327 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_159 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast86

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_159"/></StgValue>
</operation>

<operation id="3511" st_id="40" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="12" op_0_bw="9">
<![CDATA[
for.body104:518 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_288 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_64

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_288"/></StgValue>
</operation>

<operation id="3512" st_id="40" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="12" op_0_bw="9">
<![CDATA[
for.body104:519 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_289 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_145

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_289"/></StgValue>
</operation>

<operation id="3513" st_id="40" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:520 %tmp_131 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_288, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_289, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="3514" st_id="40" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="12" op_0_bw="9">
<![CDATA[
for.body104:539 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_302 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_71

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_302"/></StgValue>
</operation>

<operation id="3515" st_id="40" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="12" op_0_bw="9">
<![CDATA[
for.body104:540 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_303 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_152

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_303"/></StgValue>
</operation>

<operation id="3516" st_id="40" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:541 %tmp_138 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_302, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_303, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="3517" st_id="40" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="12" op_0_bw="9">
<![CDATA[
for.body104:542 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_304 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_72

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_304"/></StgValue>
</operation>

<operation id="3518" st_id="40" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="12" op_0_bw="9">
<![CDATA[
for.body104:543 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_305 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_153

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_305"/></StgValue>
</operation>

<operation id="3519" st_id="40" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="12" op_0_bw="9">
<![CDATA[
for.body104:560 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_316 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_78

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_316"/></StgValue>
</operation>

<operation id="3520" st_id="40" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="12" op_0_bw="9">
<![CDATA[
for.body104:561 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_317 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_159

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_317"/></StgValue>
</operation>

<operation id="3521" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:225 %empty_432 = add i9 %empty_361, i9 70

]]></Node>
<StgValue><ssdm name="empty_432"/></StgValue>
</operation>

<operation id="3522" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:226 %p_cast161 = zext i9 %empty_432

]]></Node>
<StgValue><ssdm name="p_cast161"/></StgValue>
</operation>

<operation id="3523" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:227 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_396 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast161

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_396"/></StgValue>
</operation>

<operation id="3524" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:243 %empty_438 = add i9 %empty_361, i9 76

]]></Node>
<StgValue><ssdm name="empty_438"/></StgValue>
</operation>

<operation id="3525" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:244 %p_cast167 = zext i9 %empty_438

]]></Node>
<StgValue><ssdm name="p_cast167"/></StgValue>
</operation>

<operation id="3526" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:245 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_402 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast167

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_402"/></StgValue>
</operation>

<operation id="3527" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:328 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_477 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast161

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_477"/></StgValue>
</operation>

<operation id="3528" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:334 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_483 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast167

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_483"/></StgValue>
</operation>

<operation id="3529" st_id="40" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:525 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_612 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_388

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_612"/></StgValue>
</operation>

<operation id="3530" st_id="40" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:526 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_613 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_469

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_613"/></StgValue>
</operation>

<operation id="3531" st_id="40" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:527 %tmp_131_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_612, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_613, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_131_mid1"/></StgValue>
</operation>

<operation id="3532" st_id="40" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:546 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_626 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_395

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_626"/></StgValue>
</operation>

<operation id="3533" st_id="40" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:547 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_627 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_476

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_627"/></StgValue>
</operation>

<operation id="3534" st_id="40" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:548 %tmp_138_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_626, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_627, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_138_mid1"/></StgValue>
</operation>

<operation id="3535" st_id="40" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:549 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_628 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_396

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_628"/></StgValue>
</operation>

<operation id="3536" st_id="40" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:550 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_629 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_477

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_629"/></StgValue>
</operation>

<operation id="3537" st_id="40" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:567 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_640 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_402

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_640"/></StgValue>
</operation>

<operation id="3538" st_id="40" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:568 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_641 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_483

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_641"/></StgValue>
</operation>

<operation id="3539" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:679 %sext_ln36_48 = sext i12 %select_ln36_50

]]></Node>
<StgValue><ssdm name="sext_ln36_48"/></StgValue>
</operation>

<operation id="3540" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:706 %select_ln36_64 = select i1 %icmp_ln39, i12 %tmp_131_mid1, i12 %tmp_131

]]></Node>
<StgValue><ssdm name="select_ln36_64"/></StgValue>
</operation>

<operation id="3541" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:720 %select_ln36_71 = select i1 %icmp_ln39, i12 %tmp_138_mid1, i12 %tmp_138

]]></Node>
<StgValue><ssdm name="select_ln36_71"/></StgValue>
</operation>

<operation id="3542" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="11" op_0_bw="5">
<![CDATA[
for.inc141:795 %zext_ln39_4 = zext i5 %select_ln39_17

]]></Node>
<StgValue><ssdm name="zext_ln39_4"/></StgValue>
</operation>

<operation id="3543" st_id="40" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:796 %mul_ln39 = mul i11 %zext_ln39_4, i11 88

]]></Node>
<StgValue><ssdm name="mul_ln39"/></StgValue>
</operation>

<operation id="3544" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:818 %add_ln54_230 = add i11 %mul_ln54_248, i11 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54_230"/></StgValue>
</operation>

<operation id="3545" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:819 %zext_ln54_8 = zext i11 %add_ln54_230

]]></Node>
<StgValue><ssdm name="zext_ln54_8"/></StgValue>
</operation>

<operation id="3546" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:820 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_346 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_8

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_346"/></StgValue>
</operation>

<operation id="3547" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:835 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_355 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_8

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_355"/></StgValue>
</operation>

<operation id="3548" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:844 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_364 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_8

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_364"/></StgValue>
</operation>

<operation id="3549" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.0512:0 %store_ln57 = store i16 %add_ln57_2, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="3550" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.0512:1 %br_ln57 = br void %V32.i.i25.i.i102.exit511

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3551" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.1513:0 %store_ln57 = store i16 %add_ln57_2, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="3552" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.1513:1 %br_ln57 = br void %V32.i.i25.i.i102.exit511

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3553" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit511:68 %shl_ln54_29 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_291, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_29"/></StgValue>
</operation>

<operation id="3554" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:74 %mul_ln54_34 = mul i24 %sext_ln54_68, i24 %sext_ln36_34

]]></Node>
<StgValue><ssdm name="mul_ln54_34"/></StgValue>
</operation>

<operation id="3555" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:75 %sext_ln54_69 = sext i24 %mul_ln54_34

]]></Node>
<StgValue><ssdm name="sext_ln54_69"/></StgValue>
</operation>

<operation id="3556" st_id="40" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit511:76 %add_ln54_35 = add i25 %shl_ln54_29, i25 %sext_ln54_69

]]></Node>
<StgValue><ssdm name="add_ln54_35"/></StgValue>
</operation>

<operation id="3557" st_id="40" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit568:46 %add_ln54_40 = add i25 %shl_ln54_34, i25 %sext_ln54_81

]]></Node>
<StgValue><ssdm name="add_ln54_40"/></StgValue>
</operation>

<operation id="3558" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit568:47 %tmp_298 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_40, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="3559" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit568:48 %shl_ln54_35 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_298, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_35"/></StgValue>
</operation>

<operation id="3560" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:54 %mul_ln54_41 = mul i24 %sext_ln54_82, i24 %sext_ln36_41

]]></Node>
<StgValue><ssdm name="mul_ln54_41"/></StgValue>
</operation>

<operation id="3561" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:55 %sext_ln54_83 = sext i24 %mul_ln54_41

]]></Node>
<StgValue><ssdm name="sext_ln54_83"/></StgValue>
</operation>

<operation id="3562" st_id="40" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit568:56 %add_ln54_41 = add i25 %shl_ln54_35, i25 %sext_ln54_83

]]></Node>
<StgValue><ssdm name="add_ln54_41"/></StgValue>
</operation>

<operation id="3563" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:59 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_251 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_531

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_251"/></StgValue>
</operation>

<operation id="3564" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:60 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_252 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_540

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_252"/></StgValue>
</operation>

<operation id="3565" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:61 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_253 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_549

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_253"/></StgValue>
</operation>

<operation id="3566" st_id="40" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit568:62 %tmp_197 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_251, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_252, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_253, i2 %trunc_ln54_2

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="3567" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit568:63 %sext_ln54_84 = sext i12 %tmp_197

]]></Node>
<StgValue><ssdm name="sext_ln54_84"/></StgValue>
</operation>

<operation id="3568" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:0 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_206 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_346

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_206"/></StgValue>
</operation>

<operation id="3569" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:1 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_207 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_355

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_207"/></StgValue>
</operation>

<operation id="3570" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:2 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_208 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_364

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_208"/></StgValue>
</operation>

<operation id="3571" st_id="40" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:14 %mul_ln54_46 = mul i24 %sext_ln54_92, i24 %sext_ln36_46

]]></Node>
<StgValue><ssdm name="mul_ln54_46"/></StgValue>
</operation>

<operation id="3572" st_id="40" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:24 %mul_ln54_47 = mul i24 %sext_ln54_94, i24 %sext_ln36_47

]]></Node>
<StgValue><ssdm name="mul_ln54_47"/></StgValue>
</operation>

<operation id="3573" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_218 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_472

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_218"/></StgValue>
</operation>

<operation id="3574" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:40 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_219 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_481

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_219"/></StgValue>
</operation>

<operation id="3575" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:41 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_220 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_490

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_220"/></StgValue>
</operation>

<operation id="3576" st_id="40" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit625:42 %tmp_204 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_218, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_219, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_220, i2 %trunc_ln54_8

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="3577" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit625:43 %sext_ln54_98 = sext i12 %tmp_204

]]></Node>
<StgValue><ssdm name="sext_ln54_98"/></StgValue>
</operation>

<operation id="3578" st_id="40" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:42 %mul_ln54_107 = mul i24 %sext_ln54_190, i24 %sext_ln36_26

]]></Node>
<StgValue><ssdm name="mul_ln54_107"/></StgValue>
</operation>

<operation id="3579" st_id="40" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3212" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit881:31 %add_ln54_106 = add i25 %shl_ln54_100, i25 %sext_ln54_198

]]></Node>
<StgValue><ssdm name="add_ln54_106"/></StgValue>
</operation>

<operation id="3580" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit881:33 %tmp_373 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_106, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="3581" st_id="40" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit890:21 %add_ln54_112 = add i25 %shl_ln54_106, i25 %sext_ln54_206

]]></Node>
<StgValue><ssdm name="add_ln54_112"/></StgValue>
</operation>

<operation id="3582" st_id="40" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3276" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:22 %mul_ln54_122 = mul i24 %sext_ln54_84, i24 %sext_ln36_41

]]></Node>
<StgValue><ssdm name="mul_ln54_122"/></StgValue>
</operation>

<operation id="3583" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3277" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit890:23 %tmp_380 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_112, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="3584" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:1 %mul_ln54_127 = mul i24 %sext_ln54_94, i24 %sext_ln36_46

]]></Node>
<StgValue><ssdm name="mul_ln54_127"/></StgValue>
</operation>

<operation id="3585" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3330" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit899:3 %shl_ln54_111 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_384, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_111"/></StgValue>
</operation>

<operation id="3586" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3331" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:4 %sext_ln54_212 = sext i24 %shl_ln54_111

]]></Node>
<StgValue><ssdm name="sext_ln54_212"/></StgValue>
</operation>

<operation id="3587" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:5 %sext_ln54_213 = sext i24 %mul_ln54_127

]]></Node>
<StgValue><ssdm name="sext_ln54_213"/></StgValue>
</operation>

<operation id="3588" st_id="40" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3333" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit899:6 %add_ln54_117 = add i25 %sext_ln54_212, i25 %sext_ln54_213

]]></Node>
<StgValue><ssdm name="add_ln54_117"/></StgValue>
</operation>

<operation id="3589" st_id="40" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:7 %mul_ln54_128 = mul i24 %sext_ln54_96, i24 %sext_ln36_47

]]></Node>
<StgValue><ssdm name="mul_ln54_128"/></StgValue>
</operation>

<operation id="3590" st_id="40" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3339" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:12 %mul_ln54_129 = mul i24 %sext_ln54_98, i24 %sext_ln36_48

]]></Node>
<StgValue><ssdm name="mul_ln54_129"/></StgValue>
</operation>

<operation id="3591" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3657" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end.i.i.1.8:47 %add_ln54_317 = add i11 %mul_ln54_245, i11 %zext_ln54_111

]]></Node>
<StgValue><ssdm name="add_ln54_317"/></StgValue>
</operation>

<operation id="3592" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3658" bw="64" op_0_bw="11">
<![CDATA[
if.end.i.i.1.8:48 %zext_ln54_114 = zext i11 %add_ln54_317

]]></Node>
<StgValue><ssdm name="zext_ln54_114"/></StgValue>
</operation>

<operation id="3593" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3659" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:49 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_39 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_114

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_39"/></StgValue>
</operation>

<operation id="3594" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3680" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:70 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_48 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_114

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_48"/></StgValue>
</operation>

<operation id="3595" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3689" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:79 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_57 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_114

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_57"/></StgValue>
</operation>

<operation id="3596" st_id="40" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3851" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:32 %mul_ln54_187 = mul i24 %sext_ln54_190, i24 %sext_ln36_25

]]></Node>
<StgValue><ssdm name="mul_ln54_187"/></StgValue>
</operation>

<operation id="3597" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3856" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit954:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_31 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_39

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_31"/></StgValue>
</operation>

<operation id="3598" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3857" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit954:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_32 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_48

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_32"/></StgValue>
</operation>

<operation id="3599" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3858" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit954:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_33 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_57

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_33"/></StgValue>
</operation>

<operation id="3600" st_id="40" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3918" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit963:26 %add_ln54_177 = add i25 %shl_ln54_171, i25 %sext_ln54_287

]]></Node>
<StgValue><ssdm name="add_ln54_177"/></StgValue>
</operation>

<operation id="3601" st_id="40" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3919" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:27 %mul_ln54_195 = mul i24 %sext_ln54_70, i24 %sext_ln36_33

]]></Node>
<StgValue><ssdm name="mul_ln54_195"/></StgValue>
</operation>

<operation id="3602" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3920" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit963:28 %tmp_454 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_177, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="3603" st_id="40" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3981" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit972:16 %add_ln54_183 = add i25 %shl_ln54_177, i25 %sext_ln54_295

]]></Node>
<StgValue><ssdm name="add_ln54_183"/></StgValue>
</operation>

<operation id="3604" st_id="40" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3982" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:17 %mul_ln54_202 = mul i24 %sext_ln54_84, i24 %sext_ln36_40

]]></Node>
<StgValue><ssdm name="mul_ln54_202"/></StgValue>
</operation>

<operation id="3605" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3983" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit972:18 %tmp_461 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_183, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="3606" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4039" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:1 %mul_ln54_208 = mul i24 %sext_ln54_96, i24 %sext_ln36_46

]]></Node>
<StgValue><ssdm name="mul_ln54_208"/></StgValue>
</operation>

<operation id="3607" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4041" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit981:3 %shl_ln54_183 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_467, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_183"/></StgValue>
</operation>

<operation id="3608" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4042" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:4 %sext_ln54_302 = sext i24 %shl_ln54_183

]]></Node>
<StgValue><ssdm name="sext_ln54_302"/></StgValue>
</operation>

<operation id="3609" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4043" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:5 %sext_ln54_303 = sext i24 %mul_ln54_208

]]></Node>
<StgValue><ssdm name="sext_ln54_303"/></StgValue>
</operation>

<operation id="3610" st_id="40" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4044" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit981:6 %add_ln54_189 = add i25 %sext_ln54_302, i25 %sext_ln54_303

]]></Node>
<StgValue><ssdm name="add_ln54_189"/></StgValue>
</operation>

<operation id="3611" st_id="40" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4045" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:7 %mul_ln54_209 = mul i24 %sext_ln54_98, i24 %sext_ln36_47

]]></Node>
<StgValue><ssdm name="mul_ln54_209"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="3612" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:221 %empty_343 = add i9 %empty, i9 71

]]></Node>
<StgValue><ssdm name="empty_343"/></StgValue>
</operation>

<operation id="3613" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="9">
<![CDATA[
for.body104:222 %p_cast81 = zext i9 %empty_343

]]></Node>
<StgValue><ssdm name="p_cast81"/></StgValue>
</operation>

<operation id="3614" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:223 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_73 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast81

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_73"/></StgValue>
</operation>

<operation id="3615" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:239 %empty_349 = add i9 %empty, i9 77

]]></Node>
<StgValue><ssdm name="empty_349"/></StgValue>
</operation>

<operation id="3616" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="9">
<![CDATA[
for.body104:240 %p_cast87 = zext i9 %empty_349

]]></Node>
<StgValue><ssdm name="p_cast87"/></StgValue>
</operation>

<operation id="3617" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:241 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_79 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast87

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_79"/></StgValue>
</operation>

<operation id="3618" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:322 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_154 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast81

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_154"/></StgValue>
</operation>

<operation id="3619" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:328 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_160 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast87

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_160"/></StgValue>
</operation>

<operation id="3620" st_id="41" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="12" op_0_bw="9">
<![CDATA[
for.body104:542 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_304 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_72

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_304"/></StgValue>
</operation>

<operation id="3621" st_id="41" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="12" op_0_bw="9">
<![CDATA[
for.body104:543 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_305 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_153

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_305"/></StgValue>
</operation>

<operation id="3622" st_id="41" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:544 %tmp_139 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_304, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_305, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="3623" st_id="41" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="12" op_0_bw="9">
<![CDATA[
for.body104:545 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_306 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_73

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_306"/></StgValue>
</operation>

<operation id="3624" st_id="41" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="12" op_0_bw="9">
<![CDATA[
for.body104:546 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_307 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_154

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_307"/></StgValue>
</operation>

<operation id="3625" st_id="41" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="12" op_0_bw="9">
<![CDATA[
for.body104:560 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_316 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_78

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_316"/></StgValue>
</operation>

<operation id="3626" st_id="41" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="12" op_0_bw="9">
<![CDATA[
for.body104:561 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_317 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_159

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_317"/></StgValue>
</operation>

<operation id="3627" st_id="41" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:562 %tmp_145 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_316, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_317, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="3628" st_id="41" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="12" op_0_bw="9">
<![CDATA[
for.body104:563 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_318 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_79

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_318"/></StgValue>
</operation>

<operation id="3629" st_id="41" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="12" op_0_bw="9">
<![CDATA[
for.body104:564 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_319 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_160

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_319"/></StgValue>
</operation>

<operation id="3630" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:228 %empty_433 = add i9 %empty_361, i9 71

]]></Node>
<StgValue><ssdm name="empty_433"/></StgValue>
</operation>

<operation id="3631" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:229 %p_cast162 = zext i9 %empty_433

]]></Node>
<StgValue><ssdm name="p_cast162"/></StgValue>
</operation>

<operation id="3632" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:230 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_397 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast162

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_397"/></StgValue>
</operation>

<operation id="3633" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:246 %empty_439 = add i9 %empty_361, i9 77

]]></Node>
<StgValue><ssdm name="empty_439"/></StgValue>
</operation>

<operation id="3634" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:247 %p_cast168 = zext i9 %empty_439

]]></Node>
<StgValue><ssdm name="p_cast168"/></StgValue>
</operation>

<operation id="3635" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:248 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_403 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast168

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_403"/></StgValue>
</operation>

<operation id="3636" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:329 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_478 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast162

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_478"/></StgValue>
</operation>

<operation id="3637" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:335 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_484 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast168

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_484"/></StgValue>
</operation>

<operation id="3638" st_id="41" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:549 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_628 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_396

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_628"/></StgValue>
</operation>

<operation id="3639" st_id="41" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:550 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_629 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_477

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_629"/></StgValue>
</operation>

<operation id="3640" st_id="41" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:551 %tmp_139_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_628, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_629, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_139_mid1"/></StgValue>
</operation>

<operation id="3641" st_id="41" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:552 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_630 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_397

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_630"/></StgValue>
</operation>

<operation id="3642" st_id="41" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:553 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_631 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_478

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_631"/></StgValue>
</operation>

<operation id="3643" st_id="41" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:567 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_640 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_402

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_640"/></StgValue>
</operation>

<operation id="3644" st_id="41" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:568 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_641 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_483

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_641"/></StgValue>
</operation>

<operation id="3645" st_id="41" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:569 %tmp_145_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_640, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_641, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_145_mid1"/></StgValue>
</operation>

<operation id="3646" st_id="41" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:570 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_642 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_403

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_642"/></StgValue>
</operation>

<operation id="3647" st_id="41" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:571 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_643 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_484

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_643"/></StgValue>
</operation>

<operation id="3648" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:653 %sext_ln36_35 = sext i12 %select_ln36_37

]]></Node>
<StgValue><ssdm name="sext_ln36_35"/></StgValue>
</operation>

<operation id="3649" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:667 %sext_ln36_42 = sext i12 %select_ln36_44

]]></Node>
<StgValue><ssdm name="sext_ln36_42"/></StgValue>
</operation>

<operation id="3650" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:722 %select_ln36_72 = select i1 %icmp_ln39, i12 %tmp_139_mid1, i12 %tmp_139

]]></Node>
<StgValue><ssdm name="select_ln36_72"/></StgValue>
</operation>

<operation id="3651" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:734 %select_ln36_78 = select i1 %icmp_ln39, i12 %tmp_145_mid1, i12 %tmp_145

]]></Node>
<StgValue><ssdm name="select_ln36_78"/></StgValue>
</operation>

<operation id="3652" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:889 %add_ln54_240 = add i11 %mul_ln54_249, i11 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="add_ln54_240"/></StgValue>
</operation>

<operation id="3653" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:890 %zext_ln54_19 = zext i11 %add_ln54_240

]]></Node>
<StgValue><ssdm name="zext_ln54_19"/></StgValue>
</operation>

<operation id="3654" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:891 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_381 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_19

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_381"/></StgValue>
</operation>

<operation id="3655" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:904 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_390 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_19

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_390"/></StgValue>
</operation>

<operation id="3656" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:913 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_399 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_19

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_399"/></StgValue>
</operation>

<operation id="3657" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1258 %add_ln54_292 = add i11 %mul_ln54_247, i11 %zext_ln54_78

]]></Node>
<StgValue><ssdm name="add_ln54_292"/></StgValue>
</operation>

<operation id="3658" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1259 %zext_ln54_83 = zext i11 %add_ln54_292

]]></Node>
<StgValue><ssdm name="zext_ln54_83"/></StgValue>
</operation>

<operation id="3659" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1260 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_561 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_83

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_561"/></StgValue>
</operation>

<operation id="3660" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1277 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_570 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_83

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_570"/></StgValue>
</operation>

<operation id="3661" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1286 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_579 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_83

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_579"/></StgValue>
</operation>

<operation id="3662" st_id="41" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit511:76 %add_ln54_35 = add i25 %shl_ln54_29, i25 %sext_ln54_69

]]></Node>
<StgValue><ssdm name="add_ln54_35"/></StgValue>
</operation>

<operation id="3663" st_id="41" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:82 %mul_ln54_35 = mul i24 %sext_ln54_70, i24 %sext_ln36_35

]]></Node>
<StgValue><ssdm name="mul_ln54_35"/></StgValue>
</operation>

<operation id="3664" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit511:83 %tmp_292 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_35, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="3665" st_id="41" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit568:56 %add_ln54_41 = add i25 %shl_ln54_35, i25 %sext_ln54_83

]]></Node>
<StgValue><ssdm name="add_ln54_41"/></StgValue>
</operation>

<operation id="3666" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit568:57 %tmp_299 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_41, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="3667" st_id="41" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:64 %mul_ln54_42 = mul i24 %sext_ln54_84, i24 %sext_ln36_42

]]></Node>
<StgValue><ssdm name="mul_ln54_42"/></StgValue>
</operation>

<operation id="3668" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:69 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_254 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_561

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_254"/></StgValue>
</operation>

<operation id="3669" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:70 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_255 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_570

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_255"/></StgValue>
</operation>

<operation id="3670" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:71 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_256 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_579

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_256"/></StgValue>
</operation>

<operation id="3671" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:0 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_206 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_346

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_206"/></StgValue>
</operation>

<operation id="3672" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:1 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_207 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_355

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_207"/></StgValue>
</operation>

<operation id="3673" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:2 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_208 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_364

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_208"/></StgValue>
</operation>

<operation id="3674" st_id="41" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit625:3 %tmp_200 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_206, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_207, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_208, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="3675" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit625:4 %sext_ln54_90 = sext i12 %tmp_200

]]></Node>
<StgValue><ssdm name="sext_ln54_90"/></StgValue>
</operation>

<operation id="3676" st_id="41" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:5 %mul_ln54_45 = mul i24 %sext_ln54_90, i24 %sext_ln36_45

]]></Node>
<StgValue><ssdm name="mul_ln54_45"/></StgValue>
</operation>

<operation id="3677" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit625:6 %tmp_303 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54_45, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="3678" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit625:7 %shl_ln54_39 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_303, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_39"/></StgValue>
</operation>

<operation id="3679" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:8 %sext_ln54_91 = sext i24 %shl_ln54_39

]]></Node>
<StgValue><ssdm name="sext_ln54_91"/></StgValue>
</operation>

<operation id="3680" st_id="41" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:14 %mul_ln54_46 = mul i24 %sext_ln54_92, i24 %sext_ln36_46

]]></Node>
<StgValue><ssdm name="mul_ln54_46"/></StgValue>
</operation>

<operation id="3681" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:15 %sext_ln54_93 = sext i24 %mul_ln54_46

]]></Node>
<StgValue><ssdm name="sext_ln54_93"/></StgValue>
</operation>

<operation id="3682" st_id="41" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit625:16 %add_ln54_45 = add i25 %sext_ln54_91, i25 %sext_ln54_93

]]></Node>
<StgValue><ssdm name="add_ln54_45"/></StgValue>
</operation>

<operation id="3683" st_id="41" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:24 %mul_ln54_47 = mul i24 %sext_ln54_94, i24 %sext_ln36_47

]]></Node>
<StgValue><ssdm name="mul_ln54_47"/></StgValue>
</operation>

<operation id="3684" st_id="41" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:34 %mul_ln54_48 = mul i24 %sext_ln54_96, i24 %sext_ln36_48

]]></Node>
<StgValue><ssdm name="mul_ln54_48"/></StgValue>
</operation>

<operation id="3685" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:9 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_182 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_381

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_182"/></StgValue>
</operation>

<operation id="3686" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:10 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_183 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_390

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_183"/></StgValue>
</operation>

<operation id="3687" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_184 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_399

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_184"/></StgValue>
</operation>

<operation id="3688" st_id="41" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:42 %mul_ln54_107 = mul i24 %sext_ln54_190, i24 %sext_ln36_26

]]></Node>
<StgValue><ssdm name="mul_ln54_107"/></StgValue>
</operation>

<operation id="3689" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit872:44 %shl_ln54_94 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_365, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_94"/></StgValue>
</operation>

<operation id="3690" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit872:45 %sext_ln54_191 = sext i24 %mul_ln54_107

]]></Node>
<StgValue><ssdm name="sext_ln54_191"/></StgValue>
</operation>

<operation id="3691" st_id="41" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit872:46 %add_ln54_100 = add i25 %shl_ln54_94, i25 %sext_ln54_191

]]></Node>
<StgValue><ssdm name="add_ln54_100"/></StgValue>
</operation>

<operation id="3692" st_id="41" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3213" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:32 %mul_ln54_115 = mul i24 %sext_ln54_70, i24 %sext_ln36_34

]]></Node>
<StgValue><ssdm name="mul_ln54_115"/></StgValue>
</operation>

<operation id="3693" st_id="41" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3276" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:22 %mul_ln54_122 = mul i24 %sext_ln54_84, i24 %sext_ln36_41

]]></Node>
<StgValue><ssdm name="mul_ln54_122"/></StgValue>
</operation>

<operation id="3694" st_id="41" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3333" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit899:6 %add_ln54_117 = add i25 %sext_ln54_212, i25 %sext_ln54_213

]]></Node>
<StgValue><ssdm name="add_ln54_117"/></StgValue>
</operation>

<operation id="3695" st_id="41" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:7 %mul_ln54_128 = mul i24 %sext_ln54_96, i24 %sext_ln36_47

]]></Node>
<StgValue><ssdm name="mul_ln54_128"/></StgValue>
</operation>

<operation id="3696" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit899:8 %tmp_385 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_117, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="3697" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3336" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit899:9 %shl_ln54_112 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_385, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_112"/></StgValue>
</operation>

<operation id="3698" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3337" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:10 %sext_ln54_214 = sext i24 %mul_ln54_128

]]></Node>
<StgValue><ssdm name="sext_ln54_214"/></StgValue>
</operation>

<operation id="3699" st_id="41" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3338" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit899:11 %add_ln54_118 = add i25 %shl_ln54_112, i25 %sext_ln54_214

]]></Node>
<StgValue><ssdm name="add_ln54_118"/></StgValue>
</operation>

<operation id="3700" st_id="41" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3339" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:12 %mul_ln54_129 = mul i24 %sext_ln54_98, i24 %sext_ln36_48

]]></Node>
<StgValue><ssdm name="mul_ln54_129"/></StgValue>
</operation>

<operation id="3701" st_id="41" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3851" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:32 %mul_ln54_187 = mul i24 %sext_ln54_190, i24 %sext_ln36_25

]]></Node>
<StgValue><ssdm name="mul_ln54_187"/></StgValue>
</operation>

<operation id="3702" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3853" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit954:34 %shl_ln54_165 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_446, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_165"/></StgValue>
</operation>

<operation id="3703" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3854" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:35 %sext_ln54_279 = sext i24 %mul_ln54_187

]]></Node>
<StgValue><ssdm name="sext_ln54_279"/></StgValue>
</operation>

<operation id="3704" st_id="41" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3855" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit954:36 %add_ln54_171 = add i25 %shl_ln54_165, i25 %sext_ln54_279

]]></Node>
<StgValue><ssdm name="add_ln54_171"/></StgValue>
</operation>

<operation id="3705" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3856" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit954:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_31 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_39

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_31"/></StgValue>
</operation>

<operation id="3706" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3857" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit954:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_32 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_48

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_32"/></StgValue>
</operation>

<operation id="3707" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3858" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit954:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_33 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_57

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_33"/></StgValue>
</operation>

<operation id="3708" st_id="41" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3859" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.2.exit954:40 %tmp_249 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_31, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_32, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_33, i2 %trunc_ln54_3

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="3709" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3860" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.2.exit954:41 %sext_ln54_280 = sext i12 %tmp_249

]]></Node>
<StgValue><ssdm name="sext_ln54_280"/></StgValue>
</operation>

<operation id="3710" st_id="41" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3861" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:42 %mul_ln54_188 = mul i24 %sext_ln54_280, i24 %sext_ln36_26

]]></Node>
<StgValue><ssdm name="mul_ln54_188"/></StgValue>
</operation>

<operation id="3711" st_id="41" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3919" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:27 %mul_ln54_195 = mul i24 %sext_ln54_70, i24 %sext_ln36_33

]]></Node>
<StgValue><ssdm name="mul_ln54_195"/></StgValue>
</operation>

<operation id="3712" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3921" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit963:29 %shl_ln54_172 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_454, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_172"/></StgValue>
</operation>

<operation id="3713" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3922" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:30 %sext_ln54_288 = sext i24 %mul_ln54_195

]]></Node>
<StgValue><ssdm name="sext_ln54_288"/></StgValue>
</operation>

<operation id="3714" st_id="41" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3923" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit963:31 %add_ln54_178 = add i25 %shl_ln54_172, i25 %sext_ln54_288

]]></Node>
<StgValue><ssdm name="add_ln54_178"/></StgValue>
</operation>

<operation id="3715" st_id="41" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3982" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:17 %mul_ln54_202 = mul i24 %sext_ln54_84, i24 %sext_ln36_40

]]></Node>
<StgValue><ssdm name="mul_ln54_202"/></StgValue>
</operation>

<operation id="3716" st_id="41" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4044" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit981:6 %add_ln54_189 = add i25 %sext_ln54_302, i25 %sext_ln54_303

]]></Node>
<StgValue><ssdm name="add_ln54_189"/></StgValue>
</operation>

<operation id="3717" st_id="41" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4045" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:7 %mul_ln54_209 = mul i24 %sext_ln54_98, i24 %sext_ln36_47

]]></Node>
<StgValue><ssdm name="mul_ln54_209"/></StgValue>
</operation>

<operation id="3718" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4046" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit981:8 %tmp_468 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_189, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="3719" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:242 %empty_350 = add i9 %empty, i9 78

]]></Node>
<StgValue><ssdm name="empty_350"/></StgValue>
</operation>

<operation id="3720" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="9">
<![CDATA[
for.body104:243 %p_cast88 = zext i9 %empty_350

]]></Node>
<StgValue><ssdm name="p_cast88"/></StgValue>
</operation>

<operation id="3721" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:244 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_80 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast88

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_80"/></StgValue>
</operation>

<operation id="3722" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:245 %empty_351 = add i9 %empty, i9 79

]]></Node>
<StgValue><ssdm name="empty_351"/></StgValue>
</operation>

<operation id="3723" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="9">
<![CDATA[
for.body104:246 %p_cast89 = zext i9 %empty_351

]]></Node>
<StgValue><ssdm name="p_cast89"/></StgValue>
</operation>

<operation id="3724" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:247 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_81 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast89

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_81"/></StgValue>
</operation>

<operation id="3725" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:329 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_161 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast88

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_161"/></StgValue>
</operation>

<operation id="3726" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:330 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_162 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast89

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_162"/></StgValue>
</operation>

<operation id="3727" st_id="42" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="12" op_0_bw="9">
<![CDATA[
for.body104:545 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_306 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_73

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_306"/></StgValue>
</operation>

<operation id="3728" st_id="42" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="12" op_0_bw="9">
<![CDATA[
for.body104:546 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_307 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_154

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_307"/></StgValue>
</operation>

<operation id="3729" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:547 %tmp_140 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_306, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_307, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="3730" st_id="42" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="12" op_0_bw="9">
<![CDATA[
for.body104:563 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_318 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_79

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_318"/></StgValue>
</operation>

<operation id="3731" st_id="42" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="12" op_0_bw="9">
<![CDATA[
for.body104:564 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_319 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_160

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_319"/></StgValue>
</operation>

<operation id="3732" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:565 %tmp_146 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_318, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_319, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="3733" st_id="42" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="12" op_0_bw="9">
<![CDATA[
for.body104:566 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_320 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_80

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_320"/></StgValue>
</operation>

<operation id="3734" st_id="42" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="12" op_0_bw="9">
<![CDATA[
for.body104:567 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_321 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_161

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_321"/></StgValue>
</operation>

<operation id="3735" st_id="42" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="12" op_0_bw="9">
<![CDATA[
for.body104:569 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_322 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_81

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_322"/></StgValue>
</operation>

<operation id="3736" st_id="42" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="12" op_0_bw="9">
<![CDATA[
for.body104:570 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_323 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_162

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_323"/></StgValue>
</operation>

<operation id="3737" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:249 %empty_440 = add i9 %empty_361, i9 78

]]></Node>
<StgValue><ssdm name="empty_440"/></StgValue>
</operation>

<operation id="3738" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:250 %p_cast169 = zext i9 %empty_440

]]></Node>
<StgValue><ssdm name="p_cast169"/></StgValue>
</operation>

<operation id="3739" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:251 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_404 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast169

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_404"/></StgValue>
</operation>

<operation id="3740" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:252 %empty_441 = add i9 %empty_361, i9 79

]]></Node>
<StgValue><ssdm name="empty_441"/></StgValue>
</operation>

<operation id="3741" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:253 %p_cast170 = zext i9 %empty_441

]]></Node>
<StgValue><ssdm name="p_cast170"/></StgValue>
</operation>

<operation id="3742" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:254 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_405 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast170

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_405"/></StgValue>
</operation>

<operation id="3743" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:336 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_485 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast169

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_485"/></StgValue>
</operation>

<operation id="3744" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:337 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_486 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast170

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_486"/></StgValue>
</operation>

<operation id="3745" st_id="42" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:552 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_630 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_397

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_630"/></StgValue>
</operation>

<operation id="3746" st_id="42" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:553 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_631 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_478

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_631"/></StgValue>
</operation>

<operation id="3747" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:554 %tmp_140_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_630, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_631, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_140_mid1"/></StgValue>
</operation>

<operation id="3748" st_id="42" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:570 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_642 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_403

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_642"/></StgValue>
</operation>

<operation id="3749" st_id="42" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:571 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_643 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_484

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_643"/></StgValue>
</operation>

<operation id="3750" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:572 %tmp_146_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_642, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_643, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_146_mid1"/></StgValue>
</operation>

<operation id="3751" st_id="42" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:573 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_644 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_404

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_644"/></StgValue>
</operation>

<operation id="3752" st_id="42" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:574 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_645 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_485

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_645"/></StgValue>
</operation>

<operation id="3753" st_id="42" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:576 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_646 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_405

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_646"/></StgValue>
</operation>

<operation id="3754" st_id="42" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:577 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_647 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_486

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_647"/></StgValue>
</operation>

<operation id="3755" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:669 %sext_ln36_43 = sext i12 %select_ln36_45

]]></Node>
<StgValue><ssdm name="sext_ln36_43"/></StgValue>
</operation>

<operation id="3756" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:681 %sext_ln36_49 = sext i12 %select_ln36_51

]]></Node>
<StgValue><ssdm name="sext_ln36_49"/></StgValue>
</operation>

<operation id="3757" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:691 %sext_ln36_54 = sext i12 %select_ln36_56

]]></Node>
<StgValue><ssdm name="sext_ln36_54"/></StgValue>
</operation>

<operation id="3758" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:724 %select_ln36_73 = select i1 %icmp_ln39, i12 %tmp_140_mid1, i12 %tmp_140

]]></Node>
<StgValue><ssdm name="select_ln36_73"/></StgValue>
</operation>

<operation id="3759" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:736 %select_ln36_79 = select i1 %icmp_ln39, i12 %tmp_146_mid1, i12 %tmp_146

]]></Node>
<StgValue><ssdm name="select_ln36_79"/></StgValue>
</operation>

<operation id="3760" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:958 %add_ln54_249 = add i11 %mul_ln54_249, i11 %zext_ln54_23

]]></Node>
<StgValue><ssdm name="add_ln54_249"/></StgValue>
</operation>

<operation id="3761" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:959 %zext_ln54_30 = zext i11 %add_ln54_249

]]></Node>
<StgValue><ssdm name="zext_ln54_30"/></StgValue>
</operation>

<operation id="3762" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:960 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_413 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_30

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_413"/></StgValue>
</operation>

<operation id="3763" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:973 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_422 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_30

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_422"/></StgValue>
</operation>

<operation id="3764" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:982 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_431 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_30

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_431"/></StgValue>
</operation>

<operation id="3765" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1139 %add_ln54_275 = add i11 %mul_ln54_248, i11 %zext_ln54_56

]]></Node>
<StgValue><ssdm name="add_ln54_275"/></StgValue>
</operation>

<operation id="3766" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1140 %zext_ln54_62 = zext i11 %add_ln54_275

]]></Node>
<StgValue><ssdm name="zext_ln54_62"/></StgValue>
</operation>

<operation id="3767" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1141 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_502 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_62

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_502"/></StgValue>
</operation>

<operation id="3768" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1156 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_511 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_62

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_511"/></StgValue>
</operation>

<operation id="3769" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1165 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_520 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_62

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_520"/></StgValue>
</operation>

<operation id="3770" st_id="42" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:82 %mul_ln54_35 = mul i24 %sext_ln54_70, i24 %sext_ln36_35

]]></Node>
<StgValue><ssdm name="mul_ln54_35"/></StgValue>
</operation>

<operation id="3771" st_id="42" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:64 %mul_ln54_42 = mul i24 %sext_ln54_84, i24 %sext_ln36_42

]]></Node>
<StgValue><ssdm name="mul_ln54_42"/></StgValue>
</operation>

<operation id="3772" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:69 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_254 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_561

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_254"/></StgValue>
</operation>

<operation id="3773" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:70 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_255 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_570

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_255"/></StgValue>
</operation>

<operation id="3774" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:71 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_256 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_579

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_256"/></StgValue>
</operation>

<operation id="3775" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit568:72 %tmp_198 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_254, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_255, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_256, i2 %trunc_ln54_5

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="3776" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit568:73 %sext_ln54_86 = sext i12 %tmp_198

]]></Node>
<StgValue><ssdm name="sext_ln54_86"/></StgValue>
</operation>

<operation id="3777" st_id="42" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:74 %mul_ln54_43 = mul i24 %sext_ln54_86, i24 %sext_ln36_43

]]></Node>
<StgValue><ssdm name="mul_ln54_43"/></StgValue>
</operation>

<operation id="3778" st_id="42" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit625:16 %add_ln54_45 = add i25 %sext_ln54_91, i25 %sext_ln54_93

]]></Node>
<StgValue><ssdm name="add_ln54_45"/></StgValue>
</operation>

<operation id="3779" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit625:17 %tmp_304 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_45, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="3780" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit625:18 %shl_ln54_40 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_304, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_40"/></StgValue>
</operation>

<operation id="3781" st_id="42" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:24 %mul_ln54_47 = mul i24 %sext_ln54_94, i24 %sext_ln36_47

]]></Node>
<StgValue><ssdm name="mul_ln54_47"/></StgValue>
</operation>

<operation id="3782" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:25 %sext_ln54_95 = sext i24 %mul_ln54_47

]]></Node>
<StgValue><ssdm name="sext_ln54_95"/></StgValue>
</operation>

<operation id="3783" st_id="42" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit625:26 %add_ln54_46 = add i25 %shl_ln54_40, i25 %sext_ln54_95

]]></Node>
<StgValue><ssdm name="add_ln54_46"/></StgValue>
</operation>

<operation id="3784" st_id="42" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:34 %mul_ln54_48 = mul i24 %sext_ln54_96, i24 %sext_ln36_48

]]></Node>
<StgValue><ssdm name="mul_ln54_48"/></StgValue>
</operation>

<operation id="3785" st_id="42" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:44 %mul_ln54_49 = mul i24 %sext_ln54_98, i24 %sext_ln36_49

]]></Node>
<StgValue><ssdm name="mul_ln54_49"/></StgValue>
</operation>

<operation id="3786" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:49 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_221 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_502

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_221"/></StgValue>
</operation>

<operation id="3787" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:50 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_222 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_511

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_222"/></StgValue>
</operation>

<operation id="3788" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:51 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_223 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_520

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_223"/></StgValue>
</operation>

<operation id="3789" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:9 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_182 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_381

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_182"/></StgValue>
</operation>

<operation id="3790" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:10 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_183 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_390

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_183"/></StgValue>
</operation>

<operation id="3791" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_184 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_399

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_184"/></StgValue>
</operation>

<operation id="3792" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit682:12 %tmp_210 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_182, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_183, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_184, i2 %trunc_ln54_1

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="3793" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit682:13 %sext_ln54_110 = sext i12 %tmp_210

]]></Node>
<StgValue><ssdm name="sext_ln54_110"/></StgValue>
</operation>

<operation id="3794" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:19 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_185 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_413

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_185"/></StgValue>
</operation>

<operation id="3795" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:20 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_186 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_422

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_186"/></StgValue>
</operation>

<operation id="3796" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:21 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_187 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_431

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_187"/></StgValue>
</operation>

<operation id="3797" st_id="42" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit872:46 %add_ln54_100 = add i25 %shl_ln54_94, i25 %sext_ln54_191

]]></Node>
<StgValue><ssdm name="add_ln54_100"/></StgValue>
</operation>

<operation id="3798" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit872:47 %tmp_362 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_100, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="3799" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.1.exit872:48 %sext_ln57_22 = sext i16 %add_ln57_10

]]></Node>
<StgValue><ssdm name="sext_ln57_22"/></StgValue>
</operation>

<operation id="3800" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.1.exit872:49 %sext_ln57_23 = sext i16 %tmp_362

]]></Node>
<StgValue><ssdm name="sext_ln57_23"/></StgValue>
</operation>

<operation id="3801" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.1.exit872:50 %sub_ln57_11 = sub i17 0, i17 %sext_ln57_22

]]></Node>
<StgValue><ssdm name="sub_ln57_11"/></StgValue>
</operation>

<operation id="3802" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.1.exit872:51 %icmp_ln57_11 = icmp_eq  i17 %sext_ln57_23, i17 %sub_ln57_11

]]></Node>
<StgValue><ssdm name="icmp_ln57_11"/></StgValue>
</operation>

<operation id="3803" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.exit872:52 %br_ln57 = br i1 %icmp_ln57_11, void %if.end.i.i.1.2, void %if.then.i.i.1.2

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3804" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.1.2:0 %br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i102.1.case.01083, void %V32.i.i25.i.i102.1.case.11084

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3805" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="0"/>
<literal name="icmp_ln57_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.01083:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="3806" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="0"/>
<literal name="icmp_ln57_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.01083:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit1082

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3807" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="1"/>
<literal name="icmp_ln57_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3167" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.11084:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="3808" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="1"/>
<literal name="icmp_ln57_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.11084:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit1082

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3809" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.exit1082:0 %br_ln57 = br void %if.end.i.i.1.2

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3810" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.1.2:0 %add_ln57_11 = add i16 %tmp_362, i16 %add_ln57_10

]]></Node>
<StgValue><ssdm name="add_ln57_11"/></StgValue>
</operation>

<operation id="3811" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.1.2:1 %br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i102.1.case.0882, void %V32.i.i25.i.i102.1.case.1883

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3812" st_id="42" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3213" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:32 %mul_ln54_115 = mul i24 %sext_ln54_70, i24 %sext_ln36_34

]]></Node>
<StgValue><ssdm name="mul_ln54_115"/></StgValue>
</operation>

<operation id="3813" st_id="42" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3276" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:22 %mul_ln54_122 = mul i24 %sext_ln54_84, i24 %sext_ln36_41

]]></Node>
<StgValue><ssdm name="mul_ln54_122"/></StgValue>
</operation>

<operation id="3814" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3278" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit890:24 %shl_ln54_107 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_380, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_107"/></StgValue>
</operation>

<operation id="3815" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3279" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:25 %sext_ln54_207 = sext i24 %mul_ln54_122

]]></Node>
<StgValue><ssdm name="sext_ln54_207"/></StgValue>
</operation>

<operation id="3816" st_id="42" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit890:26 %add_ln54_113 = add i25 %shl_ln54_107, i25 %sext_ln54_207

]]></Node>
<StgValue><ssdm name="add_ln54_113"/></StgValue>
</operation>

<operation id="3817" st_id="42" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:27 %mul_ln54_123 = mul i24 %sext_ln54_86, i24 %sext_ln36_42

]]></Node>
<StgValue><ssdm name="mul_ln54_123"/></StgValue>
</operation>

<operation id="3818" st_id="42" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3338" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit899:11 %add_ln54_118 = add i25 %shl_ln54_112, i25 %sext_ln54_214

]]></Node>
<StgValue><ssdm name="add_ln54_118"/></StgValue>
</operation>

<operation id="3819" st_id="42" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3339" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:12 %mul_ln54_129 = mul i24 %sext_ln54_98, i24 %sext_ln36_48

]]></Node>
<StgValue><ssdm name="mul_ln54_129"/></StgValue>
</operation>

<operation id="3820" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit899:13 %tmp_387 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_118, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="3821" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3341" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit899:14 %shl_ln54_113 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_387, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_113"/></StgValue>
</operation>

<operation id="3822" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3342" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:15 %sext_ln54_215 = sext i24 %mul_ln54_129

]]></Node>
<StgValue><ssdm name="sext_ln54_215"/></StgValue>
</operation>

<operation id="3823" st_id="42" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3343" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit899:16 %add_ln54_119 = add i25 %shl_ln54_113, i25 %sext_ln54_215

]]></Node>
<StgValue><ssdm name="add_ln54_119"/></StgValue>
</operation>

<operation id="3824" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3400" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:0 %mul_ln54_135 = mul i24 %sext_ln54_110, i24 %sext_ln36_54

]]></Node>
<StgValue><ssdm name="mul_ln54_135"/></StgValue>
</operation>

<operation id="3825" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3402" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit908:2 %tmp_393 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54_135, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="3826" st_id="42" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3855" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit954:36 %add_ln54_171 = add i25 %shl_ln54_165, i25 %sext_ln54_279

]]></Node>
<StgValue><ssdm name="add_ln54_171"/></StgValue>
</operation>

<operation id="3827" st_id="42" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3861" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:42 %mul_ln54_188 = mul i24 %sext_ln54_280, i24 %sext_ln36_26

]]></Node>
<StgValue><ssdm name="mul_ln54_188"/></StgValue>
</operation>

<operation id="3828" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3862" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit954:43 %tmp_447 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_171, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="3829" st_id="42" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3923" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit963:31 %add_ln54_178 = add i25 %shl_ln54_172, i25 %sext_ln54_288

]]></Node>
<StgValue><ssdm name="add_ln54_178"/></StgValue>
</operation>

<operation id="3830" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3925" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit963:33 %tmp_455 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_178, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="3831" st_id="42" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3982" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:17 %mul_ln54_202 = mul i24 %sext_ln54_84, i24 %sext_ln36_40

]]></Node>
<StgValue><ssdm name="mul_ln54_202"/></StgValue>
</operation>

<operation id="3832" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3984" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit972:19 %shl_ln54_178 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_461, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_178"/></StgValue>
</operation>

<operation id="3833" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3985" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:20 %sext_ln54_296 = sext i24 %mul_ln54_202

]]></Node>
<StgValue><ssdm name="sext_ln54_296"/></StgValue>
</operation>

<operation id="3834" st_id="42" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3986" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit972:21 %add_ln54_184 = add i25 %shl_ln54_178, i25 %sext_ln54_296

]]></Node>
<StgValue><ssdm name="add_ln54_184"/></StgValue>
</operation>

<operation id="3835" st_id="42" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3987" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:22 %mul_ln54_203 = mul i24 %sext_ln54_86, i24 %sext_ln36_41

]]></Node>
<StgValue><ssdm name="mul_ln54_203"/></StgValue>
</operation>

<operation id="3836" st_id="42" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4045" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:7 %mul_ln54_209 = mul i24 %sext_ln54_98, i24 %sext_ln36_47

]]></Node>
<StgValue><ssdm name="mul_ln54_209"/></StgValue>
</operation>

<operation id="3837" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4047" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit981:9 %shl_ln54_184 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_468, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_184"/></StgValue>
</operation>

<operation id="3838" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4048" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:10 %sext_ln54_304 = sext i24 %mul_ln54_209

]]></Node>
<StgValue><ssdm name="sext_ln54_304"/></StgValue>
</operation>

<operation id="3839" st_id="42" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4049" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit981:11 %add_ln54_190 = add i25 %shl_ln54_184, i25 %sext_ln54_304

]]></Node>
<StgValue><ssdm name="add_ln54_190"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="3840" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body104:248 %empty_352 = add i9 %empty, i9 80

]]></Node>
<StgValue><ssdm name="empty_352"/></StgValue>
</operation>

<operation id="3841" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="9">
<![CDATA[
for.body104:249 %p_cast90 = zext i9 %empty_352

]]></Node>
<StgValue><ssdm name="p_cast90"/></StgValue>
</operation>

<operation id="3842" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:250 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_82 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast90

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_82"/></StgValue>
</operation>

<operation id="3843" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104:331 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_163 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast90

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_163"/></StgValue>
</operation>

<operation id="3844" st_id="43" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="12" op_0_bw="9">
<![CDATA[
for.body104:566 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_320 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_80

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_320"/></StgValue>
</operation>

<operation id="3845" st_id="43" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="12" op_0_bw="9">
<![CDATA[
for.body104:567 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_321 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_161

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_321"/></StgValue>
</operation>

<operation id="3846" st_id="43" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:568 %tmp_147 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_320, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_321, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="3847" st_id="43" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="12" op_0_bw="9">
<![CDATA[
for.body104:569 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_322 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_81

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_322"/></StgValue>
</operation>

<operation id="3848" st_id="43" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="12" op_0_bw="9">
<![CDATA[
for.body104:570 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_323 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_162

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_323"/></StgValue>
</operation>

<operation id="3849" st_id="43" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:571 %tmp_148 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_322, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_323, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="3850" st_id="43" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="12" op_0_bw="9">
<![CDATA[
for.body104:572 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_324 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_82

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_324"/></StgValue>
</operation>

<operation id="3851" st_id="43" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="12" op_0_bw="9">
<![CDATA[
for.body104:573 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_325 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_163

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_325"/></StgValue>
</operation>

<operation id="3852" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc141:255 %empty_442 = add i9 %empty_361, i9 80

]]></Node>
<StgValue><ssdm name="empty_442"/></StgValue>
</operation>

<operation id="3853" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="9">
<![CDATA[
for.inc141:256 %p_cast171 = zext i9 %empty_442

]]></Node>
<StgValue><ssdm name="p_cast171"/></StgValue>
</operation>

<operation id="3854" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:257 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_406 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast171

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_406"/></StgValue>
</operation>

<operation id="3855" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:338 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_487 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast171

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_487"/></StgValue>
</operation>

<operation id="3856" st_id="43" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:573 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_644 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_404

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_644"/></StgValue>
</operation>

<operation id="3857" st_id="43" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:574 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_645 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_485

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_645"/></StgValue>
</operation>

<operation id="3858" st_id="43" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:575 %tmp_147_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_644, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_645, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_147_mid1"/></StgValue>
</operation>

<operation id="3859" st_id="43" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:576 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_646 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_405

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_646"/></StgValue>
</operation>

<operation id="3860" st_id="43" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:577 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_647 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_486

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_647"/></StgValue>
</operation>

<operation id="3861" st_id="43" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:578 %tmp_148_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_646, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_647, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_148_mid1"/></StgValue>
</operation>

<operation id="3862" st_id="43" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:579 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_648 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_406

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_648"/></StgValue>
</operation>

<operation id="3863" st_id="43" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:580 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_649 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_487

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_649"/></StgValue>
</operation>

<operation id="3864" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:683 %sext_ln36_50 = sext i12 %select_ln36_52

]]></Node>
<StgValue><ssdm name="sext_ln36_50"/></StgValue>
</operation>

<operation id="3865" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:693 %sext_ln36_55 = sext i12 %select_ln36_57

]]></Node>
<StgValue><ssdm name="sext_ln36_55"/></StgValue>
</operation>

<operation id="3866" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:738 %select_ln36_80 = select i1 %icmp_ln39, i12 %tmp_147_mid1, i12 %tmp_147

]]></Node>
<StgValue><ssdm name="select_ln36_80"/></StgValue>
</operation>

<operation id="3867" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:740 %select_ln36_81 = select i1 %icmp_ln39, i12 %tmp_148_mid1, i12 %tmp_148

]]></Node>
<StgValue><ssdm name="select_ln36_81"/></StgValue>
</operation>

<operation id="3868" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1020 %add_ln54_258 = add i11 %mul_ln54_249, i11 %zext_ln54_34

]]></Node>
<StgValue><ssdm name="add_ln54_258"/></StgValue>
</operation>

<operation id="3869" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1021 %zext_ln54_41 = zext i11 %add_ln54_258

]]></Node>
<StgValue><ssdm name="zext_ln54_41"/></StgValue>
</operation>

<operation id="3870" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1022 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_443 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_41

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_443"/></StgValue>
</operation>

<operation id="3871" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1035 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_452 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_41

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_452"/></StgValue>
</operation>

<operation id="3872" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1044 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_461 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_41

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_461"/></StgValue>
</operation>

<operation id="3873" st_id="43" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:82 %mul_ln54_35 = mul i24 %sext_ln54_70, i24 %sext_ln36_35

]]></Node>
<StgValue><ssdm name="mul_ln54_35"/></StgValue>
</operation>

<operation id="3874" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit511:84 %shl_ln54_30 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_292, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_30"/></StgValue>
</operation>

<operation id="3875" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit511:85 %sext_ln54_71 = sext i24 %mul_ln54_35

]]></Node>
<StgValue><ssdm name="sext_ln54_71"/></StgValue>
</operation>

<operation id="3876" st_id="43" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit511:86 %add_ln54_36 = add i25 %shl_ln54_30, i25 %sext_ln54_71

]]></Node>
<StgValue><ssdm name="add_ln54_36"/></StgValue>
</operation>

<operation id="3877" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit568:58 %shl_ln54_36 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_299, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_36"/></StgValue>
</operation>

<operation id="3878" st_id="43" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:64 %mul_ln54_42 = mul i24 %sext_ln54_84, i24 %sext_ln36_42

]]></Node>
<StgValue><ssdm name="mul_ln54_42"/></StgValue>
</operation>

<operation id="3879" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:65 %sext_ln54_85 = sext i24 %mul_ln54_42

]]></Node>
<StgValue><ssdm name="sext_ln54_85"/></StgValue>
</operation>

<operation id="3880" st_id="43" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit568:66 %add_ln54_42 = add i25 %shl_ln54_36, i25 %sext_ln54_85

]]></Node>
<StgValue><ssdm name="add_ln54_42"/></StgValue>
</operation>

<operation id="3881" st_id="43" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:74 %mul_ln54_43 = mul i24 %sext_ln54_86, i24 %sext_ln36_43

]]></Node>
<StgValue><ssdm name="mul_ln54_43"/></StgValue>
</operation>

<operation id="3882" st_id="43" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit625:26 %add_ln54_46 = add i25 %shl_ln54_40, i25 %sext_ln54_95

]]></Node>
<StgValue><ssdm name="add_ln54_46"/></StgValue>
</operation>

<operation id="3883" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit625:27 %tmp_305 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_46, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="3884" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit625:28 %shl_ln54_41 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_305, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_41"/></StgValue>
</operation>

<operation id="3885" st_id="43" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:34 %mul_ln54_48 = mul i24 %sext_ln54_96, i24 %sext_ln36_48

]]></Node>
<StgValue><ssdm name="mul_ln54_48"/></StgValue>
</operation>

<operation id="3886" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:35 %sext_ln54_97 = sext i24 %mul_ln54_48

]]></Node>
<StgValue><ssdm name="sext_ln54_97"/></StgValue>
</operation>

<operation id="3887" st_id="43" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit625:36 %add_ln54_47 = add i25 %shl_ln54_41, i25 %sext_ln54_97

]]></Node>
<StgValue><ssdm name="add_ln54_47"/></StgValue>
</operation>

<operation id="3888" st_id="43" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:44 %mul_ln54_49 = mul i24 %sext_ln54_98, i24 %sext_ln36_49

]]></Node>
<StgValue><ssdm name="mul_ln54_49"/></StgValue>
</operation>

<operation id="3889" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:49 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_221 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_502

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_221"/></StgValue>
</operation>

<operation id="3890" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:50 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_222 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_511

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_222"/></StgValue>
</operation>

<operation id="3891" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:51 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_223 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_520

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_223"/></StgValue>
</operation>

<operation id="3892" st_id="43" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit625:52 %tmp_205 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_221, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_222, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_223, i2 %trunc_ln54_s

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="3893" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit625:53 %sext_ln54_100 = sext i12 %tmp_205

]]></Node>
<StgValue><ssdm name="sext_ln54_100"/></StgValue>
</operation>

<operation id="3894" st_id="43" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:54 %mul_ln54_50 = mul i24 %sext_ln54_100, i24 %sext_ln36_50

]]></Node>
<StgValue><ssdm name="mul_ln54_50"/></StgValue>
</operation>

<operation id="3895" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:19 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_185 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_413

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_185"/></StgValue>
</operation>

<operation id="3896" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:20 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_186 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_422

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_186"/></StgValue>
</operation>

<operation id="3897" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:21 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_187 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_431

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_187"/></StgValue>
</operation>

<operation id="3898" st_id="43" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit682:22 %tmp_211 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_185, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_186, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_187, i2 %trunc_ln54_4

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="3899" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit682:23 %sext_ln54_112 = sext i12 %tmp_211

]]></Node>
<StgValue><ssdm name="sext_ln54_112"/></StgValue>
</operation>

<operation id="3900" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:29 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_188 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_443

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_188"/></StgValue>
</operation>

<operation id="3901" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:30 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_189 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_452

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_189"/></StgValue>
</operation>

<operation id="3902" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:31 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_190 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_461

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_190"/></StgValue>
</operation>

<operation id="3903" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end.i.i.8:50 %add_ln54_309 = add i11 %mul_ln54_246, i11 %zext_ln54_100

]]></Node>
<StgValue><ssdm name="add_ln54_309"/></StgValue>
</operation>

<operation id="3904" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="64" op_0_bw="11">
<![CDATA[
if.end.i.i.8:51 %zext_ln54_104 = zext i11 %add_ln54_309

]]></Node>
<StgValue><ssdm name="zext_ln54_104"/></StgValue>
</operation>

<operation id="3905" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:52 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_96 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_104

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_96"/></StgValue>
</operation>

<operation id="3906" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:71 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_105 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_104

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_105"/></StgValue>
</operation>

<operation id="3907" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2979" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:80 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_114 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_104

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_114"/></StgValue>
</operation>

<operation id="3908" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.0882:0 %store_ln57 = store i16 %add_ln57_11, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="3909" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.0882:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit881

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3910" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.1883:0 %store_ln57 = store i16 %add_ln57_11, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="3911" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3179" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.1883:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit881

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3912" st_id="43" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3213" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:32 %mul_ln54_115 = mul i24 %sext_ln54_70, i24 %sext_ln36_34

]]></Node>
<StgValue><ssdm name="mul_ln54_115"/></StgValue>
</operation>

<operation id="3913" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit881:34 %shl_ln54_101 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_373, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_101"/></StgValue>
</operation>

<operation id="3914" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3216" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:35 %sext_ln54_199 = sext i24 %mul_ln54_115

]]></Node>
<StgValue><ssdm name="sext_ln54_199"/></StgValue>
</operation>

<operation id="3915" st_id="43" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3217" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit881:36 %add_ln54_107 = add i25 %shl_ln54_101, i25 %sext_ln54_199

]]></Node>
<StgValue><ssdm name="add_ln54_107"/></StgValue>
</operation>

<operation id="3916" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3218" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit881:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_84 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_96

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_84"/></StgValue>
</operation>

<operation id="3917" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3219" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit881:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_85 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_105

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_85"/></StgValue>
</operation>

<operation id="3918" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3220" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit881:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_86 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_114

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_86"/></StgValue>
</operation>

<operation id="3919" st_id="43" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit890:26 %add_ln54_113 = add i25 %shl_ln54_107, i25 %sext_ln54_207

]]></Node>
<StgValue><ssdm name="add_ln54_113"/></StgValue>
</operation>

<operation id="3920" st_id="43" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:27 %mul_ln54_123 = mul i24 %sext_ln54_86, i24 %sext_ln36_42

]]></Node>
<StgValue><ssdm name="mul_ln54_123"/></StgValue>
</operation>

<operation id="3921" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3282" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit890:28 %tmp_381 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_113, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="3922" st_id="43" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3343" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit899:16 %add_ln54_119 = add i25 %shl_ln54_113, i25 %sext_ln54_215

]]></Node>
<StgValue><ssdm name="add_ln54_119"/></StgValue>
</operation>

<operation id="3923" st_id="43" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3344" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:17 %mul_ln54_130 = mul i24 %sext_ln54_100, i24 %sext_ln36_49

]]></Node>
<StgValue><ssdm name="mul_ln54_130"/></StgValue>
</operation>

<operation id="3924" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3345" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit899:18 %tmp_388 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_119, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="3925" st_id="43" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3401" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:1 %mul_ln54_136 = mul i24 %sext_ln54_112, i24 %sext_ln36_55

]]></Node>
<StgValue><ssdm name="mul_ln54_136"/></StgValue>
</operation>

<operation id="3926" st_id="43" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3861" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:42 %mul_ln54_188 = mul i24 %sext_ln54_280, i24 %sext_ln36_26

]]></Node>
<StgValue><ssdm name="mul_ln54_188"/></StgValue>
</operation>

<operation id="3927" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3863" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit954:44 %shl_ln54_166 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_447, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_166"/></StgValue>
</operation>

<operation id="3928" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3864" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit954:45 %sext_ln54_281 = sext i24 %mul_ln54_188

]]></Node>
<StgValue><ssdm name="sext_ln54_281"/></StgValue>
</operation>

<operation id="3929" st_id="43" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3865" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit954:46 %add_ln54_172 = add i25 %shl_ln54_166, i25 %sext_ln54_281

]]></Node>
<StgValue><ssdm name="add_ln54_172"/></StgValue>
</operation>

<operation id="3930" st_id="43" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3986" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit972:21 %add_ln54_184 = add i25 %shl_ln54_178, i25 %sext_ln54_296

]]></Node>
<StgValue><ssdm name="add_ln54_184"/></StgValue>
</operation>

<operation id="3931" st_id="43" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3987" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:22 %mul_ln54_203 = mul i24 %sext_ln54_86, i24 %sext_ln36_41

]]></Node>
<StgValue><ssdm name="mul_ln54_203"/></StgValue>
</operation>

<operation id="3932" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3988" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit972:23 %tmp_462 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_184, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="3933" st_id="43" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4049" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit981:11 %add_ln54_190 = add i25 %shl_ln54_184, i25 %sext_ln54_304

]]></Node>
<StgValue><ssdm name="add_ln54_190"/></StgValue>
</operation>

<operation id="3934" st_id="43" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4050" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:12 %mul_ln54_210 = mul i24 %sext_ln54_100, i24 %sext_ln36_48

]]></Node>
<StgValue><ssdm name="mul_ln54_210"/></StgValue>
</operation>

<operation id="3935" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4051" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit981:13 %tmp_469 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_190, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="3936" st_id="43" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4111" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:0 %mul_ln54_216 = mul i24 %sext_ln54_112, i24 %sext_ln36_54

]]></Node>
<StgValue><ssdm name="mul_ln54_216"/></StgValue>
</operation>

<operation id="3937" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4113" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit990:2 %tmp_476 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54_216, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="3938" st_id="44" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="12" op_0_bw="9">
<![CDATA[
for.body104:572 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_324 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_82

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_324"/></StgValue>
</operation>

<operation id="3939" st_id="44" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="12" op_0_bw="9">
<![CDATA[
for.body104:573 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_325 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_163

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_325"/></StgValue>
</operation>

<operation id="3940" st_id="44" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.body104:574 %tmp_149 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_324, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_325, i1 %trunc_ln36

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="3941" st_id="44" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:579 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_648 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_406

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_648"/></StgValue>
</operation>

<operation id="3942" st_id="44" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="trunc_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="12" op_0_bw="9">
<![CDATA[
for.inc141:580 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_649 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_487

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_649"/></StgValue>
</operation>

<operation id="3943" st_id="44" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="1">
<![CDATA[
for.inc141:581 %tmp_149_mid1 = mux i12 @_ssdm_op_Mux.ap_auto.2i12.i1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_648, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_649, i1 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_149_mid1"/></StgValue>
</operation>

<operation id="3944" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:695 %sext_ln36_56 = sext i12 %select_ln36_58

]]></Node>
<StgValue><ssdm name="sext_ln36_56"/></StgValue>
</operation>

<operation id="3945" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc141:742 %select_ln36_82 = select i1 %icmp_ln39, i12 %tmp_149_mid1, i12 %tmp_149

]]></Node>
<StgValue><ssdm name="select_ln36_82"/></StgValue>
</operation>

<operation id="3946" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1200 %add_ln54_284 = add i11 %mul_ln54_248, i11 %zext_ln54_67

]]></Node>
<StgValue><ssdm name="add_ln54_284"/></StgValue>
</operation>

<operation id="3947" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1201 %zext_ln54_73 = zext i11 %add_ln54_284

]]></Node>
<StgValue><ssdm name="zext_ln54_73"/></StgValue>
</operation>

<operation id="3948" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1202 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_532 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_73

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_532"/></StgValue>
</operation>

<operation id="3949" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1217 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_541 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_73

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_541"/></StgValue>
</operation>

<operation id="3950" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1226 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_550 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_73

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_550"/></StgValue>
</operation>

<operation id="3951" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1319 %add_ln54_301 = add i11 %mul_ln54_247, i11 %zext_ln54_89

]]></Node>
<StgValue><ssdm name="add_ln54_301"/></StgValue>
</operation>

<operation id="3952" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1320 %zext_ln54_94 = zext i11 %add_ln54_301

]]></Node>
<StgValue><ssdm name="zext_ln54_94"/></StgValue>
</operation>

<operation id="3953" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1321 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_591 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_94

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_591"/></StgValue>
</operation>

<operation id="3954" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1338 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_600 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_94

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_600"/></StgValue>
</operation>

<operation id="3955" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1347 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_609 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_94

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_609"/></StgValue>
</operation>

<operation id="3956" st_id="44" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit511:86 %add_ln54_36 = add i25 %shl_ln54_30, i25 %sext_ln54_71

]]></Node>
<StgValue><ssdm name="add_ln54_36"/></StgValue>
</operation>

<operation id="3957" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit511:87 %tmp_293 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_36, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="3958" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.exit511:88 %sext_ln57_6 = sext i16 %add_ln57_2

]]></Node>
<StgValue><ssdm name="sext_ln57_6"/></StgValue>
</operation>

<operation id="3959" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.exit511:89 %sext_ln57_7 = sext i16 %tmp_293

]]></Node>
<StgValue><ssdm name="sext_ln57_7"/></StgValue>
</operation>

<operation id="3960" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.exit511:90 %sub_ln57_3 = sub i17 0, i17 %sext_ln57_6

]]></Node>
<StgValue><ssdm name="sub_ln57_3"/></StgValue>
</operation>

<operation id="3961" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.exit511:91 %icmp_ln57_3 = icmp_eq  i17 %sext_ln57_7, i17 %sub_ln57_3

]]></Node>
<StgValue><ssdm name="icmp_ln57_3"/></StgValue>
</operation>

<operation id="3962" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.exit511:92 %br_ln57 = br i1 %icmp_ln57_3, void %if.end.i.i.3, void %if.then.i.i.3

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3963" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.3:0 %br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i102.case.01053, void %V32.i.i25.i.i102.case.11054

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3964" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="0"/>
<literal name="icmp_ln57_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.01053:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="3965" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="0"/>
<literal name="icmp_ln57_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.01053:1 %br_ln57 = br void %V32.i.i25.i.i102.exit1052

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3966" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="1"/>
<literal name="icmp_ln57_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.11054:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="3967" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="1"/>
<literal name="icmp_ln57_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.11054:1 %br_ln57 = br void %V32.i.i25.i.i102.exit1052

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3968" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.exit1052:0 %br_ln57 = br void %if.end.i.i.3

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3969" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.3:0 %add_ln57_3 = add i16 %tmp_293, i16 %add_ln57_2

]]></Node>
<StgValue><ssdm name="add_ln57_3"/></StgValue>
</operation>

<operation id="3970" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.3:1 %br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i102.case.0569, void %V32.i.i25.i.i102.case.1570

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="3971" st_id="44" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit568:66 %add_ln54_42 = add i25 %shl_ln54_36, i25 %sext_ln54_85

]]></Node>
<StgValue><ssdm name="add_ln54_42"/></StgValue>
</operation>

<operation id="3972" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit568:67 %tmp_300 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_42, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="3973" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit568:68 %shl_ln54_37 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_300, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_37"/></StgValue>
</operation>

<operation id="3974" st_id="44" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:74 %mul_ln54_43 = mul i24 %sext_ln54_86, i24 %sext_ln36_43

]]></Node>
<StgValue><ssdm name="mul_ln54_43"/></StgValue>
</operation>

<operation id="3975" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:75 %sext_ln54_87 = sext i24 %mul_ln54_43

]]></Node>
<StgValue><ssdm name="sext_ln54_87"/></StgValue>
</operation>

<operation id="3976" st_id="44" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit568:76 %add_ln54_43 = add i25 %shl_ln54_37, i25 %sext_ln54_87

]]></Node>
<StgValue><ssdm name="add_ln54_43"/></StgValue>
</operation>

<operation id="3977" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:77 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_257 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_591

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_257"/></StgValue>
</operation>

<operation id="3978" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:78 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_258 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_600

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_258"/></StgValue>
</operation>

<operation id="3979" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:79 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_259 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_609

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_259"/></StgValue>
</operation>

<operation id="3980" st_id="44" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit625:36 %add_ln54_47 = add i25 %shl_ln54_41, i25 %sext_ln54_97

]]></Node>
<StgValue><ssdm name="add_ln54_47"/></StgValue>
</operation>

<operation id="3981" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit625:37 %tmp_306 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_47, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="3982" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit625:38 %shl_ln54_42 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_306, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_42"/></StgValue>
</operation>

<operation id="3983" st_id="44" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:44 %mul_ln54_49 = mul i24 %sext_ln54_98, i24 %sext_ln36_49

]]></Node>
<StgValue><ssdm name="mul_ln54_49"/></StgValue>
</operation>

<operation id="3984" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:45 %sext_ln54_99 = sext i24 %mul_ln54_49

]]></Node>
<StgValue><ssdm name="sext_ln54_99"/></StgValue>
</operation>

<operation id="3985" st_id="44" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit625:46 %add_ln54_48 = add i25 %shl_ln54_42, i25 %sext_ln54_99

]]></Node>
<StgValue><ssdm name="add_ln54_48"/></StgValue>
</operation>

<operation id="3986" st_id="44" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:54 %mul_ln54_50 = mul i24 %sext_ln54_100, i24 %sext_ln36_50

]]></Node>
<StgValue><ssdm name="mul_ln54_50"/></StgValue>
</operation>

<operation id="3987" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:59 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_224 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_532

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_224"/></StgValue>
</operation>

<operation id="3988" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:60 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_225 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_541

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_225"/></StgValue>
</operation>

<operation id="3989" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:61 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_226 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_550

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_226"/></StgValue>
</operation>

<operation id="3990" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:29 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_188 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_443

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_188"/></StgValue>
</operation>

<operation id="3991" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:30 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_189 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_452

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_189"/></StgValue>
</operation>

<operation id="3992" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:31 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_190 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_461

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_190"/></StgValue>
</operation>

<operation id="3993" st_id="44" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit682:32 %tmp_212 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_188, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_189, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_190, i2 %trunc_ln54_6

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="3994" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit682:33 %sext_ln54_114 = sext i12 %tmp_212

]]></Node>
<StgValue><ssdm name="sext_ln54_114"/></StgValue>
</operation>

<operation id="3995" st_id="44" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3217" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit881:36 %add_ln54_107 = add i25 %shl_ln54_101, i25 %sext_ln54_199

]]></Node>
<StgValue><ssdm name="add_ln54_107"/></StgValue>
</operation>

<operation id="3996" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3218" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit881:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_84 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_96

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_84"/></StgValue>
</operation>

<operation id="3997" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3219" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit881:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_85 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_105

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_85"/></StgValue>
</operation>

<operation id="3998" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3220" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit881:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_86 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_114

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_86"/></StgValue>
</operation>

<operation id="3999" st_id="44" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3221" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.1.exit881:40 %tmp_240 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_84, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_85, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_86, i2 %trunc_ln54_9

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="4000" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3222" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.1.exit881:41 %sext_ln54_200 = sext i12 %tmp_240

]]></Node>
<StgValue><ssdm name="sext_ln54_200"/></StgValue>
</operation>

<operation id="4001" st_id="44" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:42 %mul_ln54_116 = mul i24 %sext_ln54_200, i24 %sext_ln36_35

]]></Node>
<StgValue><ssdm name="mul_ln54_116"/></StgValue>
</operation>

<operation id="4002" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3224" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit881:43 %tmp_374 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_107, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="4003" st_id="44" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:27 %mul_ln54_123 = mul i24 %sext_ln54_86, i24 %sext_ln36_42

]]></Node>
<StgValue><ssdm name="mul_ln54_123"/></StgValue>
</operation>

<operation id="4004" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit890:29 %shl_ln54_108 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_381, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_108"/></StgValue>
</operation>

<operation id="4005" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3284" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:30 %sext_ln54_208 = sext i24 %mul_ln54_123

]]></Node>
<StgValue><ssdm name="sext_ln54_208"/></StgValue>
</operation>

<operation id="4006" st_id="44" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit890:31 %add_ln54_114 = add i25 %shl_ln54_108, i25 %sext_ln54_208

]]></Node>
<StgValue><ssdm name="add_ln54_114"/></StgValue>
</operation>

<operation id="4007" st_id="44" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3344" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:17 %mul_ln54_130 = mul i24 %sext_ln54_100, i24 %sext_ln36_49

]]></Node>
<StgValue><ssdm name="mul_ln54_130"/></StgValue>
</operation>

<operation id="4008" st_id="44" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3401" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:1 %mul_ln54_136 = mul i24 %sext_ln54_112, i24 %sext_ln36_55

]]></Node>
<StgValue><ssdm name="mul_ln54_136"/></StgValue>
</operation>

<operation id="4009" st_id="44" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:7 %mul_ln54_137 = mul i24 %sext_ln54_114, i24 %sext_ln36_56

]]></Node>
<StgValue><ssdm name="mul_ln54_137"/></StgValue>
</operation>

<operation id="4010" st_id="44" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3865" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit954:46 %add_ln54_172 = add i25 %shl_ln54_166, i25 %sext_ln54_281

]]></Node>
<StgValue><ssdm name="add_ln54_172"/></StgValue>
</operation>

<operation id="4011" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3866" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit954:47 %tmp_434 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_172, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="4012" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3867" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.2.exit954:48 %sext_ln57_40 = sext i16 %add_ln57_19

]]></Node>
<StgValue><ssdm name="sext_ln57_40"/></StgValue>
</operation>

<operation id="4013" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3868" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.2.exit954:49 %sext_ln57_41 = sext i16 %tmp_434

]]></Node>
<StgValue><ssdm name="sext_ln57_41"/></StgValue>
</operation>

<operation id="4014" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3869" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.2.exit954:50 %sub_ln57_20 = sub i17 0, i17 %sext_ln57_40

]]></Node>
<StgValue><ssdm name="sub_ln57_20"/></StgValue>
</operation>

<operation id="4015" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3870" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.2.exit954:51 %icmp_ln57_20 = icmp_eq  i17 %sext_ln57_41, i17 %sub_ln57_20

]]></Node>
<StgValue><ssdm name="icmp_ln57_20"/></StgValue>
</operation>

<operation id="4016" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3871" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.exit954:52 %br_ln57 = br i1 %icmp_ln57_20, void %if.end.i.i.2.2, void %if.then.i.i.2.2

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4017" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3873" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.2.2:0 %br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i102.2.case.01110, void %V32.i.i25.i.i102.2.case.11111

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4018" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="0"/>
<literal name="icmp_ln57_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3875" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.01110:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4019" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="0"/>
<literal name="icmp_ln57_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3876" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.01110:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit1109

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4020" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="1"/>
<literal name="icmp_ln57_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3878" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.11111:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4021" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="1"/>
<literal name="icmp_ln57_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3879" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.11111:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit1109

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4022" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3881" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.exit1109:0 %br_ln57 = br void %if.end.i.i.2.2

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4023" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3883" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.2.2:0 %add_ln57_20 = add i16 %tmp_434, i16 %add_ln57_19

]]></Node>
<StgValue><ssdm name="add_ln57_20"/></StgValue>
</operation>

<operation id="4024" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3884" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.2.2:1 %br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i102.2.case.0964, void %V32.i.i25.i.i102.2.case.1965

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4025" st_id="44" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3924" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:32 %mul_ln54_196 = mul i24 %sext_ln54_200, i24 %sext_ln36_34

]]></Node>
<StgValue><ssdm name="mul_ln54_196"/></StgValue>
</operation>

<operation id="4026" st_id="44" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3987" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:22 %mul_ln54_203 = mul i24 %sext_ln54_86, i24 %sext_ln36_41

]]></Node>
<StgValue><ssdm name="mul_ln54_203"/></StgValue>
</operation>

<operation id="4027" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3989" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit972:24 %shl_ln54_179 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_462, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_179"/></StgValue>
</operation>

<operation id="4028" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3990" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:25 %sext_ln54_297 = sext i24 %mul_ln54_203

]]></Node>
<StgValue><ssdm name="sext_ln54_297"/></StgValue>
</operation>

<operation id="4029" st_id="44" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3991" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit972:26 %add_ln54_185 = add i25 %shl_ln54_179, i25 %sext_ln54_297

]]></Node>
<StgValue><ssdm name="add_ln54_185"/></StgValue>
</operation>

<operation id="4030" st_id="44" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4050" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:12 %mul_ln54_210 = mul i24 %sext_ln54_100, i24 %sext_ln36_48

]]></Node>
<StgValue><ssdm name="mul_ln54_210"/></StgValue>
</operation>

<operation id="4031" st_id="44" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4112" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:1 %mul_ln54_217 = mul i24 %sext_ln54_114, i24 %sext_ln36_55

]]></Node>
<StgValue><ssdm name="mul_ln54_217"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="4032" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1081 %add_ln54_267 = add i11 %mul_ln54_249, i11 %zext_ln54_45

]]></Node>
<StgValue><ssdm name="add_ln54_267"/></StgValue>
</operation>

<operation id="4033" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1082 %zext_ln54_52 = zext i11 %add_ln54_267

]]></Node>
<StgValue><ssdm name="zext_ln54_52"/></StgValue>
</operation>

<operation id="4034" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1083 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_473 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_52

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_473"/></StgValue>
</operation>

<operation id="4035" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1096 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_482 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_52

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_482"/></StgValue>
</operation>

<operation id="4036" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1105 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_491 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_52

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_491"/></StgValue>
</operation>

<operation id="4037" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.0569:0 %store_ln57 = store i16 %add_ln57_3, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4038" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.0569:1 %br_ln57 = br void %V32.i.i25.i.i102.exit568

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4039" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.1570:0 %store_ln57 = store i16 %add_ln57_3, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4040" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.1570:1 %br_ln57 = br void %V32.i.i25.i.i102.exit568

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4041" st_id="45" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit568:76 %add_ln54_43 = add i25 %shl_ln54_37, i25 %sext_ln54_87

]]></Node>
<StgValue><ssdm name="add_ln54_43"/></StgValue>
</operation>

<operation id="4042" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:77 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_257 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_591

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_257"/></StgValue>
</operation>

<operation id="4043" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:78 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_258 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_600

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_258"/></StgValue>
</operation>

<operation id="4044" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit568:79 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_259 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_609

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_259"/></StgValue>
</operation>

<operation id="4045" st_id="45" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit568:80 %tmp_199 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_257, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_258, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_259, i2 %trunc_ln54_7

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="4046" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit568:81 %sext_ln54_88 = sext i12 %tmp_199

]]></Node>
<StgValue><ssdm name="sext_ln54_88"/></StgValue>
</operation>

<operation id="4047" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit568:83 %tmp_301 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_43, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="4048" st_id="45" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit625:46 %add_ln54_48 = add i25 %shl_ln54_42, i25 %sext_ln54_99

]]></Node>
<StgValue><ssdm name="add_ln54_48"/></StgValue>
</operation>

<operation id="4049" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit625:47 %tmp_307 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_48, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="4050" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit625:48 %shl_ln54_43 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_307, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_43"/></StgValue>
</operation>

<operation id="4051" st_id="45" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:54 %mul_ln54_50 = mul i24 %sext_ln54_100, i24 %sext_ln36_50

]]></Node>
<StgValue><ssdm name="mul_ln54_50"/></StgValue>
</operation>

<operation id="4052" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:55 %sext_ln54_101 = sext i24 %mul_ln54_50

]]></Node>
<StgValue><ssdm name="sext_ln54_101"/></StgValue>
</operation>

<operation id="4053" st_id="45" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit625:56 %add_ln54_49 = add i25 %shl_ln54_43, i25 %sext_ln54_101

]]></Node>
<StgValue><ssdm name="add_ln54_49"/></StgValue>
</operation>

<operation id="4054" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:59 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_224 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_532

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_224"/></StgValue>
</operation>

<operation id="4055" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:60 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_225 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_541

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_225"/></StgValue>
</operation>

<operation id="4056" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:61 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_226 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_550

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_226"/></StgValue>
</operation>

<operation id="4057" st_id="45" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit625:62 %tmp_206 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_224, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_225, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_226, i2 %trunc_ln54_2

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="4058" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit625:63 %sext_ln54_102 = sext i12 %tmp_206

]]></Node>
<StgValue><ssdm name="sext_ln54_102"/></StgValue>
</operation>

<operation id="4059" st_id="45" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:14 %mul_ln54_55 = mul i24 %sext_ln54_110, i24 %sext_ln36_55

]]></Node>
<StgValue><ssdm name="mul_ln54_55"/></StgValue>
</operation>

<operation id="4060" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_191 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_473

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_191"/></StgValue>
</operation>

<operation id="4061" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:40 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_192 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_482

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_192"/></StgValue>
</operation>

<operation id="4062" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:41 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_193 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_491

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_193"/></StgValue>
</operation>

<operation id="4063" st_id="45" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:42 %mul_ln54_116 = mul i24 %sext_ln54_200, i24 %sext_ln36_35

]]></Node>
<StgValue><ssdm name="mul_ln54_116"/></StgValue>
</operation>

<operation id="4064" st_id="45" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit890:31 %add_ln54_114 = add i25 %shl_ln54_108, i25 %sext_ln54_208

]]></Node>
<StgValue><ssdm name="add_ln54_114"/></StgValue>
</operation>

<operation id="4065" st_id="45" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:32 %mul_ln54_124 = mul i24 %sext_ln54_88, i24 %sext_ln36_43

]]></Node>
<StgValue><ssdm name="mul_ln54_124"/></StgValue>
</operation>

<operation id="4066" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3287" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit890:33 %tmp_382 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_114, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="4067" st_id="45" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3344" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:17 %mul_ln54_130 = mul i24 %sext_ln54_100, i24 %sext_ln36_49

]]></Node>
<StgValue><ssdm name="mul_ln54_130"/></StgValue>
</operation>

<operation id="4068" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3346" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit899:19 %shl_ln54_114 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_388, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_114"/></StgValue>
</operation>

<operation id="4069" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3347" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:20 %sext_ln54_216 = sext i24 %mul_ln54_130

]]></Node>
<StgValue><ssdm name="sext_ln54_216"/></StgValue>
</operation>

<operation id="4070" st_id="45" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3348" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit899:21 %add_ln54_120 = add i25 %shl_ln54_114, i25 %sext_ln54_216

]]></Node>
<StgValue><ssdm name="add_ln54_120"/></StgValue>
</operation>

<operation id="4071" st_id="45" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3349" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:22 %mul_ln54_131 = mul i24 %sext_ln54_102, i24 %sext_ln36_50

]]></Node>
<StgValue><ssdm name="mul_ln54_131"/></StgValue>
</operation>

<operation id="4072" st_id="45" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3401" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:1 %mul_ln54_136 = mul i24 %sext_ln54_112, i24 %sext_ln36_55

]]></Node>
<StgValue><ssdm name="mul_ln54_136"/></StgValue>
</operation>

<operation id="4073" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3403" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit908:3 %shl_ln54_119 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_393, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_119"/></StgValue>
</operation>

<operation id="4074" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3404" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:4 %sext_ln54_222 = sext i24 %shl_ln54_119

]]></Node>
<StgValue><ssdm name="sext_ln54_222"/></StgValue>
</operation>

<operation id="4075" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3405" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:5 %sext_ln54_223 = sext i24 %mul_ln54_136

]]></Node>
<StgValue><ssdm name="sext_ln54_223"/></StgValue>
</operation>

<operation id="4076" st_id="45" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3406" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit908:6 %add_ln54_125 = add i25 %sext_ln54_222, i25 %sext_ln54_223

]]></Node>
<StgValue><ssdm name="add_ln54_125"/></StgValue>
</operation>

<operation id="4077" st_id="45" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:7 %mul_ln54_137 = mul i24 %sext_ln54_114, i24 %sext_ln36_56

]]></Node>
<StgValue><ssdm name="mul_ln54_137"/></StgValue>
</operation>

<operation id="4078" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3660" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end.i.i.1.8:50 %add_ln54_318 = add i11 %mul_ln54_246, i11 %zext_ln54_111

]]></Node>
<StgValue><ssdm name="add_ln54_318"/></StgValue>
</operation>

<operation id="4079" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3661" bw="64" op_0_bw="11">
<![CDATA[
if.end.i.i.1.8:51 %zext_ln54_115 = zext i11 %add_ln54_318

]]></Node>
<StgValue><ssdm name="zext_ln54_115"/></StgValue>
</operation>

<operation id="4080" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3662" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:52 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_40 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_115

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_40"/></StgValue>
</operation>

<operation id="4081" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3681" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:71 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_49 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_115

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_49"/></StgValue>
</operation>

<operation id="4082" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3690" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:80 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_58 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_115

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_58"/></StgValue>
</operation>

<operation id="4083" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3886" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.0964:0 %store_ln57 = store i16 %add_ln57_20, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4084" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3887" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.0964:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit963

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4085" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3889" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.1965:0 %store_ln57 = store i16 %add_ln57_20, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4086" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3890" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.1965:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit963

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4087" st_id="45" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3924" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:32 %mul_ln54_196 = mul i24 %sext_ln54_200, i24 %sext_ln36_34

]]></Node>
<StgValue><ssdm name="mul_ln54_196"/></StgValue>
</operation>

<operation id="4088" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3929" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit963:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_28 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_40

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_28"/></StgValue>
</operation>

<operation id="4089" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3930" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit963:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_29 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_49

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_29"/></StgValue>
</operation>

<operation id="4090" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3931" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit963:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_30 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_58

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_30"/></StgValue>
</operation>

<operation id="4091" st_id="45" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3991" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit972:26 %add_ln54_185 = add i25 %shl_ln54_179, i25 %sext_ln54_297

]]></Node>
<StgValue><ssdm name="add_ln54_185"/></StgValue>
</operation>

<operation id="4092" st_id="45" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3992" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:27 %mul_ln54_204 = mul i24 %sext_ln54_88, i24 %sext_ln36_42

]]></Node>
<StgValue><ssdm name="mul_ln54_204"/></StgValue>
</operation>

<operation id="4093" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3993" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit972:28 %tmp_463 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_185, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="4094" st_id="45" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4050" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:12 %mul_ln54_210 = mul i24 %sext_ln54_100, i24 %sext_ln36_48

]]></Node>
<StgValue><ssdm name="mul_ln54_210"/></StgValue>
</operation>

<operation id="4095" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4052" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit981:14 %shl_ln54_185 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_469, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_185"/></StgValue>
</operation>

<operation id="4096" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4053" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:15 %sext_ln54_305 = sext i24 %mul_ln54_210

]]></Node>
<StgValue><ssdm name="sext_ln54_305"/></StgValue>
</operation>

<operation id="4097" st_id="45" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4054" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit981:16 %add_ln54_191 = add i25 %shl_ln54_185, i25 %sext_ln54_305

]]></Node>
<StgValue><ssdm name="add_ln54_191"/></StgValue>
</operation>

<operation id="4098" st_id="45" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4055" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:17 %mul_ln54_211 = mul i24 %sext_ln54_102, i24 %sext_ln36_49

]]></Node>
<StgValue><ssdm name="mul_ln54_211"/></StgValue>
</operation>

<operation id="4099" st_id="45" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4112" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:1 %mul_ln54_217 = mul i24 %sext_ln54_114, i24 %sext_ln36_55

]]></Node>
<StgValue><ssdm name="mul_ln54_217"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="4100" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:685 %sext_ln36_51 = sext i12 %select_ln36_53

]]></Node>
<StgValue><ssdm name="sext_ln36_51"/></StgValue>
</operation>

<operation id="4101" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:697 %sext_ln36_57 = sext i12 %select_ln36_59

]]></Node>
<StgValue><ssdm name="sext_ln36_57"/></StgValue>
</operation>

<operation id="4102" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:821 %add_ln54_231 = add i11 %mul_ln54_249, i11 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54_231"/></StgValue>
</operation>

<operation id="4103" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:822 %zext_ln54_9 = zext i11 %add_ln54_231

]]></Node>
<StgValue><ssdm name="zext_ln54_9"/></StgValue>
</operation>

<operation id="4104" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:823 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_347 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_9

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_347"/></StgValue>
</operation>

<operation id="4105" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:836 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_356 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_9

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_356"/></StgValue>
</operation>

<operation id="4106" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:845 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_365 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_9

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_365"/></StgValue>
</operation>

<operation id="4107" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:892 %add_ln54_241 = add i11 %mul_ln54_250, i11 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="add_ln54_241"/></StgValue>
</operation>

<operation id="4108" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:893 %zext_ln54_20 = zext i11 %add_ln54_241

]]></Node>
<StgValue><ssdm name="zext_ln54_20"/></StgValue>
</operation>

<operation id="4109" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:894 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_382 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_20

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_382"/></StgValue>
</operation>

<operation id="4110" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:905 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_391 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_20

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_391"/></StgValue>
</operation>

<operation id="4111" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:914 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_400 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_20

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_400"/></StgValue>
</operation>

<operation id="4112" st_id="46" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit625:56 %add_ln54_49 = add i25 %shl_ln54_43, i25 %sext_ln54_101

]]></Node>
<StgValue><ssdm name="add_ln54_49"/></StgValue>
</operation>

<operation id="4113" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit625:57 %tmp_308 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_49, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="4114" st_id="46" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:64 %mul_ln54_51 = mul i24 %sext_ln54_102, i24 %sext_ln36_51

]]></Node>
<StgValue><ssdm name="mul_ln54_51"/></StgValue>
</operation>

<operation id="4115" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:0 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_179 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_347

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_179"/></StgValue>
</operation>

<operation id="4116" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:1 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_180 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_356

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_180"/></StgValue>
</operation>

<operation id="4117" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:2 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_181 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_365

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_181"/></StgValue>
</operation>

<operation id="4118" st_id="46" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:14 %mul_ln54_55 = mul i24 %sext_ln54_110, i24 %sext_ln36_55

]]></Node>
<StgValue><ssdm name="mul_ln54_55"/></StgValue>
</operation>

<operation id="4119" st_id="46" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:24 %mul_ln54_56 = mul i24 %sext_ln54_112, i24 %sext_ln36_56

]]></Node>
<StgValue><ssdm name="mul_ln54_56"/></StgValue>
</operation>

<operation id="4120" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_191 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_473

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_191"/></StgValue>
</operation>

<operation id="4121" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:40 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_192 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_482

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_192"/></StgValue>
</operation>

<operation id="4122" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:41 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_193 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_491

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_193"/></StgValue>
</operation>

<operation id="4123" st_id="46" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit682:42 %tmp_213 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_191, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_192, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_193, i2 %trunc_ln54_8

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="4124" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit682:43 %sext_ln54_116 = sext i12 %tmp_213

]]></Node>
<StgValue><ssdm name="sext_ln54_116"/></StgValue>
</operation>

<operation id="4125" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:9 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_155 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_382

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_155"/></StgValue>
</operation>

<operation id="4126" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:10 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_156 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_391

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_156"/></StgValue>
</operation>

<operation id="4127" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_157 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_400

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_157"/></StgValue>
</operation>

<operation id="4128" st_id="46" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:42 %mul_ln54_116 = mul i24 %sext_ln54_200, i24 %sext_ln36_35

]]></Node>
<StgValue><ssdm name="mul_ln54_116"/></StgValue>
</operation>

<operation id="4129" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3225" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit881:44 %shl_ln54_102 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_374, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_102"/></StgValue>
</operation>

<operation id="4130" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3226" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit881:45 %sext_ln54_201 = sext i24 %mul_ln54_116

]]></Node>
<StgValue><ssdm name="sext_ln54_201"/></StgValue>
</operation>

<operation id="4131" st_id="46" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit881:46 %add_ln54_108 = add i25 %shl_ln54_102, i25 %sext_ln54_201

]]></Node>
<StgValue><ssdm name="add_ln54_108"/></StgValue>
</operation>

<operation id="4132" st_id="46" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:32 %mul_ln54_124 = mul i24 %sext_ln54_88, i24 %sext_ln36_43

]]></Node>
<StgValue><ssdm name="mul_ln54_124"/></StgValue>
</operation>

<operation id="4133" st_id="46" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3348" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit899:21 %add_ln54_120 = add i25 %shl_ln54_114, i25 %sext_ln54_216

]]></Node>
<StgValue><ssdm name="add_ln54_120"/></StgValue>
</operation>

<operation id="4134" st_id="46" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3349" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:22 %mul_ln54_131 = mul i24 %sext_ln54_102, i24 %sext_ln36_50

]]></Node>
<StgValue><ssdm name="mul_ln54_131"/></StgValue>
</operation>

<operation id="4135" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit899:23 %tmp_389 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_120, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="4136" st_id="46" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3406" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit908:6 %add_ln54_125 = add i25 %sext_ln54_222, i25 %sext_ln54_223

]]></Node>
<StgValue><ssdm name="add_ln54_125"/></StgValue>
</operation>

<operation id="4137" st_id="46" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:7 %mul_ln54_137 = mul i24 %sext_ln54_114, i24 %sext_ln36_56

]]></Node>
<StgValue><ssdm name="mul_ln54_137"/></StgValue>
</operation>

<operation id="4138" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3408" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit908:8 %tmp_395 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_125, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="4139" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3409" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit908:9 %shl_ln54_120 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_395, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_120"/></StgValue>
</operation>

<operation id="4140" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3410" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:10 %sext_ln54_224 = sext i24 %mul_ln54_137

]]></Node>
<StgValue><ssdm name="sext_ln54_224"/></StgValue>
</operation>

<operation id="4141" st_id="46" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3411" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit908:11 %add_ln54_126 = add i25 %shl_ln54_120, i25 %sext_ln54_224

]]></Node>
<StgValue><ssdm name="add_ln54_126"/></StgValue>
</operation>

<operation id="4142" st_id="46" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3412" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:12 %mul_ln54_138 = mul i24 %sext_ln54_116, i24 %sext_ln36_57

]]></Node>
<StgValue><ssdm name="mul_ln54_138"/></StgValue>
</operation>

<operation id="4143" st_id="46" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3924" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:32 %mul_ln54_196 = mul i24 %sext_ln54_200, i24 %sext_ln36_34

]]></Node>
<StgValue><ssdm name="mul_ln54_196"/></StgValue>
</operation>

<operation id="4144" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3926" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit963:34 %shl_ln54_173 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_455, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_173"/></StgValue>
</operation>

<operation id="4145" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3927" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:35 %sext_ln54_289 = sext i24 %mul_ln54_196

]]></Node>
<StgValue><ssdm name="sext_ln54_289"/></StgValue>
</operation>

<operation id="4146" st_id="46" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3928" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit963:36 %add_ln54_179 = add i25 %shl_ln54_173, i25 %sext_ln54_289

]]></Node>
<StgValue><ssdm name="add_ln54_179"/></StgValue>
</operation>

<operation id="4147" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3929" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit963:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_28 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_40

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_28"/></StgValue>
</operation>

<operation id="4148" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3930" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit963:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_29 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_49

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_29"/></StgValue>
</operation>

<operation id="4149" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3931" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit963:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_30 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_58

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_30"/></StgValue>
</operation>

<operation id="4150" st_id="46" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3932" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.2.exit963:40 %tmp_250 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_28, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_29, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_30, i2 %trunc_ln54_3

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="4151" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3933" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.2.exit963:41 %sext_ln54_290 = sext i12 %tmp_250

]]></Node>
<StgValue><ssdm name="sext_ln54_290"/></StgValue>
</operation>

<operation id="4152" st_id="46" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3934" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:42 %mul_ln54_197 = mul i24 %sext_ln54_290, i24 %sext_ln36_35

]]></Node>
<StgValue><ssdm name="mul_ln54_197"/></StgValue>
</operation>

<operation id="4153" st_id="46" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3992" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:27 %mul_ln54_204 = mul i24 %sext_ln54_88, i24 %sext_ln36_42

]]></Node>
<StgValue><ssdm name="mul_ln54_204"/></StgValue>
</operation>

<operation id="4154" st_id="46" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4054" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit981:16 %add_ln54_191 = add i25 %shl_ln54_185, i25 %sext_ln54_305

]]></Node>
<StgValue><ssdm name="add_ln54_191"/></StgValue>
</operation>

<operation id="4155" st_id="46" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4055" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:17 %mul_ln54_211 = mul i24 %sext_ln54_102, i24 %sext_ln36_49

]]></Node>
<StgValue><ssdm name="mul_ln54_211"/></StgValue>
</operation>

<operation id="4156" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4056" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit981:18 %tmp_470 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_191, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="4157" st_id="46" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4112" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:1 %mul_ln54_217 = mul i24 %sext_ln54_114, i24 %sext_ln36_55

]]></Node>
<StgValue><ssdm name="mul_ln54_217"/></StgValue>
</operation>

<operation id="4158" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4114" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit990:3 %shl_ln54_191 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_476, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_191"/></StgValue>
</operation>

<operation id="4159" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4115" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:4 %sext_ln54_312 = sext i24 %shl_ln54_191

]]></Node>
<StgValue><ssdm name="sext_ln54_312"/></StgValue>
</operation>

<operation id="4160" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4116" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:5 %sext_ln54_313 = sext i24 %mul_ln54_217

]]></Node>
<StgValue><ssdm name="sext_ln54_313"/></StgValue>
</operation>

<operation id="4161" st_id="46" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4117" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit990:6 %add_ln54_197 = add i25 %sext_ln54_312, i25 %sext_ln54_313

]]></Node>
<StgValue><ssdm name="add_ln54_197"/></StgValue>
</operation>

<operation id="4162" st_id="46" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4118" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:7 %mul_ln54_218 = mul i24 %sext_ln54_116, i24 %sext_ln36_56

]]></Node>
<StgValue><ssdm name="mul_ln54_218"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="4163" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:671 %sext_ln36_44 = sext i12 %select_ln36_46

]]></Node>
<StgValue><ssdm name="sext_ln36_44"/></StgValue>
</operation>

<operation id="4164" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1142 %add_ln54_276 = add i11 %mul_ln54_249, i11 %zext_ln54_56

]]></Node>
<StgValue><ssdm name="add_ln54_276"/></StgValue>
</operation>

<operation id="4165" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1143 %zext_ln54_63 = zext i11 %add_ln54_276

]]></Node>
<StgValue><ssdm name="zext_ln54_63"/></StgValue>
</operation>

<operation id="4166" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1144 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_503 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_63

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_503"/></StgValue>
</operation>

<operation id="4167" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1157 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_512 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_63

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_512"/></StgValue>
</operation>

<operation id="4168" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1166 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_521 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_63

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_521"/></StgValue>
</operation>

<operation id="4169" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1261 %add_ln54_293 = add i11 %mul_ln54_248, i11 %zext_ln54_78

]]></Node>
<StgValue><ssdm name="add_ln54_293"/></StgValue>
</operation>

<operation id="4170" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1262 %zext_ln54_84 = zext i11 %add_ln54_293

]]></Node>
<StgValue><ssdm name="zext_ln54_84"/></StgValue>
</operation>

<operation id="4171" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1263 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_562 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_84

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_562"/></StgValue>
</operation>

<operation id="4172" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1278 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_571 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_84

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_571"/></StgValue>
</operation>

<operation id="4173" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1287 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_580 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_84

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_580"/></StgValue>
</operation>

<operation id="4174" st_id="47" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:82 %mul_ln54_44 = mul i24 %sext_ln54_88, i24 %sext_ln36_44

]]></Node>
<StgValue><ssdm name="mul_ln54_44"/></StgValue>
</operation>

<operation id="4175" st_id="47" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:64 %mul_ln54_51 = mul i24 %sext_ln54_102, i24 %sext_ln36_51

]]></Node>
<StgValue><ssdm name="mul_ln54_51"/></StgValue>
</operation>

<operation id="4176" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:69 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_227 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_562

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_227"/></StgValue>
</operation>

<operation id="4177" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:70 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_228 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_571

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_228"/></StgValue>
</operation>

<operation id="4178" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:71 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_229 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_580

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_229"/></StgValue>
</operation>

<operation id="4179" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:0 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_179 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_347

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_179"/></StgValue>
</operation>

<operation id="4180" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:1 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_180 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_356

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_180"/></StgValue>
</operation>

<operation id="4181" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:2 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_181 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_365

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_181"/></StgValue>
</operation>

<operation id="4182" st_id="47" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit682:3 %tmp_209 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_179, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_180, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_181, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="4183" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit682:4 %sext_ln54_108 = sext i12 %tmp_209

]]></Node>
<StgValue><ssdm name="sext_ln54_108"/></StgValue>
</operation>

<operation id="4184" st_id="47" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:5 %mul_ln54_54 = mul i24 %sext_ln54_108, i24 %sext_ln36_54

]]></Node>
<StgValue><ssdm name="mul_ln54_54"/></StgValue>
</operation>

<operation id="4185" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit682:6 %tmp_312 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54_54, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="4186" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit682:7 %shl_ln54_47 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_312, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_47"/></StgValue>
</operation>

<operation id="4187" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:8 %sext_ln54_109 = sext i24 %shl_ln54_47

]]></Node>
<StgValue><ssdm name="sext_ln54_109"/></StgValue>
</operation>

<operation id="4188" st_id="47" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:14 %mul_ln54_55 = mul i24 %sext_ln54_110, i24 %sext_ln36_55

]]></Node>
<StgValue><ssdm name="mul_ln54_55"/></StgValue>
</operation>

<operation id="4189" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:15 %sext_ln54_111 = sext i24 %mul_ln54_55

]]></Node>
<StgValue><ssdm name="sext_ln54_111"/></StgValue>
</operation>

<operation id="4190" st_id="47" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit682:16 %add_ln54_53 = add i25 %sext_ln54_109, i25 %sext_ln54_111

]]></Node>
<StgValue><ssdm name="add_ln54_53"/></StgValue>
</operation>

<operation id="4191" st_id="47" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:24 %mul_ln54_56 = mul i24 %sext_ln54_112, i24 %sext_ln36_56

]]></Node>
<StgValue><ssdm name="mul_ln54_56"/></StgValue>
</operation>

<operation id="4192" st_id="47" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:34 %mul_ln54_57 = mul i24 %sext_ln54_114, i24 %sext_ln36_57

]]></Node>
<StgValue><ssdm name="mul_ln54_57"/></StgValue>
</operation>

<operation id="4193" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:49 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_194 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_503

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_194"/></StgValue>
</operation>

<operation id="4194" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:50 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_195 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_512

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_195"/></StgValue>
</operation>

<operation id="4195" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:51 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_196 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_521

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_196"/></StgValue>
</operation>

<operation id="4196" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:9 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_155 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_382

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_155"/></StgValue>
</operation>

<operation id="4197" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:10 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_156 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_391

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_156"/></StgValue>
</operation>

<operation id="4198" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_157 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_400

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_157"/></StgValue>
</operation>

<operation id="4199" st_id="47" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit739:12 %tmp_219 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_155, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_156, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_157, i2 %trunc_ln54_1

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="4200" st_id="47" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit881:46 %add_ln54_108 = add i25 %shl_ln54_102, i25 %sext_ln54_201

]]></Node>
<StgValue><ssdm name="add_ln54_108"/></StgValue>
</operation>

<operation id="4201" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3228" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit881:47 %tmp_370 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_108, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="4202" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3229" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.1.exit881:48 %sext_ln57_24 = sext i16 %add_ln57_11

]]></Node>
<StgValue><ssdm name="sext_ln57_24"/></StgValue>
</operation>

<operation id="4203" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3230" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.1.exit881:49 %sext_ln57_25 = sext i16 %tmp_370

]]></Node>
<StgValue><ssdm name="sext_ln57_25"/></StgValue>
</operation>

<operation id="4204" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3231" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.1.exit881:50 %sub_ln57_12 = sub i17 0, i17 %sext_ln57_24

]]></Node>
<StgValue><ssdm name="sub_ln57_12"/></StgValue>
</operation>

<operation id="4205" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3232" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.1.exit881:51 %icmp_ln57_12 = icmp_eq  i17 %sext_ln57_25, i17 %sub_ln57_12

]]></Node>
<StgValue><ssdm name="icmp_ln57_12"/></StgValue>
</operation>

<operation id="4206" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.exit881:52 %br_ln57 = br i1 %icmp_ln57_12, void %if.end.i.i.1.3, void %if.then.i.i.1.3

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4207" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.1.3:0 %br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i102.1.case.01080, void %V32.i.i25.i.i102.1.case.11081

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4208" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="0"/>
<literal name="icmp_ln57_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3237" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.01080:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4209" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="0"/>
<literal name="icmp_ln57_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3238" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.01080:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit1079

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4210" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="1"/>
<literal name="icmp_ln57_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3240" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.11081:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4211" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="1"/>
<literal name="icmp_ln57_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3241" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.11081:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit1079

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4212" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3243" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.exit1079:0 %br_ln57 = br void %if.end.i.i.1.3

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4213" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.1.3:0 %add_ln57_12 = add i16 %tmp_370, i16 %add_ln57_11

]]></Node>
<StgValue><ssdm name="add_ln57_12"/></StgValue>
</operation>

<operation id="4214" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.1.3:1 %br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i102.1.case.0891, void %V32.i.i25.i.i102.1.case.1892

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4215" st_id="47" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:32 %mul_ln54_124 = mul i24 %sext_ln54_88, i24 %sext_ln36_43

]]></Node>
<StgValue><ssdm name="mul_ln54_124"/></StgValue>
</operation>

<operation id="4216" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3288" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit890:34 %shl_ln54_109 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_382, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_109"/></StgValue>
</operation>

<operation id="4217" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3289" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:35 %sext_ln54_209 = sext i24 %mul_ln54_124

]]></Node>
<StgValue><ssdm name="sext_ln54_209"/></StgValue>
</operation>

<operation id="4218" st_id="47" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit890:36 %add_ln54_115 = add i25 %shl_ln54_109, i25 %sext_ln54_209

]]></Node>
<StgValue><ssdm name="add_ln54_115"/></StgValue>
</operation>

<operation id="4219" st_id="47" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3349" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:22 %mul_ln54_131 = mul i24 %sext_ln54_102, i24 %sext_ln36_50

]]></Node>
<StgValue><ssdm name="mul_ln54_131"/></StgValue>
</operation>

<operation id="4220" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3351" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit899:24 %shl_ln54_115 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_389, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_115"/></StgValue>
</operation>

<operation id="4221" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3352" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:25 %sext_ln54_217 = sext i24 %mul_ln54_131

]]></Node>
<StgValue><ssdm name="sext_ln54_217"/></StgValue>
</operation>

<operation id="4222" st_id="47" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3353" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit899:26 %add_ln54_121 = add i25 %shl_ln54_115, i25 %sext_ln54_217

]]></Node>
<StgValue><ssdm name="add_ln54_121"/></StgValue>
</operation>

<operation id="4223" st_id="47" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3411" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit908:11 %add_ln54_126 = add i25 %shl_ln54_120, i25 %sext_ln54_224

]]></Node>
<StgValue><ssdm name="add_ln54_126"/></StgValue>
</operation>

<operation id="4224" st_id="47" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3412" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:12 %mul_ln54_138 = mul i24 %sext_ln54_116, i24 %sext_ln36_57

]]></Node>
<StgValue><ssdm name="mul_ln54_138"/></StgValue>
</operation>

<operation id="4225" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3413" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit908:13 %tmp_396 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_126, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="4226" st_id="47" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3928" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit963:36 %add_ln54_179 = add i25 %shl_ln54_173, i25 %sext_ln54_289

]]></Node>
<StgValue><ssdm name="add_ln54_179"/></StgValue>
</operation>

<operation id="4227" st_id="47" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3934" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:42 %mul_ln54_197 = mul i24 %sext_ln54_290, i24 %sext_ln36_35

]]></Node>
<StgValue><ssdm name="mul_ln54_197"/></StgValue>
</operation>

<operation id="4228" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3935" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit963:43 %tmp_456 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_179, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="4229" st_id="47" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3992" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:27 %mul_ln54_204 = mul i24 %sext_ln54_88, i24 %sext_ln36_42

]]></Node>
<StgValue><ssdm name="mul_ln54_204"/></StgValue>
</operation>

<operation id="4230" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3994" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit972:29 %shl_ln54_180 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_463, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_180"/></StgValue>
</operation>

<operation id="4231" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3995" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:30 %sext_ln54_298 = sext i24 %mul_ln54_204

]]></Node>
<StgValue><ssdm name="sext_ln54_298"/></StgValue>
</operation>

<operation id="4232" st_id="47" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3996" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit972:31 %add_ln54_186 = add i25 %shl_ln54_180, i25 %sext_ln54_298

]]></Node>
<StgValue><ssdm name="add_ln54_186"/></StgValue>
</operation>

<operation id="4233" st_id="47" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4055" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:17 %mul_ln54_211 = mul i24 %sext_ln54_102, i24 %sext_ln36_49

]]></Node>
<StgValue><ssdm name="mul_ln54_211"/></StgValue>
</operation>

<operation id="4234" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4057" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit981:19 %shl_ln54_186 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_470, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_186"/></StgValue>
</operation>

<operation id="4235" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4058" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:20 %sext_ln54_306 = sext i24 %mul_ln54_211

]]></Node>
<StgValue><ssdm name="sext_ln54_306"/></StgValue>
</operation>

<operation id="4236" st_id="47" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4059" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit981:21 %add_ln54_192 = add i25 %shl_ln54_186, i25 %sext_ln54_306

]]></Node>
<StgValue><ssdm name="add_ln54_192"/></StgValue>
</operation>

<operation id="4237" st_id="47" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4117" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit990:6 %add_ln54_197 = add i25 %sext_ln54_312, i25 %sext_ln54_313

]]></Node>
<StgValue><ssdm name="add_ln54_197"/></StgValue>
</operation>

<operation id="4238" st_id="47" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4118" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:7 %mul_ln54_218 = mul i24 %sext_ln54_116, i24 %sext_ln36_56

]]></Node>
<StgValue><ssdm name="mul_ln54_218"/></StgValue>
</operation>

<operation id="4239" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4119" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit990:8 %tmp_477 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_197, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="4240" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:699 %sext_ln36_58 = sext i12 %select_ln36_60

]]></Node>
<StgValue><ssdm name="sext_ln36_58"/></StgValue>
</operation>

<operation id="4241" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:709 %sext_ln36_63 = sext i12 %select_ln36_65

]]></Node>
<StgValue><ssdm name="sext_ln36_63"/></StgValue>
</operation>

<operation id="4242" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:961 %add_ln54_250 = add i11 %mul_ln54_250, i11 %zext_ln54_23

]]></Node>
<StgValue><ssdm name="add_ln54_250"/></StgValue>
</operation>

<operation id="4243" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:962 %zext_ln54_31 = zext i11 %add_ln54_250

]]></Node>
<StgValue><ssdm name="zext_ln54_31"/></StgValue>
</operation>

<operation id="4244" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:963 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_414 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_31

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_414"/></StgValue>
</operation>

<operation id="4245" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:974 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_423 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_31

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_423"/></StgValue>
</operation>

<operation id="4246" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:983 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_432 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_31

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_432"/></StgValue>
</operation>

<operation id="4247" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1023 %add_ln54_259 = add i11 %mul_ln54_250, i11 %zext_ln54_34

]]></Node>
<StgValue><ssdm name="add_ln54_259"/></StgValue>
</operation>

<operation id="4248" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1024 %zext_ln54_42 = zext i11 %add_ln54_259

]]></Node>
<StgValue><ssdm name="zext_ln54_42"/></StgValue>
</operation>

<operation id="4249" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1025 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_444 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_42

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_444"/></StgValue>
</operation>

<operation id="4250" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1036 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_453 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_42

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_453"/></StgValue>
</operation>

<operation id="4251" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1045 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_462 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_42

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_462"/></StgValue>
</operation>

<operation id="4252" st_id="48" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:82 %mul_ln54_44 = mul i24 %sext_ln54_88, i24 %sext_ln36_44

]]></Node>
<StgValue><ssdm name="mul_ln54_44"/></StgValue>
</operation>

<operation id="4253" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit625:58 %shl_ln54_44 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_308, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_44"/></StgValue>
</operation>

<operation id="4254" st_id="48" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:64 %mul_ln54_51 = mul i24 %sext_ln54_102, i24 %sext_ln36_51

]]></Node>
<StgValue><ssdm name="mul_ln54_51"/></StgValue>
</operation>

<operation id="4255" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:65 %sext_ln54_103 = sext i24 %mul_ln54_51

]]></Node>
<StgValue><ssdm name="sext_ln54_103"/></StgValue>
</operation>

<operation id="4256" st_id="48" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit625:66 %add_ln54_50 = add i25 %shl_ln54_44, i25 %sext_ln54_103

]]></Node>
<StgValue><ssdm name="add_ln54_50"/></StgValue>
</operation>

<operation id="4257" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:69 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_227 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_562

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_227"/></StgValue>
</operation>

<operation id="4258" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:70 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_228 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_571

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_228"/></StgValue>
</operation>

<operation id="4259" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:71 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_229 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_580

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_229"/></StgValue>
</operation>

<operation id="4260" st_id="48" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit625:72 %tmp_207 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_227, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_228, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_229, i2 %trunc_ln54_5

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="4261" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit625:73 %sext_ln54_104 = sext i12 %tmp_207

]]></Node>
<StgValue><ssdm name="sext_ln54_104"/></StgValue>
</operation>

<operation id="4262" st_id="48" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit682:16 %add_ln54_53 = add i25 %sext_ln54_109, i25 %sext_ln54_111

]]></Node>
<StgValue><ssdm name="add_ln54_53"/></StgValue>
</operation>

<operation id="4263" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit682:17 %tmp_313 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_53, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="4264" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit682:18 %shl_ln54_48 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_313, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_48"/></StgValue>
</operation>

<operation id="4265" st_id="48" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:24 %mul_ln54_56 = mul i24 %sext_ln54_112, i24 %sext_ln36_56

]]></Node>
<StgValue><ssdm name="mul_ln54_56"/></StgValue>
</operation>

<operation id="4266" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:25 %sext_ln54_113 = sext i24 %mul_ln54_56

]]></Node>
<StgValue><ssdm name="sext_ln54_113"/></StgValue>
</operation>

<operation id="4267" st_id="48" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit682:26 %add_ln54_54 = add i25 %shl_ln54_48, i25 %sext_ln54_113

]]></Node>
<StgValue><ssdm name="add_ln54_54"/></StgValue>
</operation>

<operation id="4268" st_id="48" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:34 %mul_ln54_57 = mul i24 %sext_ln54_114, i24 %sext_ln36_57

]]></Node>
<StgValue><ssdm name="mul_ln54_57"/></StgValue>
</operation>

<operation id="4269" st_id="48" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:44 %mul_ln54_58 = mul i24 %sext_ln54_116, i24 %sext_ln36_58

]]></Node>
<StgValue><ssdm name="mul_ln54_58"/></StgValue>
</operation>

<operation id="4270" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:49 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_194 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_503

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_194"/></StgValue>
</operation>

<operation id="4271" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:50 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_195 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_512

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_195"/></StgValue>
</operation>

<operation id="4272" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:51 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_196 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_521

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_196"/></StgValue>
</operation>

<operation id="4273" st_id="48" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit682:52 %tmp_214 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_194, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_195, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_196, i2 %trunc_ln54_s

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="4274" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit682:53 %sext_ln54_118 = sext i12 %tmp_214

]]></Node>
<StgValue><ssdm name="sext_ln54_118"/></StgValue>
</operation>

<operation id="4275" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit739:13 %sext_ln54_128 = sext i12 %tmp_219

]]></Node>
<StgValue><ssdm name="sext_ln54_128"/></StgValue>
</operation>

<operation id="4276" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:19 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_158 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_414

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_158"/></StgValue>
</operation>

<operation id="4277" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:20 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_159 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_423

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_159"/></StgValue>
</operation>

<operation id="4278" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:21 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_160 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_432

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_160"/></StgValue>
</operation>

<operation id="4279" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:29 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_161 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_444

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_161"/></StgValue>
</operation>

<operation id="4280" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:30 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_162 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_453

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_162"/></StgValue>
</operation>

<operation id="4281" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:31 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_163 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_462

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_163"/></StgValue>
</operation>

<operation id="4282" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.0891:0 %store_ln57 = store i16 %add_ln57_12, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4283" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3249" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.0891:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit890

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4284" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.1892:0 %store_ln57 = store i16 %add_ln57_12, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4285" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3252" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.1892:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit890

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4286" st_id="48" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit890:36 %add_ln54_115 = add i25 %shl_ln54_109, i25 %sext_ln54_209

]]></Node>
<StgValue><ssdm name="add_ln54_115"/></StgValue>
</operation>

<operation id="4287" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3297" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit890:43 %tmp_383 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_115, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="4288" st_id="48" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3353" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit899:26 %add_ln54_121 = add i25 %shl_ln54_115, i25 %sext_ln54_217

]]></Node>
<StgValue><ssdm name="add_ln54_121"/></StgValue>
</operation>

<operation id="4289" st_id="48" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3354" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:27 %mul_ln54_132 = mul i24 %sext_ln54_104, i24 %sext_ln36_51

]]></Node>
<StgValue><ssdm name="mul_ln54_132"/></StgValue>
</operation>

<operation id="4290" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3355" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit899:28 %tmp_390 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_121, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="4291" st_id="48" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3412" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:12 %mul_ln54_138 = mul i24 %sext_ln54_116, i24 %sext_ln36_57

]]></Node>
<StgValue><ssdm name="mul_ln54_138"/></StgValue>
</operation>

<operation id="4292" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3414" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit908:14 %shl_ln54_121 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_396, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_121"/></StgValue>
</operation>

<operation id="4293" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3415" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:15 %sext_ln54_225 = sext i24 %mul_ln54_138

]]></Node>
<StgValue><ssdm name="sext_ln54_225"/></StgValue>
</operation>

<operation id="4294" st_id="48" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3416" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit908:16 %add_ln54_127 = add i25 %shl_ln54_121, i25 %sext_ln54_225

]]></Node>
<StgValue><ssdm name="add_ln54_127"/></StgValue>
</operation>

<operation id="4295" st_id="48" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3417" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:17 %mul_ln54_139 = mul i24 %sext_ln54_118, i24 %sext_ln36_58

]]></Node>
<StgValue><ssdm name="mul_ln54_139"/></StgValue>
</operation>

<operation id="4296" st_id="48" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3473" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:0 %mul_ln54_144 = mul i24 %sext_ln54_128, i24 %sext_ln36_63

]]></Node>
<StgValue><ssdm name="mul_ln54_144"/></StgValue>
</operation>

<operation id="4297" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3475" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit917:2 %tmp_403 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54_144, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="4298" st_id="48" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3934" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:42 %mul_ln54_197 = mul i24 %sext_ln54_290, i24 %sext_ln36_35

]]></Node>
<StgValue><ssdm name="mul_ln54_197"/></StgValue>
</operation>

<operation id="4299" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3936" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit963:44 %shl_ln54_174 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_456, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_174"/></StgValue>
</operation>

<operation id="4300" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3937" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit963:45 %sext_ln54_291 = sext i24 %mul_ln54_197

]]></Node>
<StgValue><ssdm name="sext_ln54_291"/></StgValue>
</operation>

<operation id="4301" st_id="48" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3938" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit963:46 %add_ln54_180 = add i25 %shl_ln54_174, i25 %sext_ln54_291

]]></Node>
<StgValue><ssdm name="add_ln54_180"/></StgValue>
</operation>

<operation id="4302" st_id="48" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3996" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit972:31 %add_ln54_186 = add i25 %shl_ln54_180, i25 %sext_ln54_298

]]></Node>
<StgValue><ssdm name="add_ln54_186"/></StgValue>
</operation>

<operation id="4303" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3998" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit972:33 %tmp_464 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_186, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="4304" st_id="48" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4059" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit981:21 %add_ln54_192 = add i25 %shl_ln54_186, i25 %sext_ln54_306

]]></Node>
<StgValue><ssdm name="add_ln54_192"/></StgValue>
</operation>

<operation id="4305" st_id="48" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4060" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:22 %mul_ln54_212 = mul i24 %sext_ln54_104, i24 %sext_ln36_50

]]></Node>
<StgValue><ssdm name="mul_ln54_212"/></StgValue>
</operation>

<operation id="4306" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4061" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit981:23 %tmp_471 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_192, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="4307" st_id="48" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4118" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:7 %mul_ln54_218 = mul i24 %sext_ln54_116, i24 %sext_ln36_56

]]></Node>
<StgValue><ssdm name="mul_ln54_218"/></StgValue>
</operation>

<operation id="4308" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4120" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit990:9 %shl_ln54_192 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_477, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_192"/></StgValue>
</operation>

<operation id="4309" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4121" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:10 %sext_ln54_314 = sext i24 %mul_ln54_218

]]></Node>
<StgValue><ssdm name="sext_ln54_314"/></StgValue>
</operation>

<operation id="4310" st_id="48" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4122" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit990:11 %add_ln54_198 = add i25 %shl_ln54_192, i25 %sext_ln54_314

]]></Node>
<StgValue><ssdm name="add_ln54_198"/></StgValue>
</operation>

<operation id="4311" st_id="48" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4123" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:12 %mul_ln54_219 = mul i24 %sext_ln54_118, i24 %sext_ln36_57

]]></Node>
<StgValue><ssdm name="mul_ln54_219"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="4312" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:687 %sext_ln36_52 = sext i12 %select_ln36_54

]]></Node>
<StgValue><ssdm name="sext_ln36_52"/></StgValue>
</operation>

<operation id="4313" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:701 %sext_ln36_59 = sext i12 %select_ln36_61

]]></Node>
<StgValue><ssdm name="sext_ln36_59"/></StgValue>
</operation>

<operation id="4314" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:711 %sext_ln36_64 = sext i12 %select_ln36_66

]]></Node>
<StgValue><ssdm name="sext_ln36_64"/></StgValue>
</operation>

<operation id="4315" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1322 %add_ln54_302 = add i11 %mul_ln54_248, i11 %zext_ln54_89

]]></Node>
<StgValue><ssdm name="add_ln54_302"/></StgValue>
</operation>

<operation id="4316" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1323 %zext_ln54_95 = zext i11 %add_ln54_302

]]></Node>
<StgValue><ssdm name="zext_ln54_95"/></StgValue>
</operation>

<operation id="4317" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1324 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_592 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_95

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_592"/></StgValue>
</operation>

<operation id="4318" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1339 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_601 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_95

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_601"/></StgValue>
</operation>

<operation id="4319" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1348 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_610 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_95

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_610"/></StgValue>
</operation>

<operation id="4320" st_id="49" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:82 %mul_ln54_44 = mul i24 %sext_ln54_88, i24 %sext_ln36_44

]]></Node>
<StgValue><ssdm name="mul_ln54_44"/></StgValue>
</operation>

<operation id="4321" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit568:84 %shl_ln54_38 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_301, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_38"/></StgValue>
</operation>

<operation id="4322" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit568:85 %sext_ln54_89 = sext i24 %mul_ln54_44

]]></Node>
<StgValue><ssdm name="sext_ln54_89"/></StgValue>
</operation>

<operation id="4323" st_id="49" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit568:86 %add_ln54_44 = add i25 %shl_ln54_38, i25 %sext_ln54_89

]]></Node>
<StgValue><ssdm name="add_ln54_44"/></StgValue>
</operation>

<operation id="4324" st_id="49" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit625:66 %add_ln54_50 = add i25 %shl_ln54_44, i25 %sext_ln54_103

]]></Node>
<StgValue><ssdm name="add_ln54_50"/></StgValue>
</operation>

<operation id="4325" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit625:67 %tmp_309 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_50, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="4326" st_id="49" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:74 %mul_ln54_52 = mul i24 %sext_ln54_104, i24 %sext_ln36_52

]]></Node>
<StgValue><ssdm name="mul_ln54_52"/></StgValue>
</operation>

<operation id="4327" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:77 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_230 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_592

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_230"/></StgValue>
</operation>

<operation id="4328" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:78 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_231 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_601

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_231"/></StgValue>
</operation>

<operation id="4329" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:79 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_232 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_610

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_232"/></StgValue>
</operation>

<operation id="4330" st_id="49" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit682:26 %add_ln54_54 = add i25 %shl_ln54_48, i25 %sext_ln54_113

]]></Node>
<StgValue><ssdm name="add_ln54_54"/></StgValue>
</operation>

<operation id="4331" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit682:27 %tmp_314 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_54, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="4332" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit682:28 %shl_ln54_49 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_314, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_49"/></StgValue>
</operation>

<operation id="4333" st_id="49" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:34 %mul_ln54_57 = mul i24 %sext_ln54_114, i24 %sext_ln36_57

]]></Node>
<StgValue><ssdm name="mul_ln54_57"/></StgValue>
</operation>

<operation id="4334" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:35 %sext_ln54_115 = sext i24 %mul_ln54_57

]]></Node>
<StgValue><ssdm name="sext_ln54_115"/></StgValue>
</operation>

<operation id="4335" st_id="49" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit682:36 %add_ln54_55 = add i25 %shl_ln54_49, i25 %sext_ln54_115

]]></Node>
<StgValue><ssdm name="add_ln54_55"/></StgValue>
</operation>

<operation id="4336" st_id="49" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:44 %mul_ln54_58 = mul i24 %sext_ln54_116, i24 %sext_ln36_58

]]></Node>
<StgValue><ssdm name="mul_ln54_58"/></StgValue>
</operation>

<operation id="4337" st_id="49" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:54 %mul_ln54_59 = mul i24 %sext_ln54_118, i24 %sext_ln36_59

]]></Node>
<StgValue><ssdm name="mul_ln54_59"/></StgValue>
</operation>

<operation id="4338" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:19 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_158 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_414

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_158"/></StgValue>
</operation>

<operation id="4339" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:20 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_159 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_423

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_159"/></StgValue>
</operation>

<operation id="4340" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:21 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_160 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_432

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_160"/></StgValue>
</operation>

<operation id="4341" st_id="49" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit739:22 %tmp_220 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_158, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_159, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_160, i2 %trunc_ln54_4

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="4342" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit739:23 %sext_ln54_130 = sext i12 %tmp_220

]]></Node>
<StgValue><ssdm name="sext_ln54_130"/></StgValue>
</operation>

<operation id="4343" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:29 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_161 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_444

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_161"/></StgValue>
</operation>

<operation id="4344" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:30 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_162 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_453

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_162"/></StgValue>
</operation>

<operation id="4345" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:31 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_163 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_462

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_163"/></StgValue>
</operation>

<operation id="4346" st_id="49" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit739:32 %tmp_221 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_161, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_162, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_163, i2 %trunc_ln54_6

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="4347" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit739:33 %sext_ln54_132 = sext i12 %tmp_221

]]></Node>
<StgValue><ssdm name="sext_ln54_132"/></StgValue>
</operation>

<operation id="4348" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end.i.i.8:53 %add_ln54_310 = add i11 %mul_ln54_247, i11 %zext_ln54_100

]]></Node>
<StgValue><ssdm name="add_ln54_310"/></StgValue>
</operation>

<operation id="4349" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="64" op_0_bw="11">
<![CDATA[
if.end.i.i.8:54 %zext_ln54_105 = zext i11 %add_ln54_310

]]></Node>
<StgValue><ssdm name="zext_ln54_105"/></StgValue>
</operation>

<operation id="4350" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:55 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_97 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_105

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_97"/></StgValue>
</operation>

<operation id="4351" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:72 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_106 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_105

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_106"/></StgValue>
</operation>

<operation id="4352" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:81 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_115 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_105

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_115"/></StgValue>
</operation>

<operation id="4353" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3291" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit890:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_81 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_97

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_81"/></StgValue>
</operation>

<operation id="4354" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3292" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit890:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_82 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_106

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_82"/></StgValue>
</operation>

<operation id="4355" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit890:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_83 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_115

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_83"/></StgValue>
</operation>

<operation id="4356" st_id="49" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3354" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:27 %mul_ln54_132 = mul i24 %sext_ln54_104, i24 %sext_ln36_51

]]></Node>
<StgValue><ssdm name="mul_ln54_132"/></StgValue>
</operation>

<operation id="4357" st_id="49" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3416" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit908:16 %add_ln54_127 = add i25 %shl_ln54_121, i25 %sext_ln54_225

]]></Node>
<StgValue><ssdm name="add_ln54_127"/></StgValue>
</operation>

<operation id="4358" st_id="49" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3417" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:17 %mul_ln54_139 = mul i24 %sext_ln54_118, i24 %sext_ln36_58

]]></Node>
<StgValue><ssdm name="mul_ln54_139"/></StgValue>
</operation>

<operation id="4359" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3418" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit908:18 %tmp_397 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_127, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="4360" st_id="49" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3474" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:1 %mul_ln54_145 = mul i24 %sext_ln54_130, i24 %sext_ln36_64

]]></Node>
<StgValue><ssdm name="mul_ln54_145"/></StgValue>
</operation>

<operation id="4361" st_id="49" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3938" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit963:46 %add_ln54_180 = add i25 %shl_ln54_174, i25 %sext_ln54_291

]]></Node>
<StgValue><ssdm name="add_ln54_180"/></StgValue>
</operation>

<operation id="4362" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3939" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit963:47 %tmp_442 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_180, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="4363" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3940" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.2.exit963:48 %sext_ln57_42 = sext i16 %add_ln57_20

]]></Node>
<StgValue><ssdm name="sext_ln57_42"/></StgValue>
</operation>

<operation id="4364" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3941" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.2.exit963:49 %sext_ln57_43 = sext i16 %tmp_442

]]></Node>
<StgValue><ssdm name="sext_ln57_43"/></StgValue>
</operation>

<operation id="4365" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3942" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.2.exit963:50 %sub_ln57_21 = sub i17 0, i17 %sext_ln57_42

]]></Node>
<StgValue><ssdm name="sub_ln57_21"/></StgValue>
</operation>

<operation id="4366" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3943" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.2.exit963:51 %icmp_ln57_21 = icmp_eq  i17 %sext_ln57_43, i17 %sub_ln57_21

]]></Node>
<StgValue><ssdm name="icmp_ln57_21"/></StgValue>
</operation>

<operation id="4367" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3944" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.exit963:52 %br_ln57 = br i1 %icmp_ln57_21, void %if.end.i.i.2.3, void %if.then.i.i.2.3

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4368" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3946" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.2.3:0 %br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i102.2.case.01107, void %V32.i.i25.i.i102.2.case.11108

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4369" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="0"/>
<literal name="icmp_ln57_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3948" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.01107:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4370" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="0"/>
<literal name="icmp_ln57_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3949" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.01107:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit1106

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4371" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="1"/>
<literal name="icmp_ln57_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3951" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.11108:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4372" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="1"/>
<literal name="icmp_ln57_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3952" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.11108:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit1106

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4373" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3954" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.exit1106:0 %br_ln57 = br void %if.end.i.i.2.3

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4374" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3956" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.2.3:0 %add_ln57_21 = add i16 %tmp_442, i16 %add_ln57_20

]]></Node>
<StgValue><ssdm name="add_ln57_21"/></StgValue>
</operation>

<operation id="4375" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3957" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.2.3:1 %br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i102.2.case.0973, void %V32.i.i25.i.i102.2.case.1974

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4376" st_id="49" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4060" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:22 %mul_ln54_212 = mul i24 %sext_ln54_104, i24 %sext_ln36_50

]]></Node>
<StgValue><ssdm name="mul_ln54_212"/></StgValue>
</operation>

<operation id="4377" st_id="49" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4122" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit990:11 %add_ln54_198 = add i25 %shl_ln54_192, i25 %sext_ln54_314

]]></Node>
<StgValue><ssdm name="add_ln54_198"/></StgValue>
</operation>

<operation id="4378" st_id="49" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4123" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:12 %mul_ln54_219 = mul i24 %sext_ln54_118, i24 %sext_ln36_57

]]></Node>
<StgValue><ssdm name="mul_ln54_219"/></StgValue>
</operation>

<operation id="4379" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4124" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit990:13 %tmp_478 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_198, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="4380" st_id="49" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4184" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:0 %mul_ln54_225 = mul i24 %sext_ln54_130, i24 %sext_ln36_63

]]></Node>
<StgValue><ssdm name="mul_ln54_225"/></StgValue>
</operation>

<operation id="4381" st_id="49" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4185" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:1 %mul_ln54_226 = mul i24 %sext_ln54_132, i24 %sext_ln36_64

]]></Node>
<StgValue><ssdm name="mul_ln54_226"/></StgValue>
</operation>

<operation id="4382" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4186" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit999:2 %tmp_485 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54_225, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="4383" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:713 %sext_ln36_65 = sext i12 %select_ln36_67

]]></Node>
<StgValue><ssdm name="sext_ln36_65"/></StgValue>
</operation>

<operation id="4384" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1084 %add_ln54_268 = add i11 %mul_ln54_250, i11 %zext_ln54_45

]]></Node>
<StgValue><ssdm name="add_ln54_268"/></StgValue>
</operation>

<operation id="4385" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1085 %zext_ln54_53 = zext i11 %add_ln54_268

]]></Node>
<StgValue><ssdm name="zext_ln54_53"/></StgValue>
</operation>

<operation id="4386" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1086 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_474 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_53

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_474"/></StgValue>
</operation>

<operation id="4387" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1097 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_483 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_53

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_483"/></StgValue>
</operation>

<operation id="4388" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1106 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_492 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_53

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_492"/></StgValue>
</operation>

<operation id="4389" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1203 %add_ln54_285 = add i11 %mul_ln54_249, i11 %zext_ln54_67

]]></Node>
<StgValue><ssdm name="add_ln54_285"/></StgValue>
</operation>

<operation id="4390" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1204 %zext_ln54_74 = zext i11 %add_ln54_285

]]></Node>
<StgValue><ssdm name="zext_ln54_74"/></StgValue>
</operation>

<operation id="4391" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1205 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_533 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_74

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_533"/></StgValue>
</operation>

<operation id="4392" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1218 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_542 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_74

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_542"/></StgValue>
</operation>

<operation id="4393" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1227 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_551 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_74

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_551"/></StgValue>
</operation>

<operation id="4394" st_id="50" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit568:86 %add_ln54_44 = add i25 %shl_ln54_38, i25 %sext_ln54_89

]]></Node>
<StgValue><ssdm name="add_ln54_44"/></StgValue>
</operation>

<operation id="4395" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit568:87 %tmp_302 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_44, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="4396" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.exit568:88 %sext_ln57_8 = sext i16 %add_ln57_3

]]></Node>
<StgValue><ssdm name="sext_ln57_8"/></StgValue>
</operation>

<operation id="4397" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.exit568:89 %sext_ln57_9 = sext i16 %tmp_302

]]></Node>
<StgValue><ssdm name="sext_ln57_9"/></StgValue>
</operation>

<operation id="4398" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.exit568:90 %sub_ln57_4 = sub i17 0, i17 %sext_ln57_8

]]></Node>
<StgValue><ssdm name="sub_ln57_4"/></StgValue>
</operation>

<operation id="4399" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.exit568:91 %icmp_ln57_4 = icmp_eq  i17 %sext_ln57_9, i17 %sub_ln57_4

]]></Node>
<StgValue><ssdm name="icmp_ln57_4"/></StgValue>
</operation>

<operation id="4400" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.exit568:92 %br_ln57 = br i1 %icmp_ln57_4, void %if.end.i.i.4, void %if.then.i.i.4

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4401" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.4:0 %br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i102.case.01050, void %V32.i.i25.i.i102.case.11051

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4402" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="0"/>
<literal name="icmp_ln57_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.01050:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4403" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="0"/>
<literal name="icmp_ln57_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.01050:1 %br_ln57 = br void %V32.i.i25.i.i102.exit1049

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4404" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="1"/>
<literal name="icmp_ln57_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.11051:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4405" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="1"/>
<literal name="icmp_ln57_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.11051:1 %br_ln57 = br void %V32.i.i25.i.i102.exit1049

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4406" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln57_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.exit1049:0 %br_ln57 = br void %if.end.i.i.4

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4407" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.4:0 %add_ln57_4 = add i16 %tmp_302, i16 %add_ln57_3

]]></Node>
<StgValue><ssdm name="add_ln57_4"/></StgValue>
</operation>

<operation id="4408" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.4:1 %br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i102.case.0626, void %V32.i.i25.i.i102.case.1627

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4409" st_id="50" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:74 %mul_ln54_52 = mul i24 %sext_ln54_104, i24 %sext_ln36_52

]]></Node>
<StgValue><ssdm name="mul_ln54_52"/></StgValue>
</operation>

<operation id="4410" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:77 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_230 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_592

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_230"/></StgValue>
</operation>

<operation id="4411" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:78 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_231 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_601

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_231"/></StgValue>
</operation>

<operation id="4412" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit625:79 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_232 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_610

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_232"/></StgValue>
</operation>

<operation id="4413" st_id="50" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit625:80 %tmp_208 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_230, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_231, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_232, i2 %trunc_ln54_7

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="4414" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit625:81 %sext_ln54_106 = sext i12 %tmp_208

]]></Node>
<StgValue><ssdm name="sext_ln54_106"/></StgValue>
</operation>

<operation id="4415" st_id="50" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit682:36 %add_ln54_55 = add i25 %shl_ln54_49, i25 %sext_ln54_115

]]></Node>
<StgValue><ssdm name="add_ln54_55"/></StgValue>
</operation>

<operation id="4416" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit682:37 %tmp_315 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_55, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="4417" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit682:38 %shl_ln54_50 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_315, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_50"/></StgValue>
</operation>

<operation id="4418" st_id="50" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:44 %mul_ln54_58 = mul i24 %sext_ln54_116, i24 %sext_ln36_58

]]></Node>
<StgValue><ssdm name="mul_ln54_58"/></StgValue>
</operation>

<operation id="4419" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:45 %sext_ln54_117 = sext i24 %mul_ln54_58

]]></Node>
<StgValue><ssdm name="sext_ln54_117"/></StgValue>
</operation>

<operation id="4420" st_id="50" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit682:46 %add_ln54_56 = add i25 %shl_ln54_50, i25 %sext_ln54_117

]]></Node>
<StgValue><ssdm name="add_ln54_56"/></StgValue>
</operation>

<operation id="4421" st_id="50" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:54 %mul_ln54_59 = mul i24 %sext_ln54_118, i24 %sext_ln36_59

]]></Node>
<StgValue><ssdm name="mul_ln54_59"/></StgValue>
</operation>

<operation id="4422" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:59 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_197 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_533

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_197"/></StgValue>
</operation>

<operation id="4423" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:60 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_198 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_542

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_198"/></StgValue>
</operation>

<operation id="4424" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:61 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_199 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_551

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_199"/></StgValue>
</operation>

<operation id="4425" st_id="50" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:14 %mul_ln54_64 = mul i24 %sext_ln54_128, i24 %sext_ln36_64

]]></Node>
<StgValue><ssdm name="mul_ln54_64"/></StgValue>
</operation>

<operation id="4426" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_164 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_474

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_164"/></StgValue>
</operation>

<operation id="4427" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:40 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_165 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_483

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_165"/></StgValue>
</operation>

<operation id="4428" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:41 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_166 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_492

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_166"/></StgValue>
</operation>

<operation id="4429" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3291" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit890:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_81 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_97

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_81"/></StgValue>
</operation>

<operation id="4430" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3292" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit890:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_82 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_106

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_82"/></StgValue>
</operation>

<operation id="4431" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit890:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_83 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_115

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_83"/></StgValue>
</operation>

<operation id="4432" st_id="50" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3294" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.1.exit890:40 %tmp_241 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_81, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_82, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_83, i2 %trunc_ln54_9

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4433" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3295" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.1.exit890:41 %sext_ln54_210 = sext i12 %tmp_241

]]></Node>
<StgValue><ssdm name="sext_ln54_210"/></StgValue>
</operation>

<operation id="4434" st_id="50" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:42 %mul_ln54_125 = mul i24 %sext_ln54_210, i24 %sext_ln36_44

]]></Node>
<StgValue><ssdm name="mul_ln54_125"/></StgValue>
</operation>

<operation id="4435" st_id="50" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3354" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:27 %mul_ln54_132 = mul i24 %sext_ln54_104, i24 %sext_ln36_51

]]></Node>
<StgValue><ssdm name="mul_ln54_132"/></StgValue>
</operation>

<operation id="4436" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3356" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit899:29 %shl_ln54_116 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_390, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_116"/></StgValue>
</operation>

<operation id="4437" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3357" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:30 %sext_ln54_218 = sext i24 %mul_ln54_132

]]></Node>
<StgValue><ssdm name="sext_ln54_218"/></StgValue>
</operation>

<operation id="4438" st_id="50" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit899:31 %add_ln54_122 = add i25 %shl_ln54_116, i25 %sext_ln54_218

]]></Node>
<StgValue><ssdm name="add_ln54_122"/></StgValue>
</operation>

<operation id="4439" st_id="50" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3417" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:17 %mul_ln54_139 = mul i24 %sext_ln54_118, i24 %sext_ln36_58

]]></Node>
<StgValue><ssdm name="mul_ln54_139"/></StgValue>
</operation>

<operation id="4440" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3419" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit908:19 %shl_ln54_122 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_397, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_122"/></StgValue>
</operation>

<operation id="4441" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3420" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:20 %sext_ln54_226 = sext i24 %mul_ln54_139

]]></Node>
<StgValue><ssdm name="sext_ln54_226"/></StgValue>
</operation>

<operation id="4442" st_id="50" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3421" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit908:21 %add_ln54_128 = add i25 %shl_ln54_122, i25 %sext_ln54_226

]]></Node>
<StgValue><ssdm name="add_ln54_128"/></StgValue>
</operation>

<operation id="4443" st_id="50" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3474" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:1 %mul_ln54_145 = mul i24 %sext_ln54_130, i24 %sext_ln36_64

]]></Node>
<StgValue><ssdm name="mul_ln54_145"/></StgValue>
</operation>

<operation id="4444" st_id="50" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3480" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:7 %mul_ln54_146 = mul i24 %sext_ln54_132, i24 %sext_ln36_65

]]></Node>
<StgValue><ssdm name="mul_ln54_146"/></StgValue>
</operation>

<operation id="4445" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3959" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.0973:0 %store_ln57 = store i16 %add_ln57_21, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4446" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3960" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.0973:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit972

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4447" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3962" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.1974:0 %store_ln57 = store i16 %add_ln57_21, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4448" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3963" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.1974:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit972

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4449" st_id="50" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3997" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:32 %mul_ln54_205 = mul i24 %sext_ln54_210, i24 %sext_ln36_43

]]></Node>
<StgValue><ssdm name="mul_ln54_205"/></StgValue>
</operation>

<operation id="4450" st_id="50" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4060" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:22 %mul_ln54_212 = mul i24 %sext_ln54_104, i24 %sext_ln36_50

]]></Node>
<StgValue><ssdm name="mul_ln54_212"/></StgValue>
</operation>

<operation id="4451" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4062" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit981:24 %shl_ln54_187 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_471, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_187"/></StgValue>
</operation>

<operation id="4452" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4063" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:25 %sext_ln54_307 = sext i24 %mul_ln54_212

]]></Node>
<StgValue><ssdm name="sext_ln54_307"/></StgValue>
</operation>

<operation id="4453" st_id="50" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4064" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit981:26 %add_ln54_193 = add i25 %shl_ln54_187, i25 %sext_ln54_307

]]></Node>
<StgValue><ssdm name="add_ln54_193"/></StgValue>
</operation>

<operation id="4454" st_id="50" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4065" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:27 %mul_ln54_213 = mul i24 %sext_ln54_106, i24 %sext_ln36_51

]]></Node>
<StgValue><ssdm name="mul_ln54_213"/></StgValue>
</operation>

<operation id="4455" st_id="50" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4123" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:12 %mul_ln54_219 = mul i24 %sext_ln54_118, i24 %sext_ln36_57

]]></Node>
<StgValue><ssdm name="mul_ln54_219"/></StgValue>
</operation>

<operation id="4456" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4125" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit990:14 %shl_ln54_193 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_478, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_193"/></StgValue>
</operation>

<operation id="4457" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4126" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:15 %sext_ln54_315 = sext i24 %mul_ln54_219

]]></Node>
<StgValue><ssdm name="sext_ln54_315"/></StgValue>
</operation>

<operation id="4458" st_id="50" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4127" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit990:16 %add_ln54_199 = add i25 %shl_ln54_193, i25 %sext_ln54_315

]]></Node>
<StgValue><ssdm name="add_ln54_199"/></StgValue>
</operation>

<operation id="4459" st_id="50" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4185" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:1 %mul_ln54_226 = mul i24 %sext_ln54_132, i24 %sext_ln36_64

]]></Node>
<StgValue><ssdm name="mul_ln54_226"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="4460" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:715 %sext_ln36_66 = sext i12 %select_ln36_68

]]></Node>
<StgValue><ssdm name="sext_ln36_66"/></StgValue>
</operation>

<operation id="4461" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:824 %add_ln54_232 = add i11 %mul_ln54_250, i11 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54_232"/></StgValue>
</operation>

<operation id="4462" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:825 %zext_ln54_10 = zext i11 %add_ln54_232

]]></Node>
<StgValue><ssdm name="zext_ln54_10"/></StgValue>
</operation>

<operation id="4463" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:826 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_348 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_10

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_348"/></StgValue>
</operation>

<operation id="4464" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:837 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_357 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_10

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_357"/></StgValue>
</operation>

<operation id="4465" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:846 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_366 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_10

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_366"/></StgValue>
</operation>

<operation id="4466" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.0626:0 %store_ln57 = store i16 %add_ln57_4, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4467" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.0626:1 %br_ln57 = br void %V32.i.i25.i.i102.exit625

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4468" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.1627:0 %store_ln57 = store i16 %add_ln57_4, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4469" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.1627:1 %br_ln57 = br void %V32.i.i25.i.i102.exit625

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4470" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit625:68 %shl_ln54_45 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_309, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_45"/></StgValue>
</operation>

<operation id="4471" st_id="51" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:74 %mul_ln54_52 = mul i24 %sext_ln54_104, i24 %sext_ln36_52

]]></Node>
<StgValue><ssdm name="mul_ln54_52"/></StgValue>
</operation>

<operation id="4472" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:75 %sext_ln54_105 = sext i24 %mul_ln54_52

]]></Node>
<StgValue><ssdm name="sext_ln54_105"/></StgValue>
</operation>

<operation id="4473" st_id="51" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit625:76 %add_ln54_51 = add i25 %shl_ln54_45, i25 %sext_ln54_105

]]></Node>
<StgValue><ssdm name="add_ln54_51"/></StgValue>
</operation>

<operation id="4474" st_id="51" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit682:46 %add_ln54_56 = add i25 %shl_ln54_50, i25 %sext_ln54_117

]]></Node>
<StgValue><ssdm name="add_ln54_56"/></StgValue>
</operation>

<operation id="4475" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit682:47 %tmp_316 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_56, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="4476" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit682:48 %shl_ln54_51 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_316, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_51"/></StgValue>
</operation>

<operation id="4477" st_id="51" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:54 %mul_ln54_59 = mul i24 %sext_ln54_118, i24 %sext_ln36_59

]]></Node>
<StgValue><ssdm name="mul_ln54_59"/></StgValue>
</operation>

<operation id="4478" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:55 %sext_ln54_119 = sext i24 %mul_ln54_59

]]></Node>
<StgValue><ssdm name="sext_ln54_119"/></StgValue>
</operation>

<operation id="4479" st_id="51" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit682:56 %add_ln54_57 = add i25 %shl_ln54_51, i25 %sext_ln54_119

]]></Node>
<StgValue><ssdm name="add_ln54_57"/></StgValue>
</operation>

<operation id="4480" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:59 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_197 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_533

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_197"/></StgValue>
</operation>

<operation id="4481" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:60 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_198 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_542

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_198"/></StgValue>
</operation>

<operation id="4482" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:61 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_199 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_551

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_199"/></StgValue>
</operation>

<operation id="4483" st_id="51" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit682:62 %tmp_215 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_197, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_198, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_199, i2 %trunc_ln54_2

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="4484" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit682:63 %sext_ln54_120 = sext i12 %tmp_215

]]></Node>
<StgValue><ssdm name="sext_ln54_120"/></StgValue>
</operation>

<operation id="4485" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:0 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_152 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_348

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_152"/></StgValue>
</operation>

<operation id="4486" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:1 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_153 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_357

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_153"/></StgValue>
</operation>

<operation id="4487" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:2 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_154 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_366

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_154"/></StgValue>
</operation>

<operation id="4488" st_id="51" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:14 %mul_ln54_64 = mul i24 %sext_ln54_128, i24 %sext_ln36_64

]]></Node>
<StgValue><ssdm name="mul_ln54_64"/></StgValue>
</operation>

<operation id="4489" st_id="51" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:24 %mul_ln54_65 = mul i24 %sext_ln54_130, i24 %sext_ln36_65

]]></Node>
<StgValue><ssdm name="mul_ln54_65"/></StgValue>
</operation>

<operation id="4490" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_164 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_474

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_164"/></StgValue>
</operation>

<operation id="4491" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:40 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_165 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_483

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_165"/></StgValue>
</operation>

<operation id="4492" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:41 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_166 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_492

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_166"/></StgValue>
</operation>

<operation id="4493" st_id="51" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit739:42 %tmp_222 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_164, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_165, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_166, i2 %trunc_ln54_8

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="4494" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit739:43 %sext_ln54_134 = sext i12 %tmp_222

]]></Node>
<StgValue><ssdm name="sext_ln54_134"/></StgValue>
</operation>

<operation id="4495" st_id="51" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:42 %mul_ln54_125 = mul i24 %sext_ln54_210, i24 %sext_ln36_44

]]></Node>
<StgValue><ssdm name="mul_ln54_125"/></StgValue>
</operation>

<operation id="4496" st_id="51" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit899:31 %add_ln54_122 = add i25 %shl_ln54_116, i25 %sext_ln54_218

]]></Node>
<StgValue><ssdm name="add_ln54_122"/></StgValue>
</operation>

<operation id="4497" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3360" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit899:33 %tmp_391 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_122, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="4498" st_id="51" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3421" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit908:21 %add_ln54_128 = add i25 %shl_ln54_122, i25 %sext_ln54_226

]]></Node>
<StgValue><ssdm name="add_ln54_128"/></StgValue>
</operation>

<operation id="4499" st_id="51" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3422" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:22 %mul_ln54_140 = mul i24 %sext_ln54_120, i24 %sext_ln36_59

]]></Node>
<StgValue><ssdm name="mul_ln54_140"/></StgValue>
</operation>

<operation id="4500" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3423" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit908:23 %tmp_398 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_128, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="4501" st_id="51" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3474" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:1 %mul_ln54_145 = mul i24 %sext_ln54_130, i24 %sext_ln36_64

]]></Node>
<StgValue><ssdm name="mul_ln54_145"/></StgValue>
</operation>

<operation id="4502" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3476" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit917:3 %shl_ln54_127 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_403, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_127"/></StgValue>
</operation>

<operation id="4503" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3477" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:4 %sext_ln54_232 = sext i24 %shl_ln54_127

]]></Node>
<StgValue><ssdm name="sext_ln54_232"/></StgValue>
</operation>

<operation id="4504" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3478" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:5 %sext_ln54_233 = sext i24 %mul_ln54_145

]]></Node>
<StgValue><ssdm name="sext_ln54_233"/></StgValue>
</operation>

<operation id="4505" st_id="51" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3479" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit917:6 %add_ln54_133 = add i25 %sext_ln54_232, i25 %sext_ln54_233

]]></Node>
<StgValue><ssdm name="add_ln54_133"/></StgValue>
</operation>

<operation id="4506" st_id="51" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3480" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:7 %mul_ln54_146 = mul i24 %sext_ln54_132, i24 %sext_ln36_65

]]></Node>
<StgValue><ssdm name="mul_ln54_146"/></StgValue>
</operation>

<operation id="4507" st_id="51" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3485" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:12 %mul_ln54_147 = mul i24 %sext_ln54_134, i24 %sext_ln36_66

]]></Node>
<StgValue><ssdm name="mul_ln54_147"/></StgValue>
</operation>

<operation id="4508" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3663" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end.i.i.1.8:53 %add_ln54_319 = add i11 %mul_ln54_247, i11 %zext_ln54_111

]]></Node>
<StgValue><ssdm name="add_ln54_319"/></StgValue>
</operation>

<operation id="4509" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3664" bw="64" op_0_bw="11">
<![CDATA[
if.end.i.i.1.8:54 %zext_ln54_116 = zext i11 %add_ln54_319

]]></Node>
<StgValue><ssdm name="zext_ln54_116"/></StgValue>
</operation>

<operation id="4510" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3665" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:55 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_41 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_116

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_41"/></StgValue>
</operation>

<operation id="4511" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3682" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:72 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_50 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_116

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_50"/></StgValue>
</operation>

<operation id="4512" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3691" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:81 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_59 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_116

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_59"/></StgValue>
</operation>

<operation id="4513" st_id="51" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3997" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:32 %mul_ln54_205 = mul i24 %sext_ln54_210, i24 %sext_ln36_43

]]></Node>
<StgValue><ssdm name="mul_ln54_205"/></StgValue>
</operation>

<operation id="4514" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4002" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit972:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_25 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_41

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_25"/></StgValue>
</operation>

<operation id="4515" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4003" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit972:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_26 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_50

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_26"/></StgValue>
</operation>

<operation id="4516" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4004" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit972:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_27 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_59

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_27"/></StgValue>
</operation>

<operation id="4517" st_id="51" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4064" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit981:26 %add_ln54_193 = add i25 %shl_ln54_187, i25 %sext_ln54_307

]]></Node>
<StgValue><ssdm name="add_ln54_193"/></StgValue>
</operation>

<operation id="4518" st_id="51" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4065" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:27 %mul_ln54_213 = mul i24 %sext_ln54_106, i24 %sext_ln36_51

]]></Node>
<StgValue><ssdm name="mul_ln54_213"/></StgValue>
</operation>

<operation id="4519" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4066" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit981:28 %tmp_472 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_193, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="4520" st_id="51" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4127" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit990:16 %add_ln54_199 = add i25 %shl_ln54_193, i25 %sext_ln54_315

]]></Node>
<StgValue><ssdm name="add_ln54_199"/></StgValue>
</operation>

<operation id="4521" st_id="51" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4128" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:17 %mul_ln54_220 = mul i24 %sext_ln54_120, i24 %sext_ln36_58

]]></Node>
<StgValue><ssdm name="mul_ln54_220"/></StgValue>
</operation>

<operation id="4522" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4129" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit990:18 %tmp_479 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_199, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="4523" st_id="51" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4185" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:1 %mul_ln54_226 = mul i24 %sext_ln54_132, i24 %sext_ln36_64

]]></Node>
<StgValue><ssdm name="mul_ln54_226"/></StgValue>
</operation>

<operation id="4524" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4187" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit999:3 %shl_ln54_199 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_485, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_199"/></StgValue>
</operation>

<operation id="4525" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4188" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:4 %sext_ln54_322 = sext i24 %shl_ln54_199

]]></Node>
<StgValue><ssdm name="sext_ln54_322"/></StgValue>
</operation>

<operation id="4526" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4189" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:5 %sext_ln54_323 = sext i24 %mul_ln54_226

]]></Node>
<StgValue><ssdm name="sext_ln54_323"/></StgValue>
</operation>

<operation id="4527" st_id="51" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4190" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit999:6 %add_ln54_205 = add i25 %sext_ln54_322, i25 %sext_ln54_323

]]></Node>
<StgValue><ssdm name="add_ln54_205"/></StgValue>
</operation>

<operation id="4528" st_id="51" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4191" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:7 %mul_ln54_227 = mul i24 %sext_ln54_134, i24 %sext_ln36_65

]]></Node>
<StgValue><ssdm name="mul_ln54_227"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="4529" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:689 %sext_ln36_53 = sext i12 %select_ln36_55

]]></Node>
<StgValue><ssdm name="sext_ln36_53"/></StgValue>
</operation>

<operation id="4530" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:703 %sext_ln36_60 = sext i12 %select_ln36_62

]]></Node>
<StgValue><ssdm name="sext_ln36_60"/></StgValue>
</operation>

<operation id="4531" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:895 %add_ln54_242 = add i11 %mul_ln39, i11 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="add_ln54_242"/></StgValue>
</operation>

<operation id="4532" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:896 %zext_ln54_21 = zext i11 %add_ln54_242

]]></Node>
<StgValue><ssdm name="zext_ln54_21"/></StgValue>
</operation>

<operation id="4533" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:897 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_383 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_21

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_383"/></StgValue>
</operation>

<operation id="4534" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:906 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_392 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_21

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_392"/></StgValue>
</operation>

<operation id="4535" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:915 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_401 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_21

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_401"/></StgValue>
</operation>

<operation id="4536" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1264 %add_ln54_294 = add i11 %mul_ln54_249, i11 %zext_ln54_78

]]></Node>
<StgValue><ssdm name="add_ln54_294"/></StgValue>
</operation>

<operation id="4537" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1265 %zext_ln54_85 = zext i11 %add_ln54_294

]]></Node>
<StgValue><ssdm name="zext_ln54_85"/></StgValue>
</operation>

<operation id="4538" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1266 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_563 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_85

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_563"/></StgValue>
</operation>

<operation id="4539" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1279 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_572 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_85

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_572"/></StgValue>
</operation>

<operation id="4540" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1288 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_581 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_85

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_581"/></StgValue>
</operation>

<operation id="4541" st_id="52" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit625:76 %add_ln54_51 = add i25 %shl_ln54_45, i25 %sext_ln54_105

]]></Node>
<StgValue><ssdm name="add_ln54_51"/></StgValue>
</operation>

<operation id="4542" st_id="52" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:82 %mul_ln54_53 = mul i24 %sext_ln54_106, i24 %sext_ln36_53

]]></Node>
<StgValue><ssdm name="mul_ln54_53"/></StgValue>
</operation>

<operation id="4543" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit625:83 %tmp_310 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_51, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="4544" st_id="52" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit682:56 %add_ln54_57 = add i25 %shl_ln54_51, i25 %sext_ln54_119

]]></Node>
<StgValue><ssdm name="add_ln54_57"/></StgValue>
</operation>

<operation id="4545" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit682:57 %tmp_317 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_57, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="4546" st_id="52" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:64 %mul_ln54_60 = mul i24 %sext_ln54_120, i24 %sext_ln36_60

]]></Node>
<StgValue><ssdm name="mul_ln54_60"/></StgValue>
</operation>

<operation id="4547" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:69 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_200 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_563

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_200"/></StgValue>
</operation>

<operation id="4548" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:70 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_201 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_572

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_201"/></StgValue>
</operation>

<operation id="4549" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:71 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_202 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_581

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_202"/></StgValue>
</operation>

<operation id="4550" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:0 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_152 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_348

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_152"/></StgValue>
</operation>

<operation id="4551" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:1 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_153 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_357

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_153"/></StgValue>
</operation>

<operation id="4552" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:2 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_154 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_366

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_154"/></StgValue>
</operation>

<operation id="4553" st_id="52" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit739:3 %tmp_218 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_152, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_153, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_154, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="4554" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit739:4 %sext_ln54_126 = sext i12 %tmp_218

]]></Node>
<StgValue><ssdm name="sext_ln54_126"/></StgValue>
</operation>

<operation id="4555" st_id="52" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:5 %mul_ln54_63 = mul i24 %sext_ln54_126, i24 %sext_ln36_63

]]></Node>
<StgValue><ssdm name="mul_ln54_63"/></StgValue>
</operation>

<operation id="4556" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit739:6 %tmp_321 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54_63, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="4557" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit739:7 %shl_ln54_55 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_321, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_55"/></StgValue>
</operation>

<operation id="4558" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:8 %sext_ln54_127 = sext i24 %shl_ln54_55

]]></Node>
<StgValue><ssdm name="sext_ln54_127"/></StgValue>
</operation>

<operation id="4559" st_id="52" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:14 %mul_ln54_64 = mul i24 %sext_ln54_128, i24 %sext_ln36_64

]]></Node>
<StgValue><ssdm name="mul_ln54_64"/></StgValue>
</operation>

<operation id="4560" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:15 %sext_ln54_129 = sext i24 %mul_ln54_64

]]></Node>
<StgValue><ssdm name="sext_ln54_129"/></StgValue>
</operation>

<operation id="4561" st_id="52" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit739:16 %add_ln54_61 = add i25 %sext_ln54_127, i25 %sext_ln54_129

]]></Node>
<StgValue><ssdm name="add_ln54_61"/></StgValue>
</operation>

<operation id="4562" st_id="52" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:24 %mul_ln54_65 = mul i24 %sext_ln54_130, i24 %sext_ln36_65

]]></Node>
<StgValue><ssdm name="mul_ln54_65"/></StgValue>
</operation>

<operation id="4563" st_id="52" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:34 %mul_ln54_66 = mul i24 %sext_ln54_132, i24 %sext_ln36_66

]]></Node>
<StgValue><ssdm name="mul_ln54_66"/></StgValue>
</operation>

<operation id="4564" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:9 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_128 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_383

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_128"/></StgValue>
</operation>

<operation id="4565" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:10 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_129 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_392

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_129"/></StgValue>
</operation>

<operation id="4566" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_130 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_401

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_130"/></StgValue>
</operation>

<operation id="4567" st_id="52" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:42 %mul_ln54_125 = mul i24 %sext_ln54_210, i24 %sext_ln36_44

]]></Node>
<StgValue><ssdm name="mul_ln54_125"/></StgValue>
</operation>

<operation id="4568" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit890:44 %shl_ln54_110 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_383, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_110"/></StgValue>
</operation>

<operation id="4569" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3299" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit890:45 %sext_ln54_211 = sext i24 %mul_ln54_125

]]></Node>
<StgValue><ssdm name="sext_ln54_211"/></StgValue>
</operation>

<operation id="4570" st_id="52" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3300" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit890:46 %add_ln54_116 = add i25 %shl_ln54_110, i25 %sext_ln54_211

]]></Node>
<StgValue><ssdm name="add_ln54_116"/></StgValue>
</operation>

<operation id="4571" st_id="52" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3359" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:32 %mul_ln54_133 = mul i24 %sext_ln54_106, i24 %sext_ln36_52

]]></Node>
<StgValue><ssdm name="mul_ln54_133"/></StgValue>
</operation>

<operation id="4572" st_id="52" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3422" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:22 %mul_ln54_140 = mul i24 %sext_ln54_120, i24 %sext_ln36_59

]]></Node>
<StgValue><ssdm name="mul_ln54_140"/></StgValue>
</operation>

<operation id="4573" st_id="52" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3479" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit917:6 %add_ln54_133 = add i25 %sext_ln54_232, i25 %sext_ln54_233

]]></Node>
<StgValue><ssdm name="add_ln54_133"/></StgValue>
</operation>

<operation id="4574" st_id="52" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3480" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:7 %mul_ln54_146 = mul i24 %sext_ln54_132, i24 %sext_ln36_65

]]></Node>
<StgValue><ssdm name="mul_ln54_146"/></StgValue>
</operation>

<operation id="4575" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3481" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit917:8 %tmp_404 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_133, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="4576" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3482" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit917:9 %shl_ln54_128 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_404, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_128"/></StgValue>
</operation>

<operation id="4577" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3483" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:10 %sext_ln54_234 = sext i24 %mul_ln54_146

]]></Node>
<StgValue><ssdm name="sext_ln54_234"/></StgValue>
</operation>

<operation id="4578" st_id="52" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3484" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit917:11 %add_ln54_134 = add i25 %shl_ln54_128, i25 %sext_ln54_234

]]></Node>
<StgValue><ssdm name="add_ln54_134"/></StgValue>
</operation>

<operation id="4579" st_id="52" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3485" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:12 %mul_ln54_147 = mul i24 %sext_ln54_134, i24 %sext_ln36_66

]]></Node>
<StgValue><ssdm name="mul_ln54_147"/></StgValue>
</operation>

<operation id="4580" st_id="52" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3997" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:32 %mul_ln54_205 = mul i24 %sext_ln54_210, i24 %sext_ln36_43

]]></Node>
<StgValue><ssdm name="mul_ln54_205"/></StgValue>
</operation>

<operation id="4581" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3999" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit972:34 %shl_ln54_181 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_464, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_181"/></StgValue>
</operation>

<operation id="4582" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4000" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:35 %sext_ln54_299 = sext i24 %mul_ln54_205

]]></Node>
<StgValue><ssdm name="sext_ln54_299"/></StgValue>
</operation>

<operation id="4583" st_id="52" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4001" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit972:36 %add_ln54_187 = add i25 %shl_ln54_181, i25 %sext_ln54_299

]]></Node>
<StgValue><ssdm name="add_ln54_187"/></StgValue>
</operation>

<operation id="4584" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4002" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit972:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_25 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_41

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_25"/></StgValue>
</operation>

<operation id="4585" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4003" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit972:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_26 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_50

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_26"/></StgValue>
</operation>

<operation id="4586" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4004" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit972:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_27 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_59

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_27"/></StgValue>
</operation>

<operation id="4587" st_id="52" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4005" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.2.exit972:40 %tmp_251 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_25, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_26, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_27, i2 %trunc_ln54_3

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="4588" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4006" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.2.exit972:41 %sext_ln54_300 = sext i12 %tmp_251

]]></Node>
<StgValue><ssdm name="sext_ln54_300"/></StgValue>
</operation>

<operation id="4589" st_id="52" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4007" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:42 %mul_ln54_206 = mul i24 %sext_ln54_300, i24 %sext_ln36_44

]]></Node>
<StgValue><ssdm name="mul_ln54_206"/></StgValue>
</operation>

<operation id="4590" st_id="52" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4065" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:27 %mul_ln54_213 = mul i24 %sext_ln54_106, i24 %sext_ln36_51

]]></Node>
<StgValue><ssdm name="mul_ln54_213"/></StgValue>
</operation>

<operation id="4591" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4067" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit981:29 %shl_ln54_188 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_472, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_188"/></StgValue>
</operation>

<operation id="4592" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4068" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:30 %sext_ln54_308 = sext i24 %mul_ln54_213

]]></Node>
<StgValue><ssdm name="sext_ln54_308"/></StgValue>
</operation>

<operation id="4593" st_id="52" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4069" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit981:31 %add_ln54_194 = add i25 %shl_ln54_188, i25 %sext_ln54_308

]]></Node>
<StgValue><ssdm name="add_ln54_194"/></StgValue>
</operation>

<operation id="4594" st_id="52" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4128" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:17 %mul_ln54_220 = mul i24 %sext_ln54_120, i24 %sext_ln36_58

]]></Node>
<StgValue><ssdm name="mul_ln54_220"/></StgValue>
</operation>

<operation id="4595" st_id="52" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4190" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit999:6 %add_ln54_205 = add i25 %sext_ln54_322, i25 %sext_ln54_323

]]></Node>
<StgValue><ssdm name="add_ln54_205"/></StgValue>
</operation>

<operation id="4596" st_id="52" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4191" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:7 %mul_ln54_227 = mul i24 %sext_ln54_134, i24 %sext_ln36_65

]]></Node>
<StgValue><ssdm name="mul_ln54_227"/></StgValue>
</operation>

<operation id="4597" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4192" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit999:8 %tmp_486 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_205, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="4598" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:717 %sext_ln36_67 = sext i12 %select_ln36_69

]]></Node>
<StgValue><ssdm name="sext_ln36_67"/></StgValue>
</operation>

<operation id="4599" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:964 %add_ln54_251 = add i11 %mul_ln39, i11 %zext_ln54_23

]]></Node>
<StgValue><ssdm name="add_ln54_251"/></StgValue>
</operation>

<operation id="4600" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:965 %zext_ln54_32 = zext i11 %add_ln54_251

]]></Node>
<StgValue><ssdm name="zext_ln54_32"/></StgValue>
</operation>

<operation id="4601" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:966 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_415 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_32

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_415"/></StgValue>
</operation>

<operation id="4602" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:975 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_424 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_32

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_424"/></StgValue>
</operation>

<operation id="4603" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:984 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_433 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_32

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_433"/></StgValue>
</operation>

<operation id="4604" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1145 %add_ln54_277 = add i11 %mul_ln54_250, i11 %zext_ln54_56

]]></Node>
<StgValue><ssdm name="add_ln54_277"/></StgValue>
</operation>

<operation id="4605" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1146 %zext_ln54_64 = zext i11 %add_ln54_277

]]></Node>
<StgValue><ssdm name="zext_ln54_64"/></StgValue>
</operation>

<operation id="4606" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1147 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_504 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_64

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_504"/></StgValue>
</operation>

<operation id="4607" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1158 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_513 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_64

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_513"/></StgValue>
</operation>

<operation id="4608" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1167 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_522 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_64

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_522"/></StgValue>
</operation>

<operation id="4609" st_id="53" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:82 %mul_ln54_53 = mul i24 %sext_ln54_106, i24 %sext_ln36_53

]]></Node>
<StgValue><ssdm name="mul_ln54_53"/></StgValue>
</operation>

<operation id="4610" st_id="53" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:64 %mul_ln54_60 = mul i24 %sext_ln54_120, i24 %sext_ln36_60

]]></Node>
<StgValue><ssdm name="mul_ln54_60"/></StgValue>
</operation>

<operation id="4611" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:69 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_200 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_563

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_200"/></StgValue>
</operation>

<operation id="4612" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:70 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_201 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_572

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_201"/></StgValue>
</operation>

<operation id="4613" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:71 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_202 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_581

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_202"/></StgValue>
</operation>

<operation id="4614" st_id="53" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit682:72 %tmp_216 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_200, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_201, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_202, i2 %trunc_ln54_5

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="4615" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit682:73 %sext_ln54_122 = sext i12 %tmp_216

]]></Node>
<StgValue><ssdm name="sext_ln54_122"/></StgValue>
</operation>

<operation id="4616" st_id="53" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit739:16 %add_ln54_61 = add i25 %sext_ln54_127, i25 %sext_ln54_129

]]></Node>
<StgValue><ssdm name="add_ln54_61"/></StgValue>
</operation>

<operation id="4617" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit739:17 %tmp_322 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_61, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="4618" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit739:18 %shl_ln54_56 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_322, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_56"/></StgValue>
</operation>

<operation id="4619" st_id="53" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:24 %mul_ln54_65 = mul i24 %sext_ln54_130, i24 %sext_ln36_65

]]></Node>
<StgValue><ssdm name="mul_ln54_65"/></StgValue>
</operation>

<operation id="4620" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:25 %sext_ln54_131 = sext i24 %mul_ln54_65

]]></Node>
<StgValue><ssdm name="sext_ln54_131"/></StgValue>
</operation>

<operation id="4621" st_id="53" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit739:26 %add_ln54_62 = add i25 %shl_ln54_56, i25 %sext_ln54_131

]]></Node>
<StgValue><ssdm name="add_ln54_62"/></StgValue>
</operation>

<operation id="4622" st_id="53" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:34 %mul_ln54_66 = mul i24 %sext_ln54_132, i24 %sext_ln36_66

]]></Node>
<StgValue><ssdm name="mul_ln54_66"/></StgValue>
</operation>

<operation id="4623" st_id="53" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:44 %mul_ln54_67 = mul i24 %sext_ln54_134, i24 %sext_ln36_67

]]></Node>
<StgValue><ssdm name="mul_ln54_67"/></StgValue>
</operation>

<operation id="4624" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:49 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_167 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_504

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_167"/></StgValue>
</operation>

<operation id="4625" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:50 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_168 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_513

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_168"/></StgValue>
</operation>

<operation id="4626" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:51 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_169 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_522

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_169"/></StgValue>
</operation>

<operation id="4627" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:9 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_128 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_383

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_128"/></StgValue>
</operation>

<operation id="4628" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:10 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_129 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_392

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_129"/></StgValue>
</operation>

<operation id="4629" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_130 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_401

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_130"/></StgValue>
</operation>

<operation id="4630" st_id="53" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit796:12 %tmp_228 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_128, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_129, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_130, i2 %trunc_ln54_1

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="4631" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:19 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_131 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_415

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_131"/></StgValue>
</operation>

<operation id="4632" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:20 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_132 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_424

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_132"/></StgValue>
</operation>

<operation id="4633" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:21 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_133 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_433

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_133"/></StgValue>
</operation>

<operation id="4634" st_id="53" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit890:46 %add_ln54_116 = add i25 %shl_ln54_110, i25 %sext_ln54_211

]]></Node>
<StgValue><ssdm name="add_ln54_116"/></StgValue>
</operation>

<operation id="4635" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit890:47 %tmp_378 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_116, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="4636" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.1.exit890:48 %sext_ln57_26 = sext i16 %add_ln57_12

]]></Node>
<StgValue><ssdm name="sext_ln57_26"/></StgValue>
</operation>

<operation id="4637" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.1.exit890:49 %sext_ln57_27 = sext i16 %tmp_378

]]></Node>
<StgValue><ssdm name="sext_ln57_27"/></StgValue>
</operation>

<operation id="4638" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.1.exit890:50 %sub_ln57_13 = sub i17 0, i17 %sext_ln57_26

]]></Node>
<StgValue><ssdm name="sub_ln57_13"/></StgValue>
</operation>

<operation id="4639" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.1.exit890:51 %icmp_ln57_13 = icmp_eq  i17 %sext_ln57_27, i17 %sub_ln57_13

]]></Node>
<StgValue><ssdm name="icmp_ln57_13"/></StgValue>
</operation>

<operation id="4640" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.exit890:52 %br_ln57 = br i1 %icmp_ln57_13, void %if.end.i.i.1.4, void %if.then.i.i.1.4

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4641" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.1.4:0 %br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i102.1.case.01077, void %V32.i.i25.i.i102.1.case.11078

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4642" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3316" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.exit1076:0 %br_ln57 = br void %if.end.i.i.1.4

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4643" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.1.4:0 %add_ln57_13 = add i16 %tmp_378, i16 %add_ln57_12

]]></Node>
<StgValue><ssdm name="add_ln57_13"/></StgValue>
</operation>

<operation id="4644" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.1.4:1 %br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i102.1.case.0900, void %V32.i.i25.i.i102.1.case.1901

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4645" st_id="53" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:32 %mul_ln54_133 = mul i24 %sext_ln54_106, i24 %sext_ln36_52

]]></Node>
<StgValue><ssdm name="mul_ln54_133"/></StgValue>
</operation>

<operation id="4646" st_id="53" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:22 %mul_ln54_140 = mul i24 %sext_ln54_120, i24 %sext_ln36_59

]]></Node>
<StgValue><ssdm name="mul_ln54_140"/></StgValue>
</operation>

<operation id="4647" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit908:24 %shl_ln54_123 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_398, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_123"/></StgValue>
</operation>

<operation id="4648" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:25 %sext_ln54_227 = sext i24 %mul_ln54_140

]]></Node>
<StgValue><ssdm name="sext_ln54_227"/></StgValue>
</operation>

<operation id="4649" st_id="53" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit908:26 %add_ln54_129 = add i25 %shl_ln54_123, i25 %sext_ln54_227

]]></Node>
<StgValue><ssdm name="add_ln54_129"/></StgValue>
</operation>

<operation id="4650" st_id="53" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:27 %mul_ln54_141 = mul i24 %sext_ln54_122, i24 %sext_ln36_60

]]></Node>
<StgValue><ssdm name="mul_ln54_141"/></StgValue>
</operation>

<operation id="4651" st_id="53" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit917:11 %add_ln54_134 = add i25 %shl_ln54_128, i25 %sext_ln54_234

]]></Node>
<StgValue><ssdm name="add_ln54_134"/></StgValue>
</operation>

<operation id="4652" st_id="53" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:12 %mul_ln54_147 = mul i24 %sext_ln54_134, i24 %sext_ln36_66

]]></Node>
<StgValue><ssdm name="mul_ln54_147"/></StgValue>
</operation>

<operation id="4653" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit917:13 %tmp_405 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_134, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="4654" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit917:14 %shl_ln54_129 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_405, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_129"/></StgValue>
</operation>

<operation id="4655" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:15 %sext_ln54_235 = sext i24 %mul_ln54_147

]]></Node>
<StgValue><ssdm name="sext_ln54_235"/></StgValue>
</operation>

<operation id="4656" st_id="53" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit917:16 %add_ln54_135 = add i25 %shl_ln54_129, i25 %sext_ln54_235

]]></Node>
<StgValue><ssdm name="add_ln54_135"/></StgValue>
</operation>

<operation id="4657" st_id="53" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit972:36 %add_ln54_187 = add i25 %shl_ln54_181, i25 %sext_ln54_299

]]></Node>
<StgValue><ssdm name="add_ln54_187"/></StgValue>
</operation>

<operation id="4658" st_id="53" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:42 %mul_ln54_206 = mul i24 %sext_ln54_300, i24 %sext_ln36_44

]]></Node>
<StgValue><ssdm name="mul_ln54_206"/></StgValue>
</operation>

<operation id="4659" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit972:43 %tmp_465 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_187, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="4660" st_id="53" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4069" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit981:31 %add_ln54_194 = add i25 %shl_ln54_188, i25 %sext_ln54_308

]]></Node>
<StgValue><ssdm name="add_ln54_194"/></StgValue>
</operation>

<operation id="4661" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit981:33 %tmp_473 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_194, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="4662" st_id="53" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:17 %mul_ln54_220 = mul i24 %sext_ln54_120, i24 %sext_ln36_58

]]></Node>
<StgValue><ssdm name="mul_ln54_220"/></StgValue>
</operation>

<operation id="4663" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4130" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit990:19 %shl_ln54_194 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_479, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_194"/></StgValue>
</operation>

<operation id="4664" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:20 %sext_ln54_316 = sext i24 %mul_ln54_220

]]></Node>
<StgValue><ssdm name="sext_ln54_316"/></StgValue>
</operation>

<operation id="4665" st_id="53" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4132" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit990:21 %add_ln54_200 = add i25 %shl_ln54_194, i25 %sext_ln54_316

]]></Node>
<StgValue><ssdm name="add_ln54_200"/></StgValue>
</operation>

<operation id="4666" st_id="53" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:22 %mul_ln54_221 = mul i24 %sext_ln54_122, i24 %sext_ln36_59

]]></Node>
<StgValue><ssdm name="mul_ln54_221"/></StgValue>
</operation>

<operation id="4667" st_id="53" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:7 %mul_ln54_227 = mul i24 %sext_ln54_134, i24 %sext_ln36_65

]]></Node>
<StgValue><ssdm name="mul_ln54_227"/></StgValue>
</operation>

<operation id="4668" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit999:9 %shl_ln54_200 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_486, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_200"/></StgValue>
</operation>

<operation id="4669" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4194" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:10 %sext_ln54_324 = sext i24 %mul_ln54_227

]]></Node>
<StgValue><ssdm name="sext_ln54_324"/></StgValue>
</operation>

<operation id="4670" st_id="53" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit999:11 %add_ln54_206 = add i25 %shl_ln54_200, i25 %sext_ln54_324

]]></Node>
<StgValue><ssdm name="add_ln54_206"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="4671" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:705 %sext_ln36_61 = sext i12 %select_ln36_63

]]></Node>
<StgValue><ssdm name="sext_ln36_61"/></StgValue>
</operation>

<operation id="4672" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:719 %sext_ln36_68 = sext i12 %select_ln36_70

]]></Node>
<StgValue><ssdm name="sext_ln36_68"/></StgValue>
</operation>

<operation id="4673" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1026 %add_ln54_260 = add i11 %mul_ln39, i11 %zext_ln54_34

]]></Node>
<StgValue><ssdm name="add_ln54_260"/></StgValue>
</operation>

<operation id="4674" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1027 %zext_ln54_43 = zext i11 %add_ln54_260

]]></Node>
<StgValue><ssdm name="zext_ln54_43"/></StgValue>
</operation>

<operation id="4675" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1028 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_445 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_43

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_445"/></StgValue>
</operation>

<operation id="4676" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1037 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_454 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_43

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_454"/></StgValue>
</operation>

<operation id="4677" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1046 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_463 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_43

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_463"/></StgValue>
</operation>

<operation id="4678" st_id="54" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:82 %mul_ln54_53 = mul i24 %sext_ln54_106, i24 %sext_ln36_53

]]></Node>
<StgValue><ssdm name="mul_ln54_53"/></StgValue>
</operation>

<operation id="4679" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit625:84 %shl_ln54_46 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_310, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_46"/></StgValue>
</operation>

<operation id="4680" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit625:85 %sext_ln54_107 = sext i24 %mul_ln54_53

]]></Node>
<StgValue><ssdm name="sext_ln54_107"/></StgValue>
</operation>

<operation id="4681" st_id="54" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit625:86 %add_ln54_52 = add i25 %shl_ln54_46, i25 %sext_ln54_107

]]></Node>
<StgValue><ssdm name="add_ln54_52"/></StgValue>
</operation>

<operation id="4682" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit682:58 %shl_ln54_52 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_317, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_52"/></StgValue>
</operation>

<operation id="4683" st_id="54" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:64 %mul_ln54_60 = mul i24 %sext_ln54_120, i24 %sext_ln36_60

]]></Node>
<StgValue><ssdm name="mul_ln54_60"/></StgValue>
</operation>

<operation id="4684" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:65 %sext_ln54_121 = sext i24 %mul_ln54_60

]]></Node>
<StgValue><ssdm name="sext_ln54_121"/></StgValue>
</operation>

<operation id="4685" st_id="54" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit682:66 %add_ln54_58 = add i25 %shl_ln54_52, i25 %sext_ln54_121

]]></Node>
<StgValue><ssdm name="add_ln54_58"/></StgValue>
</operation>

<operation id="4686" st_id="54" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:74 %mul_ln54_61 = mul i24 %sext_ln54_122, i24 %sext_ln36_61

]]></Node>
<StgValue><ssdm name="mul_ln54_61"/></StgValue>
</operation>

<operation id="4687" st_id="54" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit739:26 %add_ln54_62 = add i25 %shl_ln54_56, i25 %sext_ln54_131

]]></Node>
<StgValue><ssdm name="add_ln54_62"/></StgValue>
</operation>

<operation id="4688" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit739:27 %tmp_323 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_62, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="4689" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit739:28 %shl_ln54_57 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_323, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_57"/></StgValue>
</operation>

<operation id="4690" st_id="54" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:34 %mul_ln54_66 = mul i24 %sext_ln54_132, i24 %sext_ln36_66

]]></Node>
<StgValue><ssdm name="mul_ln54_66"/></StgValue>
</operation>

<operation id="4691" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:35 %sext_ln54_133 = sext i24 %mul_ln54_66

]]></Node>
<StgValue><ssdm name="sext_ln54_133"/></StgValue>
</operation>

<operation id="4692" st_id="54" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit739:36 %add_ln54_63 = add i25 %shl_ln54_57, i25 %sext_ln54_133

]]></Node>
<StgValue><ssdm name="add_ln54_63"/></StgValue>
</operation>

<operation id="4693" st_id="54" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:44 %mul_ln54_67 = mul i24 %sext_ln54_134, i24 %sext_ln36_67

]]></Node>
<StgValue><ssdm name="mul_ln54_67"/></StgValue>
</operation>

<operation id="4694" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:49 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_167 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_504

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_167"/></StgValue>
</operation>

<operation id="4695" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:50 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_168 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_513

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_168"/></StgValue>
</operation>

<operation id="4696" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:51 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_169 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_522

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_169"/></StgValue>
</operation>

<operation id="4697" st_id="54" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit739:52 %tmp_223 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_167, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_168, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_169, i2 %trunc_ln54_s

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="4698" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit739:53 %sext_ln54_136 = sext i12 %tmp_223

]]></Node>
<StgValue><ssdm name="sext_ln54_136"/></StgValue>
</operation>

<operation id="4699" st_id="54" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:54 %mul_ln54_68 = mul i24 %sext_ln54_136, i24 %sext_ln36_68

]]></Node>
<StgValue><ssdm name="mul_ln54_68"/></StgValue>
</operation>

<operation id="4700" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:19 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_131 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_415

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_131"/></StgValue>
</operation>

<operation id="4701" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:20 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_132 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_424

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_132"/></StgValue>
</operation>

<operation id="4702" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:21 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_133 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_433

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_133"/></StgValue>
</operation>

<operation id="4703" st_id="54" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit796:22 %tmp_229 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_131, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_132, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_133, i2 %trunc_ln54_4

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="4704" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:29 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_134 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_445

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_134"/></StgValue>
</operation>

<operation id="4705" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:30 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_135 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_454

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_135"/></StgValue>
</operation>

<operation id="4706" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:31 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_136 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_463

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_136"/></StgValue>
</operation>

<operation id="4707" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end.i.i.8:56 %add_ln54_311 = add i11 %mul_ln54_248, i11 %zext_ln54_100

]]></Node>
<StgValue><ssdm name="add_ln54_311"/></StgValue>
</operation>

<operation id="4708" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="64" op_0_bw="11">
<![CDATA[
if.end.i.i.8:57 %zext_ln54_106 = zext i11 %add_ln54_311

]]></Node>
<StgValue><ssdm name="zext_ln54_106"/></StgValue>
</operation>

<operation id="4709" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:58 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_98 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_106

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_98"/></StgValue>
</operation>

<operation id="4710" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:73 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_107 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_106

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_107"/></StgValue>
</operation>

<operation id="4711" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:82 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_116 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_106

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_116"/></StgValue>
</operation>

<operation id="4712" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="0"/>
<literal name="icmp_ln57_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.01077:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4713" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="0"/>
<literal name="icmp_ln57_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3311" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.01077:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit1076

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4714" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
<literal name="icmp_ln57_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.11078:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4715" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
<literal name="icmp_ln57_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.11078:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit1076

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4716" st_id="54" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:32 %mul_ln54_133 = mul i24 %sext_ln54_106, i24 %sext_ln36_52

]]></Node>
<StgValue><ssdm name="mul_ln54_133"/></StgValue>
</operation>

<operation id="4717" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit899:34 %shl_ln54_117 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_391, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_117"/></StgValue>
</operation>

<operation id="4718" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:35 %sext_ln54_219 = sext i24 %mul_ln54_133

]]></Node>
<StgValue><ssdm name="sext_ln54_219"/></StgValue>
</operation>

<operation id="4719" st_id="54" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit899:36 %add_ln54_123 = add i25 %shl_ln54_117, i25 %sext_ln54_219

]]></Node>
<StgValue><ssdm name="add_ln54_123"/></StgValue>
</operation>

<operation id="4720" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit899:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_78 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_98

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_78"/></StgValue>
</operation>

<operation id="4721" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit899:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_79 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_107

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_79"/></StgValue>
</operation>

<operation id="4722" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit899:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_80 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_116

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_80"/></StgValue>
</operation>

<operation id="4723" st_id="54" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit908:26 %add_ln54_129 = add i25 %shl_ln54_123, i25 %sext_ln54_227

]]></Node>
<StgValue><ssdm name="add_ln54_129"/></StgValue>
</operation>

<operation id="4724" st_id="54" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:27 %mul_ln54_141 = mul i24 %sext_ln54_122, i24 %sext_ln36_60

]]></Node>
<StgValue><ssdm name="mul_ln54_141"/></StgValue>
</operation>

<operation id="4725" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit908:28 %tmp_399 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_129, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="4726" st_id="54" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit917:16 %add_ln54_135 = add i25 %shl_ln54_129, i25 %sext_ln54_235

]]></Node>
<StgValue><ssdm name="add_ln54_135"/></StgValue>
</operation>

<operation id="4727" st_id="54" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:17 %mul_ln54_148 = mul i24 %sext_ln54_136, i24 %sext_ln36_67

]]></Node>
<StgValue><ssdm name="mul_ln54_148"/></StgValue>
</operation>

<operation id="4728" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit917:18 %tmp_406 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_135, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="4729" st_id="54" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:42 %mul_ln54_206 = mul i24 %sext_ln54_300, i24 %sext_ln36_44

]]></Node>
<StgValue><ssdm name="mul_ln54_206"/></StgValue>
</operation>

<operation id="4730" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit972:44 %shl_ln54_182 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_465, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_182"/></StgValue>
</operation>

<operation id="4731" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit972:45 %sext_ln54_301 = sext i24 %mul_ln54_206

]]></Node>
<StgValue><ssdm name="sext_ln54_301"/></StgValue>
</operation>

<operation id="4732" st_id="54" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit972:46 %add_ln54_188 = add i25 %shl_ln54_182, i25 %sext_ln54_301

]]></Node>
<StgValue><ssdm name="add_ln54_188"/></StgValue>
</operation>

<operation id="4733" st_id="54" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4132" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit990:21 %add_ln54_200 = add i25 %shl_ln54_194, i25 %sext_ln54_316

]]></Node>
<StgValue><ssdm name="add_ln54_200"/></StgValue>
</operation>

<operation id="4734" st_id="54" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:22 %mul_ln54_221 = mul i24 %sext_ln54_122, i24 %sext_ln36_59

]]></Node>
<StgValue><ssdm name="mul_ln54_221"/></StgValue>
</operation>

<operation id="4735" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit990:23 %tmp_480 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_200, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="4736" st_id="54" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit999:11 %add_ln54_206 = add i25 %shl_ln54_200, i25 %sext_ln54_324

]]></Node>
<StgValue><ssdm name="add_ln54_206"/></StgValue>
</operation>

<operation id="4737" st_id="54" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:12 %mul_ln54_228 = mul i24 %sext_ln54_136, i24 %sext_ln36_66

]]></Node>
<StgValue><ssdm name="mul_ln54_228"/></StgValue>
</operation>

<operation id="4738" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4197" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit999:13 %tmp_487 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_206, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="4739" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1206 %add_ln54_286 = add i11 %mul_ln54_250, i11 %zext_ln54_67

]]></Node>
<StgValue><ssdm name="add_ln54_286"/></StgValue>
</operation>

<operation id="4740" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1207 %zext_ln54_75 = zext i11 %add_ln54_286

]]></Node>
<StgValue><ssdm name="zext_ln54_75"/></StgValue>
</operation>

<operation id="4741" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1208 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_534 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_75

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_534"/></StgValue>
</operation>

<operation id="4742" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1219 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_543 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_75

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_543"/></StgValue>
</operation>

<operation id="4743" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1228 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_552 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_75

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_552"/></StgValue>
</operation>

<operation id="4744" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1325 %add_ln54_303 = add i11 %mul_ln54_249, i11 %zext_ln54_89

]]></Node>
<StgValue><ssdm name="add_ln54_303"/></StgValue>
</operation>

<operation id="4745" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1326 %zext_ln54_96 = zext i11 %add_ln54_303

]]></Node>
<StgValue><ssdm name="zext_ln54_96"/></StgValue>
</operation>

<operation id="4746" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1327 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_593 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_96

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_593"/></StgValue>
</operation>

<operation id="4747" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1340 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_602 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_96

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_602"/></StgValue>
</operation>

<operation id="4748" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1349 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_611 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_96

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_611"/></StgValue>
</operation>

<operation id="4749" st_id="55" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit625:86 %add_ln54_52 = add i25 %shl_ln54_46, i25 %sext_ln54_107

]]></Node>
<StgValue><ssdm name="add_ln54_52"/></StgValue>
</operation>

<operation id="4750" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit625:87 %tmp_311 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_52, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="4751" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.exit625:88 %sext_ln57_10 = sext i16 %add_ln57_4

]]></Node>
<StgValue><ssdm name="sext_ln57_10"/></StgValue>
</operation>

<operation id="4752" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.exit625:89 %sext_ln57_11 = sext i16 %tmp_311

]]></Node>
<StgValue><ssdm name="sext_ln57_11"/></StgValue>
</operation>

<operation id="4753" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.exit625:90 %sub_ln57_5 = sub i17 0, i17 %sext_ln57_10

]]></Node>
<StgValue><ssdm name="sub_ln57_5"/></StgValue>
</operation>

<operation id="4754" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.exit625:91 %icmp_ln57_5 = icmp_eq  i17 %sext_ln57_11, i17 %sub_ln57_5

]]></Node>
<StgValue><ssdm name="icmp_ln57_5"/></StgValue>
</operation>

<operation id="4755" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.exit625:92 %br_ln57 = br i1 %icmp_ln57_5, void %if.end.i.i.5, void %if.then.i.i.5

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4756" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.5:0 %br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i102.case.01047, void %V32.i.i25.i.i102.case.11048

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4757" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.exit1046:0 %br_ln57 = br void %if.end.i.i.5

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4758" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.5:0 %add_ln57_5 = add i16 %tmp_311, i16 %add_ln57_4

]]></Node>
<StgValue><ssdm name="add_ln57_5"/></StgValue>
</operation>

<operation id="4759" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.5:1 %br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i102.case.0683, void %V32.i.i25.i.i102.case.1684

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4760" st_id="55" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit682:66 %add_ln54_58 = add i25 %shl_ln54_52, i25 %sext_ln54_121

]]></Node>
<StgValue><ssdm name="add_ln54_58"/></StgValue>
</operation>

<operation id="4761" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit682:67 %tmp_318 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_58, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="4762" st_id="55" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:74 %mul_ln54_61 = mul i24 %sext_ln54_122, i24 %sext_ln36_61

]]></Node>
<StgValue><ssdm name="mul_ln54_61"/></StgValue>
</operation>

<operation id="4763" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:77 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_203 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_593

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_203"/></StgValue>
</operation>

<operation id="4764" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:78 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_204 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_602

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_204"/></StgValue>
</operation>

<operation id="4765" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:79 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_205 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_611

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_205"/></StgValue>
</operation>

<operation id="4766" st_id="55" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit739:36 %add_ln54_63 = add i25 %shl_ln54_57, i25 %sext_ln54_133

]]></Node>
<StgValue><ssdm name="add_ln54_63"/></StgValue>
</operation>

<operation id="4767" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit739:37 %tmp_324 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_63, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="4768" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit739:38 %shl_ln54_58 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_324, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_58"/></StgValue>
</operation>

<operation id="4769" st_id="55" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:44 %mul_ln54_67 = mul i24 %sext_ln54_134, i24 %sext_ln36_67

]]></Node>
<StgValue><ssdm name="mul_ln54_67"/></StgValue>
</operation>

<operation id="4770" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:45 %sext_ln54_135 = sext i24 %mul_ln54_67

]]></Node>
<StgValue><ssdm name="sext_ln54_135"/></StgValue>
</operation>

<operation id="4771" st_id="55" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit739:46 %add_ln54_64 = add i25 %shl_ln54_58, i25 %sext_ln54_135

]]></Node>
<StgValue><ssdm name="add_ln54_64"/></StgValue>
</operation>

<operation id="4772" st_id="55" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:54 %mul_ln54_68 = mul i24 %sext_ln54_136, i24 %sext_ln36_68

]]></Node>
<StgValue><ssdm name="mul_ln54_68"/></StgValue>
</operation>

<operation id="4773" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:59 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_170 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_534

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_170"/></StgValue>
</operation>

<operation id="4774" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:60 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_171 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_543

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_171"/></StgValue>
</operation>

<operation id="4775" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:61 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_172 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_552

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_172"/></StgValue>
</operation>

<operation id="4776" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:29 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_134 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_445

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_134"/></StgValue>
</operation>

<operation id="4777" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:30 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_135 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_454

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_135"/></StgValue>
</operation>

<operation id="4778" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:31 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_136 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_463

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_136"/></StgValue>
</operation>

<operation id="4779" st_id="55" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit796:32 %tmp_230 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_134, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_135, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_136, i2 %trunc_ln54_6

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="4780" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3321" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.0900:0 %store_ln57 = store i16 %add_ln57_13, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4781" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.0900:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit899

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4782" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3324" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.1901:0 %store_ln57 = store i16 %add_ln57_13, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4783" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3325" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.1901:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit899

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4784" st_id="55" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit899:36 %add_ln54_123 = add i25 %shl_ln54_117, i25 %sext_ln54_219

]]></Node>
<StgValue><ssdm name="add_ln54_123"/></StgValue>
</operation>

<operation id="4785" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit899:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_78 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_98

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_78"/></StgValue>
</operation>

<operation id="4786" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit899:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_79 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_107

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_79"/></StgValue>
</operation>

<operation id="4787" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit899:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_80 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_116

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_80"/></StgValue>
</operation>

<operation id="4788" st_id="55" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.1.exit899:40 %tmp_242 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_78, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_79, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_80, i2 %trunc_ln54_9

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="4789" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.1.exit899:41 %sext_ln54_220 = sext i12 %tmp_242

]]></Node>
<StgValue><ssdm name="sext_ln54_220"/></StgValue>
</operation>

<operation id="4790" st_id="55" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:42 %mul_ln54_134 = mul i24 %sext_ln54_220, i24 %sext_ln36_53

]]></Node>
<StgValue><ssdm name="mul_ln54_134"/></StgValue>
</operation>

<operation id="4791" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit899:43 %tmp_392 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_123, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="4792" st_id="55" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:27 %mul_ln54_141 = mul i24 %sext_ln54_122, i24 %sext_ln36_60

]]></Node>
<StgValue><ssdm name="mul_ln54_141"/></StgValue>
</operation>

<operation id="4793" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit908:29 %shl_ln54_124 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_399, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_124"/></StgValue>
</operation>

<operation id="4794" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:30 %sext_ln54_228 = sext i24 %mul_ln54_141

]]></Node>
<StgValue><ssdm name="sext_ln54_228"/></StgValue>
</operation>

<operation id="4795" st_id="55" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit908:31 %add_ln54_130 = add i25 %shl_ln54_124, i25 %sext_ln54_228

]]></Node>
<StgValue><ssdm name="add_ln54_130"/></StgValue>
</operation>

<operation id="4796" st_id="55" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:17 %mul_ln54_148 = mul i24 %sext_ln54_136, i24 %sext_ln36_67

]]></Node>
<StgValue><ssdm name="mul_ln54_148"/></StgValue>
</operation>

<operation id="4797" st_id="55" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit972:46 %add_ln54_188 = add i25 %shl_ln54_182, i25 %sext_ln54_301

]]></Node>
<StgValue><ssdm name="add_ln54_188"/></StgValue>
</operation>

<operation id="4798" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit972:47 %tmp_450 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_188, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="4799" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.2.exit972:48 %sext_ln57_44 = sext i16 %add_ln57_21

]]></Node>
<StgValue><ssdm name="sext_ln57_44"/></StgValue>
</operation>

<operation id="4800" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.2.exit972:49 %sext_ln57_45 = sext i16 %tmp_450

]]></Node>
<StgValue><ssdm name="sext_ln57_45"/></StgValue>
</operation>

<operation id="4801" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.2.exit972:50 %sub_ln57_22 = sub i17 0, i17 %sext_ln57_44

]]></Node>
<StgValue><ssdm name="sub_ln57_22"/></StgValue>
</operation>

<operation id="4802" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.2.exit972:51 %icmp_ln57_22 = icmp_eq  i17 %sext_ln57_45, i17 %sub_ln57_22

]]></Node>
<StgValue><ssdm name="icmp_ln57_22"/></StgValue>
</operation>

<operation id="4803" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.exit972:52 %br_ln57 = br i1 %icmp_ln57_22, void %if.end.i.i.2.4, void %if.then.i.i.2.4

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4804" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4019" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.2.4:0 %br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i102.2.case.01104, void %V32.i.i25.i.i102.2.case.11105

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4805" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="0"/>
<literal name="icmp_ln57_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4021" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.01104:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4806" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="0"/>
<literal name="icmp_ln57_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4022" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.01104:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit1103

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4807" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
<literal name="icmp_ln57_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4024" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.11105:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4808" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
<literal name="icmp_ln57_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4025" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.11105:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit1103

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4809" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4027" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.exit1103:0 %br_ln57 = br void %if.end.i.i.2.4

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4810" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.2.4:0 %add_ln57_22 = add i16 %tmp_450, i16 %add_ln57_21

]]></Node>
<StgValue><ssdm name="add_ln57_22"/></StgValue>
</operation>

<operation id="4811" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.2.4:1 %br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i102.2.case.0982, void %V32.i.i25.i.i102.2.case.1983

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4812" st_id="55" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:32 %mul_ln54_214 = mul i24 %sext_ln54_220, i24 %sext_ln36_52

]]></Node>
<StgValue><ssdm name="mul_ln54_214"/></StgValue>
</operation>

<operation id="4813" st_id="55" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:22 %mul_ln54_221 = mul i24 %sext_ln54_122, i24 %sext_ln36_59

]]></Node>
<StgValue><ssdm name="mul_ln54_221"/></StgValue>
</operation>

<operation id="4814" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4135" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit990:24 %shl_ln54_195 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_480, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_195"/></StgValue>
</operation>

<operation id="4815" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:25 %sext_ln54_317 = sext i24 %mul_ln54_221

]]></Node>
<StgValue><ssdm name="sext_ln54_317"/></StgValue>
</operation>

<operation id="4816" st_id="55" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit990:26 %add_ln54_201 = add i25 %shl_ln54_195, i25 %sext_ln54_317

]]></Node>
<StgValue><ssdm name="add_ln54_201"/></StgValue>
</operation>

<operation id="4817" st_id="55" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:12 %mul_ln54_228 = mul i24 %sext_ln54_136, i24 %sext_ln36_66

]]></Node>
<StgValue><ssdm name="mul_ln54_228"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="4818" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:721 %sext_ln36_69 = sext i12 %select_ln36_71

]]></Node>
<StgValue><ssdm name="sext_ln36_69"/></StgValue>
</operation>

<operation id="4819" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1087 %add_ln54_269 = add i11 %mul_ln39, i11 %zext_ln54_45

]]></Node>
<StgValue><ssdm name="add_ln54_269"/></StgValue>
</operation>

<operation id="4820" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1088 %zext_ln54_54 = zext i11 %add_ln54_269

]]></Node>
<StgValue><ssdm name="zext_ln54_54"/></StgValue>
</operation>

<operation id="4821" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1089 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_475 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_54

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_475"/></StgValue>
</operation>

<operation id="4822" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1098 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_484 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_54

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_484"/></StgValue>
</operation>

<operation id="4823" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1107 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_493 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_54

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_493"/></StgValue>
</operation>

<operation id="4824" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="0"/>
<literal name="icmp_ln57_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.01047:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4825" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="0"/>
<literal name="icmp_ln57_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.01047:1 %br_ln57 = br void %V32.i.i25.i.i102.exit1046

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4826" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="1"/>
<literal name="icmp_ln57_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.11048:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4827" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="1"/>
<literal name="icmp_ln57_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.11048:1 %br_ln57 = br void %V32.i.i25.i.i102.exit1046

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4828" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit682:68 %shl_ln54_53 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_318, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_53"/></StgValue>
</operation>

<operation id="4829" st_id="56" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:74 %mul_ln54_61 = mul i24 %sext_ln54_122, i24 %sext_ln36_61

]]></Node>
<StgValue><ssdm name="mul_ln54_61"/></StgValue>
</operation>

<operation id="4830" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:75 %sext_ln54_123 = sext i24 %mul_ln54_61

]]></Node>
<StgValue><ssdm name="sext_ln54_123"/></StgValue>
</operation>

<operation id="4831" st_id="56" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit682:76 %add_ln54_59 = add i25 %shl_ln54_53, i25 %sext_ln54_123

]]></Node>
<StgValue><ssdm name="add_ln54_59"/></StgValue>
</operation>

<operation id="4832" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:77 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_203 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_593

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_203"/></StgValue>
</operation>

<operation id="4833" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:78 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_204 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_602

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_204"/></StgValue>
</operation>

<operation id="4834" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit682:79 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_205 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_611

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_205"/></StgValue>
</operation>

<operation id="4835" st_id="56" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit682:80 %tmp_217 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_203, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_204, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_205, i2 %trunc_ln54_7

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="4836" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit682:81 %sext_ln54_124 = sext i12 %tmp_217

]]></Node>
<StgValue><ssdm name="sext_ln54_124"/></StgValue>
</operation>

<operation id="4837" st_id="56" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit739:46 %add_ln54_64 = add i25 %shl_ln54_58, i25 %sext_ln54_135

]]></Node>
<StgValue><ssdm name="add_ln54_64"/></StgValue>
</operation>

<operation id="4838" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit739:47 %tmp_325 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_64, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="4839" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit739:48 %shl_ln54_59 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_325, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_59"/></StgValue>
</operation>

<operation id="4840" st_id="56" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:54 %mul_ln54_68 = mul i24 %sext_ln54_136, i24 %sext_ln36_68

]]></Node>
<StgValue><ssdm name="mul_ln54_68"/></StgValue>
</operation>

<operation id="4841" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:55 %sext_ln54_137 = sext i24 %mul_ln54_68

]]></Node>
<StgValue><ssdm name="sext_ln54_137"/></StgValue>
</operation>

<operation id="4842" st_id="56" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit739:56 %add_ln54_65 = add i25 %shl_ln54_59, i25 %sext_ln54_137

]]></Node>
<StgValue><ssdm name="add_ln54_65"/></StgValue>
</operation>

<operation id="4843" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:59 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_170 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_534

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_170"/></StgValue>
</operation>

<operation id="4844" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:60 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_171 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_543

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_171"/></StgValue>
</operation>

<operation id="4845" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:61 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_172 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_552

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_172"/></StgValue>
</operation>

<operation id="4846" st_id="56" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit739:62 %tmp_224 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_170, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_171, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_172, i2 %trunc_ln54_2

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="4847" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit739:63 %sext_ln54_138 = sext i12 %tmp_224

]]></Node>
<StgValue><ssdm name="sext_ln54_138"/></StgValue>
</operation>

<operation id="4848" st_id="56" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:64 %mul_ln54_69 = mul i24 %sext_ln54_138, i24 %sext_ln36_69

]]></Node>
<StgValue><ssdm name="mul_ln54_69"/></StgValue>
</operation>

<operation id="4849" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_137 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_475

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_137"/></StgValue>
</operation>

<operation id="4850" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:40 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_138 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_484

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_138"/></StgValue>
</operation>

<operation id="4851" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:41 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_139 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_493

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_139"/></StgValue>
</operation>

<operation id="4852" st_id="56" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:42 %mul_ln54_134 = mul i24 %sext_ln54_220, i24 %sext_ln36_53

]]></Node>
<StgValue><ssdm name="mul_ln54_134"/></StgValue>
</operation>

<operation id="4853" st_id="56" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit908:31 %add_ln54_130 = add i25 %shl_ln54_124, i25 %sext_ln54_228

]]></Node>
<StgValue><ssdm name="add_ln54_130"/></StgValue>
</operation>

<operation id="4854" st_id="56" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:32 %mul_ln54_142 = mul i24 %sext_ln54_124, i24 %sext_ln36_61

]]></Node>
<StgValue><ssdm name="mul_ln54_142"/></StgValue>
</operation>

<operation id="4855" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit908:33 %tmp_400 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_130, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="4856" st_id="56" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:17 %mul_ln54_148 = mul i24 %sext_ln54_136, i24 %sext_ln36_67

]]></Node>
<StgValue><ssdm name="mul_ln54_148"/></StgValue>
</operation>

<operation id="4857" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit917:19 %shl_ln54_130 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_406, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_130"/></StgValue>
</operation>

<operation id="4858" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:20 %sext_ln54_236 = sext i24 %mul_ln54_148

]]></Node>
<StgValue><ssdm name="sext_ln54_236"/></StgValue>
</operation>

<operation id="4859" st_id="56" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit917:21 %add_ln54_136 = add i25 %shl_ln54_130, i25 %sext_ln54_236

]]></Node>
<StgValue><ssdm name="add_ln54_136"/></StgValue>
</operation>

<operation id="4860" st_id="56" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:22 %mul_ln54_149 = mul i24 %sext_ln54_138, i24 %sext_ln36_68

]]></Node>
<StgValue><ssdm name="mul_ln54_149"/></StgValue>
</operation>

<operation id="4861" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end.i.i.1.8:56 %add_ln54_320 = add i11 %mul_ln54_248, i11 %zext_ln54_111

]]></Node>
<StgValue><ssdm name="add_ln54_320"/></StgValue>
</operation>

<operation id="4862" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="64" op_0_bw="11">
<![CDATA[
if.end.i.i.1.8:57 %zext_ln54_117 = zext i11 %add_ln54_320

]]></Node>
<StgValue><ssdm name="zext_ln54_117"/></StgValue>
</operation>

<operation id="4863" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:58 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_42 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_117

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_42"/></StgValue>
</operation>

<operation id="4864" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:73 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_51 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_117

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_51"/></StgValue>
</operation>

<operation id="4865" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:82 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_60 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_117

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_60"/></StgValue>
</operation>

<operation id="4866" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4032" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.0982:0 %store_ln57 = store i16 %add_ln57_22, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4867" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4033" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.0982:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit981

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4868" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4035" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.1983:0 %store_ln57 = store i16 %add_ln57_22, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4869" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4036" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.1983:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit981

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4870" st_id="56" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:32 %mul_ln54_214 = mul i24 %sext_ln54_220, i24 %sext_ln36_52

]]></Node>
<StgValue><ssdm name="mul_ln54_214"/></StgValue>
</operation>

<operation id="4871" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4075" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit981:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_22 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_42

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_22"/></StgValue>
</operation>

<operation id="4872" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit981:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_23 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_51

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_23"/></StgValue>
</operation>

<operation id="4873" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit981:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_24 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_60

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_24"/></StgValue>
</operation>

<operation id="4874" st_id="56" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit990:26 %add_ln54_201 = add i25 %shl_ln54_195, i25 %sext_ln54_317

]]></Node>
<StgValue><ssdm name="add_ln54_201"/></StgValue>
</operation>

<operation id="4875" st_id="56" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:27 %mul_ln54_222 = mul i24 %sext_ln54_124, i24 %sext_ln36_60

]]></Node>
<StgValue><ssdm name="mul_ln54_222"/></StgValue>
</operation>

<operation id="4876" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit990:28 %tmp_481 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_201, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="4877" st_id="56" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:12 %mul_ln54_228 = mul i24 %sext_ln54_136, i24 %sext_ln36_66

]]></Node>
<StgValue><ssdm name="mul_ln54_228"/></StgValue>
</operation>

<operation id="4878" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4198" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit999:14 %shl_ln54_201 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_487, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_201"/></StgValue>
</operation>

<operation id="4879" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:15 %sext_ln54_325 = sext i24 %mul_ln54_228

]]></Node>
<StgValue><ssdm name="sext_ln54_325"/></StgValue>
</operation>

<operation id="4880" st_id="56" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit999:16 %add_ln54_207 = add i25 %shl_ln54_201, i25 %sext_ln54_325

]]></Node>
<StgValue><ssdm name="add_ln54_207"/></StgValue>
</operation>

<operation id="4881" st_id="56" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:17 %mul_ln54_229 = mul i24 %sext_ln54_138, i24 %sext_ln36_67

]]></Node>
<StgValue><ssdm name="mul_ln54_229"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="4882" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:707 %sext_ln36_62 = sext i12 %select_ln36_64

]]></Node>
<StgValue><ssdm name="sext_ln36_62"/></StgValue>
</operation>

<operation id="4883" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:827 %add_ln54_233 = add i11 %mul_ln39, i11 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54_233"/></StgValue>
</operation>

<operation id="4884" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:828 %zext_ln54_11 = zext i11 %add_ln54_233

]]></Node>
<StgValue><ssdm name="zext_ln54_11"/></StgValue>
</operation>

<operation id="4885" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:829 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_349 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_11

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_349"/></StgValue>
</operation>

<operation id="4886" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:838 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_358 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_11

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_358"/></StgValue>
</operation>

<operation id="4887" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:847 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_367 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_11

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_367"/></StgValue>
</operation>

<operation id="4888" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1267 %add_ln54_295 = add i11 %mul_ln54_250, i11 %zext_ln54_78

]]></Node>
<StgValue><ssdm name="add_ln54_295"/></StgValue>
</operation>

<operation id="4889" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1268 %zext_ln54_86 = zext i11 %add_ln54_295

]]></Node>
<StgValue><ssdm name="zext_ln54_86"/></StgValue>
</operation>

<operation id="4890" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1269 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_564 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_86

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_564"/></StgValue>
</operation>

<operation id="4891" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1280 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_573 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_86

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_573"/></StgValue>
</operation>

<operation id="4892" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1289 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_582 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_86

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_582"/></StgValue>
</operation>

<operation id="4893" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.0683:0 %store_ln57 = store i16 %add_ln57_5, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4894" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.0683:1 %br_ln57 = br void %V32.i.i25.i.i102.exit682

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4895" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.1684:0 %store_ln57 = store i16 %add_ln57_5, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4896" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.1684:1 %br_ln57 = br void %V32.i.i25.i.i102.exit682

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4897" st_id="57" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit682:76 %add_ln54_59 = add i25 %shl_ln54_53, i25 %sext_ln54_123

]]></Node>
<StgValue><ssdm name="add_ln54_59"/></StgValue>
</operation>

<operation id="4898" st_id="57" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:82 %mul_ln54_62 = mul i24 %sext_ln54_124, i24 %sext_ln36_62

]]></Node>
<StgValue><ssdm name="mul_ln54_62"/></StgValue>
</operation>

<operation id="4899" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit682:83 %tmp_319 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_59, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="4900" st_id="57" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit739:56 %add_ln54_65 = add i25 %shl_ln54_59, i25 %sext_ln54_137

]]></Node>
<StgValue><ssdm name="add_ln54_65"/></StgValue>
</operation>

<operation id="4901" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit739:57 %tmp_326 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_65, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="4902" st_id="57" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:64 %mul_ln54_69 = mul i24 %sext_ln54_138, i24 %sext_ln36_69

]]></Node>
<StgValue><ssdm name="mul_ln54_69"/></StgValue>
</operation>

<operation id="4903" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:69 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_173 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_564

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_173"/></StgValue>
</operation>

<operation id="4904" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:70 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_174 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_573

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_174"/></StgValue>
</operation>

<operation id="4905" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:71 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_175 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_582

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_175"/></StgValue>
</operation>

<operation id="4906" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:0 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_125 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_349

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_125"/></StgValue>
</operation>

<operation id="4907" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:1 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_126 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_358

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_126"/></StgValue>
</operation>

<operation id="4908" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:2 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_127 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_367

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_127"/></StgValue>
</operation>

<operation id="4909" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_137 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_475

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_137"/></StgValue>
</operation>

<operation id="4910" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:40 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_138 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_484

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_138"/></StgValue>
</operation>

<operation id="4911" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:41 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_139 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_493

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_139"/></StgValue>
</operation>

<operation id="4912" st_id="57" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit796:42 %tmp_231 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_137, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_138, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_139, i2 %trunc_ln54_8

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="4913" st_id="57" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:42 %mul_ln54_134 = mul i24 %sext_ln54_220, i24 %sext_ln36_53

]]></Node>
<StgValue><ssdm name="mul_ln54_134"/></StgValue>
</operation>

<operation id="4914" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit899:44 %shl_ln54_118 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_392, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_118"/></StgValue>
</operation>

<operation id="4915" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit899:45 %sext_ln54_221 = sext i24 %mul_ln54_134

]]></Node>
<StgValue><ssdm name="sext_ln54_221"/></StgValue>
</operation>

<operation id="4916" st_id="57" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit899:46 %add_ln54_124 = add i25 %shl_ln54_118, i25 %sext_ln54_221

]]></Node>
<StgValue><ssdm name="add_ln54_124"/></StgValue>
</operation>

<operation id="4917" st_id="57" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:32 %mul_ln54_142 = mul i24 %sext_ln54_124, i24 %sext_ln36_61

]]></Node>
<StgValue><ssdm name="mul_ln54_142"/></StgValue>
</operation>

<operation id="4918" st_id="57" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit917:21 %add_ln54_136 = add i25 %shl_ln54_130, i25 %sext_ln54_236

]]></Node>
<StgValue><ssdm name="add_ln54_136"/></StgValue>
</operation>

<operation id="4919" st_id="57" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:22 %mul_ln54_149 = mul i24 %sext_ln54_138, i24 %sext_ln36_68

]]></Node>
<StgValue><ssdm name="mul_ln54_149"/></StgValue>
</operation>

<operation id="4920" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit917:23 %tmp_407 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_136, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="4921" st_id="57" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:32 %mul_ln54_214 = mul i24 %sext_ln54_220, i24 %sext_ln36_52

]]></Node>
<StgValue><ssdm name="mul_ln54_214"/></StgValue>
</operation>

<operation id="4922" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit981:34 %shl_ln54_189 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_473, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_189"/></StgValue>
</operation>

<operation id="4923" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:35 %sext_ln54_309 = sext i24 %mul_ln54_214

]]></Node>
<StgValue><ssdm name="sext_ln54_309"/></StgValue>
</operation>

<operation id="4924" st_id="57" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit981:36 %add_ln54_195 = add i25 %shl_ln54_189, i25 %sext_ln54_309

]]></Node>
<StgValue><ssdm name="add_ln54_195"/></StgValue>
</operation>

<operation id="4925" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4075" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit981:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_22 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_42

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_22"/></StgValue>
</operation>

<operation id="4926" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit981:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_23 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_51

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_23"/></StgValue>
</operation>

<operation id="4927" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit981:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_24 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_60

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_24"/></StgValue>
</operation>

<operation id="4928" st_id="57" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4078" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.2.exit981:40 %tmp_252 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_22, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_23, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_24, i2 %trunc_ln54_3

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="4929" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4079" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.2.exit981:41 %sext_ln54_310 = sext i12 %tmp_252

]]></Node>
<StgValue><ssdm name="sext_ln54_310"/></StgValue>
</operation>

<operation id="4930" st_id="57" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:42 %mul_ln54_215 = mul i24 %sext_ln54_310, i24 %sext_ln36_53

]]></Node>
<StgValue><ssdm name="mul_ln54_215"/></StgValue>
</operation>

<operation id="4931" st_id="57" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:27 %mul_ln54_222 = mul i24 %sext_ln54_124, i24 %sext_ln36_60

]]></Node>
<StgValue><ssdm name="mul_ln54_222"/></StgValue>
</operation>

<operation id="4932" st_id="57" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit999:16 %add_ln54_207 = add i25 %shl_ln54_201, i25 %sext_ln54_325

]]></Node>
<StgValue><ssdm name="add_ln54_207"/></StgValue>
</operation>

<operation id="4933" st_id="57" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:17 %mul_ln54_229 = mul i24 %sext_ln54_138, i24 %sext_ln36_67

]]></Node>
<StgValue><ssdm name="mul_ln54_229"/></StgValue>
</operation>

<operation id="4934" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4202" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit999:18 %tmp_488 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_207, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="4935" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:723 %sext_ln36_70 = sext i12 %select_ln36_72

]]></Node>
<StgValue><ssdm name="sext_ln36_70"/></StgValue>
</operation>

<operation id="4936" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1148 %add_ln54_278 = add i11 %mul_ln39, i11 %zext_ln54_56

]]></Node>
<StgValue><ssdm name="add_ln54_278"/></StgValue>
</operation>

<operation id="4937" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1149 %zext_ln54_65 = zext i11 %add_ln54_278

]]></Node>
<StgValue><ssdm name="zext_ln54_65"/></StgValue>
</operation>

<operation id="4938" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1150 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_505 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_65

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_505"/></StgValue>
</operation>

<operation id="4939" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1159 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_514 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_65

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_514"/></StgValue>
</operation>

<operation id="4940" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1168 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_523 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_65

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_523"/></StgValue>
</operation>

<operation id="4941" st_id="58" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:82 %mul_ln54_62 = mul i24 %sext_ln54_124, i24 %sext_ln36_62

]]></Node>
<StgValue><ssdm name="mul_ln54_62"/></StgValue>
</operation>

<operation id="4942" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit739:58 %shl_ln54_60 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_326, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_60"/></StgValue>
</operation>

<operation id="4943" st_id="58" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:64 %mul_ln54_69 = mul i24 %sext_ln54_138, i24 %sext_ln36_69

]]></Node>
<StgValue><ssdm name="mul_ln54_69"/></StgValue>
</operation>

<operation id="4944" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:65 %sext_ln54_139 = sext i24 %mul_ln54_69

]]></Node>
<StgValue><ssdm name="sext_ln54_139"/></StgValue>
</operation>

<operation id="4945" st_id="58" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit739:66 %add_ln54_66 = add i25 %shl_ln54_60, i25 %sext_ln54_139

]]></Node>
<StgValue><ssdm name="add_ln54_66"/></StgValue>
</operation>

<operation id="4946" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:69 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_173 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_564

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_173"/></StgValue>
</operation>

<operation id="4947" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:70 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_174 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_573

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_174"/></StgValue>
</operation>

<operation id="4948" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:71 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_175 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_582

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_175"/></StgValue>
</operation>

<operation id="4949" st_id="58" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit739:72 %tmp_225 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_173, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_174, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_175, i2 %trunc_ln54_5

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="4950" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit739:73 %sext_ln54_140 = sext i12 %tmp_225

]]></Node>
<StgValue><ssdm name="sext_ln54_140"/></StgValue>
</operation>

<operation id="4951" st_id="58" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:74 %mul_ln54_70 = mul i24 %sext_ln54_140, i24 %sext_ln36_70

]]></Node>
<StgValue><ssdm name="mul_ln54_70"/></StgValue>
</operation>

<operation id="4952" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:0 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_125 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_349

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_125"/></StgValue>
</operation>

<operation id="4953" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:1 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_126 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_358

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_126"/></StgValue>
</operation>

<operation id="4954" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:2 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_127 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_367

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_127"/></StgValue>
</operation>

<operation id="4955" st_id="58" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit796:3 %tmp_227 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_125, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_126, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_127, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="4956" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:49 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_140 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_505

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_140"/></StgValue>
</operation>

<operation id="4957" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:50 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_141 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_514

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_141"/></StgValue>
</operation>

<operation id="4958" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:51 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_142 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_523

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_142"/></StgValue>
</operation>

<operation id="4959" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end.i.i.8:59 %add_ln54_312 = add i11 %mul_ln54_249, i11 %zext_ln54_100

]]></Node>
<StgValue><ssdm name="add_ln54_312"/></StgValue>
</operation>

<operation id="4960" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="64" op_0_bw="11">
<![CDATA[
if.end.i.i.8:60 %zext_ln54_107 = zext i11 %add_ln54_312

]]></Node>
<StgValue><ssdm name="zext_ln54_107"/></StgValue>
</operation>

<operation id="4961" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:61 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_99 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_107

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_99"/></StgValue>
</operation>

<operation id="4962" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:74 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_108 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_107

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_108"/></StgValue>
</operation>

<operation id="4963" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:83 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_117 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_107

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_117"/></StgValue>
</operation>

<operation id="4964" st_id="58" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit899:46 %add_ln54_124 = add i25 %shl_ln54_118, i25 %sext_ln54_221

]]></Node>
<StgValue><ssdm name="add_ln54_124"/></StgValue>
</operation>

<operation id="4965" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit899:47 %tmp_386 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_124, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="4966" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.1.exit899:48 %sext_ln57_28 = sext i16 %add_ln57_13

]]></Node>
<StgValue><ssdm name="sext_ln57_28"/></StgValue>
</operation>

<operation id="4967" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.1.exit899:49 %sext_ln57_29 = sext i16 %tmp_386

]]></Node>
<StgValue><ssdm name="sext_ln57_29"/></StgValue>
</operation>

<operation id="4968" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.1.exit899:50 %sub_ln57_14 = sub i17 0, i17 %sext_ln57_28

]]></Node>
<StgValue><ssdm name="sub_ln57_14"/></StgValue>
</operation>

<operation id="4969" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.1.exit899:51 %icmp_ln57_14 = icmp_eq  i17 %sext_ln57_29, i17 %sub_ln57_14

]]></Node>
<StgValue><ssdm name="icmp_ln57_14"/></StgValue>
</operation>

<operation id="4970" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.exit899:52 %br_ln57 = br i1 %icmp_ln57_14, void %if.end.i.i.1.5, void %if.then.i.i.1.5

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4971" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3381" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.1.5:0 %br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i102.1.case.01074, void %V32.i.i25.i.i102.1.case.11075

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4972" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="0"/>
<literal name="icmp_ln57_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3383" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.01074:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4973" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="0"/>
<literal name="icmp_ln57_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3384" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.01074:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit1073

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4974" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
<literal name="icmp_ln57_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3386" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.11075:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="4975" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
<literal name="icmp_ln57_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3387" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.11075:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit1073

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4976" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3389" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.exit1073:0 %br_ln57 = br void %if.end.i.i.1.5

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4977" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.1.5:0 %add_ln57_14 = add i16 %tmp_386, i16 %add_ln57_13

]]></Node>
<StgValue><ssdm name="add_ln57_14"/></StgValue>
</operation>

<operation id="4978" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.1.5:1 %br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i102.1.case.0909, void %V32.i.i25.i.i102.1.case.1910

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="4979" st_id="58" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:32 %mul_ln54_142 = mul i24 %sext_ln54_124, i24 %sext_ln36_61

]]></Node>
<StgValue><ssdm name="mul_ln54_142"/></StgValue>
</operation>

<operation id="4980" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit908:34 %shl_ln54_125 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_400, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_125"/></StgValue>
</operation>

<operation id="4981" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:35 %sext_ln54_229 = sext i24 %mul_ln54_142

]]></Node>
<StgValue><ssdm name="sext_ln54_229"/></StgValue>
</operation>

<operation id="4982" st_id="58" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit908:36 %add_ln54_131 = add i25 %shl_ln54_125, i25 %sext_ln54_229

]]></Node>
<StgValue><ssdm name="add_ln54_131"/></StgValue>
</operation>

<operation id="4983" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit908:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_75 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_99

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_75"/></StgValue>
</operation>

<operation id="4984" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit908:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_76 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_108

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_76"/></StgValue>
</operation>

<operation id="4985" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit908:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_77 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_117

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_77"/></StgValue>
</operation>

<operation id="4986" st_id="58" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:22 %mul_ln54_149 = mul i24 %sext_ln54_138, i24 %sext_ln36_68

]]></Node>
<StgValue><ssdm name="mul_ln54_149"/></StgValue>
</operation>

<operation id="4987" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit917:24 %shl_ln54_131 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_407, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_131"/></StgValue>
</operation>

<operation id="4988" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:25 %sext_ln54_237 = sext i24 %mul_ln54_149

]]></Node>
<StgValue><ssdm name="sext_ln54_237"/></StgValue>
</operation>

<operation id="4989" st_id="58" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit917:26 %add_ln54_137 = add i25 %shl_ln54_131, i25 %sext_ln54_237

]]></Node>
<StgValue><ssdm name="add_ln54_137"/></StgValue>
</operation>

<operation id="4990" st_id="58" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:27 %mul_ln54_150 = mul i24 %sext_ln54_140, i24 %sext_ln36_69

]]></Node>
<StgValue><ssdm name="mul_ln54_150"/></StgValue>
</operation>

<operation id="4991" st_id="58" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit981:36 %add_ln54_195 = add i25 %shl_ln54_189, i25 %sext_ln54_309

]]></Node>
<StgValue><ssdm name="add_ln54_195"/></StgValue>
</operation>

<operation id="4992" st_id="58" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:42 %mul_ln54_215 = mul i24 %sext_ln54_310, i24 %sext_ln36_53

]]></Node>
<StgValue><ssdm name="mul_ln54_215"/></StgValue>
</operation>

<operation id="4993" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4081" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit981:43 %tmp_475 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_195, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="4994" st_id="58" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:27 %mul_ln54_222 = mul i24 %sext_ln54_124, i24 %sext_ln36_60

]]></Node>
<StgValue><ssdm name="mul_ln54_222"/></StgValue>
</operation>

<operation id="4995" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit990:29 %shl_ln54_196 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_481, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_196"/></StgValue>
</operation>

<operation id="4996" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4141" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:30 %sext_ln54_318 = sext i24 %mul_ln54_222

]]></Node>
<StgValue><ssdm name="sext_ln54_318"/></StgValue>
</operation>

<operation id="4997" st_id="58" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit990:31 %add_ln54_202 = add i25 %shl_ln54_196, i25 %sext_ln54_318

]]></Node>
<StgValue><ssdm name="add_ln54_202"/></StgValue>
</operation>

<operation id="4998" st_id="58" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:17 %mul_ln54_229 = mul i24 %sext_ln54_138, i24 %sext_ln36_67

]]></Node>
<StgValue><ssdm name="mul_ln54_229"/></StgValue>
</operation>

<operation id="4999" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit999:19 %shl_ln54_202 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_488, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_202"/></StgValue>
</operation>

<operation id="5000" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4204" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:20 %sext_ln54_326 = sext i24 %mul_ln54_229

]]></Node>
<StgValue><ssdm name="sext_ln54_326"/></StgValue>
</operation>

<operation id="5001" st_id="58" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit999:21 %add_ln54_208 = add i25 %shl_ln54_202, i25 %sext_ln54_326

]]></Node>
<StgValue><ssdm name="add_ln54_208"/></StgValue>
</operation>

<operation id="5002" st_id="58" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:22 %mul_ln54_230 = mul i24 %sext_ln54_140, i24 %sext_ln36_68

]]></Node>
<StgValue><ssdm name="mul_ln54_230"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="5003" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1209 %add_ln54_287 = add i11 %mul_ln39, i11 %zext_ln54_67

]]></Node>
<StgValue><ssdm name="add_ln54_287"/></StgValue>
</operation>

<operation id="5004" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1210 %zext_ln54_76 = zext i11 %add_ln54_287

]]></Node>
<StgValue><ssdm name="zext_ln54_76"/></StgValue>
</operation>

<operation id="5005" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1211 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_535 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_76

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_535"/></StgValue>
</operation>

<operation id="5006" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1220 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_544 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_76

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_544"/></StgValue>
</operation>

<operation id="5007" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1229 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_553 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_76

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_553"/></StgValue>
</operation>

<operation id="5008" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1328 %add_ln54_304 = add i11 %mul_ln54_250, i11 %zext_ln54_89

]]></Node>
<StgValue><ssdm name="add_ln54_304"/></StgValue>
</operation>

<operation id="5009" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1329 %zext_ln54_97 = zext i11 %add_ln54_304

]]></Node>
<StgValue><ssdm name="zext_ln54_97"/></StgValue>
</operation>

<operation id="5010" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1330 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_594 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_97

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_594"/></StgValue>
</operation>

<operation id="5011" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1341 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_603 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_97

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_603"/></StgValue>
</operation>

<operation id="5012" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1350 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_612 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_97

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_612"/></StgValue>
</operation>

<operation id="5013" st_id="59" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:82 %mul_ln54_62 = mul i24 %sext_ln54_124, i24 %sext_ln36_62

]]></Node>
<StgValue><ssdm name="mul_ln54_62"/></StgValue>
</operation>

<operation id="5014" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit682:84 %shl_ln54_54 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_319, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_54"/></StgValue>
</operation>

<operation id="5015" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit682:85 %sext_ln54_125 = sext i24 %mul_ln54_62

]]></Node>
<StgValue><ssdm name="sext_ln54_125"/></StgValue>
</operation>

<operation id="5016" st_id="59" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit682:86 %add_ln54_60 = add i25 %shl_ln54_54, i25 %sext_ln54_125

]]></Node>
<StgValue><ssdm name="add_ln54_60"/></StgValue>
</operation>

<operation id="5017" st_id="59" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit739:66 %add_ln54_66 = add i25 %shl_ln54_60, i25 %sext_ln54_139

]]></Node>
<StgValue><ssdm name="add_ln54_66"/></StgValue>
</operation>

<operation id="5018" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit739:67 %tmp_327 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_66, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="5019" st_id="59" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:74 %mul_ln54_70 = mul i24 %sext_ln54_140, i24 %sext_ln36_70

]]></Node>
<StgValue><ssdm name="mul_ln54_70"/></StgValue>
</operation>

<operation id="5020" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:77 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_176 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_594

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_176"/></StgValue>
</operation>

<operation id="5021" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:78 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_177 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_603

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_177"/></StgValue>
</operation>

<operation id="5022" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:79 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_178 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_612

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_178"/></StgValue>
</operation>

<operation id="5023" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:49 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_140 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_505

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_140"/></StgValue>
</operation>

<operation id="5024" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:50 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_141 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_514

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_141"/></StgValue>
</operation>

<operation id="5025" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:51 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_142 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_523

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_142"/></StgValue>
</operation>

<operation id="5026" st_id="59" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit796:52 %tmp_232 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_140, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_141, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_142, i2 %trunc_ln54_s

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="5027" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:59 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_143 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_535

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_143"/></StgValue>
</operation>

<operation id="5028" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:60 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_144 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_544

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_144"/></StgValue>
</operation>

<operation id="5029" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:61 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_145 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_553

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_145"/></StgValue>
</operation>

<operation id="5030" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.0909:0 %store_ln57 = store i16 %add_ln57_14, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5031" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3395" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.0909:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit908

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5032" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3397" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.1910:0 %store_ln57 = store i16 %add_ln57_14, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5033" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.1910:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit908

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5034" st_id="59" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit908:36 %add_ln54_131 = add i25 %shl_ln54_125, i25 %sext_ln54_229

]]></Node>
<StgValue><ssdm name="add_ln54_131"/></StgValue>
</operation>

<operation id="5035" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit908:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_75 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_99

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_75"/></StgValue>
</operation>

<operation id="5036" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit908:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_76 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_108

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_76"/></StgValue>
</operation>

<operation id="5037" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit908:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_77 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_117

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_77"/></StgValue>
</operation>

<operation id="5038" st_id="59" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.1.exit908:40 %tmp_243 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_75, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_76, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_77, i2 %trunc_ln54_9

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="5039" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.1.exit908:41 %sext_ln54_230 = sext i12 %tmp_243

]]></Node>
<StgValue><ssdm name="sext_ln54_230"/></StgValue>
</operation>

<operation id="5040" st_id="59" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:42 %mul_ln54_143 = mul i24 %sext_ln54_230, i24 %sext_ln36_62

]]></Node>
<StgValue><ssdm name="mul_ln54_143"/></StgValue>
</operation>

<operation id="5041" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit908:43 %tmp_401 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_131, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="5042" st_id="59" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit917:26 %add_ln54_137 = add i25 %shl_ln54_131, i25 %sext_ln54_237

]]></Node>
<StgValue><ssdm name="add_ln54_137"/></StgValue>
</operation>

<operation id="5043" st_id="59" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:27 %mul_ln54_150 = mul i24 %sext_ln54_140, i24 %sext_ln36_69

]]></Node>
<StgValue><ssdm name="mul_ln54_150"/></StgValue>
</operation>

<operation id="5044" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit917:28 %tmp_408 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_137, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="5045" st_id="59" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:42 %mul_ln54_215 = mul i24 %sext_ln54_310, i24 %sext_ln36_53

]]></Node>
<StgValue><ssdm name="mul_ln54_215"/></StgValue>
</operation>

<operation id="5046" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4082" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit981:44 %shl_ln54_190 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_475, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_190"/></StgValue>
</operation>

<operation id="5047" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit981:45 %sext_ln54_311 = sext i24 %mul_ln54_215

]]></Node>
<StgValue><ssdm name="sext_ln54_311"/></StgValue>
</operation>

<operation id="5048" st_id="59" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4084" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit981:46 %add_ln54_196 = add i25 %shl_ln54_190, i25 %sext_ln54_311

]]></Node>
<StgValue><ssdm name="add_ln54_196"/></StgValue>
</operation>

<operation id="5049" st_id="59" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit990:31 %add_ln54_202 = add i25 %shl_ln54_196, i25 %sext_ln54_318

]]></Node>
<StgValue><ssdm name="add_ln54_202"/></StgValue>
</operation>

<operation id="5050" st_id="59" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:32 %mul_ln54_223 = mul i24 %sext_ln54_230, i24 %sext_ln36_61

]]></Node>
<StgValue><ssdm name="mul_ln54_223"/></StgValue>
</operation>

<operation id="5051" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4144" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit990:33 %tmp_483 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_202, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="5052" st_id="59" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit999:21 %add_ln54_208 = add i25 %shl_ln54_202, i25 %sext_ln54_326

]]></Node>
<StgValue><ssdm name="add_ln54_208"/></StgValue>
</operation>

<operation id="5053" st_id="59" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:22 %mul_ln54_230 = mul i24 %sext_ln54_140, i24 %sext_ln36_68

]]></Node>
<StgValue><ssdm name="mul_ln54_230"/></StgValue>
</operation>

<operation id="5054" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4207" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit999:23 %tmp_489 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_208, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="5055" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:725 %sext_ln36_71 = sext i12 %select_ln36_73

]]></Node>
<StgValue><ssdm name="sext_ln36_71"/></StgValue>
</operation>

<operation id="5056" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1270 %add_ln54_296 = add i11 %mul_ln39, i11 %zext_ln54_78

]]></Node>
<StgValue><ssdm name="add_ln54_296"/></StgValue>
</operation>

<operation id="5057" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1271 %zext_ln54_87 = zext i11 %add_ln54_296

]]></Node>
<StgValue><ssdm name="zext_ln54_87"/></StgValue>
</operation>

<operation id="5058" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1272 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_565 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_87

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_565"/></StgValue>
</operation>

<operation id="5059" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1281 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_574 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_87

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_574"/></StgValue>
</operation>

<operation id="5060" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1290 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_583 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_87

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_583"/></StgValue>
</operation>

<operation id="5061" st_id="60" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit682:86 %add_ln54_60 = add i25 %shl_ln54_54, i25 %sext_ln54_125

]]></Node>
<StgValue><ssdm name="add_ln54_60"/></StgValue>
</operation>

<operation id="5062" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit682:87 %tmp_320 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_60, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="5063" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.exit682:88 %sext_ln57_12 = sext i16 %add_ln57_5

]]></Node>
<StgValue><ssdm name="sext_ln57_12"/></StgValue>
</operation>

<operation id="5064" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.exit682:89 %sext_ln57_13 = sext i16 %tmp_320

]]></Node>
<StgValue><ssdm name="sext_ln57_13"/></StgValue>
</operation>

<operation id="5065" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.exit682:90 %sub_ln57_6 = sub i17 0, i17 %sext_ln57_12

]]></Node>
<StgValue><ssdm name="sub_ln57_6"/></StgValue>
</operation>

<operation id="5066" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.exit682:91 %icmp_ln57_6 = icmp_eq  i17 %sext_ln57_13, i17 %sub_ln57_6

]]></Node>
<StgValue><ssdm name="icmp_ln57_6"/></StgValue>
</operation>

<operation id="5067" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.exit682:92 %br_ln57 = br i1 %icmp_ln57_6, void %if.end.i.i.6, void %if.then.i.i.6

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5068" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.6:0 %br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i102.case.01044, void %V32.i.i25.i.i102.case.11045

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5069" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="0"/>
<literal name="icmp_ln57_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.01044:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5070" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="0"/>
<literal name="icmp_ln57_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.01044:1 %br_ln57 = br void %V32.i.i25.i.i102.exit1043

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5071" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="1"/>
<literal name="icmp_ln57_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.11045:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5072" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="1"/>
<literal name="icmp_ln57_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.11045:1 %br_ln57 = br void %V32.i.i25.i.i102.exit1043

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5073" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.exit1043:0 %br_ln57 = br void %if.end.i.i.6

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5074" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.6:0 %add_ln57_6 = add i16 %tmp_320, i16 %add_ln57_5

]]></Node>
<StgValue><ssdm name="add_ln57_6"/></StgValue>
</operation>

<operation id="5075" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.6:1 %br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i102.case.0740, void %V32.i.i25.i.i102.case.1741

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5076" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit739:68 %shl_ln54_61 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_327, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_61"/></StgValue>
</operation>

<operation id="5077" st_id="60" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:74 %mul_ln54_70 = mul i24 %sext_ln54_140, i24 %sext_ln36_70

]]></Node>
<StgValue><ssdm name="mul_ln54_70"/></StgValue>
</operation>

<operation id="5078" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:75 %sext_ln54_141 = sext i24 %mul_ln54_70

]]></Node>
<StgValue><ssdm name="sext_ln54_141"/></StgValue>
</operation>

<operation id="5079" st_id="60" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit739:76 %add_ln54_67 = add i25 %shl_ln54_61, i25 %sext_ln54_141

]]></Node>
<StgValue><ssdm name="add_ln54_67"/></StgValue>
</operation>

<operation id="5080" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:77 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_176 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_594

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_176"/></StgValue>
</operation>

<operation id="5081" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:78 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_177 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_603

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_177"/></StgValue>
</operation>

<operation id="5082" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit739:79 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_178 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_612

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_178"/></StgValue>
</operation>

<operation id="5083" st_id="60" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit739:80 %tmp_226 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_176, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_177, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_178, i2 %trunc_ln54_7

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="5084" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit739:81 %sext_ln54_142 = sext i12 %tmp_226

]]></Node>
<StgValue><ssdm name="sext_ln54_142"/></StgValue>
</operation>

<operation id="5085" st_id="60" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:82 %mul_ln54_71 = mul i24 %sext_ln54_142, i24 %sext_ln36_71

]]></Node>
<StgValue><ssdm name="mul_ln54_71"/></StgValue>
</operation>

<operation id="5086" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:59 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_143 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_535

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_143"/></StgValue>
</operation>

<operation id="5087" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:60 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_144 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_544

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_144"/></StgValue>
</operation>

<operation id="5088" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:61 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_145 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_553

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_145"/></StgValue>
</operation>

<operation id="5089" st_id="60" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit796:62 %tmp_233 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_143, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_144, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_145, i2 %trunc_ln54_2

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="5090" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:69 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_146 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_565

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_146"/></StgValue>
</operation>

<operation id="5091" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:70 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_147 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_574

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_147"/></StgValue>
</operation>

<operation id="5092" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:71 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_148 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_583

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_148"/></StgValue>
</operation>

<operation id="5093" st_id="60" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:42 %mul_ln54_143 = mul i24 %sext_ln54_230, i24 %sext_ln36_62

]]></Node>
<StgValue><ssdm name="mul_ln54_143"/></StgValue>
</operation>

<operation id="5094" st_id="60" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:27 %mul_ln54_150 = mul i24 %sext_ln54_140, i24 %sext_ln36_69

]]></Node>
<StgValue><ssdm name="mul_ln54_150"/></StgValue>
</operation>

<operation id="5095" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit917:29 %shl_ln54_132 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_408, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_132"/></StgValue>
</operation>

<operation id="5096" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:30 %sext_ln54_238 = sext i24 %mul_ln54_150

]]></Node>
<StgValue><ssdm name="sext_ln54_238"/></StgValue>
</operation>

<operation id="5097" st_id="60" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit917:31 %add_ln54_138 = add i25 %shl_ln54_132, i25 %sext_ln54_238

]]></Node>
<StgValue><ssdm name="add_ln54_138"/></StgValue>
</operation>

<operation id="5098" st_id="60" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:32 %mul_ln54_151 = mul i24 %sext_ln54_142, i24 %sext_ln36_70

]]></Node>
<StgValue><ssdm name="mul_ln54_151"/></StgValue>
</operation>

<operation id="5099" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end.i.i.1.8:59 %add_ln54_321 = add i11 %mul_ln54_249, i11 %zext_ln54_111

]]></Node>
<StgValue><ssdm name="add_ln54_321"/></StgValue>
</operation>

<operation id="5100" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="64" op_0_bw="11">
<![CDATA[
if.end.i.i.1.8:60 %zext_ln54_118 = zext i11 %add_ln54_321

]]></Node>
<StgValue><ssdm name="zext_ln54_118"/></StgValue>
</operation>

<operation id="5101" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:61 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_43 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_118

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_43"/></StgValue>
</operation>

<operation id="5102" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:74 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_52 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_118

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_52"/></StgValue>
</operation>

<operation id="5103" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:83 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_61 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_118

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_61"/></StgValue>
</operation>

<operation id="5104" st_id="60" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4084" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit981:46 %add_ln54_196 = add i25 %shl_ln54_190, i25 %sext_ln54_311

]]></Node>
<StgValue><ssdm name="add_ln54_196"/></StgValue>
</operation>

<operation id="5105" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4085" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit981:47 %tmp_458 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_196, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="5106" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.2.exit981:48 %sext_ln57_46 = sext i16 %add_ln57_22

]]></Node>
<StgValue><ssdm name="sext_ln57_46"/></StgValue>
</operation>

<operation id="5107" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.2.exit981:49 %sext_ln57_47 = sext i16 %tmp_458

]]></Node>
<StgValue><ssdm name="sext_ln57_47"/></StgValue>
</operation>

<operation id="5108" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4088" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.2.exit981:50 %sub_ln57_23 = sub i17 0, i17 %sext_ln57_46

]]></Node>
<StgValue><ssdm name="sub_ln57_23"/></StgValue>
</operation>

<operation id="5109" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.2.exit981:51 %icmp_ln57_23 = icmp_eq  i17 %sext_ln57_47, i17 %sub_ln57_23

]]></Node>
<StgValue><ssdm name="icmp_ln57_23"/></StgValue>
</operation>

<operation id="5110" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4090" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.exit981:52 %br_ln57 = br i1 %icmp_ln57_23, void %if.end.i.i.2.5, void %if.then.i.i.2.5

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5111" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4092" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.2.5:0 %br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i102.2.case.01101, void %V32.i.i25.i.i102.2.case.11102

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5112" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="0"/>
<literal name="icmp_ln57_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4094" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.01101:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5113" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="0"/>
<literal name="icmp_ln57_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4095" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.01101:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit1100

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5114" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
<literal name="icmp_ln57_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4097" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.11102:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5115" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
<literal name="icmp_ln57_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4098" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.11102:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit1100

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5116" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4100" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.exit1100:0 %br_ln57 = br void %if.end.i.i.2.5

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5117" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.2.5:0 %add_ln57_23 = add i16 %tmp_458, i16 %add_ln57_22

]]></Node>
<StgValue><ssdm name="add_ln57_23"/></StgValue>
</operation>

<operation id="5118" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.2.5:1 %br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i102.2.case.0991, void %V32.i.i25.i.i102.2.case.1992

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5119" st_id="60" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:32 %mul_ln54_223 = mul i24 %sext_ln54_230, i24 %sext_ln36_61

]]></Node>
<StgValue><ssdm name="mul_ln54_223"/></StgValue>
</operation>

<operation id="5120" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit990:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_19 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_43

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_19"/></StgValue>
</operation>

<operation id="5121" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit990:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_20 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_52

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_20"/></StgValue>
</operation>

<operation id="5122" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit990:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_21 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_61

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_21"/></StgValue>
</operation>

<operation id="5123" st_id="60" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:22 %mul_ln54_230 = mul i24 %sext_ln54_140, i24 %sext_ln36_68

]]></Node>
<StgValue><ssdm name="mul_ln54_230"/></StgValue>
</operation>

<operation id="5124" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4208" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit999:24 %shl_ln54_203 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_489, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_203"/></StgValue>
</operation>

<operation id="5125" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4209" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:25 %sext_ln54_327 = sext i24 %mul_ln54_230

]]></Node>
<StgValue><ssdm name="sext_ln54_327"/></StgValue>
</operation>

<operation id="5126" st_id="60" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit999:26 %add_ln54_209 = add i25 %shl_ln54_203, i25 %sext_ln54_327

]]></Node>
<StgValue><ssdm name="add_ln54_209"/></StgValue>
</operation>

<operation id="5127" st_id="60" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:27 %mul_ln54_231 = mul i24 %sext_ln54_142, i24 %sext_ln36_69

]]></Node>
<StgValue><ssdm name="mul_ln54_231"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="5128" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc141:1331 %add_ln54_305 = add i11 %mul_ln39, i11 %zext_ln54_89

]]></Node>
<StgValue><ssdm name="add_ln54_305"/></StgValue>
</operation>

<operation id="5129" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="64" op_0_bw="11">
<![CDATA[
for.inc141:1332 %zext_ln54_98 = zext i11 %add_ln54_305

]]></Node>
<StgValue><ssdm name="zext_ln54_98"/></StgValue>
</operation>

<operation id="5130" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1333 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_595 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_98

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_595"/></StgValue>
</operation>

<operation id="5131" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1342 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_604 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_98

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_604"/></StgValue>
</operation>

<operation id="5132" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141:1351 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_613 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_98

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_613"/></StgValue>
</operation>

<operation id="5133" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.0740:0 %store_ln57 = store i16 %add_ln57_6, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5134" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.0740:1 %br_ln57 = br void %V32.i.i25.i.i102.exit739

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5135" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.1741:0 %store_ln57 = store i16 %add_ln57_6, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5136" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.1741:1 %br_ln57 = br void %V32.i.i25.i.i102.exit739

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5137" st_id="61" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit739:76 %add_ln54_67 = add i25 %shl_ln54_61, i25 %sext_ln54_141

]]></Node>
<StgValue><ssdm name="add_ln54_67"/></StgValue>
</operation>

<operation id="5138" st_id="61" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:82 %mul_ln54_71 = mul i24 %sext_ln54_142, i24 %sext_ln36_71

]]></Node>
<StgValue><ssdm name="mul_ln54_71"/></StgValue>
</operation>

<operation id="5139" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit739:83 %tmp_328 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_67, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="5140" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:69 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_146 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_565

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_146"/></StgValue>
</operation>

<operation id="5141" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:70 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_147 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_574

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_147"/></StgValue>
</operation>

<operation id="5142" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:71 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_148 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_583

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_148"/></StgValue>
</operation>

<operation id="5143" st_id="61" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit796:72 %tmp_234 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_146, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_147, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_148, i2 %trunc_ln54_5

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="5144" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:77 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_149 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_595

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_149"/></StgValue>
</operation>

<operation id="5145" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:78 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_150 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_604

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_150"/></StgValue>
</operation>

<operation id="5146" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:79 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_151 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_613

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_151"/></StgValue>
</operation>

<operation id="5147" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end.i.i.8:62 %add_ln54_313 = add i11 %mul_ln54_250, i11 %zext_ln54_100

]]></Node>
<StgValue><ssdm name="add_ln54_313"/></StgValue>
</operation>

<operation id="5148" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="64" op_0_bw="11">
<![CDATA[
if.end.i.i.8:63 %zext_ln54_108 = zext i11 %add_ln54_313

]]></Node>
<StgValue><ssdm name="zext_ln54_108"/></StgValue>
</operation>

<operation id="5149" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:64 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_100 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_108

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_100"/></StgValue>
</operation>

<operation id="5150" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end.i.i.8:65 %add_ln54_314 = add i11 %mul_ln39, i11 %zext_ln54_100

]]></Node>
<StgValue><ssdm name="add_ln54_314"/></StgValue>
</operation>

<operation id="5151" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:75 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_109 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_108

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_109"/></StgValue>
</operation>

<operation id="5152" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:84 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_118 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_108

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_118"/></StgValue>
</operation>

<operation id="5153" st_id="61" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:42 %mul_ln54_143 = mul i24 %sext_ln54_230, i24 %sext_ln36_62

]]></Node>
<StgValue><ssdm name="mul_ln54_143"/></StgValue>
</operation>

<operation id="5154" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit908:44 %shl_ln54_126 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_401, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_126"/></StgValue>
</operation>

<operation id="5155" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit908:45 %sext_ln54_231 = sext i24 %mul_ln54_143

]]></Node>
<StgValue><ssdm name="sext_ln54_231"/></StgValue>
</operation>

<operation id="5156" st_id="61" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit908:46 %add_ln54_132 = add i25 %shl_ln54_126, i25 %sext_ln54_231

]]></Node>
<StgValue><ssdm name="add_ln54_132"/></StgValue>
</operation>

<operation id="5157" st_id="61" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit917:31 %add_ln54_138 = add i25 %shl_ln54_132, i25 %sext_ln54_238

]]></Node>
<StgValue><ssdm name="add_ln54_138"/></StgValue>
</operation>

<operation id="5158" st_id="61" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:32 %mul_ln54_151 = mul i24 %sext_ln54_142, i24 %sext_ln36_70

]]></Node>
<StgValue><ssdm name="mul_ln54_151"/></StgValue>
</operation>

<operation id="5159" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit917:33 %tmp_409 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_138, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="5160" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit917:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_72 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_100

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_72"/></StgValue>
</operation>

<operation id="5161" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit917:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_73 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_109

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_73"/></StgValue>
</operation>

<operation id="5162" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit917:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_74 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_118

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_74"/></StgValue>
</operation>

<operation id="5163" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end.i.i.1.8:62 %add_ln54_322 = add i11 %mul_ln54_250, i11 %zext_ln54_111

]]></Node>
<StgValue><ssdm name="add_ln54_322"/></StgValue>
</operation>

<operation id="5164" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end.i.i.1.8:65 %add_ln54_323 = add i11 %mul_ln39, i11 %zext_ln54_111

]]></Node>
<StgValue><ssdm name="add_ln54_323"/></StgValue>
</operation>

<operation id="5165" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4105" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.0991:0 %store_ln57 = store i16 %add_ln57_23, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5166" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4106" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.0991:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit990

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5167" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4108" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.1992:0 %store_ln57 = store i16 %add_ln57_23, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5168" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4109" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.1992:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit990

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5169" st_id="61" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:32 %mul_ln54_223 = mul i24 %sext_ln54_230, i24 %sext_ln36_61

]]></Node>
<StgValue><ssdm name="mul_ln54_223"/></StgValue>
</operation>

<operation id="5170" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4145" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit990:34 %shl_ln54_197 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_483, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_197"/></StgValue>
</operation>

<operation id="5171" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:35 %sext_ln54_319 = sext i24 %mul_ln54_223

]]></Node>
<StgValue><ssdm name="sext_ln54_319"/></StgValue>
</operation>

<operation id="5172" st_id="61" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit990:36 %add_ln54_203 = add i25 %shl_ln54_197, i25 %sext_ln54_319

]]></Node>
<StgValue><ssdm name="add_ln54_203"/></StgValue>
</operation>

<operation id="5173" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit990:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_19 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_43

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_19"/></StgValue>
</operation>

<operation id="5174" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit990:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_20 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_52

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_20"/></StgValue>
</operation>

<operation id="5175" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit990:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_21 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_61

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_21"/></StgValue>
</operation>

<operation id="5176" st_id="61" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4151" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.2.exit990:40 %tmp_253 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_19, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_20, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_21, i2 %trunc_ln54_3

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="5177" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.2.exit990:41 %sext_ln54_320 = sext i12 %tmp_253

]]></Node>
<StgValue><ssdm name="sext_ln54_320"/></StgValue>
</operation>

<operation id="5178" st_id="61" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:42 %mul_ln54_224 = mul i24 %sext_ln54_320, i24 %sext_ln36_62

]]></Node>
<StgValue><ssdm name="mul_ln54_224"/></StgValue>
</operation>

<operation id="5179" st_id="61" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit999:26 %add_ln54_209 = add i25 %shl_ln54_203, i25 %sext_ln54_327

]]></Node>
<StgValue><ssdm name="add_ln54_209"/></StgValue>
</operation>

<operation id="5180" st_id="61" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:27 %mul_ln54_231 = mul i24 %sext_ln54_142, i24 %sext_ln36_69

]]></Node>
<StgValue><ssdm name="mul_ln54_231"/></StgValue>
</operation>

<operation id="5181" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4212" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit999:28 %tmp_490 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_209, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="5182" st_id="62" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:82 %mul_ln54_71 = mul i24 %sext_ln54_142, i24 %sext_ln36_71

]]></Node>
<StgValue><ssdm name="mul_ln54_71"/></StgValue>
</operation>

<operation id="5183" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit739:84 %shl_ln54_62 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_328, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_62"/></StgValue>
</operation>

<operation id="5184" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit739:85 %sext_ln54_143 = sext i24 %mul_ln54_71

]]></Node>
<StgValue><ssdm name="sext_ln54_143"/></StgValue>
</operation>

<operation id="5185" st_id="62" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit739:86 %add_ln54_68 = add i25 %shl_ln54_62, i25 %sext_ln54_143

]]></Node>
<StgValue><ssdm name="add_ln54_68"/></StgValue>
</operation>

<operation id="5186" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:77 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_149 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_595

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_149"/></StgValue>
</operation>

<operation id="5187" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:78 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_150 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_604

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_150"/></StgValue>
</operation>

<operation id="5188" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.exit796:79 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_151 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_613

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_151"/></StgValue>
</operation>

<operation id="5189" st_id="62" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.exit796:80 %tmp_235 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_149, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_150, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_151, i2 %trunc_ln54_7

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="5190" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="64" op_0_bw="11">
<![CDATA[
if.end.i.i.8:66 %zext_ln54_109 = zext i11 %add_ln54_314

]]></Node>
<StgValue><ssdm name="zext_ln54_109"/></StgValue>
</operation>

<operation id="5191" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:67 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_101 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_109

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_101"/></StgValue>
</operation>

<operation id="5192" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:76 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_110 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_109

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_110"/></StgValue>
</operation>

<operation id="5193" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.8:85 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_119 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_109

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_119"/></StgValue>
</operation>

<operation id="5194" st_id="62" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit908:46 %add_ln54_132 = add i25 %shl_ln54_126, i25 %sext_ln54_231

]]></Node>
<StgValue><ssdm name="add_ln54_132"/></StgValue>
</operation>

<operation id="5195" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit908:47 %tmp_394 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_132, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="5196" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.1.exit908:48 %sext_ln57_30 = sext i16 %add_ln57_14

]]></Node>
<StgValue><ssdm name="sext_ln57_30"/></StgValue>
</operation>

<operation id="5197" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.1.exit908:49 %sext_ln57_31 = sext i16 %tmp_394

]]></Node>
<StgValue><ssdm name="sext_ln57_31"/></StgValue>
</operation>

<operation id="5198" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.1.exit908:50 %sub_ln57_15 = sub i17 0, i17 %sext_ln57_30

]]></Node>
<StgValue><ssdm name="sub_ln57_15"/></StgValue>
</operation>

<operation id="5199" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.1.exit908:51 %icmp_ln57_15 = icmp_eq  i17 %sext_ln57_31, i17 %sub_ln57_15

]]></Node>
<StgValue><ssdm name="icmp_ln57_15"/></StgValue>
</operation>

<operation id="5200" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.exit908:52 %br_ln57 = br i1 %icmp_ln57_15, void %if.end.i.i.1.6, void %if.then.i.i.1.6

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5201" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3454" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.1.6:0 %br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i102.1.case.01071, void %V32.i.i25.i.i102.1.case.11072

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5202" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="0"/>
<literal name="icmp_ln57_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3456" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.01071:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5203" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="0"/>
<literal name="icmp_ln57_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.01071:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit1070

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5204" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
<literal name="icmp_ln57_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.11072:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5205" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
<literal name="icmp_ln57_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3460" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.11072:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit1070

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5206" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3462" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.exit1070:0 %br_ln57 = br void %if.end.i.i.1.6

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5207" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.1.6:0 %add_ln57_15 = add i16 %tmp_394, i16 %add_ln57_14

]]></Node>
<StgValue><ssdm name="add_ln57_15"/></StgValue>
</operation>

<operation id="5208" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.1.6:1 %br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i102.1.case.0918, void %V32.i.i25.i.i102.1.case.1919

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5209" st_id="62" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:32 %mul_ln54_151 = mul i24 %sext_ln54_142, i24 %sext_ln36_70

]]></Node>
<StgValue><ssdm name="mul_ln54_151"/></StgValue>
</operation>

<operation id="5210" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit917:34 %shl_ln54_133 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_409, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_133"/></StgValue>
</operation>

<operation id="5211" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:35 %sext_ln54_239 = sext i24 %mul_ln54_151

]]></Node>
<StgValue><ssdm name="sext_ln54_239"/></StgValue>
</operation>

<operation id="5212" st_id="62" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit917:36 %add_ln54_139 = add i25 %shl_ln54_133, i25 %sext_ln54_239

]]></Node>
<StgValue><ssdm name="add_ln54_139"/></StgValue>
</operation>

<operation id="5213" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit917:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_72 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_100

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_72"/></StgValue>
</operation>

<operation id="5214" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit917:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_73 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_109

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_73"/></StgValue>
</operation>

<operation id="5215" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit917:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_74 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_118

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_74"/></StgValue>
</operation>

<operation id="5216" st_id="62" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.1.exit917:40 %tmp_244 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_72, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_73, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_74, i2 %trunc_ln54_9

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="5217" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.1.exit917:41 %sext_ln54_240 = sext i12 %tmp_244

]]></Node>
<StgValue><ssdm name="sext_ln54_240"/></StgValue>
</operation>

<operation id="5218" st_id="62" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:42 %mul_ln54_152 = mul i24 %sext_ln54_240, i24 %sext_ln36_71

]]></Node>
<StgValue><ssdm name="mul_ln54_152"/></StgValue>
</operation>

<operation id="5219" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit926:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_69 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_101

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_69"/></StgValue>
</operation>

<operation id="5220" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit926:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_70 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_110

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_70"/></StgValue>
</operation>

<operation id="5221" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit926:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_71 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_119

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_71"/></StgValue>
</operation>

<operation id="5222" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="64" op_0_bw="11">
<![CDATA[
if.end.i.i.1.8:63 %zext_ln54_119 = zext i11 %add_ln54_322

]]></Node>
<StgValue><ssdm name="zext_ln54_119"/></StgValue>
</operation>

<operation id="5223" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:64 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_44 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_119

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_44"/></StgValue>
</operation>

<operation id="5224" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:75 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_53 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_119

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_53"/></StgValue>
</operation>

<operation id="5225" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:84 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_62 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_119

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_62"/></StgValue>
</operation>

<operation id="5226" st_id="62" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit990:36 %add_ln54_203 = add i25 %shl_ln54_197, i25 %sext_ln54_319

]]></Node>
<StgValue><ssdm name="add_ln54_203"/></StgValue>
</operation>

<operation id="5227" st_id="62" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:42 %mul_ln54_224 = mul i24 %sext_ln54_320, i24 %sext_ln36_62

]]></Node>
<StgValue><ssdm name="mul_ln54_224"/></StgValue>
</operation>

<operation id="5228" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4154" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit990:43 %tmp_484 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_203, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="5229" st_id="62" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:27 %mul_ln54_231 = mul i24 %sext_ln54_142, i24 %sext_ln36_69

]]></Node>
<StgValue><ssdm name="mul_ln54_231"/></StgValue>
</operation>

<operation id="5230" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4213" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit999:29 %shl_ln54_204 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_490, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_204"/></StgValue>
</operation>

<operation id="5231" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4214" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:30 %sext_ln54_328 = sext i24 %mul_ln54_231

]]></Node>
<StgValue><ssdm name="sext_ln54_328"/></StgValue>
</operation>

<operation id="5232" st_id="62" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4215" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit999:31 %add_ln54_210 = add i25 %shl_ln54_204, i25 %sext_ln54_328

]]></Node>
<StgValue><ssdm name="add_ln54_210"/></StgValue>
</operation>

<operation id="5233" st_id="62" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4216" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:32 %mul_ln54_232 = mul i24 %sext_ln54_240, i24 %sext_ln36_70

]]></Node>
<StgValue><ssdm name="mul_ln54_232"/></StgValue>
</operation>

<operation id="5234" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit999:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_16 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_44

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_16"/></StgValue>
</operation>

<operation id="5235" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4222" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit999:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_17 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_53

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_17"/></StgValue>
</operation>

<operation id="5236" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit999:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_18 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_62

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_18"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="5237" st_id="63" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit739:86 %add_ln54_68 = add i25 %shl_ln54_62, i25 %sext_ln54_143

]]></Node>
<StgValue><ssdm name="add_ln54_68"/></StgValue>
</operation>

<operation id="5238" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit739:87 %tmp_329 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_68, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="5239" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.exit739:88 %sext_ln57_14 = sext i16 %add_ln57_6

]]></Node>
<StgValue><ssdm name="sext_ln57_14"/></StgValue>
</operation>

<operation id="5240" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.exit739:89 %sext_ln57_15 = sext i16 %tmp_329

]]></Node>
<StgValue><ssdm name="sext_ln57_15"/></StgValue>
</operation>

<operation id="5241" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.exit739:90 %sub_ln57_7 = sub i17 0, i17 %sext_ln57_14

]]></Node>
<StgValue><ssdm name="sub_ln57_7"/></StgValue>
</operation>

<operation id="5242" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.exit739:91 %icmp_ln57_7 = icmp_eq  i17 %sext_ln57_15, i17 %sub_ln57_7

]]></Node>
<StgValue><ssdm name="icmp_ln57_7"/></StgValue>
</operation>

<operation id="5243" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.exit739:92 %br_ln57 = br i1 %icmp_ln57_7, void %if.end.i.i.7, void %if.then.i.i.7

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5244" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.7:0 %br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i102.case.01041, void %V32.i.i25.i.i102.case.11042

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5245" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="0"/>
<literal name="icmp_ln57_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.01041:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5246" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="0"/>
<literal name="icmp_ln57_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.01041:1 %br_ln57 = br void %V32.i.i25.i.i102.exit1040

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5247" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="1"/>
<literal name="icmp_ln57_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.11042:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5248" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="1"/>
<literal name="icmp_ln57_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.11042:1 %br_ln57 = br void %V32.i.i25.i.i102.exit1040

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5249" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.exit1040:0 %br_ln57 = br void %if.end.i.i.7

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5250" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.7:0 %add_ln57_7 = add i16 %tmp_329, i16 %add_ln57_6

]]></Node>
<StgValue><ssdm name="add_ln57_7"/></StgValue>
</operation>

<operation id="5251" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.7:1 %br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i102.case.0797, void %V32.i.i25.i.i102.case.1798

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5252" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3467" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.0918:0 %store_ln57 = store i16 %add_ln57_15, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5253" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3468" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.0918:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit917

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5254" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3470" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.1919:0 %store_ln57 = store i16 %add_ln57_15, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5255" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3471" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.1919:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit917

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5256" st_id="63" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit917:36 %add_ln54_139 = add i25 %shl_ln54_133, i25 %sext_ln54_239

]]></Node>
<StgValue><ssdm name="add_ln54_139"/></StgValue>
</operation>

<operation id="5257" st_id="63" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:42 %mul_ln54_152 = mul i24 %sext_ln54_240, i24 %sext_ln36_71

]]></Node>
<StgValue><ssdm name="mul_ln54_152"/></StgValue>
</operation>

<operation id="5258" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit917:43 %tmp_411 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_139, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="5259" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit926:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_69 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_101

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_69"/></StgValue>
</operation>

<operation id="5260" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit926:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_70 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_110

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_70"/></StgValue>
</operation>

<operation id="5261" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.1.exit926:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_71 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_119

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_71"/></StgValue>
</operation>

<operation id="5262" st_id="63" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.1.exit926:40 %tmp_245 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_69, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_70, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_71, i2 %trunc_ln54_9

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="5263" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="64" op_0_bw="11">
<![CDATA[
if.end.i.i.1.8:66 %zext_ln54_120 = zext i11 %add_ln54_323

]]></Node>
<StgValue><ssdm name="zext_ln54_120"/></StgValue>
</operation>

<operation id="5264" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:67 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_45 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_120

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_45"/></StgValue>
</operation>

<operation id="5265" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:76 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_54 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_120

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_54"/></StgValue>
</operation>

<operation id="5266" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.8:85 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_63 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_120

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_63"/></StgValue>
</operation>

<operation id="5267" st_id="63" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:42 %mul_ln54_224 = mul i24 %sext_ln54_320, i24 %sext_ln36_62

]]></Node>
<StgValue><ssdm name="mul_ln54_224"/></StgValue>
</operation>

<operation id="5268" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit990:44 %shl_ln54_198 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_484, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_198"/></StgValue>
</operation>

<operation id="5269" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4156" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit990:45 %sext_ln54_321 = sext i24 %mul_ln54_224

]]></Node>
<StgValue><ssdm name="sext_ln54_321"/></StgValue>
</operation>

<operation id="5270" st_id="63" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit990:46 %add_ln54_204 = add i25 %shl_ln54_198, i25 %sext_ln54_321

]]></Node>
<StgValue><ssdm name="add_ln54_204"/></StgValue>
</operation>

<operation id="5271" st_id="63" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4215" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit999:31 %add_ln54_210 = add i25 %shl_ln54_204, i25 %sext_ln54_328

]]></Node>
<StgValue><ssdm name="add_ln54_210"/></StgValue>
</operation>

<operation id="5272" st_id="63" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4216" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:32 %mul_ln54_232 = mul i24 %sext_ln54_240, i24 %sext_ln36_70

]]></Node>
<StgValue><ssdm name="mul_ln54_232"/></StgValue>
</operation>

<operation id="5273" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4217" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit999:33 %tmp_491 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_210, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="5274" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit999:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_16 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_44

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_16"/></StgValue>
</operation>

<operation id="5275" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4222" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit999:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_17 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_53

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_17"/></StgValue>
</operation>

<operation id="5276" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit999:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_18 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_62

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_18"/></StgValue>
</operation>

<operation id="5277" st_id="63" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4224" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.2.exit999:40 %tmp_254 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_16, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_17, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_18, i2 %trunc_ln54_3

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="5278" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4225" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.2.exit999:41 %sext_ln54_330 = sext i12 %tmp_254

]]></Node>
<StgValue><ssdm name="sext_ln54_330"/></StgValue>
</operation>

<operation id="5279" st_id="63" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4226" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:42 %mul_ln54_233 = mul i24 %sext_ln54_330, i24 %sext_ln36_71

]]></Node>
<StgValue><ssdm name="mul_ln54_233"/></StgValue>
</operation>

<operation id="5280" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4294" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_13 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_45

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_13"/></StgValue>
</operation>

<operation id="5281" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4295" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_14 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_54

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_14"/></StgValue>
</operation>

<operation id="5282" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4296" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_15 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_63

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_15"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="5283" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.0797:0 %store_ln57 = store i16 %add_ln57_7, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5284" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.0797:1 %br_ln57 = br void %V32.i.i25.i.i102.exit796

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5285" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.1798:0 %store_ln57 = store i16 %add_ln57_7, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5286" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.1798:1 %br_ln57 = br void %V32.i.i25.i.i102.exit796

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5287" st_id="64" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:42 %mul_ln54_152 = mul i24 %sext_ln54_240, i24 %sext_ln36_71

]]></Node>
<StgValue><ssdm name="mul_ln54_152"/></StgValue>
</operation>

<operation id="5288" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit917:44 %shl_ln54_134 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_411, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_134"/></StgValue>
</operation>

<operation id="5289" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit917:45 %sext_ln54_241 = sext i24 %mul_ln54_152

]]></Node>
<StgValue><ssdm name="sext_ln54_241"/></StgValue>
</operation>

<operation id="5290" st_id="64" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit917:46 %add_ln54_140 = add i25 %shl_ln54_134, i25 %sext_ln54_241

]]></Node>
<StgValue><ssdm name="add_ln54_140"/></StgValue>
</operation>

<operation id="5291" st_id="64" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit990:46 %add_ln54_204 = add i25 %shl_ln54_198, i25 %sext_ln54_321

]]></Node>
<StgValue><ssdm name="add_ln54_204"/></StgValue>
</operation>

<operation id="5292" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit990:47 %tmp_466 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_204, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="5293" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4159" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.2.exit990:48 %sext_ln57_48 = sext i16 %add_ln57_23

]]></Node>
<StgValue><ssdm name="sext_ln57_48"/></StgValue>
</operation>

<operation id="5294" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.2.exit990:49 %sext_ln57_49 = sext i16 %tmp_466

]]></Node>
<StgValue><ssdm name="sext_ln57_49"/></StgValue>
</operation>

<operation id="5295" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.2.exit990:50 %sub_ln57_24 = sub i17 0, i17 %sext_ln57_48

]]></Node>
<StgValue><ssdm name="sub_ln57_24"/></StgValue>
</operation>

<operation id="5296" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4162" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.2.exit990:51 %icmp_ln57_24 = icmp_eq  i17 %sext_ln57_49, i17 %sub_ln57_24

]]></Node>
<StgValue><ssdm name="icmp_ln57_24"/></StgValue>
</operation>

<operation id="5297" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.exit990:52 %br_ln57 = br i1 %icmp_ln57_24, void %if.end.i.i.2.6, void %if.then.i.i.2.6

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5298" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.2.6:0 %br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i102.2.case.01098, void %V32.i.i25.i.i102.2.case.11099

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5299" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="0"/>
<literal name="icmp_ln57_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4167" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.01098:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5300" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="0"/>
<literal name="icmp_ln57_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4168" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.01098:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit1097

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5301" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
<literal name="icmp_ln57_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4170" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.11099:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5302" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
<literal name="icmp_ln57_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4171" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.11099:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit1097

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5303" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4173" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.exit1097:0 %br_ln57 = br void %if.end.i.i.2.6

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5304" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.2.6:0 %add_ln57_24 = add i16 %tmp_466, i16 %add_ln57_23

]]></Node>
<StgValue><ssdm name="add_ln57_24"/></StgValue>
</operation>

<operation id="5305" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.2.6:1 %br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i102.2.case.01000, void %V32.i.i25.i.i102.2.case.11001

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5306" st_id="64" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4216" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:32 %mul_ln54_232 = mul i24 %sext_ln54_240, i24 %sext_ln36_70

]]></Node>
<StgValue><ssdm name="mul_ln54_232"/></StgValue>
</operation>

<operation id="5307" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4218" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit999:34 %shl_ln54_205 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_491, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_205"/></StgValue>
</operation>

<operation id="5308" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4219" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:35 %sext_ln54_329 = sext i24 %mul_ln54_232

]]></Node>
<StgValue><ssdm name="sext_ln54_329"/></StgValue>
</operation>

<operation id="5309" st_id="64" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4220" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit999:36 %add_ln54_211 = add i25 %shl_ln54_205, i25 %sext_ln54_329

]]></Node>
<StgValue><ssdm name="add_ln54_211"/></StgValue>
</operation>

<operation id="5310" st_id="64" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4226" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:42 %mul_ln54_233 = mul i24 %sext_ln54_330, i24 %sext_ln36_71

]]></Node>
<StgValue><ssdm name="mul_ln54_233"/></StgValue>
</operation>

<operation id="5311" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4294" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:37 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_13 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_45

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_13"/></StgValue>
</operation>

<operation id="5312" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4295" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:38 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_14 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_54

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_14"/></StgValue>
</operation>

<operation id="5313" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4296" bw="12" op_0_bw="11">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:39 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_15 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_63

]]></Node>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_15"/></StgValue>
</operation>

<operation id="5314" st_id="64" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="2">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:40 %tmp_255 = mux i12 @_ssdm_op_Mux.ap_auto.3i12.i2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_13, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_14, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_15, i2 %trunc_ln54_3

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="5315" st_id="65" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit917:46 %add_ln54_140 = add i25 %shl_ln54_134, i25 %sext_ln54_241

]]></Node>
<StgValue><ssdm name="add_ln54_140"/></StgValue>
</operation>

<operation id="5316" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit917:47 %tmp_402 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_140, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="5317" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.1.exit917:48 %sext_ln57_32 = sext i16 %add_ln57_15

]]></Node>
<StgValue><ssdm name="sext_ln57_32"/></StgValue>
</operation>

<operation id="5318" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.1.exit917:49 %sext_ln57_33 = sext i16 %tmp_402

]]></Node>
<StgValue><ssdm name="sext_ln57_33"/></StgValue>
</operation>

<operation id="5319" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.1.exit917:50 %sub_ln57_16 = sub i17 0, i17 %sext_ln57_32

]]></Node>
<StgValue><ssdm name="sub_ln57_16"/></StgValue>
</operation>

<operation id="5320" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.1.exit917:51 %icmp_ln57_16 = icmp_eq  i17 %sext_ln57_33, i17 %sub_ln57_16

]]></Node>
<StgValue><ssdm name="icmp_ln57_16"/></StgValue>
</operation>

<operation id="5321" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.exit917:52 %br_ln57 = br i1 %icmp_ln57_16, void %if.end.i.i.1.7, void %if.then.i.i.1.7

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5322" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3527" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.1.7:0 %br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i102.1.case.01068, void %V32.i.i25.i.i102.1.case.11069

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5323" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="0"/>
<literal name="icmp_ln57_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.01068:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5324" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="0"/>
<literal name="icmp_ln57_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3530" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.01068:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit1067

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5325" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
<literal name="icmp_ln57_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3532" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.11069:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5326" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
<literal name="icmp_ln57_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3533" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.11069:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit1067

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5327" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3535" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.exit1067:0 %br_ln57 = br void %if.end.i.i.1.7

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5328" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.1.7:0 %add_ln57_16 = add i16 %tmp_402, i16 %add_ln57_15

]]></Node>
<StgValue><ssdm name="add_ln57_16"/></StgValue>
</operation>

<operation id="5329" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.1.7:1 %br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i102.1.case.0927, void %V32.i.i25.i.i102.1.case.1928

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5330" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4178" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.01000:0 %store_ln57 = store i16 %add_ln57_24, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5331" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4179" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.01000:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit999

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5332" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4181" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.11001:0 %store_ln57 = store i16 %add_ln57_24, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5333" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4182" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.11001:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit999

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5334" st_id="65" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4220" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit999:36 %add_ln54_211 = add i25 %shl_ln54_205, i25 %sext_ln54_329

]]></Node>
<StgValue><ssdm name="add_ln54_211"/></StgValue>
</operation>

<operation id="5335" st_id="65" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4226" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:42 %mul_ln54_233 = mul i24 %sext_ln54_330, i24 %sext_ln36_71

]]></Node>
<StgValue><ssdm name="mul_ln54_233"/></StgValue>
</operation>

<operation id="5336" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit999:43 %tmp_492 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_211, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="5337" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4228" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit999:44 %shl_ln54_206 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_492, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_206"/></StgValue>
</operation>

<operation id="5338" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4229" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit999:45 %sext_ln54_331 = sext i24 %mul_ln54_233

]]></Node>
<StgValue><ssdm name="sext_ln54_331"/></StgValue>
</operation>

<operation id="5339" st_id="65" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4230" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit999:46 %add_ln54_212 = add i25 %shl_ln54_206, i25 %sext_ln54_331

]]></Node>
<StgValue><ssdm name="add_ln54_212"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="5340" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3540" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.0927:0 %store_ln57 = store i16 %add_ln57_16, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5341" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3541" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.0927:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit926

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5342" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3543" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.1928:0 %store_ln57 = store i16 %add_ln57_16, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5343" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3544" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.1928:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit926

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5344" st_id="66" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4230" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit999:46 %add_ln54_212 = add i25 %shl_ln54_206, i25 %sext_ln54_331

]]></Node>
<StgValue><ssdm name="add_ln54_212"/></StgValue>
</operation>

<operation id="5345" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4231" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit999:47 %tmp_474 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_212, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="5346" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4232" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.2.exit999:48 %sext_ln57_50 = sext i16 %add_ln57_24

]]></Node>
<StgValue><ssdm name="sext_ln57_50"/></StgValue>
</operation>

<operation id="5347" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4233" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.2.exit999:49 %sext_ln57_51 = sext i16 %tmp_474

]]></Node>
<StgValue><ssdm name="sext_ln57_51"/></StgValue>
</operation>

<operation id="5348" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4234" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.2.exit999:50 %sub_ln57_25 = sub i17 0, i17 %sext_ln57_50

]]></Node>
<StgValue><ssdm name="sub_ln57_25"/></StgValue>
</operation>

<operation id="5349" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.2.exit999:51 %icmp_ln57_25 = icmp_eq  i17 %sext_ln57_51, i17 %sub_ln57_25

]]></Node>
<StgValue><ssdm name="icmp_ln57_25"/></StgValue>
</operation>

<operation id="5350" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.exit999:52 %br_ln57 = br i1 %icmp_ln57_25, void %if.end.i.i.2.7, void %if.then.i.i.2.7

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5351" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.2.7:0 %br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i102.2.case.01095, void %V32.i.i25.i.i102.2.case.11096

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5352" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="0"/>
<literal name="icmp_ln57_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4240" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.01095:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5353" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="0"/>
<literal name="icmp_ln57_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4241" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.01095:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit1094

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5354" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
<literal name="icmp_ln57_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4243" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.11096:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5355" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
<literal name="icmp_ln57_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4244" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.11096:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit1094

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5356" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4246" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.exit1094:0 %br_ln57 = br void %if.end.i.i.2.7

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5357" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.2.7:0 %add_ln57_25 = add i16 %tmp_474, i16 %add_ln57_24

]]></Node>
<StgValue><ssdm name="add_ln57_25"/></StgValue>
</operation>

<operation id="5358" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.2.7:1 %br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i102.2.case.01009, void %V32.i.i25.i.i102.2.case.11010

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="5359" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4251" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.01009:0 %store_ln57 = store i16 %add_ln57_25, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5360" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4252" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.01009:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit1008

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5361" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4254" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.11010:0 %store_ln57 = store i16 %add_ln57_25, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5362" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4255" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.11010:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit1008

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">
</state>

<state id="69" st_id="69">
</state>

<state id="70" st_id="70">

<operation id="5638" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4339" bw="0">
<![CDATA[
BH.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">
</state>

<state id="72" st_id="72">
</state>

<state id="73" st_id="73">
</state>

<state id="74" st_id="74">
</state>

<state id="75" st_id="75">
</state>

<state id="76" st_id="76">
</state>

<state id="77" st_id="77">
</state>

<state id="78" st_id="78">
</state>

<state id="79" st_id="79">
</state>

<state id="80" st_id="80">
</state>

<state id="81" st_id="81">
</state>

<state id="82" st_id="82">
</state>

<state id="83" st_id="83">
</state>

<state id="84" st_id="84">
</state>

<state id="85" st_id="85">
</state>

<state id="86" st_id="86">
</state>

<state id="87" st_id="87">
</state>

<state id="88" st_id="88">
</state>

<state id="89" st_id="89">
</state>

<state id="90" st_id="90">
</state>

<state id="91" st_id="91">
</state>

<state id="92" st_id="92">
</state>

<state id="93" st_id="93">

<operation id="5363" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:729 %sext_ln36_73 = sext i12 %select_ln36_75

]]></Node>
<StgValue><ssdm name="sext_ln36_73"/></StgValue>
</operation>

<operation id="5364" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit796:13 %sext_ln54_146 = sext i12 %tmp_228

]]></Node>
<StgValue><ssdm name="sext_ln54_146"/></StgValue>
</operation>

<operation id="5365" st_id="93" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:14 %mul_ln54_73 = mul i24 %sext_ln54_146, i24 %sext_ln36_73

]]></Node>
<StgValue><ssdm name="mul_ln54_73"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="5366" st_id="94" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:14 %mul_ln54_73 = mul i24 %sext_ln54_146, i24 %sext_ln36_73

]]></Node>
<StgValue><ssdm name="mul_ln54_73"/></StgValue>
</operation>

<operation id="5367" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit796:23 %sext_ln54_148 = sext i12 %tmp_229

]]></Node>
<StgValue><ssdm name="sext_ln54_148"/></StgValue>
</operation>

<operation id="5368" st_id="94" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:1 %mul_ln54_154 = mul i24 %sext_ln54_148, i24 %sext_ln36_73

]]></Node>
<StgValue><ssdm name="mul_ln54_154"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="5369" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:727 %sext_ln36_72 = sext i12 %select_ln36_74

]]></Node>
<StgValue><ssdm name="sext_ln36_72"/></StgValue>
</operation>

<operation id="5370" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit796:4 %sext_ln54_144 = sext i12 %tmp_227

]]></Node>
<StgValue><ssdm name="sext_ln54_144"/></StgValue>
</operation>

<operation id="5371" st_id="95" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:5 %mul_ln54_72 = mul i24 %sext_ln54_144, i24 %sext_ln36_72

]]></Node>
<StgValue><ssdm name="mul_ln54_72"/></StgValue>
</operation>

<operation id="5372" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit796:6 %tmp_330 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54_72, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="5373" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit796:7 %shl_ln54_63 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_330, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_63"/></StgValue>
</operation>

<operation id="5374" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:8 %sext_ln54_145 = sext i24 %shl_ln54_63

]]></Node>
<StgValue><ssdm name="sext_ln54_145"/></StgValue>
</operation>

<operation id="5375" st_id="95" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:14 %mul_ln54_73 = mul i24 %sext_ln54_146, i24 %sext_ln36_73

]]></Node>
<StgValue><ssdm name="mul_ln54_73"/></StgValue>
</operation>

<operation id="5376" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:15 %sext_ln54_147 = sext i24 %mul_ln54_73

]]></Node>
<StgValue><ssdm name="sext_ln54_147"/></StgValue>
</operation>

<operation id="5377" st_id="95" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit796:16 %add_ln54_69 = add i25 %sext_ln54_145, i25 %sext_ln54_147

]]></Node>
<StgValue><ssdm name="add_ln54_69"/></StgValue>
</operation>

<operation id="5378" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit796:33 %sext_ln54_150 = sext i12 %tmp_230

]]></Node>
<StgValue><ssdm name="sext_ln54_150"/></StgValue>
</operation>

<operation id="5379" st_id="95" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:1 %mul_ln54_154 = mul i24 %sext_ln54_148, i24 %sext_ln36_73

]]></Node>
<StgValue><ssdm name="mul_ln54_154"/></StgValue>
</operation>

<operation id="5380" st_id="95" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4258" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:1 %mul_ln54_235 = mul i24 %sext_ln54_150, i24 %sext_ln36_73

]]></Node>
<StgValue><ssdm name="mul_ln54_235"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="5381" st_id="96" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit796:16 %add_ln54_69 = add i25 %sext_ln54_145, i25 %sext_ln54_147

]]></Node>
<StgValue><ssdm name="add_ln54_69"/></StgValue>
</operation>

<operation id="5382" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit796:17 %tmp_331 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_69, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="5383" st_id="96" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:0 %mul_ln54_153 = mul i24 %sext_ln54_146, i24 %sext_ln36_72

]]></Node>
<StgValue><ssdm name="mul_ln54_153"/></StgValue>
</operation>

<operation id="5384" st_id="96" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:1 %mul_ln54_154 = mul i24 %sext_ln54_148, i24 %sext_ln36_73

]]></Node>
<StgValue><ssdm name="mul_ln54_154"/></StgValue>
</operation>

<operation id="5385" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit926:2 %tmp_412 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54_153, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="5386" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit926:3 %shl_ln54_135 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_412, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_135"/></StgValue>
</operation>

<operation id="5387" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:4 %sext_ln54_242 = sext i24 %shl_ln54_135

]]></Node>
<StgValue><ssdm name="sext_ln54_242"/></StgValue>
</operation>

<operation id="5388" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:5 %sext_ln54_243 = sext i24 %mul_ln54_154

]]></Node>
<StgValue><ssdm name="sext_ln54_243"/></StgValue>
</operation>

<operation id="5389" st_id="96" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit926:6 %add_ln54_141 = add i25 %sext_ln54_242, i25 %sext_ln54_243

]]></Node>
<StgValue><ssdm name="add_ln54_141"/></StgValue>
</operation>

<operation id="5390" st_id="96" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4258" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:1 %mul_ln54_235 = mul i24 %sext_ln54_150, i24 %sext_ln36_73

]]></Node>
<StgValue><ssdm name="mul_ln54_235"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="5391" st_id="97" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit926:6 %add_ln54_141 = add i25 %sext_ln54_242, i25 %sext_ln54_243

]]></Node>
<StgValue><ssdm name="add_ln54_141"/></StgValue>
</operation>

<operation id="5392" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit926:8 %tmp_413 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_141, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="5393" st_id="97" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4257" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:0 %mul_ln54_234 = mul i24 %sext_ln54_148, i24 %sext_ln36_72

]]></Node>
<StgValue><ssdm name="mul_ln54_234"/></StgValue>
</operation>

<operation id="5394" st_id="97" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4258" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:1 %mul_ln54_235 = mul i24 %sext_ln54_150, i24 %sext_ln36_73

]]></Node>
<StgValue><ssdm name="mul_ln54_235"/></StgValue>
</operation>

<operation id="5395" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4259" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:2 %tmp_493 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %mul_ln54_234, i32 9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="5396" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4260" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:3 %shl_ln54_207 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_493, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_207"/></StgValue>
</operation>

<operation id="5397" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4261" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:4 %sext_ln54_332 = sext i24 %shl_ln54_207

]]></Node>
<StgValue><ssdm name="sext_ln54_332"/></StgValue>
</operation>

<operation id="5398" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4262" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:5 %sext_ln54_333 = sext i24 %mul_ln54_235

]]></Node>
<StgValue><ssdm name="sext_ln54_333"/></StgValue>
</operation>

<operation id="5399" st_id="97" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4263" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:6 %add_ln54_213 = add i25 %sext_ln54_332, i25 %sext_ln54_333

]]></Node>
<StgValue><ssdm name="add_ln54_213"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="5400" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:731 %sext_ln36_74 = sext i12 %select_ln36_76

]]></Node>
<StgValue><ssdm name="sext_ln36_74"/></StgValue>
</operation>

<operation id="5401" st_id="98" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:24 %mul_ln54_74 = mul i24 %sext_ln54_148, i24 %sext_ln36_74

]]></Node>
<StgValue><ssdm name="mul_ln54_74"/></StgValue>
</operation>

<operation id="5402" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit796:43 %sext_ln54_152 = sext i12 %tmp_231

]]></Node>
<StgValue><ssdm name="sext_ln54_152"/></StgValue>
</operation>

<operation id="5403" st_id="98" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:7 %mul_ln54_155 = mul i24 %sext_ln54_150, i24 %sext_ln36_74

]]></Node>
<StgValue><ssdm name="mul_ln54_155"/></StgValue>
</operation>

<operation id="5404" st_id="98" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4263" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:6 %add_ln54_213 = add i25 %sext_ln54_332, i25 %sext_ln54_333

]]></Node>
<StgValue><ssdm name="add_ln54_213"/></StgValue>
</operation>

<operation id="5405" st_id="98" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:7 %mul_ln54_236 = mul i24 %sext_ln54_152, i24 %sext_ln36_74

]]></Node>
<StgValue><ssdm name="mul_ln54_236"/></StgValue>
</operation>

<operation id="5406" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:8 %tmp_494 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_213, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="5407" st_id="99" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:24 %mul_ln54_74 = mul i24 %sext_ln54_148, i24 %sext_ln36_74

]]></Node>
<StgValue><ssdm name="mul_ln54_74"/></StgValue>
</operation>

<operation id="5408" st_id="99" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:7 %mul_ln54_155 = mul i24 %sext_ln54_150, i24 %sext_ln36_74

]]></Node>
<StgValue><ssdm name="mul_ln54_155"/></StgValue>
</operation>

<operation id="5409" st_id="99" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:7 %mul_ln54_236 = mul i24 %sext_ln54_152, i24 %sext_ln36_74

]]></Node>
<StgValue><ssdm name="mul_ln54_236"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="5410" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:733 %sext_ln36_75 = sext i12 %select_ln36_77

]]></Node>
<StgValue><ssdm name="sext_ln36_75"/></StgValue>
</operation>

<operation id="5411" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit796:18 %shl_ln54_64 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_331, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_64"/></StgValue>
</operation>

<operation id="5412" st_id="100" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:24 %mul_ln54_74 = mul i24 %sext_ln54_148, i24 %sext_ln36_74

]]></Node>
<StgValue><ssdm name="mul_ln54_74"/></StgValue>
</operation>

<operation id="5413" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:25 %sext_ln54_149 = sext i24 %mul_ln54_74

]]></Node>
<StgValue><ssdm name="sext_ln54_149"/></StgValue>
</operation>

<operation id="5414" st_id="100" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit796:26 %add_ln54_70 = add i25 %shl_ln54_64, i25 %sext_ln54_149

]]></Node>
<StgValue><ssdm name="add_ln54_70"/></StgValue>
</operation>

<operation id="5415" st_id="100" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:34 %mul_ln54_75 = mul i24 %sext_ln54_150, i24 %sext_ln36_75

]]></Node>
<StgValue><ssdm name="mul_ln54_75"/></StgValue>
</operation>

<operation id="5416" st_id="100" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:7 %mul_ln54_155 = mul i24 %sext_ln54_150, i24 %sext_ln36_74

]]></Node>
<StgValue><ssdm name="mul_ln54_155"/></StgValue>
</operation>

<operation id="5417" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit926:9 %shl_ln54_136 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_413, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_136"/></StgValue>
</operation>

<operation id="5418" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:10 %sext_ln54_244 = sext i24 %mul_ln54_155

]]></Node>
<StgValue><ssdm name="sext_ln54_244"/></StgValue>
</operation>

<operation id="5419" st_id="100" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit926:11 %add_ln54_142 = add i25 %shl_ln54_136, i25 %sext_ln54_244

]]></Node>
<StgValue><ssdm name="add_ln54_142"/></StgValue>
</operation>

<operation id="5420" st_id="100" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:7 %mul_ln54_236 = mul i24 %sext_ln54_152, i24 %sext_ln36_74

]]></Node>
<StgValue><ssdm name="mul_ln54_236"/></StgValue>
</operation>

<operation id="5421" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4266" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:9 %shl_ln54_208 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_494, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_208"/></StgValue>
</operation>

<operation id="5422" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4267" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:10 %sext_ln54_334 = sext i24 %mul_ln54_236

]]></Node>
<StgValue><ssdm name="sext_ln54_334"/></StgValue>
</operation>

<operation id="5423" st_id="100" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4268" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:11 %add_ln54_214 = add i25 %shl_ln54_208, i25 %sext_ln54_334

]]></Node>
<StgValue><ssdm name="add_ln54_214"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="5424" st_id="101" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit796:26 %add_ln54_70 = add i25 %shl_ln54_64, i25 %sext_ln54_149

]]></Node>
<StgValue><ssdm name="add_ln54_70"/></StgValue>
</operation>

<operation id="5425" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit796:27 %tmp_332 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_70, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="5426" st_id="101" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:34 %mul_ln54_75 = mul i24 %sext_ln54_150, i24 %sext_ln36_75

]]></Node>
<StgValue><ssdm name="mul_ln54_75"/></StgValue>
</operation>

<operation id="5427" st_id="101" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit926:11 %add_ln54_142 = add i25 %shl_ln54_136, i25 %sext_ln54_244

]]></Node>
<StgValue><ssdm name="add_ln54_142"/></StgValue>
</operation>

<operation id="5428" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit926:13 %tmp_414 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_142, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="5429" st_id="101" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4268" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:11 %add_ln54_214 = add i25 %shl_ln54_208, i25 %sext_ln54_334

]]></Node>
<StgValue><ssdm name="add_ln54_214"/></StgValue>
</operation>

<operation id="5430" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4270" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:13 %tmp_495 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_214, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="5431" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit796:28 %shl_ln54_65 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_332, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_65"/></StgValue>
</operation>

<operation id="5432" st_id="102" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:34 %mul_ln54_75 = mul i24 %sext_ln54_150, i24 %sext_ln36_75

]]></Node>
<StgValue><ssdm name="mul_ln54_75"/></StgValue>
</operation>

<operation id="5433" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:35 %sext_ln54_151 = sext i24 %mul_ln54_75

]]></Node>
<StgValue><ssdm name="sext_ln54_151"/></StgValue>
</operation>

<operation id="5434" st_id="102" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit796:36 %add_ln54_71 = add i25 %shl_ln54_65, i25 %sext_ln54_151

]]></Node>
<StgValue><ssdm name="add_ln54_71"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="5435" st_id="103" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit796:36 %add_ln54_71 = add i25 %shl_ln54_65, i25 %sext_ln54_151

]]></Node>
<StgValue><ssdm name="add_ln54_71"/></StgValue>
</operation>

<operation id="5436" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit796:37 %tmp_333 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_71, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="5437" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit796:53 %sext_ln54_154 = sext i12 %tmp_232

]]></Node>
<StgValue><ssdm name="sext_ln54_154"/></StgValue>
</operation>

<operation id="5438" st_id="104" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:12 %mul_ln54_156 = mul i24 %sext_ln54_152, i24 %sext_ln36_75

]]></Node>
<StgValue><ssdm name="mul_ln54_156"/></StgValue>
</operation>

<operation id="5439" st_id="104" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:12 %mul_ln54_237 = mul i24 %sext_ln54_154, i24 %sext_ln36_75

]]></Node>
<StgValue><ssdm name="mul_ln54_237"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="5440" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:735 %sext_ln36_76 = sext i12 %select_ln36_78

]]></Node>
<StgValue><ssdm name="sext_ln36_76"/></StgValue>
</operation>

<operation id="5441" st_id="105" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:44 %mul_ln54_76 = mul i24 %sext_ln54_152, i24 %sext_ln36_76

]]></Node>
<StgValue><ssdm name="mul_ln54_76"/></StgValue>
</operation>

<operation id="5442" st_id="105" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:12 %mul_ln54_156 = mul i24 %sext_ln54_152, i24 %sext_ln36_75

]]></Node>
<StgValue><ssdm name="mul_ln54_156"/></StgValue>
</operation>

<operation id="5443" st_id="105" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:12 %mul_ln54_237 = mul i24 %sext_ln54_154, i24 %sext_ln36_75

]]></Node>
<StgValue><ssdm name="mul_ln54_237"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="5444" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:737 %sext_ln36_77 = sext i12 %select_ln36_79

]]></Node>
<StgValue><ssdm name="sext_ln36_77"/></StgValue>
</operation>

<operation id="5445" st_id="106" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:44 %mul_ln54_76 = mul i24 %sext_ln54_152, i24 %sext_ln36_76

]]></Node>
<StgValue><ssdm name="mul_ln54_76"/></StgValue>
</operation>

<operation id="5446" st_id="106" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:54 %mul_ln54_77 = mul i24 %sext_ln54_154, i24 %sext_ln36_77

]]></Node>
<StgValue><ssdm name="mul_ln54_77"/></StgValue>
</operation>

<operation id="5447" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit796:63 %sext_ln54_156 = sext i12 %tmp_233

]]></Node>
<StgValue><ssdm name="sext_ln54_156"/></StgValue>
</operation>

<operation id="5448" st_id="106" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:12 %mul_ln54_156 = mul i24 %sext_ln54_152, i24 %sext_ln36_75

]]></Node>
<StgValue><ssdm name="mul_ln54_156"/></StgValue>
</operation>

<operation id="5449" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit926:14 %shl_ln54_137 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_414, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_137"/></StgValue>
</operation>

<operation id="5450" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:15 %sext_ln54_245 = sext i24 %mul_ln54_156

]]></Node>
<StgValue><ssdm name="sext_ln54_245"/></StgValue>
</operation>

<operation id="5451" st_id="106" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit926:16 %add_ln54_143 = add i25 %shl_ln54_137, i25 %sext_ln54_245

]]></Node>
<StgValue><ssdm name="add_ln54_143"/></StgValue>
</operation>

<operation id="5452" st_id="106" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:17 %mul_ln54_157 = mul i24 %sext_ln54_154, i24 %sext_ln36_76

]]></Node>
<StgValue><ssdm name="mul_ln54_157"/></StgValue>
</operation>

<operation id="5453" st_id="106" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:12 %mul_ln54_237 = mul i24 %sext_ln54_154, i24 %sext_ln36_75

]]></Node>
<StgValue><ssdm name="mul_ln54_237"/></StgValue>
</operation>

<operation id="5454" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4271" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:14 %shl_ln54_209 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_495, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_209"/></StgValue>
</operation>

<operation id="5455" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4272" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:15 %sext_ln54_335 = sext i24 %mul_ln54_237

]]></Node>
<StgValue><ssdm name="sext_ln54_335"/></StgValue>
</operation>

<operation id="5456" st_id="106" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4273" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:16 %add_ln54_215 = add i25 %shl_ln54_209, i25 %sext_ln54_335

]]></Node>
<StgValue><ssdm name="add_ln54_215"/></StgValue>
</operation>

<operation id="5457" st_id="106" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:17 %mul_ln54_238 = mul i24 %sext_ln54_156, i24 %sext_ln36_76

]]></Node>
<StgValue><ssdm name="mul_ln54_238"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="5458" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit796:38 %shl_ln54_66 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_333, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_66"/></StgValue>
</operation>

<operation id="5459" st_id="107" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:44 %mul_ln54_76 = mul i24 %sext_ln54_152, i24 %sext_ln36_76

]]></Node>
<StgValue><ssdm name="mul_ln54_76"/></StgValue>
</operation>

<operation id="5460" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:45 %sext_ln54_153 = sext i24 %mul_ln54_76

]]></Node>
<StgValue><ssdm name="sext_ln54_153"/></StgValue>
</operation>

<operation id="5461" st_id="107" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit796:46 %add_ln54_72 = add i25 %shl_ln54_66, i25 %sext_ln54_153

]]></Node>
<StgValue><ssdm name="add_ln54_72"/></StgValue>
</operation>

<operation id="5462" st_id="107" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:54 %mul_ln54_77 = mul i24 %sext_ln54_154, i24 %sext_ln36_77

]]></Node>
<StgValue><ssdm name="mul_ln54_77"/></StgValue>
</operation>

<operation id="5463" st_id="107" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit926:16 %add_ln54_143 = add i25 %shl_ln54_137, i25 %sext_ln54_245

]]></Node>
<StgValue><ssdm name="add_ln54_143"/></StgValue>
</operation>

<operation id="5464" st_id="107" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:17 %mul_ln54_157 = mul i24 %sext_ln54_154, i24 %sext_ln36_76

]]></Node>
<StgValue><ssdm name="mul_ln54_157"/></StgValue>
</operation>

<operation id="5465" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit926:18 %tmp_415 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_143, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="5466" st_id="107" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4273" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:16 %add_ln54_215 = add i25 %shl_ln54_209, i25 %sext_ln54_335

]]></Node>
<StgValue><ssdm name="add_ln54_215"/></StgValue>
</operation>

<operation id="5467" st_id="107" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:17 %mul_ln54_238 = mul i24 %sext_ln54_156, i24 %sext_ln36_76

]]></Node>
<StgValue><ssdm name="mul_ln54_238"/></StgValue>
</operation>

<operation id="5468" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4275" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:18 %tmp_496 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_215, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="5469" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:739 %sext_ln36_78 = sext i12 %select_ln36_80

]]></Node>
<StgValue><ssdm name="sext_ln36_78"/></StgValue>
</operation>

<operation id="5470" st_id="108" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit796:46 %add_ln54_72 = add i25 %shl_ln54_66, i25 %sext_ln54_153

]]></Node>
<StgValue><ssdm name="add_ln54_72"/></StgValue>
</operation>

<operation id="5471" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit796:47 %tmp_334 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_72, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="5472" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit796:48 %shl_ln54_67 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_334, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_67"/></StgValue>
</operation>

<operation id="5473" st_id="108" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:54 %mul_ln54_77 = mul i24 %sext_ln54_154, i24 %sext_ln36_77

]]></Node>
<StgValue><ssdm name="mul_ln54_77"/></StgValue>
</operation>

<operation id="5474" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:55 %sext_ln54_155 = sext i24 %mul_ln54_77

]]></Node>
<StgValue><ssdm name="sext_ln54_155"/></StgValue>
</operation>

<operation id="5475" st_id="108" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit796:56 %add_ln54_73 = add i25 %shl_ln54_67, i25 %sext_ln54_155

]]></Node>
<StgValue><ssdm name="add_ln54_73"/></StgValue>
</operation>

<operation id="5476" st_id="108" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:64 %mul_ln54_78 = mul i24 %sext_ln54_156, i24 %sext_ln36_78

]]></Node>
<StgValue><ssdm name="mul_ln54_78"/></StgValue>
</operation>

<operation id="5477" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit796:73 %sext_ln54_158 = sext i12 %tmp_234

]]></Node>
<StgValue><ssdm name="sext_ln54_158"/></StgValue>
</operation>

<operation id="5478" st_id="108" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:17 %mul_ln54_157 = mul i24 %sext_ln54_154, i24 %sext_ln36_76

]]></Node>
<StgValue><ssdm name="mul_ln54_157"/></StgValue>
</operation>

<operation id="5479" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit926:19 %shl_ln54_138 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_415, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_138"/></StgValue>
</operation>

<operation id="5480" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:20 %sext_ln54_246 = sext i24 %mul_ln54_157

]]></Node>
<StgValue><ssdm name="sext_ln54_246"/></StgValue>
</operation>

<operation id="5481" st_id="108" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit926:21 %add_ln54_144 = add i25 %shl_ln54_138, i25 %sext_ln54_246

]]></Node>
<StgValue><ssdm name="add_ln54_144"/></StgValue>
</operation>

<operation id="5482" st_id="108" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:22 %mul_ln54_158 = mul i24 %sext_ln54_156, i24 %sext_ln36_77

]]></Node>
<StgValue><ssdm name="mul_ln54_158"/></StgValue>
</operation>

<operation id="5483" st_id="108" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:17 %mul_ln54_238 = mul i24 %sext_ln54_156, i24 %sext_ln36_76

]]></Node>
<StgValue><ssdm name="mul_ln54_238"/></StgValue>
</operation>

<operation id="5484" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4276" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:19 %shl_ln54_210 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_496, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_210"/></StgValue>
</operation>

<operation id="5485" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4277" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:20 %sext_ln54_336 = sext i24 %mul_ln54_238

]]></Node>
<StgValue><ssdm name="sext_ln54_336"/></StgValue>
</operation>

<operation id="5486" st_id="108" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4278" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:21 %add_ln54_216 = add i25 %shl_ln54_210, i25 %sext_ln54_336

]]></Node>
<StgValue><ssdm name="add_ln54_216"/></StgValue>
</operation>

<operation id="5487" st_id="108" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:22 %mul_ln54_239 = mul i24 %sext_ln54_158, i24 %sext_ln36_77

]]></Node>
<StgValue><ssdm name="mul_ln54_239"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="5488" st_id="109" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit796:56 %add_ln54_73 = add i25 %shl_ln54_67, i25 %sext_ln54_155

]]></Node>
<StgValue><ssdm name="add_ln54_73"/></StgValue>
</operation>

<operation id="5489" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit796:57 %tmp_335 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_73, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="5490" st_id="109" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:64 %mul_ln54_78 = mul i24 %sext_ln54_156, i24 %sext_ln36_78

]]></Node>
<StgValue><ssdm name="mul_ln54_78"/></StgValue>
</operation>

<operation id="5491" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.exit796:81 %sext_ln54_160 = sext i12 %tmp_235

]]></Node>
<StgValue><ssdm name="sext_ln54_160"/></StgValue>
</operation>

<operation id="5492" st_id="109" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit926:21 %add_ln54_144 = add i25 %shl_ln54_138, i25 %sext_ln54_246

]]></Node>
<StgValue><ssdm name="add_ln54_144"/></StgValue>
</operation>

<operation id="5493" st_id="109" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:22 %mul_ln54_158 = mul i24 %sext_ln54_156, i24 %sext_ln36_77

]]></Node>
<StgValue><ssdm name="mul_ln54_158"/></StgValue>
</operation>

<operation id="5494" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit926:23 %tmp_416 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_144, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="5495" st_id="109" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:27 %mul_ln54_159 = mul i24 %sext_ln54_158, i24 %sext_ln36_78

]]></Node>
<StgValue><ssdm name="mul_ln54_159"/></StgValue>
</operation>

<operation id="5496" st_id="109" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4278" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:21 %add_ln54_216 = add i25 %shl_ln54_210, i25 %sext_ln54_336

]]></Node>
<StgValue><ssdm name="add_ln54_216"/></StgValue>
</operation>

<operation id="5497" st_id="109" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:22 %mul_ln54_239 = mul i24 %sext_ln54_158, i24 %sext_ln36_77

]]></Node>
<StgValue><ssdm name="mul_ln54_239"/></StgValue>
</operation>

<operation id="5498" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4280" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:23 %tmp_497 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_216, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="5499" st_id="109" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4284" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:27 %mul_ln54_240 = mul i24 %sext_ln54_160, i24 %sext_ln36_78

]]></Node>
<StgValue><ssdm name="mul_ln54_240"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="5500" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:741 %sext_ln36_79 = sext i12 %select_ln36_81

]]></Node>
<StgValue><ssdm name="sext_ln36_79"/></StgValue>
</operation>

<operation id="5501" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit796:58 %shl_ln54_68 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_335, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_68"/></StgValue>
</operation>

<operation id="5502" st_id="110" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:64 %mul_ln54_78 = mul i24 %sext_ln54_156, i24 %sext_ln36_78

]]></Node>
<StgValue><ssdm name="mul_ln54_78"/></StgValue>
</operation>

<operation id="5503" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:65 %sext_ln54_157 = sext i24 %mul_ln54_78

]]></Node>
<StgValue><ssdm name="sext_ln54_157"/></StgValue>
</operation>

<operation id="5504" st_id="110" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit796:66 %add_ln54_74 = add i25 %shl_ln54_68, i25 %sext_ln54_157

]]></Node>
<StgValue><ssdm name="add_ln54_74"/></StgValue>
</operation>

<operation id="5505" st_id="110" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:74 %mul_ln54_79 = mul i24 %sext_ln54_158, i24 %sext_ln36_79

]]></Node>
<StgValue><ssdm name="mul_ln54_79"/></StgValue>
</operation>

<operation id="5506" st_id="110" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:22 %mul_ln54_158 = mul i24 %sext_ln54_156, i24 %sext_ln36_77

]]></Node>
<StgValue><ssdm name="mul_ln54_158"/></StgValue>
</operation>

<operation id="5507" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit926:24 %shl_ln54_139 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_416, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_139"/></StgValue>
</operation>

<operation id="5508" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:25 %sext_ln54_247 = sext i24 %mul_ln54_158

]]></Node>
<StgValue><ssdm name="sext_ln54_247"/></StgValue>
</operation>

<operation id="5509" st_id="110" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit926:26 %add_ln54_145 = add i25 %shl_ln54_139, i25 %sext_ln54_247

]]></Node>
<StgValue><ssdm name="add_ln54_145"/></StgValue>
</operation>

<operation id="5510" st_id="110" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:27 %mul_ln54_159 = mul i24 %sext_ln54_158, i24 %sext_ln36_78

]]></Node>
<StgValue><ssdm name="mul_ln54_159"/></StgValue>
</operation>

<operation id="5511" st_id="110" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:32 %mul_ln54_160 = mul i24 %sext_ln54_160, i24 %sext_ln36_79

]]></Node>
<StgValue><ssdm name="mul_ln54_160"/></StgValue>
</operation>

<operation id="5512" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.1.exit926:41 %sext_ln54_250 = sext i12 %tmp_245

]]></Node>
<StgValue><ssdm name="sext_ln54_250"/></StgValue>
</operation>

<operation id="5513" st_id="110" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:22 %mul_ln54_239 = mul i24 %sext_ln54_158, i24 %sext_ln36_77

]]></Node>
<StgValue><ssdm name="mul_ln54_239"/></StgValue>
</operation>

<operation id="5514" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4281" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:24 %shl_ln54_211 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_497, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_211"/></StgValue>
</operation>

<operation id="5515" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4282" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:25 %sext_ln54_337 = sext i24 %mul_ln54_239

]]></Node>
<StgValue><ssdm name="sext_ln54_337"/></StgValue>
</operation>

<operation id="5516" st_id="110" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:26 %add_ln54_217 = add i25 %shl_ln54_211, i25 %sext_ln54_337

]]></Node>
<StgValue><ssdm name="add_ln54_217"/></StgValue>
</operation>

<operation id="5517" st_id="110" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4284" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:27 %mul_ln54_240 = mul i24 %sext_ln54_160, i24 %sext_ln36_78

]]></Node>
<StgValue><ssdm name="mul_ln54_240"/></StgValue>
</operation>

<operation id="5518" st_id="110" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:32 %mul_ln54_241 = mul i24 %sext_ln54_250, i24 %sext_ln36_79

]]></Node>
<StgValue><ssdm name="mul_ln54_241"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="5519" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc141:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_ROW_COL_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="5520" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc141:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10200, i64 10200, i64 10200

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="5521" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="24" op_0_bw="12">
<![CDATA[
for.inc141:743 %sext_ln36_80 = sext i12 %select_ln36_82

]]></Node>
<StgValue><ssdm name="sext_ln36_80"/></StgValue>
</operation>

<operation id="5522" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc141:756 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="5523" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc141:799 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 51, i32 0, i32 0, i32 0, void @empty_21

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="5524" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc141:800 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="5525" st_id="111" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit796:66 %add_ln54_74 = add i25 %shl_ln54_68, i25 %sext_ln54_157

]]></Node>
<StgValue><ssdm name="add_ln54_74"/></StgValue>
</operation>

<operation id="5526" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit796:67 %tmp_336 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_74, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="5527" st_id="111" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:74 %mul_ln54_79 = mul i24 %sext_ln54_158, i24 %sext_ln36_79

]]></Node>
<StgValue><ssdm name="mul_ln54_79"/></StgValue>
</operation>

<operation id="5528" st_id="111" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:82 %mul_ln54_80 = mul i24 %sext_ln54_160, i24 %sext_ln36_80

]]></Node>
<StgValue><ssdm name="mul_ln54_80"/></StgValue>
</operation>

<operation id="5529" st_id="111" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit926:26 %add_ln54_145 = add i25 %shl_ln54_139, i25 %sext_ln54_247

]]></Node>
<StgValue><ssdm name="add_ln54_145"/></StgValue>
</operation>

<operation id="5530" st_id="111" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:27 %mul_ln54_159 = mul i24 %sext_ln54_158, i24 %sext_ln36_78

]]></Node>
<StgValue><ssdm name="mul_ln54_159"/></StgValue>
</operation>

<operation id="5531" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit926:28 %tmp_417 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_145, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="5532" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit926:29 %shl_ln54_140 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_417, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_140"/></StgValue>
</operation>

<operation id="5533" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:30 %sext_ln54_248 = sext i24 %mul_ln54_159

]]></Node>
<StgValue><ssdm name="sext_ln54_248"/></StgValue>
</operation>

<operation id="5534" st_id="111" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit926:31 %add_ln54_146 = add i25 %shl_ln54_140, i25 %sext_ln54_248

]]></Node>
<StgValue><ssdm name="add_ln54_146"/></StgValue>
</operation>

<operation id="5535" st_id="111" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:32 %mul_ln54_160 = mul i24 %sext_ln54_160, i24 %sext_ln36_79

]]></Node>
<StgValue><ssdm name="mul_ln54_160"/></StgValue>
</operation>

<operation id="5536" st_id="111" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:42 %mul_ln54_161 = mul i24 %sext_ln54_250, i24 %sext_ln36_80

]]></Node>
<StgValue><ssdm name="mul_ln54_161"/></StgValue>
</operation>

<operation id="5537" st_id="111" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:26 %add_ln54_217 = add i25 %shl_ln54_211, i25 %sext_ln54_337

]]></Node>
<StgValue><ssdm name="add_ln54_217"/></StgValue>
</operation>

<operation id="5538" st_id="111" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4284" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:27 %mul_ln54_240 = mul i24 %sext_ln54_160, i24 %sext_ln36_78

]]></Node>
<StgValue><ssdm name="mul_ln54_240"/></StgValue>
</operation>

<operation id="5539" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4285" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:28 %tmp_498 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_217, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="5540" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4286" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:29 %shl_ln54_212 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_498, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_212"/></StgValue>
</operation>

<operation id="5541" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4287" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:30 %sext_ln54_338 = sext i24 %mul_ln54_240

]]></Node>
<StgValue><ssdm name="sext_ln54_338"/></StgValue>
</operation>

<operation id="5542" st_id="111" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4288" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:31 %add_ln54_218 = add i25 %shl_ln54_212, i25 %sext_ln54_338

]]></Node>
<StgValue><ssdm name="add_ln54_218"/></StgValue>
</operation>

<operation id="5543" st_id="111" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:32 %mul_ln54_241 = mul i24 %sext_ln54_250, i24 %sext_ln36_79

]]></Node>
<StgValue><ssdm name="mul_ln54_241"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="5544" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit796:68 %shl_ln54_69 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_336, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_69"/></StgValue>
</operation>

<operation id="5545" st_id="112" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:74 %mul_ln54_79 = mul i24 %sext_ln54_158, i24 %sext_ln36_79

]]></Node>
<StgValue><ssdm name="mul_ln54_79"/></StgValue>
</operation>

<operation id="5546" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:75 %sext_ln54_159 = sext i24 %mul_ln54_79

]]></Node>
<StgValue><ssdm name="sext_ln54_159"/></StgValue>
</operation>

<operation id="5547" st_id="112" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit796:76 %add_ln54_75 = add i25 %shl_ln54_69, i25 %sext_ln54_159

]]></Node>
<StgValue><ssdm name="add_ln54_75"/></StgValue>
</operation>

<operation id="5548" st_id="112" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:82 %mul_ln54_80 = mul i24 %sext_ln54_160, i24 %sext_ln36_80

]]></Node>
<StgValue><ssdm name="mul_ln54_80"/></StgValue>
</operation>

<operation id="5549" st_id="112" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit926:31 %add_ln54_146 = add i25 %shl_ln54_140, i25 %sext_ln54_248

]]></Node>
<StgValue><ssdm name="add_ln54_146"/></StgValue>
</operation>

<operation id="5550" st_id="112" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:32 %mul_ln54_160 = mul i24 %sext_ln54_160, i24 %sext_ln36_79

]]></Node>
<StgValue><ssdm name="mul_ln54_160"/></StgValue>
</operation>

<operation id="5551" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit926:33 %tmp_419 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_146, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="5552" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit926:34 %shl_ln54_141 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_419, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_141"/></StgValue>
</operation>

<operation id="5553" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:35 %sext_ln54_249 = sext i24 %mul_ln54_160

]]></Node>
<StgValue><ssdm name="sext_ln54_249"/></StgValue>
</operation>

<operation id="5554" st_id="112" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit926:36 %add_ln54_147 = add i25 %shl_ln54_141, i25 %sext_ln54_249

]]></Node>
<StgValue><ssdm name="add_ln54_147"/></StgValue>
</operation>

<operation id="5555" st_id="112" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:42 %mul_ln54_161 = mul i24 %sext_ln54_250, i24 %sext_ln36_80

]]></Node>
<StgValue><ssdm name="mul_ln54_161"/></StgValue>
</operation>

<operation id="5556" st_id="112" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4288" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:31 %add_ln54_218 = add i25 %shl_ln54_212, i25 %sext_ln54_338

]]></Node>
<StgValue><ssdm name="add_ln54_218"/></StgValue>
</operation>

<operation id="5557" st_id="112" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:32 %mul_ln54_241 = mul i24 %sext_ln54_250, i24 %sext_ln36_79

]]></Node>
<StgValue><ssdm name="mul_ln54_241"/></StgValue>
</operation>

<operation id="5558" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4290" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:33 %tmp_499 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_218, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="5559" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4291" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:34 %shl_ln54_213 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_499, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_213"/></StgValue>
</operation>

<operation id="5560" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4292" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:35 %sext_ln54_339 = sext i24 %mul_ln54_241

]]></Node>
<StgValue><ssdm name="sext_ln54_339"/></StgValue>
</operation>

<operation id="5561" st_id="112" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:36 %add_ln54_219 = add i25 %shl_ln54_213, i25 %sext_ln54_339

]]></Node>
<StgValue><ssdm name="add_ln54_219"/></StgValue>
</operation>

<operation id="5562" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4298" bw="24" op_0_bw="12">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:41 %sext_ln54_340 = sext i12 %tmp_255

]]></Node>
<StgValue><ssdm name="sext_ln54_340"/></StgValue>
</operation>

<operation id="5563" st_id="112" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4299" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:42 %mul_ln54_242 = mul i24 %sext_ln54_340, i24 %sext_ln36_80

]]></Node>
<StgValue><ssdm name="mul_ln54_242"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="5564" st_id="113" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit796:76 %add_ln54_75 = add i25 %shl_ln54_69, i25 %sext_ln54_159

]]></Node>
<StgValue><ssdm name="add_ln54_75"/></StgValue>
</operation>

<operation id="5565" st_id="113" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:82 %mul_ln54_80 = mul i24 %sext_ln54_160, i24 %sext_ln36_80

]]></Node>
<StgValue><ssdm name="mul_ln54_80"/></StgValue>
</operation>

<operation id="5566" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit796:83 %tmp_337 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_75, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="5567" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.exit796:84 %shl_ln54_70 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_337, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_70"/></StgValue>
</operation>

<operation id="5568" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.exit796:85 %sext_ln54_161 = sext i24 %mul_ln54_80

]]></Node>
<StgValue><ssdm name="sext_ln54_161"/></StgValue>
</operation>

<operation id="5569" st_id="113" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit796:86 %add_ln54_76 = add i25 %shl_ln54_70, i25 %sext_ln54_161

]]></Node>
<StgValue><ssdm name="add_ln54_76"/></StgValue>
</operation>

<operation id="5570" st_id="113" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit926:36 %add_ln54_147 = add i25 %shl_ln54_141, i25 %sext_ln54_249

]]></Node>
<StgValue><ssdm name="add_ln54_147"/></StgValue>
</operation>

<operation id="5571" st_id="113" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:42 %mul_ln54_161 = mul i24 %sext_ln54_250, i24 %sext_ln36_80

]]></Node>
<StgValue><ssdm name="mul_ln54_161"/></StgValue>
</operation>

<operation id="5572" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit926:43 %tmp_420 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_147, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="5573" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.1.exit926:44 %shl_ln54_142 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_420, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_142"/></StgValue>
</operation>

<operation id="5574" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.1.exit926:45 %sext_ln54_251 = sext i24 %mul_ln54_161

]]></Node>
<StgValue><ssdm name="sext_ln54_251"/></StgValue>
</operation>

<operation id="5575" st_id="113" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit926:46 %add_ln54_148 = add i25 %shl_ln54_142, i25 %sext_ln54_251

]]></Node>
<StgValue><ssdm name="add_ln54_148"/></StgValue>
</operation>

<operation id="5576" st_id="113" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:36 %add_ln54_219 = add i25 %shl_ln54_213, i25 %sext_ln54_339

]]></Node>
<StgValue><ssdm name="add_ln54_219"/></StgValue>
</operation>

<operation id="5577" st_id="113" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4299" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:42 %mul_ln54_242 = mul i24 %sext_ln54_340, i24 %sext_ln36_80

]]></Node>
<StgValue><ssdm name="mul_ln54_242"/></StgValue>
</operation>

<operation id="5578" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4300" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:43 %tmp_500 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_219, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="5579" st_id="114" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.exit796:86 %add_ln54_76 = add i25 %shl_ln54_70, i25 %sext_ln54_161

]]></Node>
<StgValue><ssdm name="add_ln54_76"/></StgValue>
</operation>

<operation id="5580" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.exit796:87 %tmp_338 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_76, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="5581" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.exit796:88 %sext_ln57_16 = sext i16 %add_ln57_7

]]></Node>
<StgValue><ssdm name="sext_ln57_16"/></StgValue>
</operation>

<operation id="5582" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.exit796:89 %sext_ln57_17 = sext i16 %tmp_338

]]></Node>
<StgValue><ssdm name="sext_ln57_17"/></StgValue>
</operation>

<operation id="5583" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.exit796:90 %sub_ln57_8 = sub i17 0, i17 %sext_ln57_16

]]></Node>
<StgValue><ssdm name="sub_ln57_8"/></StgValue>
</operation>

<operation id="5584" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.exit796:91 %icmp_ln57_8 = icmp_eq  i17 %sext_ln57_17, i17 %sub_ln57_8

]]></Node>
<StgValue><ssdm name="icmp_ln57_8"/></StgValue>
</operation>

<operation id="5585" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.exit796:92 %br_ln57 = br i1 %icmp_ln57_8, void %if.end.i.i.8, void %if.then.i.i.8

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5586" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.8:0 %br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i102.case.01038, void %V32.i.i25.i.i102.case.11039

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5587" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.exit1037:0 %br_ln57 = br void %if.end.i.i.8

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5588" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.8:0 %add_ln57_8 = add i16 %tmp_338, i16 %add_ln57_7

]]></Node>
<StgValue><ssdm name="add_ln57_8"/></StgValue>
</operation>

<operation id="5589" st_id="114" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.1.exit926:46 %add_ln54_148 = add i25 %shl_ln54_142, i25 %sext_ln54_251

]]></Node>
<StgValue><ssdm name="add_ln54_148"/></StgValue>
</operation>

<operation id="5590" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.1.exit926:47 %tmp_410 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_148, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="5591" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.1.exit926:48 %sext_ln57_34 = sext i16 %add_ln57_16

]]></Node>
<StgValue><ssdm name="sext_ln57_34"/></StgValue>
</operation>

<operation id="5592" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.1.exit926:49 %sext_ln57_35 = sext i16 %tmp_410

]]></Node>
<StgValue><ssdm name="sext_ln57_35"/></StgValue>
</operation>

<operation id="5593" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.1.exit926:50 %sub_ln57_17 = sub i17 0, i17 %sext_ln57_34

]]></Node>
<StgValue><ssdm name="sub_ln57_17"/></StgValue>
</operation>

<operation id="5594" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.1.exit926:51 %icmp_ln57_17 = icmp_eq  i17 %sext_ln57_35, i17 %sub_ln57_17

]]></Node>
<StgValue><ssdm name="icmp_ln57_17"/></StgValue>
</operation>

<operation id="5595" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.exit926:52 %br_ln57 = br i1 %icmp_ln57_17, void %if.end.i.i.1.8, void %if.then.i.i.1.8

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5596" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3600" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.1.8:0 %br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i102.1.case.01065, void %V32.i.i25.i.i102.1.case.11066

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5597" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3608" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.exit1064:0 %br_ln57 = br void %if.end.i.i.1.8

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5598" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.1.8:0 %add_ln57_17 = add i16 %tmp_410, i16 %add_ln57_16

]]></Node>
<StgValue><ssdm name="add_ln57_17"/></StgValue>
</operation>

<operation id="5599" st_id="114" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4299" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:42 %mul_ln54_242 = mul i24 %sext_ln54_340, i24 %sext_ln36_80

]]></Node>
<StgValue><ssdm name="mul_ln54_242"/></StgValue>
</operation>

<operation id="5600" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4301" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:44 %shl_ln54_214 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_500, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln54_214"/></StgValue>
</operation>

<operation id="5601" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4302" bw="25" op_0_bw="24">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:45 %sext_ln54_341 = sext i24 %mul_ln54_242

]]></Node>
<StgValue><ssdm name="sext_ln54_341"/></StgValue>
</operation>

<operation id="5602" st_id="114" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4303" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:46 %add_ln54_220 = add i25 %shl_ln54_214, i25 %sext_ln54_341

]]></Node>
<StgValue><ssdm name="add_ln54_220"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="5603" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="0"/>
<literal name="icmp_ln57_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.01038:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5604" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="0"/>
<literal name="icmp_ln57_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.01038:1 %br_ln57 = br void %V32.i.i25.i.i102.exit1037

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5605" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="1"/>
<literal name="icmp_ln57_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.11039:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5606" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="1"/>
<literal name="icmp_ln57_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.11039:1 %br_ln57 = br void %V32.i.i25.i.i102.exit1037

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="5607" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.0864:0 %store_ln57 = store i16 %add_ln57_8, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5608" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.0864:1 %br_ln57 = br void %V32.i.i25.i.i102.exit863

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5609" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.1865:0 %store_ln57 = store i16 %add_ln57_8, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5610" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.case.1865:1 %br_ln57 = br void %V32.i.i25.i.i102.exit863

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5611" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3715" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.0946:0 %store_ln57 = store i16 %add_ln57_17, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5612" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3716" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.0946:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit945

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5613" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3718" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.1947:0 %store_ln57 = store i16 %add_ln57_17, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5614" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3719" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.1947:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit945

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="5615" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="0"/>
<literal name="icmp_ln57_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3602" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.01065:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5616" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="0"/>
<literal name="icmp_ln57_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3603" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.01065:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit1064

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5617" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
<literal name="icmp_ln57_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3605" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.11066:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5618" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
<literal name="icmp_ln57_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.1.case.11066:1 %br_ln57 = br void %V32.i.i25.i.i102.1.exit1064

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5619" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="0"/>
<literal name="icmp_ln57_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4313" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.01092:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5620" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="0"/>
<literal name="icmp_ln57_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4314" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.01092:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit1091

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5621" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
<literal name="icmp_ln57_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4316" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.11093:0 %store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5622" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
<literal name="icmp_ln57_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4317" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.11093:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit1091

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="5623" st_id="118" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4303" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:46 %add_ln54_220 = add i25 %shl_ln54_214, i25 %sext_ln54_341

]]></Node>
<StgValue><ssdm name="add_ln54_220"/></StgValue>
</operation>

<operation id="5624" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4304" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:47 %tmp_482 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln54_220, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="5625" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:48 %sext_ln57_52 = sext i16 %add_ln57_25

]]></Node>
<StgValue><ssdm name="sext_ln57_52"/></StgValue>
</operation>

<operation id="5626" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4306" bw="17" op_0_bw="16">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:49 %sext_ln57_53 = sext i16 %tmp_482

]]></Node>
<StgValue><ssdm name="sext_ln57_53"/></StgValue>
</operation>

<operation id="5627" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4307" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:50 %sub_ln57_26 = sub i17 0, i17 %sext_ln57_52

]]></Node>
<StgValue><ssdm name="sub_ln57_26"/></StgValue>
</operation>

<operation id="5628" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4308" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:51 %icmp_ln57_26 = icmp_eq  i17 %sext_ln57_53, i17 %sub_ln57_26

]]></Node>
<StgValue><ssdm name="icmp_ln57_26"/></StgValue>
</operation>

<operation id="5629" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.exit1008:52 %br_ln57 = br i1 %icmp_ln57_26, void %if.end.i.i.2.8, void %if.then.i.i.2.8

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5630" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.2.8:0 %br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i102.2.case.01092, void %V32.i.i25.i.i102.2.case.11093

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5631" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4319" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.exit1091:0 %br_ln57 = br void %if.end.i.i.2.8

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5632" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4321" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.2.8:0 %add_ln57_26 = add i16 %tmp_482, i16 %add_ln57_25

]]></Node>
<StgValue><ssdm name="add_ln57_26"/></StgValue>
</operation>

<operation id="5633" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.2.8:1 %br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i102.2.case.01018, void %V32.i.i25.i.i102.2.case.11019

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="5634" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4324" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.01018:0 %store_ln57 = store i16 %add_ln57_26, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5635" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4325" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.01018:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit1017

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="5636" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4327" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.11019:0 %store_ln57 = store i16 %add_ln57_26, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="5637" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4328" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i25.i.i102.2.case.11019:1 %br_ln57 = br void %V32.i.i25.i.i102.2.exit1017

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="120" st_id="6683">
</state>

<state id="121" st_id="6684">
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
