// Seed: 2948642276
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [1 : -1] id_16;
  logic [1 'b0 : 1] id_17 = id_17 + id_15;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input tri0 id_2,
    output uwire id_3,
    input tri1 id_4,
    output wor id_5,
    output tri id_6,
    input tri1 id_7,
    input tri id_8,
    output tri id_9,
    input tri1 id_10,
    input tri1 id_11,
    input wire id_12,
    input wor id_13,
    output wor id_14,
    input supply0 id_15
);
  wire id_17;
  assign id_9 = id_15;
  xor primCall (id_14, id_8, id_7, id_10, id_15, id_4, id_12, id_17, id_11, id_2, id_13);
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
