[View]
Entity=cpu86_top_tb
Architecture=struct
TopLevelType=1
[file:.\src\asm.bat]
Enabled=1
[file:.\src\bin2case.exe]
Enabled=1
[file:.\src\bin2coe.exe]
Enabled=1
[file:.\src\bin2hex.exe]
Enabled=1
[file:.\src\bin2mem.exe]
Enabled=1
[file:.\src\fileList.txt]
Enabled=1
[file:.\src\formatter_struct.vhd]
Enabled=1
[file:.\src\hello.asm]
Enabled=1
[file:.\src\hello.hex]
Enabled=1
[file:.\src\HELLO.LST]
Enabled=1
[file:.\src\ipregister_rtl.vhd]
Enabled=1
[file:.\src\jump0400.asm]
Enabled=1
[file:.\src\jump0400.bat]
Enabled=1
[file:.\src\ldintel.asm]
Enabled=1
[file:.\src\ldintel.bat]
Enabled=1
[file:.\src\LICENSE]
Enabled=1
[file:.\src\loadfname.dat]
Enabled=1
[file:.\src\MON88.ASM]
Enabled=1
[file:.\src\mon88.bat]
Enabled=1
[file:.\src\MON88.COE]
Enabled=1
[file:.\src\README]
Enabled=1
[file:.\src\readme.txt]
Enabled=1
[file:.\src\regshiftmux_regshift.vhd]
Enabled=1
[file:.\src\run.bat]
Enabled=1
[file:.\src\tb.tcl]
Enabled=1
[file:.\src\wave.do]
Enabled=1
[file:.\src\Waveform Editor 1.awf]
Enabled=1
[file:.\src\PIC17C42_alu_rtl.vhd]
Enabled=1
[file:.\src\PIC17C42_a_table.vhd]
Enabled=1
[file:.\src\PIC17C42_biufsm_fsm.vhd]
Enabled=1
[file:.\src\PIC17C42_biu_struct.vhd]
Enabled=1
[file:.\src\PIC17C42_Bootstrap_rtl.vhd]
Enabled=1
[file:.\src\PIC17C42_cpu86instr.vhd]
Enabled=1
[file:.\src\PIC17C42_cpu86pack.vhd]
Enabled=1
[file:.\src\PIC17C42_cpu86_struct.vhd]
Enabled=1
[file:.\src\PIC17C42_cpu86_top_struct.vhd]
Enabled=1
[file:.\src\PIC17C42_cpu86_top_tb_struct.vhd]
Enabled=1
[file:.\src\PIC17C42_datapath_struct.vhd]
Enabled=1
[file:.\src\PIC17C42_dataregfile_rtl.vhd]
Enabled=1
[file:.\src\PIC17C42_divider_rtl_ser.vhd]
Enabled=1
[file:.\src\PIC17C42_d_table.vhd]
Enabled=1
[file:.\src\PIC17C42_multiplier_rtl.vhd]
Enabled=1
[file:.\src\PIC17C42_m_table.vhd]
Enabled=1
[file:.\src\PIC17C42_n_table.vhd]
Enabled=1
[file:.\src\PIC17C42_proc_rtl.vhd]
Enabled=1
[file:.\src\PIC17C42_r_table.vhd]
Enabled=1
[file:.\src\PIC17C42_segregfile_rtl.vhd]
Enabled=1
[file:.\src\PIC17C42_slib_clock_div.vhd]
Enabled=1
[file:.\src\PIC17C42_slib_counter.vhd]
Enabled=1
[file:.\src\PIC17C42_slib_edge_detect.vhd]
Enabled=1
[file:.\src\PIC17C42_slib_fifo.vhd]
Enabled=1
[file:.\src\PIC17C42_slib_input_filter.vhd]
Enabled=1
[file:.\src\PIC17C42_slib_input_sync.vhd]
Enabled=1
[file:.\src\PIC17C42_slib_mv_filter.vhd]
Enabled=1
[file:.\src\PIC17C42_sram.vhd]
Enabled=1
[file:.\src\PIC17C42_tester_behaviour.vhd]
Enabled=1
[file:.\src\PIC17C42_uartrx.vhd]
Enabled=1
[file:.\src\PIC17C42_uarttx.vhd]
Enabled=1
[file:.\src\PIC17C42_uart_16750.vhd]
Enabled=1
[file:.\src\PIC17C42_uart_baudgen.vhd]
Enabled=1
[file:.\src\PIC17C42_uart_interrupt.vhd]
Enabled=1
[file:.\src\PIC17C42_uart_receiver.vhd]
Enabled=1
[file:.\src\PIC17C42_uart_top_struct.vhd]
Enabled=1
[file:.\src\PIC17C42_uart_transmitter.vhd]
Enabled=1
[file:.\src\PIC17C42_utils.vhd]
Enabled=1
