SystemC Simulation
UVM_INFO @ 0 s: reporter [RNTST] Running test ...
0 s top_component.sub_component run_phase(...) in process top_component.sub_component.exec_proc_run_top_component_sub_component_0
waiting for any process to finish
0 s top_component run_phase: spawning processes
0 s top_component.sub_component process_a
0 s top_component.sub_component process_b - begin
40 ns top_component run_phase: all spawned processes finished
40 ns top_component run_phase: done
UVM_INFO <removed by verify-uvm.pl> @ 40 ns: reporter [UVM/REPORT/SERVER]
--- UVM Report Summary ---
** Report counts by severity
UVM_INFO      :   1
UVM_WARNING   :   0
UVM_ERROR     :   0
UVM_FATAL     :   0
** Report counts by id
[RNTST]                 1
UVM_INFO @ 40 ns: reporter [FINISH] UVM-SystemC phasing completed; simulation finished
