//-----------------------------------------------------------------------------------------------
// update history
//-----------------------------------------------------------------------------------------------

//-----------------------------------------------------------------------------------------------
// 2021/09/27
//-----------------------------------------------------------------------------------------------
//    - efuse Read/Write Timing:
//      1. mapping "OSC freq = 48+20(0x32-0x1E) = 68MHz"
// 
//-----------------------------------------------------------------------------------------------
// 2021/06/10
//-----------------------------------------------------------------------------------------------
//    - power config:
//      if gain = 40 = 0.4x
//		  1. AVDD = 2.x V => AVDD_PIX power config W 06 30 43
//           AVDD_PIX = 2.17V(rev_C) (powered by internal LDO)
//           VCM  = 1.4V
//
//        2. AVDD = 3.x V => AVDD_PIX power config W 06 30 73
//           AVDD_PIX = 2.60V(rev_C) (powered by internal LDO)
//           VCM = 1.4V
//    - add software rest
// 
//-----------------------------------------------------------------------------------------------
// 2021/04/15
//-----------------------------------------------------------------------------------------------
//    - power config:
//      1. AVDD = 2.x V => AVDD_PIX power config W 06 30 41
//         AVDD = 3.x V => AVDD_PIX power config W 06 30 71
// 
//-----------------------------------------------------------------------------------------------
// 2020/12/07 (main changes for rev_C chip)
//-----------------------------------------------------------------------------------------------
//    - resolution:
//      1. MIN down to 184x184  
//
//    - timing config: 
//      1. shorten PH0 from 461 to 210 (H from 1481 -> 1230)
//      2. shorten reset timing:
//         a. reg_rst_reset_ph0_t0 = 100
//         b. reg_comp_rst2_ph0_t0 = 185
//         c. reg_comp_rst3_ph0_t0 = 200
//      3. reduce interanl OSC freq from 78MHz to 68MHz
//      4. H(ADC read one line) @ 68MHz(MCLK) = 1230*1000/(68/2)     =     36,176.47ns
//         SPI read one line    @ 24MHz(SCLK) = 216x10x(1000/24)     =     90,000.00ns (> 2H, frame mode o.k)
//         SPI read one frame   @ 24MHz(SCLK) = 216x216x10x(1000/24) = 19,440,000.00ns
//         => MAX_EXPO_INTG =~ 390(SPI read one frame time / H), 
//         but considering freq error on both (MCLK,SCLK) 
//         and based on experience on 723 platform (FW:7F/SW:1.44)
//         now given MAX_EXPO_INTG =~ 410 for usage guide
//
//    - power config:
//      1. AVDD_PIX powered by internal LDO = 2.3V
//      2. comp_bias_sel = 8uA
//
//-----------------------------------------------------------------------------------------------
// 2020/10/22
//-----------------------------------------------------------------------------------------------
//    - OSC up to 78MHz : 
//      H = 1481 (i.e 1481*1000/(79/2) = 37.974us < 0.5 * SPI 1 line time = 0.5*184*10*1000/24 = 38.333us) 
//      MAX_EXPO = 350 (i.e EXPO_TIME MAX up to 13.291ms)
//      NOTE: verified on SW_1.4/FW_0X7C/EVB_7805JMANV01
//
//-----------------------------------------------------------------------------------------------
// 2020/10/15
//-----------------------------------------------------------------------------------------------
//    - use build-in regulator for AVDD_PIX = 2.5V
//
//-----------------------------------------------------------------------------------------------
// 2020/09/30
//-----------------------------------------------------------------------------------------------
//    - timing fix: re-allocate timing budget on PH0 for 4-row FPN issue
//                  strongly related signal "rst_reset"
//
//    - typo fix  : 1. address typo on "ADC offset for rst"
//                : 2. OSC freq value on comment (78MHz->76MHz)
//
//-----------------------------------------------------------------------------------------------
// 2020/07/11
//-----------------------------------------------------------------------------------------------
//    - adjust overflow DN of ADC for rst
//
//-----------------------------------------------------------------------------------------------
// 2020/06/30
//-----------------------------------------------------------------------------------------------
//    - update AVDD_PIX = AVDD = 2.8V
//
//-----------------------------------------------------------------------------------------------
// 2020/06/17
//-----------------------------------------------------------------------------------------------
//    - slightly shrink "gtx01" pulse and "gtx_rst" pulse to avoid AE ROI (184,184) from (16,16) fail
//    - add AE ROI window setting (184,184) from (16,16), but default AE off
//    - adjust expo time start from 0x40(64)H to make histogram distribution more suitable for AE algorithm
//
//-----------------------------------------------------------------------------------------------
// 2020/06/15
//-----------------------------------------------------------------------------------------------
//    - minimize ADC ramp timing
//    - equalize 2-stage charge transfer timing
//    - equalize ADC rst/sig offset timing
//
//-----------------------------------------------------------------------------------------------

//-----------------------------------------------------------------------------------------------
//
//-----------------------------------------------------------------------------------------------
TY7868 V1.02_20210927
// Software Reset
W 00 75 05
W 00 75 01

//-----------------------------------------------------------------------------------------------
// page 01
//-----------------------------------------------------------------------------------------------
// sensor AE module = ON(1)/OFF(0)
// @ 0x10[0]
// sensor pixel format = 8bit(1)/10bit(0)
// @ 0x10[4]
W 01 10 00

// AE ROI window
W 01 22 00      // vstr
W 01 23 D8      // vwin
W 01 24 00      // hstr
W 01 25 D8      // hwin

// sensor normal frame burst length = N frame
// @ 0x11[7:0]
W 01 11 01

// AE frame sub-sampling = full_sz(0)/sub_2x2(1)/sub_4x4(2)
// @ 0x12[1:0]
// AE frame V binning X2 = ON(1)/OFF(0)
// @ 0x12[1]
//W 01 12 06

// SPI read out pixel format = 8bit(1)/10bit(0)
// @ 0x13[0]
// SPI read out mode = high-speed(1)/low-speed(0)
// @ 0x13[1]
W 01 13 02

// test pattern = ON(1)/OFF(0)
// @ 0x40[0]
// foot packet = ON(1)/OFF(0)
// @ 0x40[1]
//W 01 40 00

// normal frame window size are fixed at 216x216 by metal option
// normal frame window size (216x216 start from (0,0))
W 01 26 00
W 01 27 D8
W 01 28 00
W 01 29 D8

//-----------------------------------------------------------------------------------------------
// page 02
//-----------------------------------------------------------------------------------------------

// timing fix

// reg_fm_tim_cir_rst(PH0) = 210
W 02 10 0
W 02 11 D2

// reg_fm_tim_adc4rst(PH1) = 222
W 02 12 0
W 02 13 DE

// reg_fm_tim_adc4sig(PH2) = 660
W 02 14 2
W 02 15 94

// reg_fm_tim_datxfer(PH3) = 138
W 02 16 0
W 02 17 8A

// reg_grst_rst_ph0_t0 = 78
W 02 20 0
W 02 21 4E

// reg_gtx_ph0_t0 = 4
W 02 22 0
W 02 23 4

// reg_gtx_ph0_t1 = 58
W 02 24 0
W 02 25 3A

// reg_gfd_rst_ph0_t0 = 68
W 02 2A 0
W 02 2B 44

// reg_gtx_rst_ph0_t0 = 8
W 02 32 0
W 02 33 8

// reg_gtx_rst_ph0_t1 = 48
W 02 34 0
W 02 35 30

// reg_rst_reset_ph0_t0 = 100
W 02 3A 0
W 02 3B 64

// reg_comp_rst2_ph0_t0 = 185
W 02 3C 0
W 02 3D B9

// reg_comp_rst3_ph0_t0 = 200
W 02 3E 0
W 02 3F C8

// reg_ramp_rst_ini_ph0_t0 = 24
W 02 40 0
W 02 41 18

// reg_ramp_rst_1_ph0_t0 = 36
W 02 42 0
W 02 43 24

// reg_ramp_rst_2_ph0_t0 = 26
W 02 44 0
W 02 45 1A

// reg_ramp_rst_2_ph2_t0 = 4
W 02 46 0
W 02 47 4

// reg_ramp_rst_2_ph2_t1 = 132
W 02 48 0
W 02 49 84

// reg_tx_read_en_ph2_t0 = 140
W 02 50 0
W 02 51 8C

// reg_tx_read_en_ph2_t1 = 222
W 02 52 0
W 02 53 DE

// reg_gtx_ph3_t0 = 80
W 02 26 0
W 02 27 50

// reg_gtx_ph3_t1 = 134
W 02 28 0
W 02 29 86

// reg_gfd_rst_ph3_t0 = 20
W 02 2C 0
W 02 2D 14

// reg_gfd_rst_ph3_t1 = 72
W 02 2E 0
W 02 2F 48

// reg_gtx_rst_ph3_t0 = 24
W 02 36 0
W 02 37 18

// reg_gtx_rst_ph3_t1 = 64
W 02 38 0
W 02 39 40

//-----------------------------------------------------------------------------------------------
// page 03
//-----------------------------------------------------------------------------------------------

// timing fix

// reg_adc_val_ph0_t0 = 26
W 03 30 0
W 03 31 1A

// reg_vcm_gen_ph0_t0 = 22
W 03 50 0
W 03 51 16

// reg_vcm_sh_ph0_t0 = 20
W 03 52 0
W 03 53 14

// reg_vcm_sh2_ph0_t0 = 231
W 03 56 0
W 03 57 E7

// reg_comp_out_en_ph1_t0 = 52
W 03 10 0
W 03 11 34

// reg_comp_out_en_ph1_t1 = 204
W 03 12 0
W 03 13 CC

// reg_dout_en_ph1_t0 = 60
W 03 18 0
W 03 19 3C

// reg_dout_en_ph1_t1 = 205
W 03 1A 0
W 03 1B CD

// reg_dac_en_ph1_str = 72
W 03 20 0
W 03 21 48

// reg_adc_ofst_en_ph1_t0 = 206
W 03 28 0
W 03 29 CE

// reg_dsft_rst_ph1_t0 = 210
W 03 40 0
W 03 41 D2

// reg_adc_val_ph1_t0 = 6
W 03 32 0
W 03 33 6

// reg_adc_val_ph1_t1 = 206
W 03 34 0
W 03 35 CE

// reg_vcm_gen2_ph1_t0 = 5
W 03 54 0
W 03 55 5

// reg_vcm_sh2_ph1_t0 = 4
W 03 58 0
W 03 59 4

// reg_comp_out_en_ph2_t0 = 234
W 03 14 0
W 03 15 EA

// reg_comp_out_en_ph2_t1 = 642
W 03 16 2
W 03 17 82

// reg_dout_en_ph2_t0 = 242
W 03 1C 0
W 03 1D F2

// reg_dout_en_ph2_t1 = 643
W 03 1E 2
W 03 1F 83

// reg_dac_en_ph2_str = 254
W 03 24 0
W 03 25 FE

// reg_adc_ofst_en_ph2_t0 = 254
W 03 2A 0
W 03 2B FE

// reg_adc_ofst_en_ph2_t1 = 644
W 03 2C 2
W 03 2D 84

// reg_dsft_sig_ph2_t0 = 648
W 03 42 2
W 03 43 88

// reg_adc_val_ph2_t0 = 138
W 03 36 0
W 03 37 8A

// reg_adc_val_ph2_t1 = 644
W 03 38 2
W 03 39 84

// reg_dsft_all_ph3_t0 = 4
W 03 44 0
W 03 45 4

// reg_dsft_all_ph3_t1 = 16
W 03 46 0
W 03 47 10

// reg_dsft_all_len =  12
W 03 48 C

// reg_dac_en_ph1_len = 256
W 03 22 1
W 03 23 0

// reg_dac_en_ph2_len = 768
W 03 26 3
W 03 27 0

//-----------------------------------------------------------------------------------------------
// page 06
//-----------------------------------------------------------------------------------------------
// AVDD = 2.x V => AVDD_PIX power config W 06 30 41
// AVDD = 3.x V => AVDD_PIX power config W 06 30 71
//-----------------------------------------------------------------------------------------------
// AVDD_PIX = 2.17V(rev_C) (powered by internal LDO)
// VCM      = 1.2V
W 06 30 41
W 06 35 FF

// low noise
W 06 31 3C  //dac_swing 75uA, ramp_pwr=0x100
W 06 33 01
W 06 34 03

//-----------------------------------------------------------------------------------------------
// page 00
//-----------------------------------------------------------------------------------------------
// ADC offset for signal = 69
W 00 12 45
// ADC offset for rst = 67
W 00 14 43

// ADC gain for signal = 16 (16/16 = 1.00x)
W 00 11 10
// ADC gain for rst = 16 (16/16 = 1.00x)
W 00 13 10

// expo_intg_max = 537 (per-frame mode @ 723 platform: FW=?/SW=1.44)
// @ {0x0A[7:0],0x0B[7:0]}
W 00 0A 02
W 00 0B 19

// expo_intg (<expo_intg_max)
// @ {0x0C[7:0],0x0D[7:0]}
W 00 0C 00
W 00 0D 40

// efuse write timing
W 01 65 CC
W 01 68 0B
W 01 69 C1

// efuse read timing
W 01 6B 3C

//-----------------------------------------------------------------------------------------------
// kick start
//-----------------------------------------------------------------------------------------------
// OSC freq = 48+20(0x32-0x1E) = 68MHz
W 06 40 32
W 06 50 01

// kick start
//W 00 01 01

