Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Sep 14 11:35:15 2018
| Host         : sn237s02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file topmodule_timing_summary_routed.rpt -rpx topmodule_timing_summary_routed.rpx
| Design       : topmodule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.134        0.000                      0                  148        0.196        0.000                      0                  148        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.134        0.000                      0                  148        0.196        0.000                      0                  148        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 2.287ns (35.862%)  route 4.090ns (64.138%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.637     5.158    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y3          FDCE                                         r  refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.518     5.676 r  refresh_counter_reg[4]/Q
                         net (fo=5, routed)           1.125     6.802    refresh_counter_reg[4]
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.926 r  pressed1[19]_i_24/O
                         net (fo=1, routed)           0.000     6.926    pressed1[19]_i_24_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.458 r  pressed1_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.458    pressed1_reg[19]_i_13_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.572 r  pressed1_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.572    pressed1_reg[19]_i_8_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.686 r  pressed1_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.686    pressed1_reg[19]_i_4_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.020 r  pressed1_reg[19]_i_14/O[1]
                         net (fo=1, routed)           1.107     9.127    pressed1_reg[19]_i_14_n_6
    SLICE_X62Y6          LUT5 (Prop_lut5_I1_O)        0.303     9.430 f  pressed1[19]_i_7/O
                         net (fo=1, routed)           0.303     9.732    pressed1[19]_i_7_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.856 f  pressed1[19]_i_3/O
                         net (fo=2, routed)           0.500    10.356    pressed1[19]_i_3_n_0
    SLICE_X62Y5          LUT3 (Prop_lut3_I2_O)        0.124    10.480 r  pressed1[19]_i_1/O
                         net (fo=20, routed)          1.055    11.535    pressed1[19]_i_1_n_0
    SLICE_X61Y2          FDRE                                         r  pressed1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.519    14.860    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y2          FDRE                                         r  pressed1_reg[0]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X61Y2          FDRE (Setup_fdre_C_R)       -0.429    14.670    pressed1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -11.535    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 2.287ns (37.408%)  route 3.827ns (62.592%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.637     5.158    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y3          FDCE                                         r  refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.518     5.676 r  refresh_counter_reg[4]/Q
                         net (fo=5, routed)           1.125     6.802    refresh_counter_reg[4]
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.926 r  pressed1[19]_i_24/O
                         net (fo=1, routed)           0.000     6.926    pressed1[19]_i_24_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.458 r  pressed1_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.458    pressed1_reg[19]_i_13_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.572 r  pressed1_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.572    pressed1_reg[19]_i_8_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.686 r  pressed1_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.686    pressed1_reg[19]_i_4_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.020 r  pressed1_reg[19]_i_14/O[1]
                         net (fo=1, routed)           1.107     9.127    pressed1_reg[19]_i_14_n_6
    SLICE_X62Y6          LUT5 (Prop_lut5_I1_O)        0.303     9.430 f  pressed1[19]_i_7/O
                         net (fo=1, routed)           0.303     9.732    pressed1[19]_i_7_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.856 f  pressed1[19]_i_3/O
                         net (fo=2, routed)           0.500    10.356    pressed1[19]_i_3_n_0
    SLICE_X62Y5          LUT3 (Prop_lut3_I2_O)        0.124    10.480 r  pressed1[19]_i_1/O
                         net (fo=20, routed)          0.791    11.272    pressed1[19]_i_1_n_0
    SLICE_X61Y4          FDRE                                         r  pressed1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.518    14.859    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y4          FDRE                                         r  pressed1_reg[10]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y4          FDRE (Setup_fdre_C_R)       -0.429    14.669    pressed1_reg[10]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 2.287ns (37.408%)  route 3.827ns (62.592%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.637     5.158    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y3          FDCE                                         r  refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.518     5.676 r  refresh_counter_reg[4]/Q
                         net (fo=5, routed)           1.125     6.802    refresh_counter_reg[4]
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.926 r  pressed1[19]_i_24/O
                         net (fo=1, routed)           0.000     6.926    pressed1[19]_i_24_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.458 r  pressed1_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.458    pressed1_reg[19]_i_13_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.572 r  pressed1_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.572    pressed1_reg[19]_i_8_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.686 r  pressed1_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.686    pressed1_reg[19]_i_4_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.020 r  pressed1_reg[19]_i_14/O[1]
                         net (fo=1, routed)           1.107     9.127    pressed1_reg[19]_i_14_n_6
    SLICE_X62Y6          LUT5 (Prop_lut5_I1_O)        0.303     9.430 f  pressed1[19]_i_7/O
                         net (fo=1, routed)           0.303     9.732    pressed1[19]_i_7_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.856 f  pressed1[19]_i_3/O
                         net (fo=2, routed)           0.500    10.356    pressed1[19]_i_3_n_0
    SLICE_X62Y5          LUT3 (Prop_lut3_I2_O)        0.124    10.480 r  pressed1[19]_i_1/O
                         net (fo=20, routed)          0.791    11.272    pressed1[19]_i_1_n_0
    SLICE_X61Y4          FDRE                                         r  pressed1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.518    14.859    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y4          FDRE                                         r  pressed1_reg[3]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y4          FDRE (Setup_fdre_C_R)       -0.429    14.669    pressed1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 2.287ns (37.408%)  route 3.827ns (62.592%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.637     5.158    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y3          FDCE                                         r  refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.518     5.676 r  refresh_counter_reg[4]/Q
                         net (fo=5, routed)           1.125     6.802    refresh_counter_reg[4]
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.926 r  pressed1[19]_i_24/O
                         net (fo=1, routed)           0.000     6.926    pressed1[19]_i_24_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.458 r  pressed1_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.458    pressed1_reg[19]_i_13_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.572 r  pressed1_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.572    pressed1_reg[19]_i_8_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.686 r  pressed1_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.686    pressed1_reg[19]_i_4_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.020 r  pressed1_reg[19]_i_14/O[1]
                         net (fo=1, routed)           1.107     9.127    pressed1_reg[19]_i_14_n_6
    SLICE_X62Y6          LUT5 (Prop_lut5_I1_O)        0.303     9.430 f  pressed1[19]_i_7/O
                         net (fo=1, routed)           0.303     9.732    pressed1[19]_i_7_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.856 f  pressed1[19]_i_3/O
                         net (fo=2, routed)           0.500    10.356    pressed1[19]_i_3_n_0
    SLICE_X62Y5          LUT3 (Prop_lut3_I2_O)        0.124    10.480 r  pressed1[19]_i_1/O
                         net (fo=20, routed)          0.791    11.272    pressed1[19]_i_1_n_0
    SLICE_X61Y4          FDRE                                         r  pressed1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.518    14.859    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y4          FDRE                                         r  pressed1_reg[4]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y4          FDRE (Setup_fdre_C_R)       -0.429    14.669    pressed1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 2.287ns (37.408%)  route 3.827ns (62.592%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.637     5.158    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y3          FDCE                                         r  refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.518     5.676 r  refresh_counter_reg[4]/Q
                         net (fo=5, routed)           1.125     6.802    refresh_counter_reg[4]
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.926 r  pressed1[19]_i_24/O
                         net (fo=1, routed)           0.000     6.926    pressed1[19]_i_24_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.458 r  pressed1_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.458    pressed1_reg[19]_i_13_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.572 r  pressed1_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.572    pressed1_reg[19]_i_8_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.686 r  pressed1_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.686    pressed1_reg[19]_i_4_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.020 r  pressed1_reg[19]_i_14/O[1]
                         net (fo=1, routed)           1.107     9.127    pressed1_reg[19]_i_14_n_6
    SLICE_X62Y6          LUT5 (Prop_lut5_I1_O)        0.303     9.430 f  pressed1[19]_i_7/O
                         net (fo=1, routed)           0.303     9.732    pressed1[19]_i_7_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.856 f  pressed1[19]_i_3/O
                         net (fo=2, routed)           0.500    10.356    pressed1[19]_i_3_n_0
    SLICE_X62Y5          LUT3 (Prop_lut3_I2_O)        0.124    10.480 r  pressed1[19]_i_1/O
                         net (fo=20, routed)          0.791    11.272    pressed1[19]_i_1_n_0
    SLICE_X61Y4          FDRE                                         r  pressed1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.518    14.859    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y4          FDRE                                         r  pressed1_reg[5]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y4          FDRE (Setup_fdre_C_R)       -0.429    14.669    pressed1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 2.287ns (37.399%)  route 3.828ns (62.601%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.637     5.158    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y3          FDCE                                         r  refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.518     5.676 r  refresh_counter_reg[4]/Q
                         net (fo=5, routed)           1.125     6.802    refresh_counter_reg[4]
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.926 r  pressed1[19]_i_24/O
                         net (fo=1, routed)           0.000     6.926    pressed1[19]_i_24_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.458 r  pressed1_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.458    pressed1_reg[19]_i_13_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.572 r  pressed1_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.572    pressed1_reg[19]_i_8_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.686 r  pressed1_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.686    pressed1_reg[19]_i_4_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.020 r  pressed1_reg[19]_i_14/O[1]
                         net (fo=1, routed)           1.107     9.127    pressed1_reg[19]_i_14_n_6
    SLICE_X62Y6          LUT5 (Prop_lut5_I1_O)        0.303     9.430 f  pressed1[19]_i_7/O
                         net (fo=1, routed)           0.303     9.732    pressed1[19]_i_7_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.856 f  pressed1[19]_i_3/O
                         net (fo=2, routed)           0.500    10.356    pressed1[19]_i_3_n_0
    SLICE_X62Y5          LUT3 (Prop_lut3_I2_O)        0.124    10.480 r  pressed1[19]_i_1/O
                         net (fo=20, routed)          0.793    11.273    pressed1[19]_i_1_n_0
    SLICE_X61Y3          FDRE                                         r  pressed1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.518    14.859    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y3          FDRE                                         r  pressed1_reg[1]/C
                         clock pessimism              0.277    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X61Y3          FDRE (Setup_fdre_C_R)       -0.429    14.672    pressed1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 2.287ns (37.399%)  route 3.828ns (62.601%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.637     5.158    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y3          FDCE                                         r  refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.518     5.676 r  refresh_counter_reg[4]/Q
                         net (fo=5, routed)           1.125     6.802    refresh_counter_reg[4]
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.926 r  pressed1[19]_i_24/O
                         net (fo=1, routed)           0.000     6.926    pressed1[19]_i_24_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.458 r  pressed1_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.458    pressed1_reg[19]_i_13_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.572 r  pressed1_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.572    pressed1_reg[19]_i_8_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.686 r  pressed1_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.686    pressed1_reg[19]_i_4_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.020 r  pressed1_reg[19]_i_14/O[1]
                         net (fo=1, routed)           1.107     9.127    pressed1_reg[19]_i_14_n_6
    SLICE_X62Y6          LUT5 (Prop_lut5_I1_O)        0.303     9.430 f  pressed1[19]_i_7/O
                         net (fo=1, routed)           0.303     9.732    pressed1[19]_i_7_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.856 f  pressed1[19]_i_3/O
                         net (fo=2, routed)           0.500    10.356    pressed1[19]_i_3_n_0
    SLICE_X62Y5          LUT3 (Prop_lut3_I2_O)        0.124    10.480 r  pressed1[19]_i_1/O
                         net (fo=20, routed)          0.793    11.273    pressed1[19]_i_1_n_0
    SLICE_X61Y3          FDRE                                         r  pressed1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.518    14.859    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y3          FDRE                                         r  pressed1_reg[2]/C
                         clock pessimism              0.277    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X61Y3          FDRE (Setup_fdre_C_R)       -0.429    14.672    pressed1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 2.287ns (37.399%)  route 3.828ns (62.601%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.637     5.158    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y3          FDCE                                         r  refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.518     5.676 r  refresh_counter_reg[4]/Q
                         net (fo=5, routed)           1.125     6.802    refresh_counter_reg[4]
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.926 r  pressed1[19]_i_24/O
                         net (fo=1, routed)           0.000     6.926    pressed1[19]_i_24_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.458 r  pressed1_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.458    pressed1_reg[19]_i_13_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.572 r  pressed1_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.572    pressed1_reg[19]_i_8_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.686 r  pressed1_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.686    pressed1_reg[19]_i_4_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.020 r  pressed1_reg[19]_i_14/O[1]
                         net (fo=1, routed)           1.107     9.127    pressed1_reg[19]_i_14_n_6
    SLICE_X62Y6          LUT5 (Prop_lut5_I1_O)        0.303     9.430 f  pressed1[19]_i_7/O
                         net (fo=1, routed)           0.303     9.732    pressed1[19]_i_7_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.856 f  pressed1[19]_i_3/O
                         net (fo=2, routed)           0.500    10.356    pressed1[19]_i_3_n_0
    SLICE_X62Y5          LUT3 (Prop_lut3_I2_O)        0.124    10.480 r  pressed1[19]_i_1/O
                         net (fo=20, routed)          0.793    11.273    pressed1[19]_i_1_n_0
    SLICE_X61Y3          FDRE                                         r  pressed1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.518    14.859    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y3          FDRE                                         r  pressed1_reg[6]/C
                         clock pessimism              0.277    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X61Y3          FDRE (Setup_fdre_C_R)       -0.429    14.672    pressed1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 2.287ns (37.399%)  route 3.828ns (62.601%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.637     5.158    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y3          FDCE                                         r  refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.518     5.676 r  refresh_counter_reg[4]/Q
                         net (fo=5, routed)           1.125     6.802    refresh_counter_reg[4]
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.926 r  pressed1[19]_i_24/O
                         net (fo=1, routed)           0.000     6.926    pressed1[19]_i_24_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.458 r  pressed1_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.458    pressed1_reg[19]_i_13_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.572 r  pressed1_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.572    pressed1_reg[19]_i_8_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.686 r  pressed1_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.686    pressed1_reg[19]_i_4_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.020 r  pressed1_reg[19]_i_14/O[1]
                         net (fo=1, routed)           1.107     9.127    pressed1_reg[19]_i_14_n_6
    SLICE_X62Y6          LUT5 (Prop_lut5_I1_O)        0.303     9.430 f  pressed1[19]_i_7/O
                         net (fo=1, routed)           0.303     9.732    pressed1[19]_i_7_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.856 f  pressed1[19]_i_3/O
                         net (fo=2, routed)           0.500    10.356    pressed1[19]_i_3_n_0
    SLICE_X62Y5          LUT3 (Prop_lut3_I2_O)        0.124    10.480 r  pressed1[19]_i_1/O
                         net (fo=20, routed)          0.793    11.273    pressed1[19]_i_1_n_0
    SLICE_X61Y3          FDRE                                         r  pressed1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.518    14.859    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y3          FDRE                                         r  pressed1_reg[7]/C
                         clock pessimism              0.277    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X61Y3          FDRE (Setup_fdre_C_R)       -0.429    14.672    pressed1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.413ns  (required time - arrival time)
  Source:                 refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 2.287ns (37.509%)  route 3.810ns (62.491%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.637     5.158    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y3          FDCE                                         r  refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.518     5.676 r  refresh_counter_reg[4]/Q
                         net (fo=5, routed)           1.125     6.802    refresh_counter_reg[4]
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.926 r  pressed1[19]_i_24/O
                         net (fo=1, routed)           0.000     6.926    pressed1[19]_i_24_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.458 r  pressed1_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.458    pressed1_reg[19]_i_13_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.572 r  pressed1_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.572    pressed1_reg[19]_i_8_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.686 r  pressed1_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.686    pressed1_reg[19]_i_4_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.020 r  pressed1_reg[19]_i_14/O[1]
                         net (fo=1, routed)           1.107     9.127    pressed1_reg[19]_i_14_n_6
    SLICE_X62Y6          LUT5 (Prop_lut5_I1_O)        0.303     9.430 f  pressed1[19]_i_7/O
                         net (fo=1, routed)           0.303     9.732    pressed1[19]_i_7_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.856 f  pressed1[19]_i_3/O
                         net (fo=2, routed)           0.500    10.356    pressed1[19]_i_3_n_0
    SLICE_X62Y5          LUT3 (Prop_lut3_I2_O)        0.124    10.480 r  pressed1[19]_i_1/O
                         net (fo=20, routed)          0.775    11.255    pressed1[19]_i_1_n_0
    SLICE_X61Y6          FDRE                                         r  pressed1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.518    14.859    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  pressed1_reg[16]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y6          FDRE (Setup_fdre_C_R)       -0.429    14.669    pressed1_reg[16]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -11.255    
  -------------------------------------------------------------------
                         slack                                  3.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.629%)  route 0.136ns (45.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.594     1.477    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y5          FDCE                                         r  refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y5          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  refresh_counter_reg[14]/Q
                         net (fo=5, routed)           0.136     1.777    refresh_counter_reg[14]
    SLICE_X62Y5          FDRE                                         r  pressed1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.866     1.993    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y5          FDRE                                         r  pressed1_reg[14]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X62Y5          FDRE (Hold_fdre_C_D)         0.066     1.581    pressed1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.118%)  route 0.157ns (48.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.594     1.477    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y4          FDCE                                         r  refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  refresh_counter_reg[11]/Q
                         net (fo=5, routed)           0.157     1.798    refresh_counter_reg[11]
    SLICE_X62Y5          FDRE                                         r  pressed1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.866     1.993    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y5          FDRE                                         r  pressed1_reg[11]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X62Y5          FDRE (Hold_fdre_C_D)         0.070     1.585    pressed1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.251%)  route 0.118ns (41.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.594     1.477    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y5          FDCE                                         r  refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y5          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  refresh_counter_reg[15]/Q
                         net (fo=5, routed)           0.118     1.759    refresh_counter_reg[15]
    SLICE_X61Y5          FDRE                                         r  pressed1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.864     1.991    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y5          FDRE                                         r  pressed1_reg[15]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X61Y5          FDRE (Hold_fdre_C_D)         0.051     1.541    pressed1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.185%)  route 0.184ns (52.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.595     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y2          FDCE                                         r  refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDCE (Prop_fdce_C_Q)         0.164     1.642 r  refresh_counter_reg[2]/Q
                         net (fo=5, routed)           0.184     1.826    refresh_counter_reg[2]
    SLICE_X61Y3          FDRE                                         r  pressed1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.864     1.991    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y3          FDRE                                         r  pressed1_reg[2]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X61Y3          FDRE (Hold_fdre_C_D)         0.055     1.548    pressed1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.556%)  route 0.138ns (33.444%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.594     1.477    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y3          FDCE                                         r  refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  refresh_counter_reg[6]/Q
                         net (fo=5, routed)           0.138     1.779    refresh_counter_reg[6]
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.889 r  refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    refresh_counter_reg[4]_i_1_n_5
    SLICE_X60Y3          FDCE                                         r  refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.864     1.991    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y3          FDCE                                         r  refresh_counter_reg[6]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X60Y3          FDCE (Hold_fdce_C_D)         0.134     1.611    refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.274ns (62.842%)  route 0.162ns (37.158%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.595     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y2          FDCE                                         r  refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDCE (Prop_fdce_C_Q)         0.164     1.642 r  refresh_counter_reg[2]/Q
                         net (fo=5, routed)           0.162     1.804    refresh_counter_reg[2]
    SLICE_X60Y2          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.914 r  refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    refresh_counter_reg[0]_i_1_n_5
    SLICE_X60Y2          FDCE                                         r  refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.865     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y2          FDCE                                         r  refresh_counter_reg[2]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X60Y2          FDCE (Hold_fdce_C_D)         0.134     1.612    refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressedU_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.207ns (47.834%)  route 0.226ns (52.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.594     1.477    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y3          FDCE                                         r  refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  refresh_counter_reg[4]/Q
                         net (fo=5, routed)           0.226     1.867    refresh_counter_reg[4]
    SLICE_X59Y4          LUT3 (Prop_lut3_I2_O)        0.043     1.910 r  pressedU[4]_i_1/O
                         net (fo=1, routed)           0.000     1.910    pressedU[4]_i_1_n_0
    SLICE_X59Y4          FDRE                                         r  pressedU_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.864     1.991    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y4          FDRE                                         r  pressedU_reg[4]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X59Y4          FDRE (Hold_fdre_C_D)         0.107     1.600    pressedU_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.310ns (69.246%)  route 0.138ns (30.754%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.594     1.477    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y3          FDCE                                         r  refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  refresh_counter_reg[6]/Q
                         net (fo=5, routed)           0.138     1.779    refresh_counter_reg[6]
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.925 r  refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.925    refresh_counter_reg[4]_i_1_n_4
    SLICE_X60Y3          FDCE                                         r  refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.864     1.991    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y3          FDCE                                         r  refresh_counter_reg[7]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X60Y3          FDCE (Hold_fdce_C_D)         0.134     1.611    refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 refresh_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.502%)  route 0.262ns (61.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.594     1.477    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y4          FDCE                                         r  refresh_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  refresh_counter_reg[9]/Q
                         net (fo=5, routed)           0.262     1.903    refresh_counter_reg[9]
    SLICE_X62Y5          FDRE                                         r  pressed1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.866     1.993    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y5          FDRE                                         r  pressed1_reg[9]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X62Y5          FDRE (Hold_fdre_C_D)         0.070     1.585    pressed1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.592%)  route 0.240ns (59.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.595     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y2          FDCE                                         r  refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDCE (Prop_fdce_C_Q)         0.164     1.642 r  refresh_counter_reg[1]/Q
                         net (fo=5, routed)           0.240     1.882    refresh_counter_reg[1]
    SLICE_X61Y3          FDRE                                         r  pressed1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.864     1.991    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y3          FDRE                                         r  pressed1_reg[1]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X61Y3          FDRE (Hold_fdre_C_D)         0.063     1.556    pressed1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y8    output_value_reg[13]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X60Y7    output_value_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y7    output_value_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X62Y7    output_value_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y7    output_value_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y7    output_value_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y8    output_value_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y7    output_value_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y8    output_value_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y8    output_value_reg[13]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    output_value_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y7    output_value_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X62Y7    output_value_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    output_value_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    output_value_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y8    output_value_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    output_value_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y8    output_value_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y8    output_value_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y2    pressed1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y4    pressed1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y5    pressed1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y5    pressed1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y5    pressed1_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y5    pressed1_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y5    pressed1_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y6    pressed1_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y6    pressed1_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y6    pressed1_reg[18]/C



