$comment
	File created using the following command:
		vcd file laboratorio_VHDL_Luigi.msim.vcd -direction
$end
$date
	Fri Oct 26 11:42:37 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module maquina_de_estados_vhd_vec_tst $end
$var wire 1 ! P $end
$var wire 1 " R $end

$scope module i1 $end
$var wire 1 # gnd $end
$var wire 1 $ vcc $end
$var wire 1 % unknown $end
$var wire 1 & devoe $end
$var wire 1 ' devclrn $end
$var wire 1 ( devpor $end
$var wire 1 ) ww_devoe $end
$var wire 1 * ww_devclrn $end
$var wire 1 + ww_devpor $end
$var wire 1 , ww_P $end
$var wire 1 - ww_R $end
$var wire 1 . \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 / \P~input_o\ $end
$var wire 1 0 \Mux3~0_combout\ $end
$var wire 1 1 \Mux2~0_combout\ $end
$var wire 1 2 \Mux1~0_combout\ $end
$var wire 1 3 \Mux0~0_combout\ $end
$var wire 1 4 \saida~combout\ $end
$var wire 1 5 estado [1] $end
$var wire 1 6 estado [0] $end
$var wire 1 7 \ALT_INV_Mux0~0_combout\ $end
$var wire 1 8 \ALT_INV_Mux1~0_combout\ $end
$var wire 1 9 \ALT_INV_Mux2~0_combout\ $end
$var wire 1 : \ALT_INV_saida~combout\ $end
$var wire 1 ; \ALT_INV_Mux3~0_combout\ $end
$var wire 1 < ALT_INV_estado [1] $end
$var wire 1 = ALT_INV_estado [0] $end
$var wire 1 > \ALT_INV_P~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
x"
0#
1$
x%
1&
1'
1(
1)
1*
1+
0,
x-
x.
0/
x0
x1
x2
x3
x4
x7
x8
x9
x:
x;
1>
x5
x6
x<
x=
$end
#60000
1!
1,
1/
0>
12
08
#120000
0!
0,
0/
1>
x2
x8
#180000
1!
1,
1/
0>
12
08
#240000
0!
0,
0/
1>
x2
x8
#300000
1!
1,
1/
0>
12
08
#360000
0!
0,
0/
1>
x2
x8
#420000
1!
1,
1/
0>
12
08
#480000
0!
0,
0/
1>
x2
x8
#540000
1!
1,
1/
0>
12
08
#600000
0!
0,
0/
1>
x2
x8
#660000
1!
1,
1/
0>
12
08
#720000
0!
0,
0/
1>
x2
x8
#780000
1!
1,
1/
0>
12
08
#840000
0!
0,
0/
1>
x2
x8
#900000
1!
1,
1/
0>
12
08
#960000
0!
0,
0/
1>
x2
x8
#1000000
