WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500367 heartbeat IPC: 3.99942 cumulative IPC: 3.99942 (Simulation time: 0 hr 0 min 21 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2500368 cumulative IPC: 3.99942 (Simulation time: 0 hr 0 min 21 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2500368 (Simulation time: 0 hr 0 min 21 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 10872680 heartbeat IPC: 1.19442 cumulative IPC: 1.19442 (Simulation time: 0 hr 1 min 12 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 18478779 heartbeat IPC: 1.31474 cumulative IPC: 1.25169 (Simulation time: 0 hr 2 min 0 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 28548457 heartbeat IPC: 0.993081 cumulative IPC: 1.15172 (Simulation time: 0 hr 2 min 59 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 36754158 heartbeat IPC: 1.21867 cumulative IPC: 1.16776 (Simulation time: 0 hr 3 min 49 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 47041494 heartbeat IPC: 0.97207 cumulative IPC: 1.12256 (Simulation time: 0 hr 4 min 49 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 44541127 cumulative IPC: 1.12256 (Simulation time: 0 hr 4 min 49 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 44541127 (Simulation time: 0 hr 4 min 49 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/654.roms_s-293B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.12256 instructions: 50000000 cycles: 44541127
CPU 0 Branch Prediction Accuracy: 99.7996% MPKI: 0.0260001 Average ROB Occupancy at Mispredict: 345.677
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0260001
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     886701  HIT:     234125  MISS:     652576
LLC LOAD         ACCESS:     345718  HIT:      73676  MISS:     272042
LLC RFO          ACCESS:     245218  HIT:      22507  MISS:     222711
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     248418  HIT:     135970  MISS:     112448
LLC TRANSLATION  ACCESS:      47347  HIT:       1972  MISS:      45375
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 387.275 cycles
cpu0_DTLB TOTAL       ACCESS:   10872220  HIT:    8352373  MISS:    2519847
cpu0_DTLB LOAD         ACCESS:   10872220  HIT:    8352373  MISS:    2519847
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.6451 cycles
cpu0_ITLB TOTAL       ACCESS:        597  HIT:        597  MISS:          0
cpu0_ITLB LOAD         ACCESS:        597  HIT:        597  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   15686535  HIT:    9944232  MISS:    5742303
cpu0_L1D LOAD         ACCESS:   10043459  HIT:    6892314  MISS:    3151145
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5505197  HIT:    3049180  MISS:    2456017
cpu0_L1D TRANSLATION  ACCESS:     137879  HIT:       2738  MISS:     135141
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 49.0846 cycles
cpu0_L1I TOTAL       ACCESS:        793  HIT:        793  MISS:          0
cpu0_L1I LOAD         ACCESS:        793  HIT:        793  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    1991187  HIT:    1336742  MISS:     654445
cpu0_L2C LOAD         ACCESS:     965133  HIT:     619415  MISS:     345718
cpu0_L2C RFO          ACCESS:     457326  HIT:     212099  MISS:     245227
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     490199  HIT:     474046  MISS:      16153
cpu0_L2C TRANSLATION  ACCESS:      78529  HIT:      31182  MISS:      47347
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 406.508 cycles
cpu0_STLB TOTAL       ACCESS:    1614132  HIT:    1535855  MISS:      78277
cpu0_STLB LOAD         ACCESS:    1614132  HIT:    1535855  MISS:      78277
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 272.941 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      75872
  ROW_BUFFER_MISS:     464129
 AVG DBUS CONGESTED CYCLE:    3.95557
 WQ ROW_BUFFER_HIT:      21966
  ROW_BUFFER_MISS:     196564  FULL:          0

