# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Project_4.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v"
verilog xil_defaultlib  "../../../Project_4.srcs/sources_1/imports/sim/dist_mem_gen_0.v"
sv xil_defaultlib  "../../../Project_4.srcs/sources_1/new/weird_circuit.sv"
sv xil_defaultlib  "../../../Project_4.srcs/sim_1/new/testbench.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
