
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max -113.17

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max -0.16

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.16

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.46 source latency swerv.dec.tlu.pmu1inc_ff.dout[1]$_DFF_PN0_/CK ^
  -0.62 target latency swerv.dec.tlu.mhpmc4_ff.genblock_dff.dout[28]$_DFF_PN0_/CK ^
   0.00 CRPR
--------------
  -0.16 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: scan_mode (input port clocked by core_clock)
Endpoint: swerv.dbg.dmi_rddata_reg.dffs.dout[6]$_DFFE_PN0N_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.40    0.40 ^ input external delay
     1    3.49    0.00    0.00    0.40 ^ scan_mode (in)
                                         scan_mode (net)
                  0.00    0.00    0.40 ^ hold259/A (CLKBUF_X1)
     1    3.43    0.01    0.03    0.43 ^ hold259/Z (CLKBUF_X1)
                                         net1551 (net)
                  0.01    0.00    0.43 ^ hold255/A (CLKBUF_X1)
     1    3.46    0.01    0.03    0.47 ^ hold255/Z (CLKBUF_X1)
                                         net1547 (net)
                  0.01    0.00    0.47 ^ hold260/A (CLKBUF_X1)
     1    4.39    0.01    0.04    0.50 ^ hold260/Z (CLKBUF_X1)
                                         net1552 (net)
                  0.01    0.00    0.50 ^ input489/A (BUF_X2)
     1    0.99    0.00    0.02    0.52 ^ input489/Z (BUF_X2)
                                         net489 (net)
                  0.00    0.00    0.52 ^ hold261/A (CLKBUF_X1)
     1    1.00    0.01    0.02    0.55 ^ hold261/Z (CLKBUF_X1)
                                         net1553 (net)
                  0.01    0.00    0.55 ^ hold256/A (CLKBUF_X1)
     1    0.96    0.01    0.03    0.57 ^ hold256/Z (CLKBUF_X1)
                                         net1548 (net)
                  0.01    0.00    0.57 ^ hold262/A (CLKBUF_X1)
     2   10.09    0.03    0.05    0.62 ^ hold262/Z (CLKBUF_X1)
                                         net1554 (net)
                  0.03    0.00    0.62 ^ _121760_/B2 (OAI21_X4)
     1    0.85    0.01    0.02    0.64 v _121760_/ZN (OAI21_X4)
                                         _038767_ (net)
                  0.01    0.00    0.64 v hold263/A (CLKBUF_X1)
     1    1.34    0.01    0.03    0.67 v hold263/Z (CLKBUF_X1)
                                         net1555 (net)
                  0.01    0.00    0.67 v hold257/A (CLKBUF_X3)
     1   45.10    0.04    0.07    0.73 v hold257/Z (CLKBUF_X3)
                                         net1549 (net)
                  0.04    0.00    0.73 v _121761_/A (INV_X32)
     1    1.68    0.01    0.01    0.75 ^ _121761_/ZN (INV_X32)
                                         swerv.dbg.axi_arready_ff.dffs.rst_l (net)
                  0.01    0.00    0.75 ^ hold258/A (CLKBUF_X3)
    69  193.11    0.14    0.17    0.92 ^ hold258/Z (CLKBUF_X3)
                                         net1550 (net)
                  0.14    0.00    0.92 ^ swerv.dbg.dmi_rddata_reg.dffs.dout[6]$_DFFE_PN0N_/RN (DFFR_X1)
                                  0.92   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   53.40    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ wire1/A (BUF_X8)
     2   54.67    0.01    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net1296 (net)
                  0.02    0.02    0.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.49    0.01    0.03    0.09 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_regs (net)
                  0.01    0.00    0.09 ^ clkbuf_0_clk_regs/A (CLKBUF_X3)
     2   42.51    0.03    0.06    0.15 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_regs (net)
                  0.03    0.00    0.16 ^ clkbuf_1_0_0_clk_regs/A (CLKBUF_X3)
     2   29.69    0.02    0.06    0.22 ^ clkbuf_1_0_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_regs (net)
                  0.02    0.01    0.22 ^ clkbuf_2_0_0_clk_regs/A (CLKBUF_X3)
     2   30.30    0.02    0.06    0.28 ^ clkbuf_2_0_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk_regs (net)
                  0.03    0.00    0.28 ^ clkbuf_3_0_0_clk_regs/A (CLKBUF_X3)
     2   30.79    0.03    0.06    0.34 ^ clkbuf_3_0_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_3_0_0_clk_regs (net)
                  0.03    0.00    0.34 ^ clkbuf_4_0_0_clk_regs/A (CLKBUF_X3)
     8   42.77    0.03    0.07    0.41 ^ clkbuf_4_0_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_4_0_0_clk_regs (net)
                  0.03    0.00    0.41 ^ clkbuf_7_3_0_clk_regs/A (CLKBUF_X3)
    21   55.54    0.04    0.08    0.49 ^ clkbuf_7_3_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_7_3_0_clk_regs (net)
                  0.04    0.00    0.50 ^ clkbuf_leaf_1497_clk_regs/A (CLKBUF_X3)
     8   21.66    0.02    0.06    0.55 ^ clkbuf_leaf_1497_clk_regs/Z (CLKBUF_X3)
                                         clknet_leaf_1497_clk_regs (net)
                  0.02    0.00    0.55 ^ swerv.dbg.dmi_rddata_reg.dffs.dout[6]$_DFFE_PN0N_/CK (DFFR_X1)
                          0.00    0.55   clock reconvergence pessimism
                          0.36    0.91   library removal time
                                  0.91   data required time
-----------------------------------------------------------------------------
                                  0.91   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)


Startpoint: dma_axi_bready (input port clocked by core_clock)
Endpoint: swerv.dma_ctrl.axi_slv_sentff.dout$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.40    0.40 ^ input external delay
     1   17.72    0.00    0.00    0.40 ^ dma_axi_bready (in)
                                         dma_axi_bready (net)
                  0.01    0.00    0.40 ^ input76/A (BUF_X1)
     1    1.17    0.01    0.02    0.42 ^ input76/Z (BUF_X1)
                                         net76 (net)
                  0.01    0.00    0.42 ^ _119308_/B (MUX2_X1)
     1    0.88    0.01    0.03    0.46 ^ _119308_/Z (MUX2_X1)
                                         _036934_ (net)
                  0.01    0.00    0.46 ^ hold1144/A (CLKBUF_X1)
     1    3.70    0.01    0.03    0.49 ^ hold1144/Z (CLKBUF_X1)
                                         net2436 (net)
                  0.01    0.00    0.49 ^ _119309_/A2 (AND2_X4)
     2    7.78    0.01    0.03    0.52 ^ _119309_/ZN (AND2_X4)
                                         swerv.dma_ctrl.axi_slv_sentff.din[0] (net)
                  0.01    0.00    0.52 ^ hold1145/A (CLKBUF_X1)
     1    1.53    0.01    0.03    0.55 ^ hold1145/Z (CLKBUF_X1)
                                         net2437 (net)
                  0.01    0.00    0.55 ^ swerv.dma_ctrl.axi_slv_sentff.dout$_DFF_PN0_/D (DFFR_X1)
                                  0.55   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   53.40    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ wire1/A (BUF_X8)
     2   54.67    0.01    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net1296 (net)
                  0.02    0.02    0.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.49    0.01    0.03    0.09 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_regs (net)
                  0.01    0.00    0.09 ^ clkbuf_0_clk_regs/A (CLKBUF_X3)
     2   42.51    0.03    0.06    0.15 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_regs (net)
                  0.03    0.00    0.16 ^ clkbuf_1_1_0_clk_regs/A (CLKBUF_X3)
     2   33.10    0.03    0.06    0.22 ^ clkbuf_1_1_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk_regs (net)
                  0.03    0.00    0.22 ^ clkbuf_2_2_0_clk_regs/A (CLKBUF_X3)
     2   30.52    0.02    0.06    0.28 ^ clkbuf_2_2_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk_regs (net)
                  0.03    0.00    0.29 ^ clkbuf_3_5_0_clk_regs/A (CLKBUF_X3)
     2   30.34    0.03    0.06    0.34 ^ clkbuf_3_5_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_3_5_0_clk_regs (net)
                  0.03    0.00    0.35 ^ clkbuf_4_10_0_clk_regs/A (CLKBUF_X3)
     8   46.55    0.04    0.07    0.42 ^ clkbuf_4_10_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_4_10_0_clk_regs (net)
                  0.04    0.00    0.42 ^ clkbuf_7_80_0_clk_regs/A (CLKBUF_X3)
    11   39.29    0.03    0.07    0.49 ^ clkbuf_7_80_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_7_80_0_clk_regs (net)
                  0.03    0.00    0.49 ^ clkbuf_leaf_926_clk_regs/A (CLKBUF_X3)
     7   13.93    0.01    0.05    0.54 ^ clkbuf_leaf_926_clk_regs/Z (CLKBUF_X3)
                                         clknet_leaf_926_clk_regs (net)
                  0.01    0.00    0.54 ^ swerv.dma_ctrl.axi_slv_sentff.dout$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.54   clock reconvergence pessimism
                          0.01    0.55   library hold time
                                  0.55   data required time
-----------------------------------------------------------------------------
                                  0.55   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_l (input port clocked by core_clock)
Endpoint: swerv.dbg.dmcommand_reg.genblock_dff.dout[23]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.40    0.40 ^ input external delay
     1    2.84    0.00    0.00    0.40 ^ rst_l (in)
                                         rst_l (net)
                  0.00    0.00    0.40 ^ hold250/A (CLKBUF_X1)
     1    1.89    0.01    0.03    0.43 ^ hold250/Z (CLKBUF_X1)
                                         net1542 (net)
                  0.01    0.00    0.43 ^ hold246/A (CLKBUF_X1)
     1    2.37    0.01    0.03    0.46 ^ hold246/Z (CLKBUF_X1)
                                         net1538 (net)
                  0.01    0.00    0.46 ^ hold251/A (CLKBUF_X1)
     1    2.31    0.01    0.03    0.49 ^ hold251/Z (CLKBUF_X1)
                                         net1543 (net)
                  0.01    0.00    0.49 ^ hold244/A (CLKBUF_X1)
     1    2.38    0.01    0.03    0.52 ^ hold244/Z (CLKBUF_X1)
                                         net1536 (net)
                  0.01    0.00    0.52 ^ hold252/A (CLKBUF_X1)
     1    2.32    0.01    0.03    0.55 ^ hold252/Z (CLKBUF_X1)
                                         net1544 (net)
                  0.01    0.00    0.55 ^ hold247/A (CLKBUF_X1)
     1    2.35    0.01    0.03    0.58 ^ hold247/Z (CLKBUF_X1)
                                         net1539 (net)
                  0.01    0.00    0.58 ^ hold253/A (CLKBUF_X1)
     1    4.91    0.01    0.04    0.62 ^ hold253/Z (CLKBUF_X1)
                                         net1545 (net)
                  0.01    0.00    0.62 ^ input386/A (BUF_X4)
     1    1.06    0.00    0.02    0.64 ^ input386/Z (BUF_X4)
                                         net386 (net)
                  0.00    0.00    0.64 ^ hold254/A (CLKBUF_X1)
     1    1.09    0.01    0.02    0.66 ^ hold254/Z (CLKBUF_X1)
                                         net1546 (net)
                  0.01    0.00    0.66 ^ hold248/A (CLKBUF_X1)
     1    1.43    0.01    0.03    0.69 ^ hold248/Z (CLKBUF_X1)
                                         net1540 (net)
                  0.01    0.00    0.69 ^ hold245/A (CLKBUF_X1)
     2    5.99    0.02    0.04    0.73 ^ hold245/Z (CLKBUF_X1)
                                         net1537 (net)
                  0.02    0.00    0.73 ^ hold249/A (CLKBUF_X1)
     8   26.12    0.06    0.09    0.82 ^ hold249/Z (CLKBUF_X1)
                                         net1541 (net)
                  0.06    0.00    0.82 ^ _121760_/A (OAI21_X4)
     1    0.85    0.01    0.02    0.84 v _121760_/ZN (OAI21_X4)
                                         _038767_ (net)
                  0.01    0.00    0.84 v hold263/A (CLKBUF_X1)
     1    1.34    0.01    0.03    0.87 v hold263/Z (CLKBUF_X1)
                                         net1555 (net)
                  0.01    0.00    0.87 v hold257/A (CLKBUF_X3)
     1   45.10    0.04    0.07    0.94 v hold257/Z (CLKBUF_X3)
                                         net1549 (net)
                  0.04    0.00    0.94 v _121761_/A (INV_X32)
     1    1.68    0.01    0.01    0.96 ^ _121761_/ZN (INV_X32)
                                         swerv.dbg.axi_arready_ff.dffs.rst_l (net)
                  0.01    0.00    0.96 ^ hold258/A (CLKBUF_X3)
    69  193.11    0.14    0.17    1.12 ^ hold258/Z (CLKBUF_X3)
                                         net1550 (net)
                  0.15    0.03    1.16 ^ place30279/A (BUF_X2)
     4   33.45    0.04    0.07    1.22 ^ place30279/Z (BUF_X2)
                                         net30279 (net)
                  0.04    0.00    1.23 ^ place30280/A (BUF_X4)
    22   63.37    0.04    0.06    1.29 ^ place30280/Z (BUF_X4)
                                         net30280 (net)
                  0.04    0.00    1.29 ^ place30281/A (BUF_X2)
    19   47.06    0.05    0.08    1.37 ^ place30281/Z (BUF_X2)
                                         net30281 (net)
                  0.05    0.00    1.37 ^ swerv.dbg.dmcommand_reg.genblock_dff.dout[23]$_DFF_PN0_/RN (DFFR_X1)
                                  1.37   data arrival time

                          2.00    2.00   clock core_clock (rise edge)
                          0.00    2.00   clock source latency
     1   53.40    0.00    0.00    2.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    2.01 ^ wire1/A (BUF_X8)
     2   54.67    0.01    0.03    2.04 ^ wire1/Z (BUF_X8)
                                         net1296 (net)
                  0.02    0.02    2.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.49    0.01    0.03    2.09 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_regs (net)
                  0.01    0.00    2.09 ^ clkbuf_0_clk_regs/A (CLKBUF_X3)
     2   42.51    0.03    0.06    2.15 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_regs (net)
                  0.03    0.00    2.16 ^ clkbuf_1_0_0_clk_regs/A (CLKBUF_X3)
     2   29.69    0.02    0.06    2.22 ^ clkbuf_1_0_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_regs (net)
                  0.02    0.01    2.22 ^ clkbuf_2_0_0_clk_regs/A (CLKBUF_X3)
     2   30.30    0.02    0.06    2.28 ^ clkbuf_2_0_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk_regs (net)
                  0.03    0.00    2.28 ^ clkbuf_3_1_0_clk_regs/A (CLKBUF_X3)
     2   30.87    0.03    0.06    2.34 ^ clkbuf_3_1_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_3_1_0_clk_regs (net)
                  0.03    0.00    2.34 ^ clkbuf_4_2_0_clk_regs/A (CLKBUF_X3)
     8   49.54    0.04    0.07    2.42 ^ clkbuf_4_2_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_4_2_0_clk_regs (net)
                  0.04    0.00    2.42 ^ clkbuf_7_17_0_clk_regs/A (CLKBUF_X3)
    12   34.03    0.03    0.07    2.49 ^ clkbuf_7_17_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_7_17_0_clk_regs (net)
                  0.03    0.00    2.49 ^ clkbuf_leaf_1427_clk_regs/A (CLKBUF_X3)
    13   18.15    0.02    0.05    2.54 ^ clkbuf_leaf_1427_clk_regs/Z (CLKBUF_X3)
                                         clknet_leaf_1427_clk_regs (net)
                  0.02    0.00    2.54 ^ swerv.dbg.dmcommand_reg.genblock_dff.dout[23]$_DFF_PN0_/CK (DFFR_X1)
                          0.00    2.54   clock reconvergence pessimism
                          0.05    2.59   library recovery time
                                  2.59   data required time
-----------------------------------------------------------------------------
                                  2.59   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                  1.22   slack (MET)


Startpoint: swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: swerv.dec.instbuff.ib0ff.genblock_dff.dout[5]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   53.40    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ wire1/A (BUF_X8)
     2   54.67    0.01    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net1296 (net)
                  0.02    0.02    0.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.49    0.01    0.03    0.09 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_regs (net)
                  0.01    0.00    0.09 ^ clkbuf_0_clk_regs/A (CLKBUF_X3)
     2   42.51    0.03    0.06    0.15 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_regs (net)
                  0.03    0.00    0.16 ^ clkbuf_1_1_0_clk_regs/A (CLKBUF_X3)
     2   33.10    0.03    0.06    0.22 ^ clkbuf_1_1_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk_regs (net)
                  0.03    0.00    0.22 ^ clkbuf_2_3_0_clk_regs/A (CLKBUF_X3)
     2   28.24    0.02    0.06    0.28 ^ clkbuf_2_3_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk_regs (net)
                  0.02    0.00    0.28 ^ clkbuf_3_6_0_clk_regs/A (CLKBUF_X3)
     2   28.18    0.02    0.06    0.34 ^ clkbuf_3_6_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_3_6_0_clk_regs (net)
                  0.02    0.00    0.34 ^ clkbuf_4_12_0_clk_regs/A (CLKBUF_X3)
     8   47.42    0.04    0.07    0.41 ^ clkbuf_4_12_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_4_12_0_clk_regs (net)
                  0.04    0.00    0.41 ^ clkbuf_7_99_0_clk_regs/A (CLKBUF_X3)
    12   37.81    0.03    0.07    0.48 ^ clkbuf_7_99_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_7_99_0_clk_regs (net)
                  0.03    0.00    0.48 ^ clkbuf_leaf_444_clk_regs/A (CLKBUF_X3)
     5   11.75    0.01    0.05    0.53 ^ clkbuf_leaf_444_clk_regs/Z (CLKBUF_X3)
                                         clknet_leaf_444_clk_regs (net)
                  0.01    0.00    0.53 ^ swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_/CK (DFFR_X2)
     7   22.19    0.02    0.11    0.64 v swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_/Q (DFFR_X2)
                                         swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout[0] (net)
                  0.02    0.00    0.64 v place31486/A (BUF_X4)
     4   13.25    0.01    0.03    0.67 v place31486/Z (BUF_X4)
                                         net31486 (net)
                  0.01    0.00    0.67 v _085577_/A1 (NAND2_X4)
     1    5.73    0.01    0.01    0.68 ^ _085577_/ZN (NAND2_X4)
                                         _008081_ (net)
                  0.01    0.00    0.68 ^ _085578_/A (OAI21_X2)
     1    1.44    0.01    0.02    0.70 v _085578_/ZN (OAI21_X2)
                                         _008082_ (net)
                  0.01    0.00    0.70 v _085579_/B (MUX2_X1)
     1    3.24    0.01    0.06    0.76 v _085579_/Z (MUX2_X1)
                                         _008083_ (net)
                  0.01    0.00    0.76 v _085581_/B (MUX2_X1)
     1    1.63    0.01    0.06    0.82 v _085581_/Z (MUX2_X1)
                                         _008085_ (net)
                  0.01    0.00    0.82 v _085582_/B (MUX2_X2)
     1   11.13    0.01    0.06    0.89 v _085582_/Z (MUX2_X2)
                                         _008086_ (net)
                  0.01    0.00    0.89 v _085585_/B2 (AOI21_X4)
     2    4.92    0.02    0.03    0.92 ^ _085585_/ZN (AOI21_X4)
                                         _008089_ (net)
                  0.02    0.00    0.92 ^ _085589_/B (MUX2_X2)
     2    5.45    0.01    0.04    0.96 ^ _085589_/Z (MUX2_X2)
                                         _085388_[0] (net)
                  0.01    0.00    0.96 ^ _164814_/A (HA_X1)
     2    4.30    0.01    0.04    1.00 ^ _164814_/CO (HA_X1)
                                         _085389_[0] (net)
                  0.01    0.00    1.00 ^ _110296_/A (INV_X2)
     1    4.31    0.01    0.01    1.01 v _110296_/ZN (INV_X2)
                                         _082488_[0] (net)
                  0.01    0.00    1.01 v _163712_/A (FA_X1)
     2    5.84    0.02    0.08    1.09 v _163712_/CO (FA_X1)
                                         _082489_[0] (net)
                  0.02    0.00    1.09 v _089682_/A (XOR2_X2)
     2    6.01    0.01    0.06    1.15 v _089682_/Z (XOR2_X2)
                                         _012014_ (net)
                  0.01    0.00    1.15 v _089752_/A (INV_X2)
     2    7.44    0.01    0.02    1.17 ^ _089752_/ZN (INV_X2)
                                         dccm_rd_addr_hi[2] (net)
                  0.01    0.00    1.17 ^ _089961_/A (XNOR2_X2)
     2    7.51    0.03    0.04    1.21 ^ _089961_/ZN (XNOR2_X2)
                                         _012242_ (net)
                  0.03    0.00    1.21 ^ _110131_/A (INV_X2)
     2    4.73    0.01    0.01    1.22 v _110131_/ZN (INV_X2)
                                         swerv.lsu.bus_intf.ldst_dual_dc2ff.din[0] (net)
                  0.01    0.00    1.22 v _110132_/A1 (OR3_X4)
     1    7.46    0.01    0.06    1.28 v _110132_/ZN (OR3_X4)
                                         _077689_[0] (net)
                  0.01    0.00    1.28 v _162482_/CI (FA_X1)
     1    4.39    0.02    0.12    1.40 ^ _162482_/S (FA_X1)
                                         _077692_[0] (net)
                  0.02    0.00    1.40 ^ _111219_/A (INV_X2)
     1    4.44    0.01    0.01    1.41 v _111219_/ZN (INV_X2)
                                         _077702_[0] (net)
                  0.01    0.00    1.41 v _162485_/B (FA_X1)
     1    3.77    0.02    0.10    1.51 v _162485_/S (FA_X1)
                                         _077705_[0] (net)
                  0.02    0.00    1.51 v _162488_/B (FA_X1)
     1    2.95    0.01    0.12    1.63 ^ _162488_/S (FA_X1)
                                         _077717_[0] (net)
                  0.01    0.00    1.63 ^ _162489_/CI (FA_X1)
     1    3.27    0.02    0.09    1.73 v _162489_/S (FA_X1)
                                         _077721_[0] (net)
                  0.02    0.00    1.73 v _163911_/A (HA_X1)
     2    6.01    0.01    0.04    1.77 v _163911_/CO (HA_X1)
                                         _077722_[0] (net)
                  0.01    0.00    1.77 v _162490_/A (FA_X1)
     1    3.17    0.02    0.08    1.84 v _162490_/CO (FA_X1)
                                         _077723_[0] (net)
                  0.02    0.00    1.84 v _090878_/B (XOR2_X1)
     1    3.43    0.02    0.06    1.90 v _090878_/Z (XOR2_X1)
                                         _013146_ (net)
                  0.02    0.00    1.90 v _090879_/A1 (NAND3_X2)
     1    7.20    0.02    0.02    1.93 ^ _090879_/ZN (NAND3_X2)
                                         _013147_ (net)
                  0.02    0.00    1.93 ^ _090885_/A1 (NAND2_X4)
     2   55.22    0.02    0.03    1.96 v _090885_/ZN (NAND2_X4)
                                         _013153_ (net)
                  0.06    0.05    2.00 v _092226_/A1 (OR3_X4)
     1    9.10    0.01    0.08    2.09 v _092226_/ZN (OR3_X4)
                                         _014487_ (net)
                  0.01    0.00    2.09 v _092227_/A3 (NAND3_X4)
     1   10.47    0.01    0.02    2.11 ^ _092227_/ZN (NAND3_X4)
                                         _014488_ (net)
                  0.01    0.00    2.11 ^ _092294_/A2 (NAND3_X4)
     1    3.41    0.01    0.02    2.13 v _092294_/ZN (NAND3_X4)
                                         _014555_ (net)
                  0.01    0.00    2.13 v _092437_/A1 (OR3_X4)
     1    5.62    0.01    0.06    2.19 v _092437_/ZN (OR3_X4)
                                         _014698_ (net)
                  0.01    0.00    2.19 v _092438_/A1 (NOR4_X4)
     2    8.86    0.05    0.05    2.24 ^ _092438_/ZN (NOR4_X4)
                                         _014699_ (net)
                  0.05    0.00    2.24 ^ _092757_/A2 (AND4_X4)
     2    6.35    0.01    0.06    2.31 ^ _092757_/ZN (AND4_X4)
                                         _015018_ (net)
                  0.01    0.00    2.31 ^ _129521_/C2 (AOI211_X2)
     1   14.89    0.02    0.03    2.33 v _129521_/ZN (AOI211_X2)
                                         _044896_ (net)
                  0.02    0.00    2.34 v place25836/A (BUF_X4)
     2   14.18    0.01    0.03    2.37 v place25836/Z (BUF_X4)
                                         net25836 (net)
                  0.01    0.00    2.37 v _129595_/A1 (OR3_X4)
     3   12.60    0.01    0.06    2.43 v _129595_/ZN (OR3_X4)
                                         _044970_ (net)
                  0.01    0.00    2.44 v place25809/A (BUF_X8)
     5   13.89    0.01    0.03    2.46 v place25809/Z (BUF_X8)
                                         net25809 (net)
                  0.01    0.00    2.46 v _129599_/A2 (OR2_X4)
     3   19.26    0.01    0.05    2.51 v _129599_/ZN (OR2_X4)
                                         _044974_ (net)
                  0.01    0.00    2.51 v place25752/A (BUF_X8)
     2   15.53    0.01    0.03    2.54 v place25752/Z (BUF_X8)
                                         net25752 (net)
                  0.01    0.00    2.54 v place25753/A (BUF_X16)
     4   43.86    0.01    0.03    2.57 v place25753/Z (BUF_X16)
                                         net25753 (net)
                  0.01    0.00    2.57 v _133478_/A (AOI21_X4)
     3   14.90    0.03    0.05    2.62 ^ _133478_/ZN (AOI21_X4)
                                         _048381_ (net)
                  0.03    0.00    2.62 ^ _133622_/A (OAI21_X1)
     1    2.45    0.02    0.03    2.64 v _133622_/ZN (OAI21_X1)
                                         _048498_ (net)
                  0.02    0.00    2.64 v _133624_/A1 (NAND2_X1)
     1    3.51    0.01    0.03    2.67 ^ _133624_/ZN (NAND2_X1)
                                         swerv.dec.instbuff.ib0_in[5] (net)
                  0.01    0.00    2.67 ^ swerv.dec.instbuff.ib0ff.genblock_dff.dout[5]$_DFF_PN0_/D (DFFR_X2)
                                  2.67   data arrival time

                          2.00    2.00   clock core_clock (rise edge)
                          0.00    2.00   clock source latency
     1   53.40    0.00    0.00    2.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    2.01 ^ wire1/A (BUF_X8)
     2   54.67    0.01    0.03    2.04 ^ wire1/Z (BUF_X8)
                                         net1296 (net)
                  0.02    0.02    2.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.49    0.01    0.03    2.09 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_regs (net)
                  0.01    0.00    2.09 ^ clkbuf_0_clk_regs/A (CLKBUF_X3)
     2   42.51    0.03    0.06    2.15 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_regs (net)
                  0.03    0.00    2.16 ^ clkbuf_1_0_0_clk_regs/A (CLKBUF_X3)
     2   29.69    0.02    0.06    2.22 ^ clkbuf_1_0_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_regs (net)
                  0.02    0.01    2.22 ^ clkbuf_2_0_0_clk_regs/A (CLKBUF_X3)
     2   30.30    0.02    0.06    2.28 ^ clkbuf_2_0_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk_regs (net)
                  0.03    0.00    2.28 ^ clkbuf_3_0_0_clk_regs/A (CLKBUF_X3)
     2   30.79    0.03    0.06    2.34 ^ clkbuf_3_0_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_3_0_0_clk_regs (net)
                  0.03    0.00    2.34 ^ clkbuf_4_0_0_clk_regs/A (CLKBUF_X3)
     8   42.77    0.03    0.07    2.41 ^ clkbuf_4_0_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_4_0_0_clk_regs (net)
                  0.03    0.00    2.41 ^ clkbuf_7_2_0_clk_regs/A (CLKBUF_X3)
    16   47.32    0.04    0.07    2.49 ^ clkbuf_7_2_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_7_2_0_clk_regs (net)
                  0.04    0.00    2.49 ^ clkbuf_leaf_1514_clk_regs/A (CLKBUF_X3)
     7   13.90    0.01    0.05    2.54 ^ clkbuf_leaf_1514_clk_regs/Z (CLKBUF_X3)
                                         clknet_leaf_1514_clk_regs (net)
                  0.01    0.00    2.54 ^ swerv.dec.instbuff.ib0ff.genblock_dff.dout[5]$_DFF_PN0_/CK (DFFR_X2)
                          0.00    2.54   clock reconvergence pessimism
                         -0.03    2.51   library setup time
                                  2.51   data required time
-----------------------------------------------------------------------------
                                  2.51   data required time
                                 -2.67   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_l (input port clocked by core_clock)
Endpoint: swerv.dbg.dmcommand_reg.genblock_dff.dout[23]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.40    0.40 ^ input external delay
     1    2.84    0.00    0.00    0.40 ^ rst_l (in)
                                         rst_l (net)
                  0.00    0.00    0.40 ^ hold250/A (CLKBUF_X1)
     1    1.89    0.01    0.03    0.43 ^ hold250/Z (CLKBUF_X1)
                                         net1542 (net)
                  0.01    0.00    0.43 ^ hold246/A (CLKBUF_X1)
     1    2.37    0.01    0.03    0.46 ^ hold246/Z (CLKBUF_X1)
                                         net1538 (net)
                  0.01    0.00    0.46 ^ hold251/A (CLKBUF_X1)
     1    2.31    0.01    0.03    0.49 ^ hold251/Z (CLKBUF_X1)
                                         net1543 (net)
                  0.01    0.00    0.49 ^ hold244/A (CLKBUF_X1)
     1    2.38    0.01    0.03    0.52 ^ hold244/Z (CLKBUF_X1)
                                         net1536 (net)
                  0.01    0.00    0.52 ^ hold252/A (CLKBUF_X1)
     1    2.32    0.01    0.03    0.55 ^ hold252/Z (CLKBUF_X1)
                                         net1544 (net)
                  0.01    0.00    0.55 ^ hold247/A (CLKBUF_X1)
     1    2.35    0.01    0.03    0.58 ^ hold247/Z (CLKBUF_X1)
                                         net1539 (net)
                  0.01    0.00    0.58 ^ hold253/A (CLKBUF_X1)
     1    4.91    0.01    0.04    0.62 ^ hold253/Z (CLKBUF_X1)
                                         net1545 (net)
                  0.01    0.00    0.62 ^ input386/A (BUF_X4)
     1    1.06    0.00    0.02    0.64 ^ input386/Z (BUF_X4)
                                         net386 (net)
                  0.00    0.00    0.64 ^ hold254/A (CLKBUF_X1)
     1    1.09    0.01    0.02    0.66 ^ hold254/Z (CLKBUF_X1)
                                         net1546 (net)
                  0.01    0.00    0.66 ^ hold248/A (CLKBUF_X1)
     1    1.43    0.01    0.03    0.69 ^ hold248/Z (CLKBUF_X1)
                                         net1540 (net)
                  0.01    0.00    0.69 ^ hold245/A (CLKBUF_X1)
     2    5.99    0.02    0.04    0.73 ^ hold245/Z (CLKBUF_X1)
                                         net1537 (net)
                  0.02    0.00    0.73 ^ hold249/A (CLKBUF_X1)
     8   26.12    0.06    0.09    0.82 ^ hold249/Z (CLKBUF_X1)
                                         net1541 (net)
                  0.06    0.00    0.82 ^ _121760_/A (OAI21_X4)
     1    0.85    0.01    0.02    0.84 v _121760_/ZN (OAI21_X4)
                                         _038767_ (net)
                  0.01    0.00    0.84 v hold263/A (CLKBUF_X1)
     1    1.34    0.01    0.03    0.87 v hold263/Z (CLKBUF_X1)
                                         net1555 (net)
                  0.01    0.00    0.87 v hold257/A (CLKBUF_X3)
     1   45.10    0.04    0.07    0.94 v hold257/Z (CLKBUF_X3)
                                         net1549 (net)
                  0.04    0.00    0.94 v _121761_/A (INV_X32)
     1    1.68    0.01    0.01    0.96 ^ _121761_/ZN (INV_X32)
                                         swerv.dbg.axi_arready_ff.dffs.rst_l (net)
                  0.01    0.00    0.96 ^ hold258/A (CLKBUF_X3)
    69  193.11    0.14    0.17    1.12 ^ hold258/Z (CLKBUF_X3)
                                         net1550 (net)
                  0.15    0.03    1.16 ^ place30279/A (BUF_X2)
     4   33.45    0.04    0.07    1.22 ^ place30279/Z (BUF_X2)
                                         net30279 (net)
                  0.04    0.00    1.23 ^ place30280/A (BUF_X4)
    22   63.37    0.04    0.06    1.29 ^ place30280/Z (BUF_X4)
                                         net30280 (net)
                  0.04    0.00    1.29 ^ place30281/A (BUF_X2)
    19   47.06    0.05    0.08    1.37 ^ place30281/Z (BUF_X2)
                                         net30281 (net)
                  0.05    0.00    1.37 ^ swerv.dbg.dmcommand_reg.genblock_dff.dout[23]$_DFF_PN0_/RN (DFFR_X1)
                                  1.37   data arrival time

                          2.00    2.00   clock core_clock (rise edge)
                          0.00    2.00   clock source latency
     1   53.40    0.00    0.00    2.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    2.01 ^ wire1/A (BUF_X8)
     2   54.67    0.01    0.03    2.04 ^ wire1/Z (BUF_X8)
                                         net1296 (net)
                  0.02    0.02    2.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.49    0.01    0.03    2.09 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_regs (net)
                  0.01    0.00    2.09 ^ clkbuf_0_clk_regs/A (CLKBUF_X3)
     2   42.51    0.03    0.06    2.15 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_regs (net)
                  0.03    0.00    2.16 ^ clkbuf_1_0_0_clk_regs/A (CLKBUF_X3)
     2   29.69    0.02    0.06    2.22 ^ clkbuf_1_0_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_regs (net)
                  0.02    0.01    2.22 ^ clkbuf_2_0_0_clk_regs/A (CLKBUF_X3)
     2   30.30    0.02    0.06    2.28 ^ clkbuf_2_0_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk_regs (net)
                  0.03    0.00    2.28 ^ clkbuf_3_1_0_clk_regs/A (CLKBUF_X3)
     2   30.87    0.03    0.06    2.34 ^ clkbuf_3_1_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_3_1_0_clk_regs (net)
                  0.03    0.00    2.34 ^ clkbuf_4_2_0_clk_regs/A (CLKBUF_X3)
     8   49.54    0.04    0.07    2.42 ^ clkbuf_4_2_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_4_2_0_clk_regs (net)
                  0.04    0.00    2.42 ^ clkbuf_7_17_0_clk_regs/A (CLKBUF_X3)
    12   34.03    0.03    0.07    2.49 ^ clkbuf_7_17_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_7_17_0_clk_regs (net)
                  0.03    0.00    2.49 ^ clkbuf_leaf_1427_clk_regs/A (CLKBUF_X3)
    13   18.15    0.02    0.05    2.54 ^ clkbuf_leaf_1427_clk_regs/Z (CLKBUF_X3)
                                         clknet_leaf_1427_clk_regs (net)
                  0.02    0.00    2.54 ^ swerv.dbg.dmcommand_reg.genblock_dff.dout[23]$_DFF_PN0_/CK (DFFR_X1)
                          0.00    2.54   clock reconvergence pessimism
                          0.05    2.59   library recovery time
                                  2.59   data required time
-----------------------------------------------------------------------------
                                  2.59   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                  1.22   slack (MET)


Startpoint: swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: swerv.dec.instbuff.ib0ff.genblock_dff.dout[5]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   53.40    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ wire1/A (BUF_X8)
     2   54.67    0.01    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net1296 (net)
                  0.02    0.02    0.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.49    0.01    0.03    0.09 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_regs (net)
                  0.01    0.00    0.09 ^ clkbuf_0_clk_regs/A (CLKBUF_X3)
     2   42.51    0.03    0.06    0.15 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_regs (net)
                  0.03    0.00    0.16 ^ clkbuf_1_1_0_clk_regs/A (CLKBUF_X3)
     2   33.10    0.03    0.06    0.22 ^ clkbuf_1_1_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk_regs (net)
                  0.03    0.00    0.22 ^ clkbuf_2_3_0_clk_regs/A (CLKBUF_X3)
     2   28.24    0.02    0.06    0.28 ^ clkbuf_2_3_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk_regs (net)
                  0.02    0.00    0.28 ^ clkbuf_3_6_0_clk_regs/A (CLKBUF_X3)
     2   28.18    0.02    0.06    0.34 ^ clkbuf_3_6_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_3_6_0_clk_regs (net)
                  0.02    0.00    0.34 ^ clkbuf_4_12_0_clk_regs/A (CLKBUF_X3)
     8   47.42    0.04    0.07    0.41 ^ clkbuf_4_12_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_4_12_0_clk_regs (net)
                  0.04    0.00    0.41 ^ clkbuf_7_99_0_clk_regs/A (CLKBUF_X3)
    12   37.81    0.03    0.07    0.48 ^ clkbuf_7_99_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_7_99_0_clk_regs (net)
                  0.03    0.00    0.48 ^ clkbuf_leaf_444_clk_regs/A (CLKBUF_X3)
     5   11.75    0.01    0.05    0.53 ^ clkbuf_leaf_444_clk_regs/Z (CLKBUF_X3)
                                         clknet_leaf_444_clk_regs (net)
                  0.01    0.00    0.53 ^ swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_/CK (DFFR_X2)
     7   22.19    0.02    0.11    0.64 v swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_/Q (DFFR_X2)
                                         swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout[0] (net)
                  0.02    0.00    0.64 v place31486/A (BUF_X4)
     4   13.25    0.01    0.03    0.67 v place31486/Z (BUF_X4)
                                         net31486 (net)
                  0.01    0.00    0.67 v _085577_/A1 (NAND2_X4)
     1    5.73    0.01    0.01    0.68 ^ _085577_/ZN (NAND2_X4)
                                         _008081_ (net)
                  0.01    0.00    0.68 ^ _085578_/A (OAI21_X2)
     1    1.44    0.01    0.02    0.70 v _085578_/ZN (OAI21_X2)
                                         _008082_ (net)
                  0.01    0.00    0.70 v _085579_/B (MUX2_X1)
     1    3.24    0.01    0.06    0.76 v _085579_/Z (MUX2_X1)
                                         _008083_ (net)
                  0.01    0.00    0.76 v _085581_/B (MUX2_X1)
     1    1.63    0.01    0.06    0.82 v _085581_/Z (MUX2_X1)
                                         _008085_ (net)
                  0.01    0.00    0.82 v _085582_/B (MUX2_X2)
     1   11.13    0.01    0.06    0.89 v _085582_/Z (MUX2_X2)
                                         _008086_ (net)
                  0.01    0.00    0.89 v _085585_/B2 (AOI21_X4)
     2    4.92    0.02    0.03    0.92 ^ _085585_/ZN (AOI21_X4)
                                         _008089_ (net)
                  0.02    0.00    0.92 ^ _085589_/B (MUX2_X2)
     2    5.45    0.01    0.04    0.96 ^ _085589_/Z (MUX2_X2)
                                         _085388_[0] (net)
                  0.01    0.00    0.96 ^ _164814_/A (HA_X1)
     2    4.30    0.01    0.04    1.00 ^ _164814_/CO (HA_X1)
                                         _085389_[0] (net)
                  0.01    0.00    1.00 ^ _110296_/A (INV_X2)
     1    4.31    0.01    0.01    1.01 v _110296_/ZN (INV_X2)
                                         _082488_[0] (net)
                  0.01    0.00    1.01 v _163712_/A (FA_X1)
     2    5.84    0.02    0.08    1.09 v _163712_/CO (FA_X1)
                                         _082489_[0] (net)
                  0.02    0.00    1.09 v _089682_/A (XOR2_X2)
     2    6.01    0.01    0.06    1.15 v _089682_/Z (XOR2_X2)
                                         _012014_ (net)
                  0.01    0.00    1.15 v _089752_/A (INV_X2)
     2    7.44    0.01    0.02    1.17 ^ _089752_/ZN (INV_X2)
                                         dccm_rd_addr_hi[2] (net)
                  0.01    0.00    1.17 ^ _089961_/A (XNOR2_X2)
     2    7.51    0.03    0.04    1.21 ^ _089961_/ZN (XNOR2_X2)
                                         _012242_ (net)
                  0.03    0.00    1.21 ^ _110131_/A (INV_X2)
     2    4.73    0.01    0.01    1.22 v _110131_/ZN (INV_X2)
                                         swerv.lsu.bus_intf.ldst_dual_dc2ff.din[0] (net)
                  0.01    0.00    1.22 v _110132_/A1 (OR3_X4)
     1    7.46    0.01    0.06    1.28 v _110132_/ZN (OR3_X4)
                                         _077689_[0] (net)
                  0.01    0.00    1.28 v _162482_/CI (FA_X1)
     1    4.39    0.02    0.12    1.40 ^ _162482_/S (FA_X1)
                                         _077692_[0] (net)
                  0.02    0.00    1.40 ^ _111219_/A (INV_X2)
     1    4.44    0.01    0.01    1.41 v _111219_/ZN (INV_X2)
                                         _077702_[0] (net)
                  0.01    0.00    1.41 v _162485_/B (FA_X1)
     1    3.77    0.02    0.10    1.51 v _162485_/S (FA_X1)
                                         _077705_[0] (net)
                  0.02    0.00    1.51 v _162488_/B (FA_X1)
     1    2.95    0.01    0.12    1.63 ^ _162488_/S (FA_X1)
                                         _077717_[0] (net)
                  0.01    0.00    1.63 ^ _162489_/CI (FA_X1)
     1    3.27    0.02    0.09    1.73 v _162489_/S (FA_X1)
                                         _077721_[0] (net)
                  0.02    0.00    1.73 v _163911_/A (HA_X1)
     2    6.01    0.01    0.04    1.77 v _163911_/CO (HA_X1)
                                         _077722_[0] (net)
                  0.01    0.00    1.77 v _162490_/A (FA_X1)
     1    3.17    0.02    0.08    1.84 v _162490_/CO (FA_X1)
                                         _077723_[0] (net)
                  0.02    0.00    1.84 v _090878_/B (XOR2_X1)
     1    3.43    0.02    0.06    1.90 v _090878_/Z (XOR2_X1)
                                         _013146_ (net)
                  0.02    0.00    1.90 v _090879_/A1 (NAND3_X2)
     1    7.20    0.02    0.02    1.93 ^ _090879_/ZN (NAND3_X2)
                                         _013147_ (net)
                  0.02    0.00    1.93 ^ _090885_/A1 (NAND2_X4)
     2   55.22    0.02    0.03    1.96 v _090885_/ZN (NAND2_X4)
                                         _013153_ (net)
                  0.06    0.05    2.00 v _092226_/A1 (OR3_X4)
     1    9.10    0.01    0.08    2.09 v _092226_/ZN (OR3_X4)
                                         _014487_ (net)
                  0.01    0.00    2.09 v _092227_/A3 (NAND3_X4)
     1   10.47    0.01    0.02    2.11 ^ _092227_/ZN (NAND3_X4)
                                         _014488_ (net)
                  0.01    0.00    2.11 ^ _092294_/A2 (NAND3_X4)
     1    3.41    0.01    0.02    2.13 v _092294_/ZN (NAND3_X4)
                                         _014555_ (net)
                  0.01    0.00    2.13 v _092437_/A1 (OR3_X4)
     1    5.62    0.01    0.06    2.19 v _092437_/ZN (OR3_X4)
                                         _014698_ (net)
                  0.01    0.00    2.19 v _092438_/A1 (NOR4_X4)
     2    8.86    0.05    0.05    2.24 ^ _092438_/ZN (NOR4_X4)
                                         _014699_ (net)
                  0.05    0.00    2.24 ^ _092757_/A2 (AND4_X4)
     2    6.35    0.01    0.06    2.31 ^ _092757_/ZN (AND4_X4)
                                         _015018_ (net)
                  0.01    0.00    2.31 ^ _129521_/C2 (AOI211_X2)
     1   14.89    0.02    0.03    2.33 v _129521_/ZN (AOI211_X2)
                                         _044896_ (net)
                  0.02    0.00    2.34 v place25836/A (BUF_X4)
     2   14.18    0.01    0.03    2.37 v place25836/Z (BUF_X4)
                                         net25836 (net)
                  0.01    0.00    2.37 v _129595_/A1 (OR3_X4)
     3   12.60    0.01    0.06    2.43 v _129595_/ZN (OR3_X4)
                                         _044970_ (net)
                  0.01    0.00    2.44 v place25809/A (BUF_X8)
     5   13.89    0.01    0.03    2.46 v place25809/Z (BUF_X8)
                                         net25809 (net)
                  0.01    0.00    2.46 v _129599_/A2 (OR2_X4)
     3   19.26    0.01    0.05    2.51 v _129599_/ZN (OR2_X4)
                                         _044974_ (net)
                  0.01    0.00    2.51 v place25752/A (BUF_X8)
     2   15.53    0.01    0.03    2.54 v place25752/Z (BUF_X8)
                                         net25752 (net)
                  0.01    0.00    2.54 v place25753/A (BUF_X16)
     4   43.86    0.01    0.03    2.57 v place25753/Z (BUF_X16)
                                         net25753 (net)
                  0.01    0.00    2.57 v _133478_/A (AOI21_X4)
     3   14.90    0.03    0.05    2.62 ^ _133478_/ZN (AOI21_X4)
                                         _048381_ (net)
                  0.03    0.00    2.62 ^ _133622_/A (OAI21_X1)
     1    2.45    0.02    0.03    2.64 v _133622_/ZN (OAI21_X1)
                                         _048498_ (net)
                  0.02    0.00    2.64 v _133624_/A1 (NAND2_X1)
     1    3.51    0.01    0.03    2.67 ^ _133624_/ZN (NAND2_X1)
                                         swerv.dec.instbuff.ib0_in[5] (net)
                  0.01    0.00    2.67 ^ swerv.dec.instbuff.ib0ff.genblock_dff.dout[5]$_DFF_PN0_/D (DFFR_X2)
                                  2.67   data arrival time

                          2.00    2.00   clock core_clock (rise edge)
                          0.00    2.00   clock source latency
     1   53.40    0.00    0.00    2.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    2.01 ^ wire1/A (BUF_X8)
     2   54.67    0.01    0.03    2.04 ^ wire1/Z (BUF_X8)
                                         net1296 (net)
                  0.02    0.02    2.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.49    0.01    0.03    2.09 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_regs (net)
                  0.01    0.00    2.09 ^ clkbuf_0_clk_regs/A (CLKBUF_X3)
     2   42.51    0.03    0.06    2.15 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_regs (net)
                  0.03    0.00    2.16 ^ clkbuf_1_0_0_clk_regs/A (CLKBUF_X3)
     2   29.69    0.02    0.06    2.22 ^ clkbuf_1_0_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_regs (net)
                  0.02    0.01    2.22 ^ clkbuf_2_0_0_clk_regs/A (CLKBUF_X3)
     2   30.30    0.02    0.06    2.28 ^ clkbuf_2_0_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk_regs (net)
                  0.03    0.00    2.28 ^ clkbuf_3_0_0_clk_regs/A (CLKBUF_X3)
     2   30.79    0.03    0.06    2.34 ^ clkbuf_3_0_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_3_0_0_clk_regs (net)
                  0.03    0.00    2.34 ^ clkbuf_4_0_0_clk_regs/A (CLKBUF_X3)
     8   42.77    0.03    0.07    2.41 ^ clkbuf_4_0_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_4_0_0_clk_regs (net)
                  0.03    0.00    2.41 ^ clkbuf_7_2_0_clk_regs/A (CLKBUF_X3)
    16   47.32    0.04    0.07    2.49 ^ clkbuf_7_2_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_7_2_0_clk_regs (net)
                  0.04    0.00    2.49 ^ clkbuf_leaf_1514_clk_regs/A (CLKBUF_X3)
     7   13.90    0.01    0.05    2.54 ^ clkbuf_leaf_1514_clk_regs/Z (CLKBUF_X3)
                                         clknet_leaf_1514_clk_regs (net)
                  0.01    0.00    2.54 ^ swerv.dec.instbuff.ib0ff.genblock_dff.dout[5]$_DFF_PN0_/CK (DFFR_X2)
                          0.00    2.54   clock reconvergence pessimism
                         -0.03    2.51   library setup time
                                  2.51   data required time
-----------------------------------------------------------------------------
                                  2.51   data required time
                                 -2.67   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
hold258/Z                             181.88  193.11  -11.22 (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.05970504879951477

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3007

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
-11.223511695861816

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
181.88499450683594

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0617

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 1041

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: swerv.dbg.dmcontrolff.dffs.dout[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: swerv.ifu.mem_ctl.CLK_GRP_TAG_VALID_1__TAG_VALID_29__ic_way0_tagvalid_dup.dffs.dout$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ wire1/Z (BUF_X8)
   0.05    0.09 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.06    0.15 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.22 ^ clkbuf_1_0_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.28 ^ clkbuf_2_0_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.34 ^ clkbuf_3_0_0_clk_regs/Z (CLKBUF_X3)
   0.07    0.41 ^ clkbuf_4_0_0_clk_regs/Z (CLKBUF_X3)
   0.08    0.49 ^ clkbuf_7_3_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.55 ^ clkbuf_leaf_1498_clk_regs/Z (CLKBUF_X3)
   0.00    0.55 ^ swerv.dbg.dmcontrolff.dffs.dout[0]$_DFFE_PN0P_/CK (DFFR_X2)
   0.11    0.66 v swerv.dbg.dmcontrolff.dffs.dout[0]$_DFFE_PN0P_/Q (DFFR_X2)
   0.07    0.73 ^ _121095_/ZN (AOI21_X4)
   0.06    0.79 ^ place30584/Z (BUF_X4)
   0.06    0.85 ^ place30740/Z (BUF_X4)
   0.18    1.03 ^ place30742/Z (BUF_X4)
   0.07    1.10 ^ place30743/Z (BUF_X2)
   0.09    1.19 ^ place30746/Z (BUF_X4)
   0.07    1.25 ^ place30747/Z (BUF_X4)
   0.01    1.26 ^ swerv.ifu.mem_ctl.CLK_GRP_TAG_VALID_1__TAG_VALID_29__ic_way0_tagvalid_dup.dffs.dout$_DFFE_PN0P_/RN (DFFR_X1)
           1.26   data arrival time

   2.00    2.00   clock core_clock (rise edge)
   0.00    2.00   clock source latency
   0.00    2.00 ^ clk (in)
   0.04    2.04 ^ wire1/Z (BUF_X8)
   0.05    2.09 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.06    2.15 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
   0.06    2.22 ^ clkbuf_1_0_0_clk_regs/Z (CLKBUF_X3)
   0.06    2.27 ^ clkbuf_2_1_0_clk_regs/Z (CLKBUF_X3)
   0.06    2.33 ^ clkbuf_3_2_0_clk_regs/Z (CLKBUF_X3)
   0.06    2.39 ^ clkbuf_4_5_0_clk_regs/Z (CLKBUF_X3)
   0.07    2.46 ^ clkbuf_7_45_0_clk_regs/Z (CLKBUF_X3)
   0.08    2.54 ^ swerv.ifu.mem_ctl.CLK_GRP_TAG_VALID_1__TAG_VALID_29__ic_way0_tagvalid_dup.dffs.dout$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    2.54   clock reconvergence pessimism
   0.07    2.61   library recovery time
           2.61   data required time
---------------------------------------------------------
           2.61   data required time
          -1.26   data arrival time
---------------------------------------------------------
           1.35   slack (MET)


Startpoint: swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: swerv.dec.instbuff.ib0ff.genblock_dff.dout[5]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ wire1/Z (BUF_X8)
   0.05    0.09 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.06    0.15 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
   0.07    0.22 ^ clkbuf_1_1_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.28 ^ clkbuf_2_3_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.34 ^ clkbuf_3_6_0_clk_regs/Z (CLKBUF_X3)
   0.07    0.41 ^ clkbuf_4_12_0_clk_regs/Z (CLKBUF_X3)
   0.07    0.48 ^ clkbuf_7_99_0_clk_regs/Z (CLKBUF_X3)
   0.05    0.53 ^ clkbuf_leaf_444_clk_regs/Z (CLKBUF_X3)
   0.00    0.53 ^ swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_/CK (DFFR_X2)
   0.11    0.64 v swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_/Q (DFFR_X2)
   0.03    0.67 v place31486/Z (BUF_X4)
   0.01    0.68 ^ _085577_/ZN (NAND2_X4)
   0.02    0.70 v _085578_/ZN (OAI21_X2)
   0.06    0.76 v _085579_/Z (MUX2_X1)
   0.06    0.82 v _085581_/Z (MUX2_X1)
   0.06    0.89 v _085582_/Z (MUX2_X2)
   0.03    0.92 ^ _085585_/ZN (AOI21_X4)
   0.04    0.96 ^ _085589_/Z (MUX2_X2)
   0.04    1.00 ^ _164814_/CO (HA_X1)
   0.01    1.01 v _110296_/ZN (INV_X2)
   0.08    1.09 v _163712_/CO (FA_X1)
   0.06    1.15 v _089682_/Z (XOR2_X2)
   0.02    1.17 ^ _089752_/ZN (INV_X2)
   0.04    1.21 ^ _089961_/ZN (XNOR2_X2)
   0.01    1.22 v _110131_/ZN (INV_X2)
   0.06    1.28 v _110132_/ZN (OR3_X4)
   0.12    1.40 ^ _162482_/S (FA_X1)
   0.01    1.41 v _111219_/ZN (INV_X2)
   0.10    1.51 v _162485_/S (FA_X1)
   0.13    1.63 ^ _162488_/S (FA_X1)
   0.09    1.73 v _162489_/S (FA_X1)
   0.04    1.77 v _163911_/CO (HA_X1)
   0.08    1.84 v _162490_/CO (FA_X1)
   0.06    1.90 v _090878_/Z (XOR2_X1)
   0.02    1.93 ^ _090879_/ZN (NAND3_X2)
   0.03    1.96 v _090885_/ZN (NAND2_X4)
   0.13    2.09 v _092226_/ZN (OR3_X4)
   0.03    2.11 ^ _092227_/ZN (NAND3_X4)
   0.02    2.13 v _092294_/ZN (NAND3_X4)
   0.06    2.19 v _092437_/ZN (OR3_X4)
   0.05    2.24 ^ _092438_/ZN (NOR4_X4)
   0.06    2.31 ^ _092757_/ZN (AND4_X4)
   0.03    2.33 v _129521_/ZN (AOI211_X2)
   0.04    2.37 v place25836/Z (BUF_X4)
   0.06    2.43 v _129595_/ZN (OR3_X4)
   0.03    2.46 v place25809/Z (BUF_X8)
   0.05    2.51 v _129599_/ZN (OR2_X4)
   0.03    2.54 v place25752/Z (BUF_X8)
   0.03    2.57 v place25753/Z (BUF_X16)
   0.05    2.62 ^ _133478_/ZN (AOI21_X4)
   0.03    2.64 v _133622_/ZN (OAI21_X1)
   0.03    2.67 ^ _133624_/ZN (NAND2_X1)
   0.00    2.67 ^ swerv.dec.instbuff.ib0ff.genblock_dff.dout[5]$_DFF_PN0_/D (DFFR_X2)
           2.67   data arrival time

   2.00    2.00   clock core_clock (rise edge)
   0.00    2.00   clock source latency
   0.00    2.00 ^ clk (in)
   0.04    2.04 ^ wire1/Z (BUF_X8)
   0.05    2.09 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.06    2.15 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
   0.06    2.22 ^ clkbuf_1_0_0_clk_regs/Z (CLKBUF_X3)
   0.06    2.28 ^ clkbuf_2_0_0_clk_regs/Z (CLKBUF_X3)
   0.06    2.34 ^ clkbuf_3_0_0_clk_regs/Z (CLKBUF_X3)
   0.07    2.41 ^ clkbuf_4_0_0_clk_regs/Z (CLKBUF_X3)
   0.08    2.49 ^ clkbuf_7_2_0_clk_regs/Z (CLKBUF_X3)
   0.05    2.54 ^ clkbuf_leaf_1514_clk_regs/Z (CLKBUF_X3)
   0.00    2.54 ^ swerv.dec.instbuff.ib0ff.genblock_dff.dout[5]$_DFF_PN0_/CK (DFFR_X2)
   0.00    2.54   clock reconvergence pessimism
  -0.03    2.51   library setup time
           2.51   data required time
---------------------------------------------------------
           2.51   data required time
          -2.67   data arrival time
---------------------------------------------------------
          -0.16   slack (VIOLATED)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: swerv.dbg.dmcontrolff.dffs.dout[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: swerv.dec.decode.i1e4pcff.genblock_dff.dout[18]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ wire1/Z (BUF_X8)
   0.05    0.09 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.06    0.15 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.22 ^ clkbuf_1_0_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.28 ^ clkbuf_2_0_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.34 ^ clkbuf_3_0_0_clk_regs/Z (CLKBUF_X3)
   0.07    0.41 ^ clkbuf_4_0_0_clk_regs/Z (CLKBUF_X3)
   0.08    0.49 ^ clkbuf_7_3_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.55 ^ clkbuf_leaf_1498_clk_regs/Z (CLKBUF_X3)
   0.00    0.55 ^ swerv.dbg.dmcontrolff.dffs.dout[0]$_DFFE_PN0P_/CK (DFFR_X2)
   0.11    0.66 v swerv.dbg.dmcontrolff.dffs.dout[0]$_DFFE_PN0P_/Q (DFFR_X2)
   0.07    0.73 ^ _121095_/ZN (AOI21_X4)
   0.05    0.78 ^ place30766/Z (BUF_X4)
   0.00    0.78 ^ swerv.dec.decode.i1e4pcff.genblock_dff.dout[18]$_DFF_PN0_/RN (DFFR_X2)
           0.78   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ wire1/Z (BUF_X8)
   0.05    0.09 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.06    0.15 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.22 ^ clkbuf_1_0_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.28 ^ clkbuf_2_0_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.34 ^ clkbuf_3_0_0_clk_regs/Z (CLKBUF_X3)
   0.07    0.41 ^ clkbuf_4_0_0_clk_regs/Z (CLKBUF_X3)
   0.08    0.49 ^ clkbuf_7_4_0_clk_regs/Z (CLKBUF_X3)
   0.05    0.55 ^ clkbuf_leaf_1448_clk_regs/Z (CLKBUF_X3)
   0.00    0.55 ^ swerv.dec.decode.i1e4pcff.genblock_dff.dout[18]$_DFF_PN0_/CK (DFFR_X2)
   0.00    0.55   clock reconvergence pessimism
   0.20    0.75   library removal time
           0.75   data required time
---------------------------------------------------------
           0.75   data required time
          -0.78   data arrival time
---------------------------------------------------------
           0.03   slack (MET)


Startpoint: swerv.dec.tlu.lsu_error_dc4ff.dout[18]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: swerv.dec.tlu.lsu_error_wbff.dout[20]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ wire1/Z (BUF_X8)
   0.05    0.09 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.06    0.15 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
   0.07    0.22 ^ clkbuf_1_1_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.28 ^ clkbuf_2_3_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.34 ^ clkbuf_3_6_0_clk_regs/Z (CLKBUF_X3)
   0.07    0.41 ^ clkbuf_4_12_0_clk_regs/Z (CLKBUF_X3)
   0.07    0.48 ^ clkbuf_7_101_0_clk_regs/Z (CLKBUF_X3)
   0.00    0.48 ^ swerv.dec.tlu.lsu_error_dc4ff.dout[18]$_DFF_PN0_/CK (DFFR_X2)
   0.11    0.59 v swerv.dec.tlu.lsu_error_dc4ff.dout[18]$_DFF_PN0_/Q (DFFR_X2)
   0.00    0.59 v swerv.dec.tlu.lsu_error_wbff.dout[20]$_DFF_PN0_/D (DFFR_X2)
           0.59   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ wire1/Z (BUF_X8)
   0.05    0.09 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.06    0.15 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
   0.07    0.22 ^ clkbuf_1_1_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.28 ^ clkbuf_2_3_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.34 ^ clkbuf_3_7_0_clk_regs/Z (CLKBUF_X3)
   0.08    0.42 ^ clkbuf_4_15_0_clk_regs/Z (CLKBUF_X3)
   0.08    0.50 ^ clkbuf_7_127_0_clk_regs/Z (CLKBUF_X3)
   0.05    0.55 ^ clkbuf_leaf_384_clk_regs/Z (CLKBUF_X3)
   0.00    0.55 ^ swerv.dec.tlu.lsu_error_wbff.dout[20]$_DFF_PN0_/CK (DFFR_X2)
   0.00    0.55   clock reconvergence pessimism
   0.00    0.55   library hold time
           0.55   data required time
---------------------------------------------------------
           0.55   data required time
          -0.59   data arrival time
---------------------------------------------------------
           0.03   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.5368

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.5543

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.6680

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.1602

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-6.004498

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.79e-02   7.03e-03   1.14e-03   5.61e-02  17.8%
Combinational          3.10e-02   4.40e-02   3.33e-03   7.83e-02  24.8%
Clock                  1.56e-02   1.93e-02   1.42e-04   3.50e-02  11.1%
Macro                  1.26e-01   0.00e+00   2.07e-02   1.46e-01  46.3%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.20e-01   7.03e-02   2.53e-02   3.16e-01 100.0%
                          69.7%      22.3%       8.0%
