-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
-- Date        : Sun Mar 22 17:30:03 2020
-- Host        : ece-bel215-02 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -mode funcsim -nolib -force -file {C:/Users/heis0741/OneDrive - University of
--               Idaho/U-Drive/ECE 440/Project_8/Project_8.sim/sim_1/synth/func/testbench_func_synth.vhd}
-- Design      : hardware_wrapper
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity codon_memory_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of codon_memory_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end codon_memory_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of codon_memory_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9\ : STD_LOGIC;
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0001000101010100010101010000000100000100010100000101010100000101",
      INIT_01 => X"0100000101010101010001010001010101010101010000000001000000010100",
      INIT_02 => X"0101010101010101010101010101010101010101010101010101010101000100",
      INIT_03 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 5) => addra(4 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 10) => B"0000",
      ADDRBWRADDR(9 downto 5) => addra(4 downto 0),
      ADDRBWRADDR(4 downto 0) => B"10000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8) => dina(1),
      DIADI(7 downto 1) => B"0000000",
      DIADI(0) => dina(0),
      DIBDI(15 downto 9) => B"0000000",
      DIBDI(8) => dina(3),
      DIBDI(7 downto 1) => B"0000000",
      DIBDI(0) => dina(2),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2\,
      DOADO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3\,
      DOADO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4\,
      DOADO(10) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5\,
      DOADO(9) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6\,
      DOADO(8) => douta(1),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10\,
      DOADO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11\,
      DOADO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12\,
      DOADO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13\,
      DOADO(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14\,
      DOADO(0) => douta(0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18\,
      DOBDO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19\,
      DOBDO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20\,
      DOBDO(10) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21\,
      DOBDO(9) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22\,
      DOBDO(8) => douta(3),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26\,
      DOBDO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27\,
      DOBDO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28\,
      DOBDO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29\,
      DOBDO(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30\,
      DOBDO(0) => douta(2),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => ena,
      ENBWREN => ena,
      REGCEAREGCE => ena,
      REGCEB => ena,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gene_memory_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gene_memory_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end gene_memory_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of gene_memory_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9\ : STD_LOGIC;
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0001000101010100010101010000000100000100010100000101010100000101",
      INIT_01 => X"0100000101010101010001010001010101010101010000000001000000010100",
      INIT_02 => X"0000010001010000000101010100000100000101000001010101010101000100",
      INIT_03 => X"0101010101000000000100000001010000010001010101000101010100000001",
      INIT_04 => X"0101010100000101010101010100010001000001010101010100010100010101",
      INIT_05 => X"0001010000010001010101000101010100000001000001000101000001010001",
      INIT_06 => X"0100010001000001010101010100010100010101010101010100000000010000",
      INIT_07 => X"0101010001010101000000010000010001010000010101010000010101010101",
      INIT_08 => X"0101010101000101000101010101010101000000000100000001010000010001",
      INIT_09 => X"0000010001010000000000000101010100000101010101010100010001000001",
      INIT_0A => X"0101010101000000000100000001010000010001010101000101010100000001",
      INIT_0B => X"0101010100000101010101010100010001000001010101010100010100010101",
      INIT_0C => X"0000010001010000010100010000010001010000000000000101000101010100",
      INIT_0D => X"0101010101000000000001010001010000010001010101000101010100000101",
      INIT_0E => X"0101010101010101010101010100010001000001010101010100010100010101",
      INIT_0F => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_10 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_11 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_12 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_13 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_14 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_15 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_16 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_17 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_18 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_19 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_1A => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_1B => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_1C => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_1D => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_1E => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_1F => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 5) => addra(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12 downto 5) => addra(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"10000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8) => dina(1),
      DIADI(7 downto 1) => B"0000000",
      DIADI(0) => dina(0),
      DIBDI(15 downto 9) => B"0000000",
      DIBDI(8) => dina(3),
      DIBDI(7 downto 1) => B"0000000",
      DIBDI(0) => dina(2),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2\,
      DOADO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3\,
      DOADO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4\,
      DOADO(10) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5\,
      DOADO(9) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6\,
      DOADO(8) => douta(1),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10\,
      DOADO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11\,
      DOADO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12\,
      DOADO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13\,
      DOADO(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14\,
      DOADO(0) => douta(0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18\,
      DOBDO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19\,
      DOBDO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20\,
      DOBDO(10) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21\,
      DOBDO(9) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22\,
      DOBDO(8) => douta(3),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26\,
      DOBDO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27\,
      DOBDO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28\,
      DOBDO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29\,
      DOBDO(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30\,
      DOBDO(0) => douta(2),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => ena,
      ENBWREN => ena,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity codon_memory_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of codon_memory_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end codon_memory_blk_mem_gen_prim_width;

architecture STRUCTURE of codon_memory_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.codon_memory_blk_mem_gen_prim_wrapper_init
     port map (
      addra(4 downto 0) => addra(4 downto 0),
      clka => clka,
      dina(3 downto 0) => dina(3 downto 0),
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gene_memory_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gene_memory_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end gene_memory_blk_mem_gen_prim_width;

architecture STRUCTURE of gene_memory_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.gene_memory_blk_mem_gen_prim_wrapper_init
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      dina(3 downto 0) => dina(3 downto 0),
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity codon_memory_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of codon_memory_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end codon_memory_blk_mem_gen_generic_cstr;

architecture STRUCTURE of codon_memory_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.codon_memory_blk_mem_gen_prim_width
     port map (
      addra(4 downto 0) => addra(4 downto 0),
      clka => clka,
      dina(3 downto 0) => dina(3 downto 0),
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gene_memory_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gene_memory_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end gene_memory_blk_mem_gen_generic_cstr;

architecture STRUCTURE of gene_memory_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.gene_memory_blk_mem_gen_prim_width
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      dina(3 downto 0) => dina(3 downto 0),
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity codon_memory_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of codon_memory_blk_mem_gen_top : entity is "blk_mem_gen_top";
end codon_memory_blk_mem_gen_top;

architecture STRUCTURE of codon_memory_blk_mem_gen_top is
begin
\valid.cstr\: entity work.codon_memory_blk_mem_gen_generic_cstr
     port map (
      addra(4 downto 0) => addra(4 downto 0),
      clka => clka,
      dina(3 downto 0) => dina(3 downto 0),
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gene_memory_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gene_memory_blk_mem_gen_top : entity is "blk_mem_gen_top";
end gene_memory_blk_mem_gen_top;

architecture STRUCTURE of gene_memory_blk_mem_gen_top is
begin
\valid.cstr\: entity work.gene_memory_blk_mem_gen_generic_cstr
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      dina(3 downto 0) => dina(3 downto 0),
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity codon_memory_blk_mem_gen_v8_3_5_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of codon_memory_blk_mem_gen_v8_3_5_synth : entity is "blk_mem_gen_v8_3_5_synth";
end codon_memory_blk_mem_gen_v8_3_5_synth;

architecture STRUCTURE of codon_memory_blk_mem_gen_v8_3_5_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.codon_memory_blk_mem_gen_top
     port map (
      addra(4 downto 0) => addra(4 downto 0),
      clka => clka,
      dina(3 downto 0) => dina(3 downto 0),
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gene_memory_blk_mem_gen_v8_3_5_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gene_memory_blk_mem_gen_v8_3_5_synth : entity is "blk_mem_gen_v8_3_5_synth";
end gene_memory_blk_mem_gen_v8_3_5_synth;

architecture STRUCTURE of gene_memory_blk_mem_gen_v8_3_5_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.gene_memory_blk_mem_gen_top
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      dina(3 downto 0) => dina(3 downto 0),
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity codon_memory_blk_mem_gen_v8_3_5 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of codon_memory_blk_mem_gen_v8_3_5 : entity is 5;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of codon_memory_blk_mem_gen_v8_3_5 : entity is 5;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of codon_memory_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of codon_memory_blk_mem_gen_v8_3_5 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of codon_memory_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of codon_memory_blk_mem_gen_v8_3_5 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of codon_memory_blk_mem_gen_v8_3_5 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of codon_memory_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of codon_memory_blk_mem_gen_v8_3_5 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of codon_memory_blk_mem_gen_v8_3_5 : entity is "F";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of codon_memory_blk_mem_gen_v8_3_5 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of codon_memory_blk_mem_gen_v8_3_5 : entity is "Estimated Power for IP     :     2.37365 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of codon_memory_blk_mem_gen_v8_3_5 : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of codon_memory_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of codon_memory_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of codon_memory_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of codon_memory_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of codon_memory_blk_mem_gen_v8_3_5 : entity is "codon_memory.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of codon_memory_blk_mem_gen_v8_3_5 : entity is "codon_memory.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of codon_memory_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of codon_memory_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of codon_memory_blk_mem_gen_v8_3_5 : entity is 32;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of codon_memory_blk_mem_gen_v8_3_5 : entity is 32;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of codon_memory_blk_mem_gen_v8_3_5 : entity is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of codon_memory_blk_mem_gen_v8_3_5 : entity is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of codon_memory_blk_mem_gen_v8_3_5 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of codon_memory_blk_mem_gen_v8_3_5 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of codon_memory_blk_mem_gen_v8_3_5 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of codon_memory_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of codon_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of codon_memory_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of codon_memory_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of codon_memory_blk_mem_gen_v8_3_5 : entity is 32;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of codon_memory_blk_mem_gen_v8_3_5 : entity is 32;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of codon_memory_blk_mem_gen_v8_3_5 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of codon_memory_blk_mem_gen_v8_3_5 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of codon_memory_blk_mem_gen_v8_3_5 : entity is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of codon_memory_blk_mem_gen_v8_3_5 : entity is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of codon_memory_blk_mem_gen_v8_3_5 : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of codon_memory_blk_mem_gen_v8_3_5 : entity is "blk_mem_gen_v8_3_5";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of codon_memory_blk_mem_gen_v8_3_5 : entity is "yes";
end codon_memory_blk_mem_gen_v8_3_5;

architecture STRUCTURE of codon_memory_blk_mem_gen_v8_3_5 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.codon_memory_blk_mem_gen_v8_3_5_synth
     port map (
      addra(4 downto 0) => addra(4 downto 0),
      clka => clka,
      dina(3 downto 0) => dina(3 downto 0),
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gene_memory_blk_mem_gen_v8_3_5 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of gene_memory_blk_mem_gen_v8_3_5 : entity is 8;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of gene_memory_blk_mem_gen_v8_3_5 : entity is 8;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of gene_memory_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of gene_memory_blk_mem_gen_v8_3_5 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of gene_memory_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of gene_memory_blk_mem_gen_v8_3_5 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of gene_memory_blk_mem_gen_v8_3_5 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of gene_memory_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of gene_memory_blk_mem_gen_v8_3_5 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of gene_memory_blk_mem_gen_v8_3_5 : entity is "F";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of gene_memory_blk_mem_gen_v8_3_5 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of gene_memory_blk_mem_gen_v8_3_5 : entity is "Estimated Power for IP     :     2.37365 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of gene_memory_blk_mem_gen_v8_3_5 : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of gene_memory_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of gene_memory_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of gene_memory_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of gene_memory_blk_mem_gen_v8_3_5 : entity is "gene_memory.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of gene_memory_blk_mem_gen_v8_3_5 : entity is "gene_memory.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of gene_memory_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of gene_memory_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of gene_memory_blk_mem_gen_v8_3_5 : entity is 256;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of gene_memory_blk_mem_gen_v8_3_5 : entity is 256;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of gene_memory_blk_mem_gen_v8_3_5 : entity is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of gene_memory_blk_mem_gen_v8_3_5 : entity is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of gene_memory_blk_mem_gen_v8_3_5 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of gene_memory_blk_mem_gen_v8_3_5 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of gene_memory_blk_mem_gen_v8_3_5 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of gene_memory_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of gene_memory_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of gene_memory_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of gene_memory_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of gene_memory_blk_mem_gen_v8_3_5 : entity is 256;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of gene_memory_blk_mem_gen_v8_3_5 : entity is 256;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of gene_memory_blk_mem_gen_v8_3_5 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of gene_memory_blk_mem_gen_v8_3_5 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of gene_memory_blk_mem_gen_v8_3_5 : entity is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of gene_memory_blk_mem_gen_v8_3_5 : entity is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of gene_memory_blk_mem_gen_v8_3_5 : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of gene_memory_blk_mem_gen_v8_3_5 : entity is "blk_mem_gen_v8_3_5";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of gene_memory_blk_mem_gen_v8_3_5 : entity is "yes";
end gene_memory_blk_mem_gen_v8_3_5;

architecture STRUCTURE of gene_memory_blk_mem_gen_v8_3_5 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.gene_memory_blk_mem_gen_v8_3_5_synth
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      dina(3 downto 0) => dina(3 downto 0),
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity codon_memory is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of codon_memory : entity is "codon_memory,blk_mem_gen_v8_3_5,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of codon_memory : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of codon_memory : entity is "blk_mem_gen_v8_3_5,Vivado 2016.4";
end codon_memory;

architecture STRUCTURE of codon_memory is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 5;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 5;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "F";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.37365 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "codon_memory.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "codon_memory.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 32;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 32;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 32;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 32;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.codon_memory_blk_mem_gen_v8_3_5
     port map (
      addra(4 downto 0) => addra(4 downto 0),
      addrb(4 downto 0) => B"00000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(3 downto 0) => dina(3 downto 0),
      dinb(3 downto 0) => B"0000",
      douta(3 downto 0) => douta(3 downto 0),
      doutb(3 downto 0) => NLW_U0_doutb_UNCONNECTED(3 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(4 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(4 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(4 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(4 downto 0),
      s_axi_rdata(3 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(3 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity gene_memory is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of gene_memory : entity is "gene_memory,blk_mem_gen_v8_3_5,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of gene_memory : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of gene_memory : entity is "blk_mem_gen_v8_3_5,Vivado 2016.4";
end gene_memory;

architecture STRUCTURE of gene_memory is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 8;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 8;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "F";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.37365 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "gene_memory.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "gene_memory.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 256;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 256;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 256;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 256;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.gene_memory_blk_mem_gen_v8_3_5
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => B"00000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(3 downto 0) => dina(3 downto 0),
      dinb(3 downto 0) => B"0000",
      douta(3 downto 0) => douta(3 downto 0),
      doutb(3 downto 0) => NLW_U0_doutb_UNCONNECTED(3 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(7 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(7 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(7 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(7 downto 0),
      s_axi_rdata(3 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(3 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity codon_counter is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    leds_OBUF : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_reg[2]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \codon_index_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \previous_matches_reg[4]_0\ : out STD_LOGIC;
    \counts_reg[3][0]_0\ : out STD_LOGIC;
    \address_reg[0]_0\ : out STD_LOGIC;
    clock_IBUF_BUFG : in STD_LOGIC;
    switches_IBUF : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \switches[0]\ : in STD_LOGIC;
    \switches[0]_0\ : in STD_LOGIC;
    \codon_index_reg[2]_1\ : in STD_LOGIC;
    reset_IBUF : in STD_LOGIC;
    \state_reg[1]_0\ : in STD_LOGIC;
    \state_reg[0]_0\ : in STD_LOGIC;
    \codons_reg[3][5][1]\ : in STD_LOGIC;
    \previous_matches_reg[4]_1\ : in STD_LOGIC;
    \codon_index_reg[0]_0\ : in STD_LOGIC;
    \previous_matches_reg[1]_0\ : in STD_LOGIC;
    \codons_reg[2][4][3]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \codons_reg[1][4][3]\ : in STD_LOGIC;
    \codon_index_reg[2]_2\ : in STD_LOGIC;
    \codon_index_reg[2]_3\ : in STD_LOGIC;
    \codon_index_reg[2]_4\ : in STD_LOGIC;
    \previous_matches_reg[1]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end codon_counter;

architecture STRUCTURE of codon_counter is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal address : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \address[7]_i_1_n_0\ : STD_LOGIC;
  signal \address[7]_i_4_n_0\ : STD_LOGIC;
  signal \address[7]_i_5_n_0\ : STD_LOGIC;
  signal await_new_read : STD_LOGIC;
  signal await_new_read_i_1_n_0 : STD_LOGIC;
  signal codon_index : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \codon_index[2]_i_1_n_0\ : STD_LOGIC;
  signal \^codon_index_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counts[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \counts[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \counts[1][3]_i_3_n_0\ : STD_LOGIC;
  signal \counts[1][3]_i_4_n_0\ : STD_LOGIC;
  signal \counts[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \counts[2][3]_i_3_n_0\ : STD_LOGIC;
  signal \counts[2][3]_i_4_n_0\ : STD_LOGIC;
  signal \counts[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \counts[4][3]_i_1_n_0\ : STD_LOGIC;
  signal \counts_reg[0]__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counts_reg[1]__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counts_reg[2]__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counts_reg[3]__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counts_reg[4]__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^douta\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \leds_OBUF[0]_inst_i_2_n_0\ : STD_LOGIC;
  signal \leds_OBUF[0]_inst_i_3_n_0\ : STD_LOGIC;
  signal \leds_OBUF[1]_inst_i_2_n_0\ : STD_LOGIC;
  signal \leds_OBUF[2]_inst_i_2_n_0\ : STD_LOGIC;
  signal \leds_OBUF[3]_inst_i_2_n_0\ : STD_LOGIC;
  signal \leds_OBUF[3]_inst_i_3_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \previous_matches_reg_n_0_[2]\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \^state_reg[2]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \address[1]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \address[2]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \address[3]_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \address[4]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \address[6]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \address[7]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \address[7]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \address[7]_i_6\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \counts[0][0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \counts[0][1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \counts[0][2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \counts[0][3]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \counts[1][0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \counts[1][1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \counts[1][2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \counts[1][3]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \counts[2][0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \counts[2][1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \counts[2][2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \counts[2][3]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \counts[3][0]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \counts[3][1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \counts[3][2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \counts[3][3]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \counts[4][0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \counts[4][1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \counts[4][2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \counts[4][3]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \counts[4][3]_i_5\ : label is "soft_lutpair9";
  attribute syn_black_box : string;
  attribute syn_black_box of gene_memory_instance : label is "TRUE";
  attribute x_core_info : string;
  attribute x_core_info of gene_memory_instance : label is "blk_mem_gen_v8_3_5,Vivado 2016.4";
  attribute SOFT_HLUTNM of \leds_OBUF[0]_inst_i_2\ : label is "soft_lutpair0";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \codon_index_reg[2]_0\(2 downto 0) <= \^codon_index_reg[2]_0\(2 downto 0);
  douta(3 downto 0) <= \^douta\(3 downto 0);
  \state_reg[2]_0\ <= \^state_reg[2]_0\;
\address[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => address(0),
      O => \p_0_in__5\(0)
    );
\address[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => address(0),
      I1 => address(1),
      O => \p_0_in__5\(1)
    );
\address[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => address(2),
      I1 => address(1),
      I2 => address(0),
      O => \p_0_in__5\(2)
    );
\address[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => address(3),
      I1 => address(0),
      I2 => address(1),
      I3 => address(2),
      O => \p_0_in__5\(3)
    );
\address[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => address(4),
      I1 => address(2),
      I2 => address(1),
      I3 => address(0),
      I4 => address(3),
      O => \p_0_in__5\(4)
    );
\address[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => address(5),
      I1 => address(3),
      I2 => address(0),
      I3 => address(1),
      I4 => address(2),
      I5 => address(4),
      O => \p_0_in__5\(5)
    );
\address[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => address(6),
      I1 => \address[7]_i_5_n_0\,
      O => \p_0_in__5\(6)
    );
\address[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => state(1),
      I1 => \codon_index_reg[2]_1\,
      I2 => \^state_reg[2]_0\,
      I3 => \address[7]_i_4_n_0\,
      O => \address[7]_i_1_n_0\
    );
\address[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => address(7),
      I1 => \address[7]_i_5_n_0\,
      I2 => address(6),
      O => \p_0_in__5\(7)
    );
\address[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAFFFF"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => state(0),
      I3 => await_new_read,
      I4 => \state[1]_i_2_n_0\,
      O => \address[7]_i_4_n_0\
    );
\address[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => address(5),
      I1 => address(3),
      I2 => address(0),
      I3 => address(1),
      I4 => address(2),
      I5 => address(4),
      O => \address[7]_i_5_n_0\
    );
\address[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^codon_index_reg[2]_0\(2),
      I1 => \^codon_index_reg[2]_0\(1),
      I2 => \^codon_index_reg[2]_0\(0),
      O => \address_reg[0]_0\
    );
\address_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \address[7]_i_1_n_0\,
      D => \p_0_in__5\(0),
      Q => address(0),
      R => reset_IBUF
    );
\address_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \address[7]_i_1_n_0\,
      D => \p_0_in__5\(1),
      Q => address(1),
      R => reset_IBUF
    );
\address_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \address[7]_i_1_n_0\,
      D => \p_0_in__5\(2),
      Q => address(2),
      R => reset_IBUF
    );
\address_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \address[7]_i_1_n_0\,
      D => \p_0_in__5\(3),
      Q => address(3),
      R => reset_IBUF
    );
\address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \address[7]_i_1_n_0\,
      D => \p_0_in__5\(4),
      Q => address(4),
      R => reset_IBUF
    );
\address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \address[7]_i_1_n_0\,
      D => \p_0_in__5\(5),
      Q => address(5),
      R => reset_IBUF
    );
\address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \address[7]_i_1_n_0\,
      D => \p_0_in__5\(6),
      Q => address(6),
      R => reset_IBUF
    );
\address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \address[7]_i_1_n_0\,
      D => \p_0_in__5\(7),
      Q => address(7),
      R => reset_IBUF
    );
await_new_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A9A"
    )
        port map (
      I0 => await_new_read,
      I1 => state(2),
      I2 => state(1),
      I3 => state(0),
      I4 => reset_IBUF,
      O => await_new_read_i_1_n_0
    );
await_new_read_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => await_new_read_i_1_n_0,
      Q => await_new_read,
      R => '0'
    );
\codon_index[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000440"
    )
        port map (
      I0 => \codon_index_reg[0]_0\,
      I1 => \previous_matches_reg[1]_0\,
      I2 => \^codon_index_reg[2]_0\(0),
      I3 => \^codon_index_reg[2]_0\(1),
      I4 => \^state_reg[2]_0\,
      O => codon_index(1)
    );
\codon_index[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => state(0),
      I3 => await_new_read,
      O => \codon_index[2]_i_1_n_0\
    );
\codon_index[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000014440000"
    )
        port map (
      I0 => \^state_reg[2]_0\,
      I1 => \^codon_index_reg[2]_0\(2),
      I2 => \^codon_index_reg[2]_0\(1),
      I3 => \^codon_index_reg[2]_0\(0),
      I4 => \previous_matches_reg[1]_0\,
      I5 => \codon_index_reg[0]_0\,
      O => codon_index(2)
    );
\codon_index[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^douta\(0),
      I1 => \^douta\(2),
      I2 => \^douta\(1),
      I3 => \^douta\(3),
      O => \^state_reg[2]_0\
    );
\codon_index[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => \previous_matches_reg_n_0_[2]\,
      I1 => \codon_index_reg[2]_2\,
      I2 => \codon_index_reg[2]_3\,
      I3 => \^douta\(1),
      I4 => \codon_index_reg[2]_4\,
      I5 => \^douta\(3),
      O => \previous_matches_reg[4]_0\
    );
\codon_index_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \codon_index[2]_i_1_n_0\,
      D => D(0),
      Q => \^codon_index_reg[2]_0\(0),
      R => reset_IBUF
    );
\codon_index_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \codon_index[2]_i_1_n_0\,
      D => codon_index(1),
      Q => \^codon_index_reg[2]_0\(1),
      R => reset_IBUF
    );
\codon_index_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \codon_index[2]_i_1_n_0\,
      D => codon_index(2),
      Q => \^codon_index_reg[2]_0\(2),
      R => reset_IBUF
    );
\counts[0][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counts_reg[0]__0\(0),
      O => \p_0_in__4\(0)
    );
\counts[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counts_reg[0]__0\(0),
      I1 => \counts_reg[0]__0\(1),
      O => \p_0_in__4\(1)
    );
\counts[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \counts_reg[0]__0\(2),
      I1 => \counts_reg[0]__0\(1),
      I2 => \counts_reg[0]__0\(0),
      O => \p_0_in__4\(2)
    );
\counts[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \counts[2][3]_i_3_n_0\,
      I1 => \previous_matches_reg[4]_1\,
      I2 => \codon_index_reg[0]_0\,
      I3 => \previous_matches_reg[1]_0\,
      I4 => \counts[1][3]_i_4_n_0\,
      I5 => \counts[1][3]_i_3_n_0\,
      O => \counts[0][3]_i_1_n_0\
    );
\counts[0][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \counts_reg[0]__0\(3),
      I1 => \counts_reg[0]__0\(0),
      I2 => \counts_reg[0]__0\(1),
      I3 => \counts_reg[0]__0\(2),
      O => \p_0_in__4\(3)
    );
\counts[1][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counts_reg[1]__0\(0),
      O => \p_0_in__3\(0)
    );
\counts[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counts_reg[1]__0\(0),
      I1 => \counts_reg[1]__0\(1),
      O => \p_0_in__3\(1)
    );
\counts[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \counts_reg[1]__0\(2),
      I1 => \counts_reg[1]__0\(1),
      I2 => \counts_reg[1]__0\(0),
      O => \p_0_in__3\(2)
    );
\counts[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \counts[2][3]_i_3_n_0\,
      I1 => \previous_matches_reg[4]_1\,
      I2 => \codon_index_reg[0]_0\,
      I3 => \previous_matches_reg[1]_0\,
      I4 => \counts[1][3]_i_3_n_0\,
      I5 => \counts[1][3]_i_4_n_0\,
      O => \counts[1][3]_i_1_n_0\
    );
\counts[1][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \counts_reg[1]__0\(3),
      I1 => \counts_reg[1]__0\(0),
      I2 => \counts_reg[1]__0\(1),
      I3 => \counts_reg[1]__0\(2),
      O => \p_0_in__3\(3)
    );
\counts[1][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \codons_reg[1][4][3]\,
      O => \counts[1][3]_i_3_n_0\
    );
\counts[1][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4FFFF"
    )
        port map (
      I0 => \codons_reg[2][4][3]\,
      I1 => \previous_matches_reg_n_0_[2]\,
      I2 => await_new_read,
      I3 => state(0),
      I4 => state(1),
      I5 => state(2),
      O => \counts[1][3]_i_4_n_0\
    );
\counts[2][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counts_reg[2]__0\(0),
      O => \p_0_in__2\(0)
    );
\counts[2][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counts_reg[2]__0\(0),
      I1 => \counts_reg[2]__0\(1),
      O => \p_0_in__2\(1)
    );
\counts[2][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \counts_reg[2]__0\(2),
      I1 => \counts_reg[2]__0\(1),
      I2 => \counts_reg[2]__0\(0),
      O => \p_0_in__2\(2)
    );
\counts[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \counts[2][3]_i_3_n_0\,
      I1 => \previous_matches_reg[4]_1\,
      I2 => \codon_index_reg[0]_0\,
      I3 => \previous_matches_reg[1]_0\,
      I4 => \counts[2][3]_i_4_n_0\,
      I5 => \codon_index[2]_i_1_n_0\,
      O => \counts[2][3]_i_1_n_0\
    );
\counts[2][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \counts_reg[2]__0\(3),
      I1 => \counts_reg[2]__0\(0),
      I2 => \counts_reg[2]__0\(1),
      I3 => \counts_reg[2]__0\(2),
      O => \p_0_in__2\(3)
    );
\counts[2][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => \^douta\(3),
      I1 => \^douta\(1),
      I2 => \^douta\(2),
      I3 => \^douta\(0),
      I4 => \codons_reg[3][5][1]\,
      I5 => \^q\(2),
      O => \counts[2][3]_i_3_n_0\
    );
\counts[2][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \previous_matches_reg_n_0_[2]\,
      I1 => \codons_reg[2][4][3]\,
      O => \counts[2][3]_i_4_n_0\
    );
\counts[3][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counts_reg[3]__0\(0),
      O => \p_0_in__1\(0)
    );
\counts[3][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counts_reg[3]__0\(0),
      I1 => \counts_reg[3]__0\(1),
      O => \p_0_in__1\(1)
    );
\counts[3][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \counts_reg[3]__0\(2),
      I1 => \counts_reg[3]__0\(1),
      I2 => \counts_reg[3]__0\(0),
      O => \p_0_in__1\(2)
    );
\counts[3][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^state_reg[2]_0\,
      I1 => \codon_index[2]_i_1_n_0\,
      I2 => \^q\(2),
      I3 => \codons_reg[3][5][1]\,
      I4 => \previous_matches_reg[4]_1\,
      O => \counts[3][3]_i_1_n_0\
    );
\counts[3][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \counts_reg[3]__0\(3),
      I1 => \counts_reg[3]__0\(0),
      I2 => \counts_reg[3]__0\(1),
      I3 => \counts_reg[3]__0\(2),
      O => \p_0_in__1\(3)
    );
\counts[4][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counts_reg[4]__0\(0),
      O => \p_0_in__0\(0)
    );
\counts[4][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counts_reg[4]__0\(0),
      I1 => \counts_reg[4]__0\(1),
      O => \p_0_in__0\(1)
    );
\counts[4][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \counts_reg[4]__0\(2),
      I1 => \counts_reg[4]__0\(1),
      I2 => \counts_reg[4]__0\(0),
      O => \p_0_in__0\(2)
    );
\counts[4][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \previous_matches_reg[4]_1\,
      I1 => state(2),
      I2 => state(1),
      I3 => state(0),
      I4 => await_new_read,
      I5 => \^state_reg[2]_0\,
      O => \counts[4][3]_i_1_n_0\
    );
\counts[4][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \counts_reg[4]__0\(3),
      I1 => \counts_reg[4]__0\(0),
      I2 => \counts_reg[4]__0\(1),
      I3 => \counts_reg[4]__0\(2),
      O => \p_0_in__0\(3)
    );
\counts[4][3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \^codon_index_reg[2]_0\(2),
      I1 => \^codon_index_reg[2]_0\(1),
      I2 => \^codon_index_reg[2]_0\(0),
      O => \counts_reg[3][0]_0\
    );
\counts_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \counts[0][3]_i_1_n_0\,
      D => \p_0_in__4\(0),
      Q => \counts_reg[0]__0\(0),
      R => reset_IBUF
    );
\counts_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \counts[0][3]_i_1_n_0\,
      D => \p_0_in__4\(1),
      Q => \counts_reg[0]__0\(1),
      R => reset_IBUF
    );
\counts_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \counts[0][3]_i_1_n_0\,
      D => \p_0_in__4\(2),
      Q => \counts_reg[0]__0\(2),
      R => reset_IBUF
    );
\counts_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \counts[0][3]_i_1_n_0\,
      D => \p_0_in__4\(3),
      Q => \counts_reg[0]__0\(3),
      R => reset_IBUF
    );
\counts_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \counts[1][3]_i_1_n_0\,
      D => \p_0_in__3\(0),
      Q => \counts_reg[1]__0\(0),
      R => reset_IBUF
    );
\counts_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \counts[1][3]_i_1_n_0\,
      D => \p_0_in__3\(1),
      Q => \counts_reg[1]__0\(1),
      R => reset_IBUF
    );
\counts_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \counts[1][3]_i_1_n_0\,
      D => \p_0_in__3\(2),
      Q => \counts_reg[1]__0\(2),
      R => reset_IBUF
    );
\counts_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \counts[1][3]_i_1_n_0\,
      D => \p_0_in__3\(3),
      Q => \counts_reg[1]__0\(3),
      R => reset_IBUF
    );
\counts_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \counts[2][3]_i_1_n_0\,
      D => \p_0_in__2\(0),
      Q => \counts_reg[2]__0\(0),
      R => reset_IBUF
    );
\counts_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \counts[2][3]_i_1_n_0\,
      D => \p_0_in__2\(1),
      Q => \counts_reg[2]__0\(1),
      R => reset_IBUF
    );
\counts_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \counts[2][3]_i_1_n_0\,
      D => \p_0_in__2\(2),
      Q => \counts_reg[2]__0\(2),
      R => reset_IBUF
    );
\counts_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \counts[2][3]_i_1_n_0\,
      D => \p_0_in__2\(3),
      Q => \counts_reg[2]__0\(3),
      R => reset_IBUF
    );
\counts_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \counts[3][3]_i_1_n_0\,
      D => \p_0_in__1\(0),
      Q => \counts_reg[3]__0\(0),
      R => reset_IBUF
    );
\counts_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \counts[3][3]_i_1_n_0\,
      D => \p_0_in__1\(1),
      Q => \counts_reg[3]__0\(1),
      R => reset_IBUF
    );
\counts_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \counts[3][3]_i_1_n_0\,
      D => \p_0_in__1\(2),
      Q => \counts_reg[3]__0\(2),
      R => reset_IBUF
    );
\counts_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \counts[3][3]_i_1_n_0\,
      D => \p_0_in__1\(3),
      Q => \counts_reg[3]__0\(3),
      R => reset_IBUF
    );
\counts_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \counts[4][3]_i_1_n_0\,
      D => \p_0_in__0\(0),
      Q => \counts_reg[4]__0\(0),
      R => reset_IBUF
    );
\counts_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \counts[4][3]_i_1_n_0\,
      D => \p_0_in__0\(1),
      Q => \counts_reg[4]__0\(1),
      R => reset_IBUF
    );
\counts_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \counts[4][3]_i_1_n_0\,
      D => \p_0_in__0\(2),
      Q => \counts_reg[4]__0\(2),
      R => reset_IBUF
    );
\counts_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \counts[4][3]_i_1_n_0\,
      D => \p_0_in__0\(3),
      Q => \counts_reg[4]__0\(3),
      R => reset_IBUF
    );
gene_memory_instance: entity work.gene_memory
     port map (
      addra(7 downto 0) => address(7 downto 0),
      clka => clock_IBUF_BUFG,
      dina(3 downto 0) => B"0000",
      douta(3 downto 0) => \^douta\(3 downto 0),
      ena => '1',
      wea(0) => '0'
    );
\leds_OBUF[0]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800AAAAA8AAA"
    )
        port map (
      I0 => \leds_OBUF[0]_inst_i_2_n_0\,
      I1 => \counts_reg[4]__0\(0),
      I2 => switches_IBUF(0),
      I3 => switches_IBUF(2),
      I4 => switches_IBUF(1),
      I5 => \leds_OBUF[0]_inst_i_3_n_0\,
      O => leds_OBUF(0)
    );
\leds_OBUF[0]_inst_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      O => \leds_OBUF[0]_inst_i_2_n_0\
    );
\leds_OBUF[0]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \counts_reg[1]__0\(0),
      I1 => \counts_reg[0]__0\(0),
      I2 => \switches[0]\,
      I3 => \counts_reg[3]__0\(0),
      I4 => \switches[0]_0\,
      I5 => \counts_reg[2]__0\(0),
      O => \leds_OBUF[0]_inst_i_3_n_0\
    );
\leds_OBUF[1]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAAA8AAA"
    )
        port map (
      I0 => \leds_OBUF[1]_inst_i_2_n_0\,
      I1 => switches_IBUF(1),
      I2 => switches_IBUF(2),
      I3 => switches_IBUF(0),
      I4 => \counts_reg[4]__0\(1),
      I5 => \leds_OBUF[3]_inst_i_3_n_0\,
      O => leds_OBUF(1)
    );
\leds_OBUF[1]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \counts_reg[1]__0\(1),
      I1 => \counts_reg[0]__0\(1),
      I2 => \switches[0]\,
      I3 => \counts_reg[3]__0\(1),
      I4 => \switches[0]_0\,
      I5 => \counts_reg[2]__0\(1),
      O => \leds_OBUF[1]_inst_i_2_n_0\
    );
\leds_OBUF[2]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAAA8AAA"
    )
        port map (
      I0 => \leds_OBUF[2]_inst_i_2_n_0\,
      I1 => switches_IBUF(1),
      I2 => switches_IBUF(2),
      I3 => switches_IBUF(0),
      I4 => \counts_reg[4]__0\(2),
      I5 => \leds_OBUF[3]_inst_i_3_n_0\,
      O => leds_OBUF(2)
    );
\leds_OBUF[2]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \counts_reg[1]__0\(2),
      I1 => \counts_reg[0]__0\(2),
      I2 => \switches[0]\,
      I3 => \counts_reg[3]__0\(2),
      I4 => \switches[0]_0\,
      I5 => \counts_reg[2]__0\(2),
      O => \leds_OBUF[2]_inst_i_2_n_0\
    );
\leds_OBUF[3]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAAA8AAA"
    )
        port map (
      I0 => \leds_OBUF[3]_inst_i_2_n_0\,
      I1 => switches_IBUF(1),
      I2 => switches_IBUF(2),
      I3 => switches_IBUF(0),
      I4 => \counts_reg[4]__0\(3),
      I5 => \leds_OBUF[3]_inst_i_3_n_0\,
      O => leds_OBUF(3)
    );
\leds_OBUF[3]_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \counts_reg[1]__0\(3),
      I1 => \counts_reg[0]__0\(3),
      I2 => \switches[0]\,
      I3 => \counts_reg[3]__0\(3),
      I4 => \switches[0]_0\,
      I5 => \counts_reg[2]__0\(3),
      O => \leds_OBUF[3]_inst_i_2_n_0\
    );
\leds_OBUF[3]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF01FF"
    )
        port map (
      I0 => switches_IBUF(1),
      I1 => switches_IBUF(2),
      I2 => switches_IBUF(0),
      I3 => state(2),
      I4 => state(0),
      I5 => state(1),
      O => \leds_OBUF[3]_inst_i_3_n_0\
    );
\previous_matches_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \codon_index[2]_i_1_n_0\,
      D => \previous_matches_reg[1]_1\(0),
      Q => \^q\(0),
      S => reset_IBUF
    );
\previous_matches_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \codon_index[2]_i_1_n_0\,
      D => \previous_matches_reg[1]_1\(1),
      Q => \^q\(1),
      S => reset_IBUF
    );
\previous_matches_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \codon_index[2]_i_1_n_0\,
      D => \previous_matches_reg[1]_1\(2),
      Q => \previous_matches_reg_n_0_[2]\,
      S => reset_IBUF
    );
\previous_matches_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \codon_index[2]_i_1_n_0\,
      D => \previous_matches_reg[1]_1\(3),
      Q => \^q\(2),
      S => reset_IBUF
    );
\previous_matches_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => \codon_index[2]_i_1_n_0\,
      D => \previous_matches_reg[1]_1\(4),
      Q => \^q\(3),
      S => reset_IBUF
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FB3B0BBB"
    )
        port map (
      I0 => \^state_reg[2]_0\,
      I1 => \state[1]_i_2_n_0\,
      I2 => state(1),
      I3 => await_new_read,
      I4 => state(0),
      I5 => state(2),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FAFAAA2AFAAA"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => \^state_reg[2]_0\,
      I2 => state(1),
      I3 => await_new_read,
      I4 => state(0),
      I5 => state(2),
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => state(1),
      I1 => reset_IBUF,
      I2 => state(0),
      I3 => \state_reg[1]_0\,
      I4 => \state_reg[0]_0\,
      O => \state[1]_i_2_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
        port map (
      I0 => \^state_reg[2]_0\,
      I1 => state(1),
      I2 => await_new_read,
      I3 => state(0),
      I4 => state(2),
      O => \state[2]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => state(0),
      R => reset_IBUF
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      R => reset_IBUF
    );
\state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => \state[2]_i_1_n_0\,
      Q => state(2),
      R => reset_IBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity codon_reader is
  port (
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[1]_1\ : out STD_LOGIC;
    \previous_matches_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \previous_matches_reg[4]_0\ : out STD_LOGIC;
    \previous_matches_reg[4]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \previous_matches_reg[4]_2\ : out STD_LOGIC;
    \counts_reg[3][0]\ : out STD_LOGIC;
    \previous_matches_reg[4]_3\ : out STD_LOGIC;
    \counts_reg[3][0]_0\ : out STD_LOGIC;
    \previous_matches_reg[2]\ : out STD_LOGIC;
    \address_reg[0]_0\ : out STD_LOGIC;
    \previous_matches_reg[2]_0\ : out STD_LOGIC;
    \previous_matches_reg[2]_1\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    reset_IBUF : in STD_LOGIC;
    \bbstub_douta[3]\ : in STD_LOGIC;
    \codon_index_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \codon_index_reg[2]_0\ : in STD_LOGIC;
    \codon_index_reg[2]_1\ : in STD_LOGIC;
    \previous_matches_reg[2]_2\ : in STD_LOGIC;
    douta : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end codon_reader;

architecture STRUCTURE of codon_reader is
  signal address : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \address[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_10_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_12_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_13_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_14_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_15_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_16_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_17_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_18_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_19_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_20_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_21_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_22_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_23_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_24_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_25_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_26_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_27_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_28_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_29_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_30_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_31_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_32_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_33_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_34_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_35_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_6_n_0\ : STD_LOGIC;
  signal \codon_index[2]_i_8_n_0\ : STD_LOGIC;
  signal codon_num : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \codon_num[0]_i_1_n_0\ : STD_LOGIC;
  signal \codon_num[1]_i_1_n_0\ : STD_LOGIC;
  signal \codon_num[2]_i_1_n_0\ : STD_LOGIC;
  signal \codon_sub_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \codon_sub_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \codon_sub_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \codon_sub_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \codon_sub_addr[3]_i_2_n_0\ : STD_LOGIC;
  signal \codon_sub_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \codon_sub_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \codon_sub_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \codon_sub_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \codons[0][0][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[0][1][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[0][2][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[0][3][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[0][4][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[0][4][3]_i_2_n_0\ : STD_LOGIC;
  signal \codons[0][5][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[0][5][3]_i_2_n_0\ : STD_LOGIC;
  signal \codons[0][5][3]_i_3_n_0\ : STD_LOGIC;
  signal \codons[1][0][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[1][1][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[1][2][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[1][3][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[1][4][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[1][4][3]_i_2_n_0\ : STD_LOGIC;
  signal \codons[1][5][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[2][0][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[2][1][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[2][2][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[2][3][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[2][4][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[2][4][3]_i_2_n_0\ : STD_LOGIC;
  signal \codons[2][5][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[3][0][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[3][1][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[3][2][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[3][3][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[3][4][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[3][4][3]_i_2_n_0\ : STD_LOGIC;
  signal \codons[3][5][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[4][0][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[4][1][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[4][2][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[4][3][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[4][4][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons[4][5][3]_i_1_n_0\ : STD_LOGIC;
  signal \codons_reg[0][0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[0][1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[0][2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[0][3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[0][4]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[0][5]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[1][0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[1][1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[1][2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[1][3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[1][4]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[1][5]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[2][0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[2][1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[2][2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[2][3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[2][4]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[2][5]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[3][0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[3][1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[3][2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[3][3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[3][4]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[3][5]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[4][0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[4][1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[4][2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[4][3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[4][4]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \codons_reg[4][5]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counts[3][3]_i_10_n_0\ : STD_LOGIC;
  signal \counts[3][3]_i_11_n_0\ : STD_LOGIC;
  signal \counts[3][3]_i_12_n_0\ : STD_LOGIC;
  signal \counts[3][3]_i_4_n_0\ : STD_LOGIC;
  signal \counts[3][3]_i_5_n_0\ : STD_LOGIC;
  signal \counts[3][3]_i_6_n_0\ : STD_LOGIC;
  signal \counts[3][3]_i_7_n_0\ : STD_LOGIC;
  signal \counts[3][3]_i_8_n_0\ : STD_LOGIC;
  signal \counts[3][3]_i_9_n_0\ : STD_LOGIC;
  signal \counts[4][3]_i_10_n_0\ : STD_LOGIC;
  signal \counts[4][3]_i_11_n_0\ : STD_LOGIC;
  signal \counts[4][3]_i_12_n_0\ : STD_LOGIC;
  signal \counts[4][3]_i_13_n_0\ : STD_LOGIC;
  signal \counts[4][3]_i_4_n_0\ : STD_LOGIC;
  signal \counts[4][3]_i_6_n_0\ : STD_LOGIC;
  signal \counts[4][3]_i_7_n_0\ : STD_LOGIC;
  signal \counts[4][3]_i_8_n_0\ : STD_LOGIC;
  signal \counts[4][3]_i_9_n_0\ : STD_LOGIC;
  signal \^counts_reg[3][0]\ : STD_LOGIC;
  signal memory_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \previous_matches[0]_i_10_n_0\ : STD_LOGIC;
  signal \previous_matches[0]_i_11_n_0\ : STD_LOGIC;
  signal \previous_matches[0]_i_12_n_0\ : STD_LOGIC;
  signal \previous_matches[0]_i_13_n_0\ : STD_LOGIC;
  signal \previous_matches[0]_i_14_n_0\ : STD_LOGIC;
  signal \previous_matches[0]_i_15_n_0\ : STD_LOGIC;
  signal \previous_matches[0]_i_2_n_0\ : STD_LOGIC;
  signal \previous_matches[0]_i_7_n_0\ : STD_LOGIC;
  signal \previous_matches[0]_i_8_n_0\ : STD_LOGIC;
  signal \previous_matches[0]_i_9_n_0\ : STD_LOGIC;
  signal \previous_matches[1]_i_10_n_0\ : STD_LOGIC;
  signal \previous_matches[1]_i_11_n_0\ : STD_LOGIC;
  signal \previous_matches[1]_i_12_n_0\ : STD_LOGIC;
  signal \previous_matches[1]_i_13_n_0\ : STD_LOGIC;
  signal \previous_matches[1]_i_14_n_0\ : STD_LOGIC;
  signal \previous_matches[1]_i_15_n_0\ : STD_LOGIC;
  signal \previous_matches[1]_i_2_n_0\ : STD_LOGIC;
  signal \previous_matches[1]_i_7_n_0\ : STD_LOGIC;
  signal \previous_matches[1]_i_8_n_0\ : STD_LOGIC;
  signal \previous_matches[1]_i_9_n_0\ : STD_LOGIC;
  signal \previous_matches[2]_i_10_n_0\ : STD_LOGIC;
  signal \previous_matches[2]_i_13_n_0\ : STD_LOGIC;
  signal \previous_matches[2]_i_14_n_0\ : STD_LOGIC;
  signal \previous_matches[2]_i_15_n_0\ : STD_LOGIC;
  signal \previous_matches[2]_i_16_n_0\ : STD_LOGIC;
  signal \previous_matches[2]_i_2_n_0\ : STD_LOGIC;
  signal \previous_matches[2]_i_3_n_0\ : STD_LOGIC;
  signal \previous_matches[2]_i_7_n_0\ : STD_LOGIC;
  signal \previous_matches[2]_i_8_n_0\ : STD_LOGIC;
  signal \previous_matches[2]_i_9_n_0\ : STD_LOGIC;
  signal \previous_matches[3]_i_12_n_0\ : STD_LOGIC;
  signal \previous_matches[3]_i_13_n_0\ : STD_LOGIC;
  signal \previous_matches[3]_i_14_n_0\ : STD_LOGIC;
  signal \previous_matches[3]_i_15_n_0\ : STD_LOGIC;
  signal \previous_matches[3]_i_16_n_0\ : STD_LOGIC;
  signal \previous_matches[3]_i_2_n_0\ : STD_LOGIC;
  signal \previous_matches[3]_i_4_n_0\ : STD_LOGIC;
  signal \previous_matches[3]_i_5_n_0\ : STD_LOGIC;
  signal \previous_matches[3]_i_7_n_0\ : STD_LOGIC;
  signal \previous_matches[3]_i_8_n_0\ : STD_LOGIC;
  signal \previous_matches[3]_i_9_n_0\ : STD_LOGIC;
  signal \previous_matches[4]_i_10_n_0\ : STD_LOGIC;
  signal \previous_matches[4]_i_11_n_0\ : STD_LOGIC;
  signal \previous_matches[4]_i_12_n_0\ : STD_LOGIC;
  signal \previous_matches[4]_i_13_n_0\ : STD_LOGIC;
  signal \previous_matches[4]_i_14_n_0\ : STD_LOGIC;
  signal \previous_matches[4]_i_15_n_0\ : STD_LOGIC;
  signal \previous_matches[4]_i_16_n_0\ : STD_LOGIC;
  signal \previous_matches[4]_i_2_n_0\ : STD_LOGIC;
  signal \previous_matches[4]_i_3_n_0\ : STD_LOGIC;
  signal \previous_matches[4]_i_5_n_0\ : STD_LOGIC;
  signal \previous_matches[4]_i_9_n_0\ : STD_LOGIC;
  signal \previous_matches_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \previous_matches_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \previous_matches_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \previous_matches_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \previous_matches_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \previous_matches_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \previous_matches_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \previous_matches_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \^previous_matches_reg[2]\ : STD_LOGIC;
  signal \^previous_matches_reg[2]_0\ : STD_LOGIC;
  signal \^previous_matches_reg[2]_1\ : STD_LOGIC;
  signal \previous_matches_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \previous_matches_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \previous_matches_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \previous_matches_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \previous_matches_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \previous_matches_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \^previous_matches_reg[4]_0\ : STD_LOGIC;
  signal \^previous_matches_reg[4]_1\ : STD_LOGIC;
  signal \^previous_matches_reg[4]_2\ : STD_LOGIC;
  signal \^previous_matches_reg[4]_3\ : STD_LOGIC;
  signal \previous_matches_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \previous_matches_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \previous_matches_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \previous_matches_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \^state_reg[1]_0\ : STD_LOGIC;
  signal \^state_reg[1]_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \address[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \address[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \address[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \address[4]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \codon_index[2]_i_23\ : label is "soft_lutpair19";
  attribute syn_black_box : string;
  attribute syn_black_box of codon_memory_instance : label is "TRUE";
  attribute x_core_info : string;
  attribute x_core_info of codon_memory_instance : label is "blk_mem_gen_v8_3_5,Vivado 2016.4";
  attribute SOFT_HLUTNM of \codon_num[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \codon_num[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \codon_sub_addr[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \codon_sub_addr[3]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \codons[0][4][3]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \codons[0][5][3]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \codons[1][4][3]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \codons[2][4][3]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \codons[3][4][3]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \previous_matches[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \previous_matches[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \previous_matches[2]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \previous_matches[3]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \previous_matches[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \state[0]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \state[1]_i_2__0\ : label is "soft_lutpair17";
begin
  \counts_reg[3][0]\ <= \^counts_reg[3][0]\;
  \previous_matches_reg[2]\ <= \^previous_matches_reg[2]\;
  \previous_matches_reg[2]_0\ <= \^previous_matches_reg[2]_0\;
  \previous_matches_reg[2]_1\ <= \^previous_matches_reg[2]_1\;
  \previous_matches_reg[4]_0\ <= \^previous_matches_reg[4]_0\;
  \previous_matches_reg[4]_1\ <= \^previous_matches_reg[4]_1\;
  \previous_matches_reg[4]_2\ <= \^previous_matches_reg[4]_2\;
  \previous_matches_reg[4]_3\ <= \^previous_matches_reg[4]_3\;
  \state_reg[1]_0\ <= \^state_reg[1]_0\;
  \state_reg[1]_1\ <= \^state_reg[1]_1\;
\address[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => address(0),
      O => p_0_in(0)
    );
\address[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => address(0),
      I1 => address(1),
      O => p_0_in(1)
    );
\address[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => address(2),
      I1 => address(1),
      I2 => address(0),
      O => p_0_in(2)
    );
\address[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => address(3),
      I1 => address(0),
      I2 => address(1),
      I3 => address(2),
      O => p_0_in(3)
    );
\address[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFFFFFFFFFF"
    )
        port map (
      I0 => memory_out(0),
      I1 => memory_out(2),
      I2 => memory_out(1),
      I3 => memory_out(3),
      I4 => \^state_reg[1]_1\,
      I5 => \^state_reg[1]_0\,
      O => \address[4]_i_1__0_n_0\
    );
\address[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => address(4),
      I1 => address(2),
      I2 => address(1),
      I3 => address(0),
      I4 => address(3),
      O => p_0_in(4)
    );
\address[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \previous_matches[0]_i_2_n_0\,
      I1 => \previous_matches[4]_i_2_n_0\,
      I2 => \previous_matches[1]_i_2_n_0\,
      I3 => \previous_matches[3]_i_2_n_0\,
      I4 => \previous_matches[2]_i_2_n_0\,
      I5 => \codon_index_reg[2]_1\,
      O => \address_reg[0]_0\
    );
\address_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \address[4]_i_1__0_n_0\,
      D => p_0_in(0),
      Q => address(0),
      R => reset_IBUF
    );
\address_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \address[4]_i_1__0_n_0\,
      D => p_0_in(1),
      Q => address(1),
      R => reset_IBUF
    );
\address_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \address[4]_i_1__0_n_0\,
      D => p_0_in(2),
      Q => address(2),
      R => reset_IBUF
    );
\address_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \address[4]_i_1__0_n_0\,
      D => p_0_in(3),
      Q => address(3),
      R => reset_IBUF
    );
\address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \address[4]_i_1__0_n_0\,
      D => p_0_in(4),
      Q => address(4),
      R => reset_IBUF
    );
\codon_index[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^previous_matches_reg[4]_1\,
      I1 => \^previous_matches_reg[4]_0\,
      I2 => \bbstub_douta[3]\,
      I3 => \codon_index_reg[2]\(0),
      O => D(0)
    );
\codon_index[2]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDDDFD"
    )
        port map (
      I0 => \counts[4][3]_i_8_n_0\,
      I1 => \counts[4][3]_i_7_n_0\,
      I2 => \counts[4][3]_i_6_n_0\,
      I3 => \codon_index_reg[2]_0\,
      I4 => \counts[4][3]_i_4_n_0\,
      O => \codon_index[2]_i_10_n_0\
    );
\codon_index[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF02F2FFFFFFFF"
    )
        port map (
      I0 => \codon_index[2]_i_20_n_0\,
      I1 => \codon_index[2]_i_21_n_0\,
      I2 => \codon_index_reg[2]_0\,
      I3 => \codon_index[2]_i_22_n_0\,
      I4 => \^previous_matches_reg[2]\,
      I5 => \codon_index[2]_i_23_n_0\,
      O => \^previous_matches_reg[4]_3\
    );
\codon_index[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F0000FF"
    )
        port map (
      I0 => \previous_matches_reg[0]_i_6_n_0\,
      I1 => \previous_matches_reg[0]_i_5_n_0\,
      I2 => \previous_matches_reg[0]_i_4_n_0\,
      I3 => \previous_matches_reg[0]_i_3_n_0\,
      I4 => douta(2),
      O => \codon_index[2]_i_12_n_0\
    );
\codon_index[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \codon_index[2]_i_24_n_0\,
      I1 => \codon_index[2]_i_25_n_0\,
      I2 => \codon_index[2]_i_26_n_0\,
      I3 => \codon_index[2]_i_27_n_0\,
      O => \codon_index[2]_i_13_n_0\
    );
\codon_index[2]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \codon_index_reg[2]\(0),
      I1 => \codons_reg[0][5]\(1),
      I2 => \codons_reg[0][5]\(2),
      I3 => \codons_reg[0][5]\(3),
      I4 => \codons_reg[0][5]\(0),
      O => \codon_index[2]_i_14_n_0\
    );
\codon_index[2]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \codons_reg[0][4]\(3),
      I1 => \codons_reg[0][4]\(0),
      I2 => \codon_index_reg[2]\(0),
      I3 => \codons_reg[0][4]\(2),
      I4 => \codons_reg[0][4]\(1),
      O => \codon_index[2]_i_15_n_0\
    );
\codon_index[2]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \codons_reg[1][4]\(3),
      I1 => \codons_reg[1][4]\(0),
      I2 => \codon_index_reg[2]\(0),
      I3 => \codons_reg[1][4]\(2),
      I4 => \codons_reg[1][4]\(1),
      O => \codon_index[2]_i_16_n_0\
    );
\codon_index[2]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \codon_index_reg[2]\(0),
      I1 => \codons_reg[1][5]\(1),
      I2 => \codons_reg[1][5]\(2),
      I3 => \codons_reg[1][5]\(3),
      I4 => \codons_reg[1][5]\(0),
      O => \codon_index[2]_i_17_n_0\
    );
\codon_index[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \codon_index[2]_i_28_n_0\,
      I1 => \codon_index[2]_i_29_n_0\,
      I2 => \codon_index[2]_i_30_n_0\,
      I3 => \codon_index[2]_i_31_n_0\,
      O => \codon_index[2]_i_18_n_0\
    );
\codon_index[2]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F0000FF"
    )
        port map (
      I0 => \previous_matches_reg[1]_i_6_n_0\,
      I1 => \previous_matches_reg[1]_i_5_n_0\,
      I2 => \previous_matches_reg[1]_i_4_n_0\,
      I3 => \previous_matches_reg[1]_i_3_n_0\,
      I4 => douta(1),
      O => \codon_index[2]_i_19_n_0\
    );
\codon_index[2]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \codons_reg[2][4]\(3),
      I1 => \codons_reg[2][4]\(0),
      I2 => \codon_index_reg[2]\(0),
      I3 => \codons_reg[2][4]\(2),
      I4 => \codons_reg[2][4]\(1),
      O => \codon_index[2]_i_20_n_0\
    );
\codon_index[2]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \codon_index_reg[2]\(0),
      I1 => \codons_reg[2][5]\(1),
      I2 => \codons_reg[2][5]\(2),
      I3 => \codons_reg[2][5]\(3),
      I4 => \codons_reg[2][5]\(0),
      O => \codon_index[2]_i_21_n_0\
    );
\codon_index[2]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \codon_index[2]_i_32_n_0\,
      I1 => \codon_index[2]_i_33_n_0\,
      I2 => \codon_index[2]_i_34_n_0\,
      I3 => \codon_index[2]_i_35_n_0\,
      O => \codon_index[2]_i_22_n_0\
    );
\codon_index[2]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^previous_matches_reg[2]_1\,
      I1 => douta(1),
      I2 => \^previous_matches_reg[2]_0\,
      I3 => douta(3),
      O => \codon_index[2]_i_23_n_0\
    );
\codon_index[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \codons_reg[0][2]\(0),
      I1 => \codons_reg[0][3]\(0),
      I2 => \codon_index_reg[2]\(0),
      I3 => \codon_index_reg[2]\(1),
      I4 => \codons_reg[0][0]\(0),
      I5 => \codons_reg[0][1]\(0),
      O => \codon_index[2]_i_24_n_0\
    );
\codon_index[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \codons_reg[0][2]\(3),
      I1 => \codons_reg[0][3]\(3),
      I2 => \codon_index_reg[2]\(0),
      I3 => \codon_index_reg[2]\(1),
      I4 => \codons_reg[0][0]\(3),
      I5 => \codons_reg[0][1]\(3),
      O => \codon_index[2]_i_25_n_0\
    );
\codon_index[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \codons_reg[0][2]\(2),
      I1 => \codons_reg[0][3]\(2),
      I2 => \codon_index_reg[2]\(0),
      I3 => \codon_index_reg[2]\(1),
      I4 => \codons_reg[0][0]\(2),
      I5 => \codons_reg[0][1]\(2),
      O => \codon_index[2]_i_26_n_0\
    );
\codon_index[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \codons_reg[0][2]\(1),
      I1 => \codons_reg[0][3]\(1),
      I2 => \codon_index_reg[2]\(0),
      I3 => \codon_index_reg[2]\(1),
      I4 => \codons_reg[0][0]\(1),
      I5 => \codons_reg[0][1]\(1),
      O => \codon_index[2]_i_27_n_0\
    );
\codon_index[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \codons_reg[1][2]\(2),
      I1 => \codons_reg[1][3]\(2),
      I2 => \codon_index_reg[2]\(0),
      I3 => \codon_index_reg[2]\(1),
      I4 => \codons_reg[1][0]\(2),
      I5 => \codons_reg[1][1]\(2),
      O => \codon_index[2]_i_28_n_0\
    );
\codon_index[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \codons_reg[1][2]\(3),
      I1 => \codons_reg[1][3]\(3),
      I2 => \codon_index_reg[2]\(0),
      I3 => \codon_index_reg[2]\(1),
      I4 => \codons_reg[1][0]\(3),
      I5 => \codons_reg[1][1]\(3),
      O => \codon_index[2]_i_29_n_0\
    );
\codon_index[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \codons_reg[1][2]\(1),
      I1 => \codons_reg[1][3]\(1),
      I2 => \codon_index_reg[2]\(0),
      I3 => \codon_index_reg[2]\(1),
      I4 => \codons_reg[1][0]\(1),
      I5 => \codons_reg[1][1]\(1),
      O => \codon_index[2]_i_30_n_0\
    );
\codon_index[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \codons_reg[1][2]\(0),
      I1 => \codons_reg[1][3]\(0),
      I2 => \codon_index_reg[2]\(0),
      I3 => \codon_index_reg[2]\(1),
      I4 => \codons_reg[1][0]\(0),
      I5 => \codons_reg[1][1]\(0),
      O => \codon_index[2]_i_31_n_0\
    );
\codon_index[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \codons_reg[2][2]\(2),
      I1 => \codons_reg[2][3]\(2),
      I2 => \codon_index_reg[2]\(0),
      I3 => \codon_index_reg[2]\(1),
      I4 => \codons_reg[2][0]\(2),
      I5 => \codons_reg[2][1]\(2),
      O => \codon_index[2]_i_32_n_0\
    );
\codon_index[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \codons_reg[2][2]\(3),
      I1 => \codons_reg[2][3]\(3),
      I2 => \codon_index_reg[2]\(0),
      I3 => \codon_index_reg[2]\(1),
      I4 => \codons_reg[2][0]\(3),
      I5 => \codons_reg[2][1]\(3),
      O => \codon_index[2]_i_33_n_0\
    );
\codon_index[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \codons_reg[2][2]\(1),
      I1 => \codons_reg[2][3]\(1),
      I2 => \codon_index_reg[2]\(0),
      I3 => \codon_index_reg[2]\(1),
      I4 => \codons_reg[2][0]\(1),
      I5 => \codons_reg[2][1]\(1),
      O => \codon_index[2]_i_34_n_0\
    );
\codon_index[2]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \codons_reg[2][2]\(0),
      I1 => \codons_reg[2][3]\(0),
      I2 => \codon_index_reg[2]\(0),
      I3 => \codon_index_reg[2]\(1),
      I4 => \codons_reg[2][0]\(0),
      I5 => \codons_reg[2][1]\(0),
      O => \codon_index[2]_i_35_n_0\
    );
\codon_index[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEAFFEA"
    )
        port map (
      I0 => \codon_index[2]_i_6_n_0\,
      I1 => Q(1),
      I2 => \previous_matches[1]_i_2_n_0\,
      I3 => \previous_matches_reg[2]_2\,
      I4 => \previous_matches[3]_i_2_n_0\,
      I5 => Q(2),
      O => \^previous_matches_reg[4]_0\
    );
\codon_index[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \codon_index[2]_i_8_n_0\,
      I1 => \previous_matches[0]_i_2_n_0\,
      I2 => \^previous_matches_reg[4]_2\,
      I3 => \codon_index[2]_i_10_n_0\,
      I4 => \^counts_reg[3][0]\,
      I5 => \^previous_matches_reg[4]_3\,
      O => \^previous_matches_reg[4]_1\
    );
\codon_index[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040FF4040404040"
    )
        port map (
      I0 => \counts[4][3]_i_7_n_0\,
      I1 => \counts[4][3]_i_8_n_0\,
      I2 => Q(3),
      I3 => \codon_index[2]_i_12_n_0\,
      I4 => \previous_matches[0]_i_7_n_0\,
      I5 => Q(0),
      O => \codon_index[2]_i_6_n_0\
    );
\codon_index[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40157FD540154015"
    )
        port map (
      I0 => \codon_index[2]_i_13_n_0\,
      I1 => \codon_index_reg[2]\(0),
      I2 => \codon_index_reg[2]\(1),
      I3 => \codon_index_reg[2]\(2),
      I4 => \codon_index[2]_i_14_n_0\,
      I5 => \codon_index[2]_i_15_n_0\,
      O => \codon_index[2]_i_8_n_0\
    );
\codon_index[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF02F2FFFFFFFF"
    )
        port map (
      I0 => \codon_index[2]_i_16_n_0\,
      I1 => \codon_index[2]_i_17_n_0\,
      I2 => \codon_index_reg[2]_0\,
      I3 => \codon_index[2]_i_18_n_0\,
      I4 => \previous_matches[1]_i_7_n_0\,
      I5 => \codon_index[2]_i_19_n_0\,
      O => \^previous_matches_reg[4]_2\
    );
codon_memory_instance: entity work.codon_memory
     port map (
      addra(4 downto 0) => address(4 downto 0),
      clka => CLK,
      dina(3 downto 0) => B"0000",
      douta(3 downto 0) => memory_out(3 downto 0),
      ena => '1',
      wea(0) => '0'
    );
\codon_num[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => \^state_reg[1]_1\,
      I2 => codon_num(0),
      O => \codon_num[0]_i_1_n_0\
    );
\codon_num[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => codon_num(0),
      I1 => \^state_reg[1]_1\,
      I2 => \state[0]_i_2_n_0\,
      I3 => codon_num(1),
      O => \codon_num[1]_i_1_n_0\
    );
\codon_num[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => codon_num(1),
      I1 => codon_num(0),
      I2 => \^state_reg[1]_1\,
      I3 => \state[0]_i_2_n_0\,
      I4 => codon_num(2),
      O => \codon_num[2]_i_1_n_0\
    );
\codon_num_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \codon_num[0]_i_1_n_0\,
      Q => codon_num(0),
      R => reset_IBUF
    );
\codon_num_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \codon_num[1]_i_1_n_0\,
      Q => codon_num(1),
      R => reset_IBUF
    );
\codon_num_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \codon_num[2]_i_1_n_0\,
      Q => codon_num(2),
      R => reset_IBUF
    );
\codon_sub_addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555515555555"
    )
        port map (
      I0 => \codon_sub_addr_reg_n_0_[0]\,
      I1 => memory_out(0),
      I2 => memory_out(2),
      I3 => memory_out(1),
      I4 => memory_out(3),
      I5 => \^state_reg[1]_0\,
      O => \codon_sub_addr[0]_i_1_n_0\
    );
\codon_sub_addr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \codon_sub_addr_reg_n_0_[1]\,
      I1 => \codon_sub_addr_reg_n_0_[0]\,
      I2 => \state[0]_i_2_n_0\,
      O => \codon_sub_addr[1]_i_1_n_0\
    );
\codon_sub_addr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \codon_sub_addr_reg_n_0_[0]\,
      I1 => \codon_sub_addr_reg_n_0_[1]\,
      I2 => \codon_sub_addr_reg_n_0_[2]\,
      I3 => \state[0]_i_2_n_0\,
      O => \codon_sub_addr[2]_i_1_n_0\
    );
\codon_sub_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFFFFFF0000"
    )
        port map (
      I0 => memory_out(3),
      I1 => memory_out(1),
      I2 => memory_out(2),
      I3 => memory_out(0),
      I4 => \^state_reg[1]_1\,
      I5 => \^state_reg[1]_0\,
      O => \codon_sub_addr[3]_i_1_n_0\
    );
\codon_sub_addr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \codon_sub_addr_reg_n_0_[2]\,
      I1 => \codon_sub_addr_reg_n_0_[1]\,
      I2 => \codon_sub_addr_reg_n_0_[0]\,
      I3 => \codon_sub_addr_reg_n_0_[3]\,
      I4 => \state[0]_i_2_n_0\,
      O => \codon_sub_addr[3]_i_2_n_0\
    );
\codon_sub_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \codon_sub_addr[3]_i_1_n_0\,
      D => \codon_sub_addr[0]_i_1_n_0\,
      Q => \codon_sub_addr_reg_n_0_[0]\,
      R => reset_IBUF
    );
\codon_sub_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \codon_sub_addr[3]_i_1_n_0\,
      D => \codon_sub_addr[1]_i_1_n_0\,
      Q => \codon_sub_addr_reg_n_0_[1]\,
      R => reset_IBUF
    );
\codon_sub_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \codon_sub_addr[3]_i_1_n_0\,
      D => \codon_sub_addr[2]_i_1_n_0\,
      Q => \codon_sub_addr_reg_n_0_[2]\,
      R => reset_IBUF
    );
\codon_sub_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \codon_sub_addr[3]_i_1_n_0\,
      D => \codon_sub_addr[3]_i_2_n_0\,
      Q => \codon_sub_addr_reg_n_0_[3]\,
      R => reset_IBUF
    );
\codons[0][0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \codons[0][4][3]_i_2_n_0\,
      I1 => \codon_sub_addr_reg_n_0_[2]\,
      I2 => \codon_sub_addr_reg_n_0_[3]\,
      I3 => \codon_sub_addr_reg_n_0_[1]\,
      I4 => \codon_sub_addr_reg_n_0_[0]\,
      I5 => codon_num(2),
      O => \codons[0][0][3]_i_1_n_0\
    );
\codons[0][1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \codons[0][4][3]_i_2_n_0\,
      I1 => \codon_sub_addr_reg_n_0_[2]\,
      I2 => \codon_sub_addr_reg_n_0_[3]\,
      I3 => \codon_sub_addr_reg_n_0_[1]\,
      I4 => \codon_sub_addr_reg_n_0_[0]\,
      I5 => codon_num(2),
      O => \codons[0][1][3]_i_1_n_0\
    );
\codons[0][2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \codons[0][4][3]_i_2_n_0\,
      I1 => \codon_sub_addr_reg_n_0_[1]\,
      I2 => \codon_sub_addr_reg_n_0_[0]\,
      I3 => \codon_sub_addr_reg_n_0_[2]\,
      I4 => \codon_sub_addr_reg_n_0_[3]\,
      I5 => codon_num(2),
      O => \codons[0][2][3]_i_1_n_0\
    );
\codons[0][3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \codons[0][4][3]_i_2_n_0\,
      I1 => \codon_sub_addr_reg_n_0_[2]\,
      I2 => \codon_sub_addr_reg_n_0_[3]\,
      I3 => \codon_sub_addr_reg_n_0_[1]\,
      I4 => \codon_sub_addr_reg_n_0_[0]\,
      I5 => codon_num(2),
      O => \codons[0][3][3]_i_1_n_0\
    );
\codons[0][4][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => codon_num(2),
      I1 => \codon_sub_addr_reg_n_0_[1]\,
      I2 => \codon_sub_addr_reg_n_0_[0]\,
      I3 => \codon_sub_addr_reg_n_0_[2]\,
      I4 => \codon_sub_addr_reg_n_0_[3]\,
      I5 => \codons[0][4][3]_i_2_n_0\,
      O => \codons[0][4][3]_i_1_n_0\
    );
\codons[0][4][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => codon_num(1),
      I1 => codon_num(0),
      I2 => \codons[0][5][3]_i_3_n_0\,
      O => \codons[0][4][3]_i_2_n_0\
    );
\codons[0][5][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => codon_num(1),
      I1 => codon_num(0),
      I2 => \codons[0][5][3]_i_2_n_0\,
      O => \codons[0][5][3]_i_1_n_0\
    );
\codons[0][5][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \codons[0][5][3]_i_3_n_0\,
      I1 => \codon_sub_addr_reg_n_0_[1]\,
      I2 => \codon_sub_addr_reg_n_0_[0]\,
      I3 => \codon_sub_addr_reg_n_0_[2]\,
      I4 => \codon_sub_addr_reg_n_0_[3]\,
      I5 => codon_num(2),
      O => \codons[0][5][3]_i_2_n_0\
    );
\codons[0][5][3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => \state[1]_i_2__0_n_0\,
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[1]_1\,
      I3 => reset_IBUF,
      O => \codons[0][5][3]_i_3_n_0\
    );
\codons[1][0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \codon_sub_addr_reg_n_0_[2]\,
      I1 => \codon_sub_addr_reg_n_0_[3]\,
      I2 => \codon_sub_addr_reg_n_0_[1]\,
      I3 => \codon_sub_addr_reg_n_0_[0]\,
      I4 => codon_num(2),
      I5 => \codons[1][4][3]_i_2_n_0\,
      O => \codons[1][0][3]_i_1_n_0\
    );
\codons[1][1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \codon_sub_addr_reg_n_0_[2]\,
      I1 => \codon_sub_addr_reg_n_0_[3]\,
      I2 => \codon_sub_addr_reg_n_0_[1]\,
      I3 => \codon_sub_addr_reg_n_0_[0]\,
      I4 => codon_num(2),
      I5 => \codons[1][4][3]_i_2_n_0\,
      O => \codons[1][1][3]_i_1_n_0\
    );
\codons[1][2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \codon_sub_addr_reg_n_0_[1]\,
      I1 => \codon_sub_addr_reg_n_0_[0]\,
      I2 => \codon_sub_addr_reg_n_0_[2]\,
      I3 => \codon_sub_addr_reg_n_0_[3]\,
      I4 => codon_num(2),
      I5 => \codons[1][4][3]_i_2_n_0\,
      O => \codons[1][2][3]_i_1_n_0\
    );
\codons[1][3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \codon_sub_addr_reg_n_0_[2]\,
      I1 => \codon_sub_addr_reg_n_0_[3]\,
      I2 => \codon_sub_addr_reg_n_0_[1]\,
      I3 => \codon_sub_addr_reg_n_0_[0]\,
      I4 => codon_num(2),
      I5 => \codons[1][4][3]_i_2_n_0\,
      O => \codons[1][3][3]_i_1_n_0\
    );
\codons[1][4][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => codon_num(2),
      I1 => \codon_sub_addr_reg_n_0_[1]\,
      I2 => \codon_sub_addr_reg_n_0_[0]\,
      I3 => \codon_sub_addr_reg_n_0_[2]\,
      I4 => \codon_sub_addr_reg_n_0_[3]\,
      I5 => \codons[1][4][3]_i_2_n_0\,
      O => \codons[1][4][3]_i_1_n_0\
    );
\codons[1][4][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \codons[0][5][3]_i_3_n_0\,
      I1 => codon_num(1),
      I2 => codon_num(0),
      O => \codons[1][4][3]_i_2_n_0\
    );
\codons[1][5][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => codon_num(1),
      I1 => codon_num(0),
      I2 => \codons[0][5][3]_i_2_n_0\,
      O => \codons[1][5][3]_i_1_n_0\
    );
\codons[2][0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \codon_sub_addr_reg_n_0_[2]\,
      I1 => \codon_sub_addr_reg_n_0_[3]\,
      I2 => \codon_sub_addr_reg_n_0_[1]\,
      I3 => \codon_sub_addr_reg_n_0_[0]\,
      I4 => codon_num(2),
      I5 => \codons[2][4][3]_i_2_n_0\,
      O => \codons[2][0][3]_i_1_n_0\
    );
\codons[2][1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \codon_sub_addr_reg_n_0_[2]\,
      I1 => \codon_sub_addr_reg_n_0_[3]\,
      I2 => \codon_sub_addr_reg_n_0_[1]\,
      I3 => \codon_sub_addr_reg_n_0_[0]\,
      I4 => codon_num(2),
      I5 => \codons[2][4][3]_i_2_n_0\,
      O => \codons[2][1][3]_i_1_n_0\
    );
\codons[2][2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \codon_sub_addr_reg_n_0_[1]\,
      I1 => \codon_sub_addr_reg_n_0_[0]\,
      I2 => \codon_sub_addr_reg_n_0_[2]\,
      I3 => \codon_sub_addr_reg_n_0_[3]\,
      I4 => codon_num(2),
      I5 => \codons[2][4][3]_i_2_n_0\,
      O => \codons[2][2][3]_i_1_n_0\
    );
\codons[2][3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \codon_sub_addr_reg_n_0_[2]\,
      I1 => \codon_sub_addr_reg_n_0_[3]\,
      I2 => \codon_sub_addr_reg_n_0_[1]\,
      I3 => \codon_sub_addr_reg_n_0_[0]\,
      I4 => codon_num(2),
      I5 => \codons[2][4][3]_i_2_n_0\,
      O => \codons[2][3][3]_i_1_n_0\
    );
\codons[2][4][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => codon_num(2),
      I1 => \codon_sub_addr_reg_n_0_[1]\,
      I2 => \codon_sub_addr_reg_n_0_[0]\,
      I3 => \codon_sub_addr_reg_n_0_[2]\,
      I4 => \codon_sub_addr_reg_n_0_[3]\,
      I5 => \codons[2][4][3]_i_2_n_0\,
      O => \codons[2][4][3]_i_1_n_0\
    );
\codons[2][4][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \codons[0][5][3]_i_3_n_0\,
      I1 => codon_num(0),
      I2 => codon_num(1),
      O => \codons[2][4][3]_i_2_n_0\
    );
\codons[2][5][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => codon_num(0),
      I1 => codon_num(1),
      I2 => \codons[0][5][3]_i_2_n_0\,
      O => \codons[2][5][3]_i_1_n_0\
    );
\codons[3][0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \codon_sub_addr_reg_n_0_[2]\,
      I1 => \codon_sub_addr_reg_n_0_[3]\,
      I2 => \codon_sub_addr_reg_n_0_[1]\,
      I3 => \codon_sub_addr_reg_n_0_[0]\,
      I4 => codon_num(2),
      I5 => \codons[3][4][3]_i_2_n_0\,
      O => \codons[3][0][3]_i_1_n_0\
    );
\codons[3][1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \codon_sub_addr_reg_n_0_[2]\,
      I1 => \codon_sub_addr_reg_n_0_[3]\,
      I2 => \codon_sub_addr_reg_n_0_[1]\,
      I3 => \codon_sub_addr_reg_n_0_[0]\,
      I4 => codon_num(2),
      I5 => \codons[3][4][3]_i_2_n_0\,
      O => \codons[3][1][3]_i_1_n_0\
    );
\codons[3][2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \codon_sub_addr_reg_n_0_[1]\,
      I1 => \codon_sub_addr_reg_n_0_[0]\,
      I2 => \codon_sub_addr_reg_n_0_[2]\,
      I3 => \codon_sub_addr_reg_n_0_[3]\,
      I4 => codon_num(2),
      I5 => \codons[3][4][3]_i_2_n_0\,
      O => \codons[3][2][3]_i_1_n_0\
    );
\codons[3][3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \codon_sub_addr_reg_n_0_[2]\,
      I1 => \codon_sub_addr_reg_n_0_[3]\,
      I2 => \codon_sub_addr_reg_n_0_[1]\,
      I3 => \codon_sub_addr_reg_n_0_[0]\,
      I4 => codon_num(2),
      I5 => \codons[3][4][3]_i_2_n_0\,
      O => \codons[3][3][3]_i_1_n_0\
    );
\codons[3][4][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => codon_num(2),
      I1 => \codon_sub_addr_reg_n_0_[1]\,
      I2 => \codon_sub_addr_reg_n_0_[0]\,
      I3 => \codon_sub_addr_reg_n_0_[2]\,
      I4 => \codon_sub_addr_reg_n_0_[3]\,
      I5 => \codons[3][4][3]_i_2_n_0\,
      O => \codons[3][4][3]_i_1_n_0\
    );
\codons[3][4][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \codons[0][5][3]_i_3_n_0\,
      I1 => codon_num(1),
      I2 => codon_num(0),
      O => \codons[3][4][3]_i_2_n_0\
    );
\codons[3][5][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => codon_num(1),
      I1 => codon_num(0),
      I2 => \codons[0][5][3]_i_2_n_0\,
      O => \codons[3][5][3]_i_1_n_0\
    );
\codons[4][0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => codon_num(2),
      I1 => \codons[0][4][3]_i_2_n_0\,
      I2 => \codon_sub_addr_reg_n_0_[0]\,
      I3 => \codon_sub_addr_reg_n_0_[1]\,
      I4 => \codon_sub_addr_reg_n_0_[3]\,
      I5 => \codon_sub_addr_reg_n_0_[2]\,
      O => \codons[4][0][3]_i_1_n_0\
    );
\codons[4][1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => codon_num(2),
      I1 => \codons[0][4][3]_i_2_n_0\,
      I2 => \codon_sub_addr_reg_n_0_[0]\,
      I3 => \codon_sub_addr_reg_n_0_[1]\,
      I4 => \codon_sub_addr_reg_n_0_[3]\,
      I5 => \codon_sub_addr_reg_n_0_[2]\,
      O => \codons[4][1][3]_i_1_n_0\
    );
\codons[4][2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => codon_num(2),
      I1 => \codons[0][4][3]_i_2_n_0\,
      I2 => \codon_sub_addr_reg_n_0_[3]\,
      I3 => \codon_sub_addr_reg_n_0_[2]\,
      I4 => \codon_sub_addr_reg_n_0_[0]\,
      I5 => \codon_sub_addr_reg_n_0_[1]\,
      O => \codons[4][2][3]_i_1_n_0\
    );
\codons[4][3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => codon_num(2),
      I1 => \codons[0][4][3]_i_2_n_0\,
      I2 => \codon_sub_addr_reg_n_0_[0]\,
      I3 => \codon_sub_addr_reg_n_0_[1]\,
      I4 => \codon_sub_addr_reg_n_0_[3]\,
      I5 => \codon_sub_addr_reg_n_0_[2]\,
      O => \codons[4][3][3]_i_1_n_0\
    );
\codons[4][4][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => codon_num(2),
      I1 => \codons[0][4][3]_i_2_n_0\,
      I2 => \codon_sub_addr_reg_n_0_[3]\,
      I3 => \codon_sub_addr_reg_n_0_[2]\,
      I4 => \codon_sub_addr_reg_n_0_[0]\,
      I5 => \codon_sub_addr_reg_n_0_[1]\,
      O => \codons[4][4][3]_i_1_n_0\
    );
\codons[4][5][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => codon_num(2),
      I1 => \codons[0][4][3]_i_2_n_0\,
      I2 => \codon_sub_addr_reg_n_0_[3]\,
      I3 => \codon_sub_addr_reg_n_0_[2]\,
      I4 => \codon_sub_addr_reg_n_0_[0]\,
      I5 => \codon_sub_addr_reg_n_0_[1]\,
      O => \codons[4][5][3]_i_1_n_0\
    );
\codons_reg[0][0][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[0][0][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[0][0]\(0),
      S => reset_IBUF
    );
\codons_reg[0][0][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[0][0][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[0][0]\(1),
      S => reset_IBUF
    );
\codons_reg[0][0][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[0][0][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[0][0]\(2),
      S => reset_IBUF
    );
\codons_reg[0][0][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[0][0][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[0][0]\(3),
      S => reset_IBUF
    );
\codons_reg[0][1][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[0][1][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[0][1]\(0),
      S => reset_IBUF
    );
\codons_reg[0][1][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[0][1][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[0][1]\(1),
      S => reset_IBUF
    );
\codons_reg[0][1][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[0][1][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[0][1]\(2),
      S => reset_IBUF
    );
\codons_reg[0][1][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[0][1][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[0][1]\(3),
      S => reset_IBUF
    );
\codons_reg[0][2][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[0][2][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[0][2]\(0),
      S => reset_IBUF
    );
\codons_reg[0][2][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[0][2][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[0][2]\(1),
      S => reset_IBUF
    );
\codons_reg[0][2][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[0][2][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[0][2]\(2),
      S => reset_IBUF
    );
\codons_reg[0][2][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[0][2][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[0][2]\(3),
      S => reset_IBUF
    );
\codons_reg[0][3][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[0][3][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[0][3]\(0),
      S => reset_IBUF
    );
\codons_reg[0][3][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[0][3][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[0][3]\(1),
      S => reset_IBUF
    );
\codons_reg[0][3][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[0][3][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[0][3]\(2),
      S => reset_IBUF
    );
\codons_reg[0][3][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[0][3][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[0][3]\(3),
      S => reset_IBUF
    );
\codons_reg[0][4][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[0][4][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[0][4]\(0),
      S => reset_IBUF
    );
\codons_reg[0][4][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[0][4][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[0][4]\(1),
      S => reset_IBUF
    );
\codons_reg[0][4][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[0][4][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[0][4]\(2),
      S => reset_IBUF
    );
\codons_reg[0][4][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[0][4][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[0][4]\(3),
      S => reset_IBUF
    );
\codons_reg[0][5][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[0][5][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[0][5]\(0),
      S => reset_IBUF
    );
\codons_reg[0][5][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[0][5][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[0][5]\(1),
      S => reset_IBUF
    );
\codons_reg[0][5][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[0][5][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[0][5]\(2),
      S => reset_IBUF
    );
\codons_reg[0][5][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[0][5][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[0][5]\(3),
      S => reset_IBUF
    );
\codons_reg[1][0][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[1][0][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[1][0]\(0),
      S => reset_IBUF
    );
\codons_reg[1][0][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[1][0][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[1][0]\(1),
      S => reset_IBUF
    );
\codons_reg[1][0][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[1][0][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[1][0]\(2),
      S => reset_IBUF
    );
\codons_reg[1][0][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[1][0][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[1][0]\(3),
      S => reset_IBUF
    );
\codons_reg[1][1][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[1][1][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[1][1]\(0),
      S => reset_IBUF
    );
\codons_reg[1][1][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[1][1][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[1][1]\(1),
      S => reset_IBUF
    );
\codons_reg[1][1][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[1][1][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[1][1]\(2),
      S => reset_IBUF
    );
\codons_reg[1][1][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[1][1][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[1][1]\(3),
      S => reset_IBUF
    );
\codons_reg[1][2][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[1][2][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[1][2]\(0),
      S => reset_IBUF
    );
\codons_reg[1][2][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[1][2][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[1][2]\(1),
      S => reset_IBUF
    );
\codons_reg[1][2][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[1][2][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[1][2]\(2),
      S => reset_IBUF
    );
\codons_reg[1][2][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[1][2][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[1][2]\(3),
      S => reset_IBUF
    );
\codons_reg[1][3][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[1][3][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[1][3]\(0),
      S => reset_IBUF
    );
\codons_reg[1][3][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[1][3][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[1][3]\(1),
      S => reset_IBUF
    );
\codons_reg[1][3][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[1][3][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[1][3]\(2),
      S => reset_IBUF
    );
\codons_reg[1][3][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[1][3][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[1][3]\(3),
      S => reset_IBUF
    );
\codons_reg[1][4][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[1][4][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[1][4]\(0),
      S => reset_IBUF
    );
\codons_reg[1][4][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[1][4][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[1][4]\(1),
      S => reset_IBUF
    );
\codons_reg[1][4][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[1][4][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[1][4]\(2),
      S => reset_IBUF
    );
\codons_reg[1][4][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[1][4][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[1][4]\(3),
      S => reset_IBUF
    );
\codons_reg[1][5][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[1][5][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[1][5]\(0),
      S => reset_IBUF
    );
\codons_reg[1][5][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[1][5][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[1][5]\(1),
      S => reset_IBUF
    );
\codons_reg[1][5][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[1][5][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[1][5]\(2),
      S => reset_IBUF
    );
\codons_reg[1][5][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[1][5][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[1][5]\(3),
      S => reset_IBUF
    );
\codons_reg[2][0][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[2][0][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[2][0]\(0),
      S => reset_IBUF
    );
\codons_reg[2][0][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[2][0][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[2][0]\(1),
      S => reset_IBUF
    );
\codons_reg[2][0][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[2][0][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[2][0]\(2),
      S => reset_IBUF
    );
\codons_reg[2][0][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[2][0][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[2][0]\(3),
      S => reset_IBUF
    );
\codons_reg[2][1][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[2][1][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[2][1]\(0),
      S => reset_IBUF
    );
\codons_reg[2][1][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[2][1][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[2][1]\(1),
      S => reset_IBUF
    );
\codons_reg[2][1][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[2][1][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[2][1]\(2),
      S => reset_IBUF
    );
\codons_reg[2][1][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[2][1][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[2][1]\(3),
      S => reset_IBUF
    );
\codons_reg[2][2][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[2][2][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[2][2]\(0),
      S => reset_IBUF
    );
\codons_reg[2][2][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[2][2][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[2][2]\(1),
      S => reset_IBUF
    );
\codons_reg[2][2][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[2][2][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[2][2]\(2),
      S => reset_IBUF
    );
\codons_reg[2][2][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[2][2][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[2][2]\(3),
      S => reset_IBUF
    );
\codons_reg[2][3][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[2][3][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[2][3]\(0),
      S => reset_IBUF
    );
\codons_reg[2][3][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[2][3][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[2][3]\(1),
      S => reset_IBUF
    );
\codons_reg[2][3][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[2][3][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[2][3]\(2),
      S => reset_IBUF
    );
\codons_reg[2][3][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[2][3][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[2][3]\(3),
      S => reset_IBUF
    );
\codons_reg[2][4][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[2][4][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[2][4]\(0),
      S => reset_IBUF
    );
\codons_reg[2][4][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[2][4][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[2][4]\(1),
      S => reset_IBUF
    );
\codons_reg[2][4][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[2][4][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[2][4]\(2),
      S => reset_IBUF
    );
\codons_reg[2][4][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[2][4][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[2][4]\(3),
      S => reset_IBUF
    );
\codons_reg[2][5][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[2][5][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[2][5]\(0),
      S => reset_IBUF
    );
\codons_reg[2][5][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[2][5][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[2][5]\(1),
      S => reset_IBUF
    );
\codons_reg[2][5][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[2][5][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[2][5]\(2),
      S => reset_IBUF
    );
\codons_reg[2][5][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[2][5][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[2][5]\(3),
      S => reset_IBUF
    );
\codons_reg[3][0][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[3][0][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[3][0]\(0),
      S => reset_IBUF
    );
\codons_reg[3][0][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[3][0][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[3][0]\(1),
      S => reset_IBUF
    );
\codons_reg[3][0][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[3][0][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[3][0]\(2),
      S => reset_IBUF
    );
\codons_reg[3][0][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[3][0][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[3][0]\(3),
      S => reset_IBUF
    );
\codons_reg[3][1][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[3][1][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[3][1]\(0),
      S => reset_IBUF
    );
\codons_reg[3][1][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[3][1][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[3][1]\(1),
      S => reset_IBUF
    );
\codons_reg[3][1][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[3][1][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[3][1]\(2),
      S => reset_IBUF
    );
\codons_reg[3][1][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[3][1][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[3][1]\(3),
      S => reset_IBUF
    );
\codons_reg[3][2][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[3][2][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[3][2]\(0),
      S => reset_IBUF
    );
\codons_reg[3][2][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[3][2][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[3][2]\(1),
      S => reset_IBUF
    );
\codons_reg[3][2][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[3][2][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[3][2]\(2),
      S => reset_IBUF
    );
\codons_reg[3][2][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[3][2][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[3][2]\(3),
      S => reset_IBUF
    );
\codons_reg[3][3][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[3][3][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[3][3]\(0),
      S => reset_IBUF
    );
\codons_reg[3][3][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[3][3][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[3][3]\(1),
      S => reset_IBUF
    );
\codons_reg[3][3][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[3][3][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[3][3]\(2),
      S => reset_IBUF
    );
\codons_reg[3][3][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[3][3][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[3][3]\(3),
      S => reset_IBUF
    );
\codons_reg[3][4][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[3][4][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[3][4]\(0),
      S => reset_IBUF
    );
\codons_reg[3][4][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[3][4][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[3][4]\(1),
      S => reset_IBUF
    );
\codons_reg[3][4][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[3][4][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[3][4]\(2),
      S => reset_IBUF
    );
\codons_reg[3][4][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[3][4][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[3][4]\(3),
      S => reset_IBUF
    );
\codons_reg[3][5][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[3][5][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[3][5]\(0),
      S => reset_IBUF
    );
\codons_reg[3][5][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[3][5][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[3][5]\(1),
      S => reset_IBUF
    );
\codons_reg[3][5][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[3][5][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[3][5]\(2),
      S => reset_IBUF
    );
\codons_reg[3][5][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[3][5][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[3][5]\(3),
      S => reset_IBUF
    );
\codons_reg[4][0][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[4][0][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[4][0]\(0),
      S => reset_IBUF
    );
\codons_reg[4][0][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[4][0][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[4][0]\(1),
      S => reset_IBUF
    );
\codons_reg[4][0][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[4][0][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[4][0]\(2),
      S => reset_IBUF
    );
\codons_reg[4][0][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[4][0][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[4][0]\(3),
      S => reset_IBUF
    );
\codons_reg[4][1][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[4][1][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[4][1]\(0),
      S => reset_IBUF
    );
\codons_reg[4][1][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[4][1][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[4][1]\(1),
      S => reset_IBUF
    );
\codons_reg[4][1][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[4][1][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[4][1]\(2),
      S => reset_IBUF
    );
\codons_reg[4][1][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[4][1][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[4][1]\(3),
      S => reset_IBUF
    );
\codons_reg[4][2][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[4][2][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[4][2]\(0),
      S => reset_IBUF
    );
\codons_reg[4][2][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[4][2][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[4][2]\(1),
      S => reset_IBUF
    );
\codons_reg[4][2][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[4][2][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[4][2]\(2),
      S => reset_IBUF
    );
\codons_reg[4][2][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[4][2][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[4][2]\(3),
      S => reset_IBUF
    );
\codons_reg[4][3][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[4][3][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[4][3]\(0),
      S => reset_IBUF
    );
\codons_reg[4][3][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[4][3][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[4][3]\(1),
      S => reset_IBUF
    );
\codons_reg[4][3][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[4][3][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[4][3]\(2),
      S => reset_IBUF
    );
\codons_reg[4][3][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[4][3][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[4][3]\(3),
      S => reset_IBUF
    );
\codons_reg[4][4][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[4][4][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[4][4]\(0),
      S => reset_IBUF
    );
\codons_reg[4][4][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[4][4][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[4][4]\(1),
      S => reset_IBUF
    );
\codons_reg[4][4][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[4][4][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[4][4]\(2),
      S => reset_IBUF
    );
\codons_reg[4][4][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[4][4][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[4][4]\(3),
      S => reset_IBUF
    );
\codons_reg[4][5][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[4][5][3]_i_1_n_0\,
      D => memory_out(0),
      Q => \codons_reg[4][5]\(0),
      S => reset_IBUF
    );
\codons_reg[4][5][1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[4][5][3]_i_1_n_0\,
      D => memory_out(1),
      Q => \codons_reg[4][5]\(1),
      S => reset_IBUF
    );
\codons_reg[4][5][2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[4][5][3]_i_1_n_0\,
      D => memory_out(2),
      Q => \codons_reg[4][5]\(2),
      S => reset_IBUF
    );
\codons_reg[4][5][3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \codons[4][5][3]_i_1_n_0\,
      D => memory_out(3),
      Q => \codons_reg[4][5]\(3),
      S => reset_IBUF
    );
\counts[3][3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \codons_reg[3][2]\(3),
      I1 => \codons_reg[3][3]\(3),
      I2 => \codon_index_reg[2]\(0),
      I3 => \codon_index_reg[2]\(1),
      I4 => \codons_reg[3][0]\(3),
      I5 => \codons_reg[3][1]\(3),
      O => \counts[3][3]_i_10_n_0\
    );
\counts[3][3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \codons_reg[3][2]\(1),
      I1 => \codons_reg[3][3]\(1),
      I2 => \codon_index_reg[2]\(0),
      I3 => \codon_index_reg[2]\(1),
      I4 => \codons_reg[3][0]\(1),
      I5 => \codons_reg[3][1]\(1),
      O => \counts[3][3]_i_11_n_0\
    );
\counts[3][3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \codons_reg[3][2]\(0),
      I1 => \codons_reg[3][3]\(0),
      I2 => \codon_index_reg[2]\(0),
      I3 => \codon_index_reg[2]\(1),
      I4 => \codons_reg[3][0]\(0),
      I5 => \codons_reg[3][1]\(0),
      O => \counts[3][3]_i_12_n_0\
    );
\counts[3][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEFEFFFFEEFE"
    )
        port map (
      I0 => \counts[3][3]_i_4_n_0\,
      I1 => \counts[3][3]_i_5_n_0\,
      I2 => \counts[3][3]_i_6_n_0\,
      I3 => \counts[3][3]_i_7_n_0\,
      I4 => \codon_index_reg[2]_0\,
      I5 => \counts[3][3]_i_8_n_0\,
      O => \^counts_reg[3][0]\
    );
\counts[3][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \previous_matches_reg[3]_i_6_n_0\,
      I1 => douta(3),
      I2 => douta(1),
      I3 => \previous_matches_reg[3]_i_10_n_0\,
      I4 => douta(0),
      I5 => \previous_matches_reg[3]_i_11_n_0\,
      O => \counts[3][3]_i_4_n_0\
    );
\counts[3][3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FFFF00"
    )
        port map (
      I0 => \previous_matches_reg[3]_i_6_n_0\,
      I1 => \previous_matches_reg[3]_i_11_n_0\,
      I2 => \previous_matches_reg[3]_i_10_n_0\,
      I3 => \previous_matches_reg[3]_i_3_n_0\,
      I4 => douta(2),
      O => \counts[3][3]_i_5_n_0\
    );
\counts[3][3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \codons_reg[3][5]\(1),
      I1 => \codon_index_reg[2]\(0),
      I2 => \codons_reg[3][5]\(2),
      I3 => \codons_reg[3][5]\(3),
      I4 => \codons_reg[3][5]\(0),
      O => \counts[3][3]_i_6_n_0\
    );
\counts[3][3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \codons_reg[3][4]\(3),
      I1 => \codons_reg[3][4]\(0),
      I2 => \codon_index_reg[2]\(0),
      I3 => \codons_reg[3][4]\(2),
      I4 => \codons_reg[3][4]\(1),
      O => \counts[3][3]_i_7_n_0\
    );
\counts[3][3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \counts[3][3]_i_9_n_0\,
      I1 => \counts[3][3]_i_10_n_0\,
      I2 => \counts[3][3]_i_11_n_0\,
      I3 => \counts[3][3]_i_12_n_0\,
      O => \counts[3][3]_i_8_n_0\
    );
\counts[3][3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \codons_reg[3][2]\(2),
      I1 => \codons_reg[3][3]\(2),
      I2 => \codon_index_reg[2]\(0),
      I3 => \codon_index_reg[2]\(1),
      I4 => \codons_reg[3][0]\(2),
      I5 => \codons_reg[3][1]\(2),
      O => \counts[3][3]_i_9_n_0\
    );
\counts[4][3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \codons_reg[4][2]\(3),
      I1 => \codons_reg[4][3]\(3),
      I2 => \codon_index_reg[2]\(0),
      I3 => \codon_index_reg[2]\(1),
      I4 => \codons_reg[4][0]\(3),
      I5 => \codons_reg[4][1]\(3),
      O => \counts[4][3]_i_10_n_0\
    );
\counts[4][3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \codons_reg[4][2]\(0),
      I1 => \codons_reg[4][3]\(0),
      I2 => \codon_index_reg[2]\(0),
      I3 => \codon_index_reg[2]\(1),
      I4 => \codons_reg[4][0]\(0),
      I5 => \codons_reg[4][1]\(0),
      O => \counts[4][3]_i_11_n_0\
    );
\counts[4][3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \codons_reg[4][2]\(2),
      I1 => \codons_reg[4][3]\(2),
      I2 => \codon_index_reg[2]\(0),
      I3 => \codon_index_reg[2]\(1),
      I4 => \codons_reg[4][0]\(2),
      I5 => \codons_reg[4][1]\(2),
      O => \counts[4][3]_i_12_n_0\
    );
\counts[4][3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => \codons_reg[4][5]\(3),
      I1 => \codons_reg[4][4]\(3),
      I2 => \codons_reg[4][5]\(0),
      I3 => \codon_index_reg[2]\(0),
      I4 => \codons_reg[4][4]\(0),
      O => \counts[4][3]_i_13_n_0\
    );
\counts[4][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000202A00000000"
    )
        port map (
      I0 => Q(3),
      I1 => \counts[4][3]_i_4_n_0\,
      I2 => \codon_index_reg[2]_0\,
      I3 => \counts[4][3]_i_6_n_0\,
      I4 => \counts[4][3]_i_7_n_0\,
      I5 => \counts[4][3]_i_8_n_0\,
      O => \counts_reg[3][0]_0\
    );
\counts[4][3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \counts[4][3]_i_9_n_0\,
      I1 => \counts[4][3]_i_10_n_0\,
      I2 => \counts[4][3]_i_11_n_0\,
      I3 => \counts[4][3]_i_12_n_0\,
      O => \counts[4][3]_i_4_n_0\
    );
\counts[4][3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFF5F5F3FFFFFF"
    )
        port map (
      I0 => \codons_reg[4][5]\(1),
      I1 => \codons_reg[4][4]\(1),
      I2 => \counts[4][3]_i_13_n_0\,
      I3 => \codons_reg[4][4]\(2),
      I4 => \codon_index_reg[2]\(0),
      I5 => \codons_reg[4][5]\(2),
      O => \counts[4][3]_i_6_n_0\
    );
\counts[4][3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \previous_matches_reg[4]_i_6_n_0\,
      I1 => douta(0),
      I2 => douta(3),
      I3 => \previous_matches_reg[4]_i_8_n_0\,
      I4 => douta(2),
      I5 => \previous_matches_reg[4]_i_7_n_0\,
      O => \counts[4][3]_i_7_n_0\
    );
\counts[4][3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F0000FF"
    )
        port map (
      I0 => \previous_matches_reg[4]_i_6_n_0\,
      I1 => \previous_matches_reg[4]_i_7_n_0\,
      I2 => \previous_matches_reg[4]_i_8_n_0\,
      I3 => \previous_matches_reg[4]_i_4_n_0\,
      I4 => douta(1),
      O => \counts[4][3]_i_8_n_0\
    );
\counts[4][3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \codons_reg[4][2]\(1),
      I1 => \codons_reg[4][3]\(1),
      I2 => \codon_index_reg[2]\(0),
      I3 => \codon_index_reg[2]\(1),
      I4 => \codons_reg[4][0]\(1),
      I5 => \codons_reg[4][1]\(1),
      O => \counts[4][3]_i_9_n_0\
    );
\previous_matches[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^previous_matches_reg[4]_0\,
      I1 => \^previous_matches_reg[4]_1\,
      I2 => \previous_matches[0]_i_2_n_0\,
      I3 => \bbstub_douta[3]\,
      O => \previous_matches_reg[4]\(0)
    );
\previous_matches[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \codons_reg[0][3]\(3),
      I1 => \codons_reg[0][2]\(3),
      I2 => \codon_index_reg[2]\(1),
      I3 => \codons_reg[0][1]\(3),
      I4 => \codon_index_reg[2]\(0),
      I5 => \codons_reg[0][0]\(3),
      O => \previous_matches[0]_i_10_n_0\
    );
\previous_matches[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \codons_reg[0][5]\(3),
      I1 => \codon_index_reg[2]\(0),
      I2 => \codons_reg[0][4]\(3),
      O => \previous_matches[0]_i_11_n_0\
    );
\previous_matches[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \codons_reg[0][3]\(1),
      I1 => \codons_reg[0][2]\(1),
      I2 => \codon_index_reg[2]\(1),
      I3 => \codons_reg[0][1]\(1),
      I4 => \codon_index_reg[2]\(0),
      I5 => \codons_reg[0][0]\(1),
      O => \previous_matches[0]_i_12_n_0\
    );
\previous_matches[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \codons_reg[0][5]\(1),
      I1 => \codon_index_reg[2]\(0),
      I2 => \codons_reg[0][4]\(1),
      O => \previous_matches[0]_i_13_n_0\
    );
\previous_matches[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \codons_reg[0][3]\(0),
      I1 => \codons_reg[0][2]\(0),
      I2 => \codon_index_reg[2]\(1),
      I3 => \codons_reg[0][1]\(0),
      I4 => \codon_index_reg[2]\(0),
      I5 => \codons_reg[0][0]\(0),
      O => \previous_matches[0]_i_14_n_0\
    );
\previous_matches[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \codons_reg[0][5]\(0),
      I1 => \codon_index_reg[2]\(0),
      I2 => \codons_reg[0][4]\(0),
      O => \previous_matches[0]_i_15_n_0\
    );
\previous_matches[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000019999999"
    )
        port map (
      I0 => douta(2),
      I1 => \previous_matches_reg[0]_i_3_n_0\,
      I2 => \previous_matches_reg[0]_i_4_n_0\,
      I3 => \previous_matches_reg[0]_i_5_n_0\,
      I4 => \previous_matches_reg[0]_i_6_n_0\,
      I5 => \previous_matches[0]_i_7_n_0\,
      O => \previous_matches[0]_i_2_n_0\
    );
\previous_matches[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \previous_matches_reg[0]_i_5_n_0\,
      I1 => douta(1),
      I2 => douta(0),
      I3 => \previous_matches_reg[0]_i_6_n_0\,
      I4 => douta(3),
      I5 => \previous_matches_reg[0]_i_4_n_0\,
      O => \previous_matches[0]_i_7_n_0\
    );
\previous_matches[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \codons_reg[0][3]\(2),
      I1 => \codons_reg[0][2]\(2),
      I2 => \codon_index_reg[2]\(1),
      I3 => \codons_reg[0][1]\(2),
      I4 => \codon_index_reg[2]\(0),
      I5 => \codons_reg[0][0]\(2),
      O => \previous_matches[0]_i_8_n_0\
    );
\previous_matches[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \codons_reg[0][5]\(2),
      I1 => \codon_index_reg[2]\(0),
      I2 => \codons_reg[0][4]\(2),
      O => \previous_matches[0]_i_9_n_0\
    );
\previous_matches[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^previous_matches_reg[4]_0\,
      I1 => \^previous_matches_reg[4]_1\,
      I2 => \previous_matches[1]_i_2_n_0\,
      I3 => \bbstub_douta[3]\,
      O => \previous_matches_reg[4]\(1)
    );
\previous_matches[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \codons_reg[1][3]\(3),
      I1 => \codons_reg[1][2]\(3),
      I2 => \codon_index_reg[2]\(1),
      I3 => \codons_reg[1][1]\(3),
      I4 => \codon_index_reg[2]\(0),
      I5 => \codons_reg[1][0]\(3),
      O => \previous_matches[1]_i_10_n_0\
    );
\previous_matches[1]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \codons_reg[1][5]\(3),
      I1 => \codon_index_reg[2]\(0),
      I2 => \codons_reg[1][4]\(3),
      O => \previous_matches[1]_i_11_n_0\
    );
\previous_matches[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \codons_reg[1][3]\(0),
      I1 => \codons_reg[1][2]\(0),
      I2 => \codon_index_reg[2]\(1),
      I3 => \codons_reg[1][1]\(0),
      I4 => \codon_index_reg[2]\(0),
      I5 => \codons_reg[1][0]\(0),
      O => \previous_matches[1]_i_12_n_0\
    );
\previous_matches[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \codons_reg[1][5]\(0),
      I1 => \codon_index_reg[2]\(0),
      I2 => \codons_reg[1][4]\(0),
      O => \previous_matches[1]_i_13_n_0\
    );
\previous_matches[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \codons_reg[1][3]\(2),
      I1 => \codons_reg[1][2]\(2),
      I2 => \codon_index_reg[2]\(1),
      I3 => \codons_reg[1][1]\(2),
      I4 => \codon_index_reg[2]\(0),
      I5 => \codons_reg[1][0]\(2),
      O => \previous_matches[1]_i_14_n_0\
    );
\previous_matches[1]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \codons_reg[1][5]\(2),
      I1 => \codon_index_reg[2]\(0),
      I2 => \codons_reg[1][4]\(2),
      O => \previous_matches[1]_i_15_n_0\
    );
\previous_matches[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000019999999"
    )
        port map (
      I0 => douta(1),
      I1 => \previous_matches_reg[1]_i_3_n_0\,
      I2 => \previous_matches_reg[1]_i_4_n_0\,
      I3 => \previous_matches_reg[1]_i_5_n_0\,
      I4 => \previous_matches_reg[1]_i_6_n_0\,
      I5 => \previous_matches[1]_i_7_n_0\,
      O => \previous_matches[1]_i_2_n_0\
    );
\previous_matches[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \previous_matches_reg[1]_i_6_n_0\,
      I1 => douta(2),
      I2 => douta(0),
      I3 => \previous_matches_reg[1]_i_5_n_0\,
      I4 => douta(3),
      I5 => \previous_matches_reg[1]_i_4_n_0\,
      O => \previous_matches[1]_i_7_n_0\
    );
\previous_matches[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \codons_reg[1][3]\(1),
      I1 => \codons_reg[1][2]\(1),
      I2 => \codon_index_reg[2]\(1),
      I3 => \codons_reg[1][1]\(1),
      I4 => \codon_index_reg[2]\(0),
      I5 => \codons_reg[1][0]\(1),
      O => \previous_matches[1]_i_8_n_0\
    );
\previous_matches[1]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \codons_reg[1][5]\(1),
      I1 => \codon_index_reg[2]\(0),
      I2 => \codons_reg[1][4]\(1),
      O => \previous_matches[1]_i_9_n_0\
    );
\previous_matches[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAAFFFB"
    )
        port map (
      I0 => \^previous_matches_reg[4]_1\,
      I1 => Q(2),
      I2 => \previous_matches[3]_i_2_n_0\,
      I3 => \previous_matches[2]_i_2_n_0\,
      I4 => \previous_matches[2]_i_3_n_0\,
      O => \previous_matches_reg[4]\(2)
    );
\previous_matches[2]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \codons_reg[2][5]\(1),
      I1 => \codon_index_reg[2]\(0),
      I2 => \codons_reg[2][4]\(1),
      O => \previous_matches[2]_i_10_n_0\
    );
\previous_matches[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \codons_reg[2][3]\(2),
      I1 => \codons_reg[2][2]\(2),
      I2 => \codon_index_reg[2]\(1),
      I3 => \codons_reg[2][1]\(2),
      I4 => \codon_index_reg[2]\(0),
      I5 => \codons_reg[2][0]\(2),
      O => \previous_matches[2]_i_13_n_0\
    );
\previous_matches[2]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \codons_reg[2][5]\(2),
      I1 => \codon_index_reg[2]\(0),
      I2 => \codons_reg[2][4]\(2),
      O => \previous_matches[2]_i_14_n_0\
    );
\previous_matches[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \codons_reg[2][3]\(0),
      I1 => \codons_reg[2][2]\(0),
      I2 => \codon_index_reg[2]\(1),
      I3 => \codons_reg[2][1]\(0),
      I4 => \codon_index_reg[2]\(0),
      I5 => \codons_reg[2][0]\(0),
      O => \previous_matches[2]_i_15_n_0\
    );
\previous_matches[2]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \codons_reg[2][5]\(0),
      I1 => \codon_index_reg[2]\(0),
      I2 => \codons_reg[2][4]\(0),
      O => \previous_matches[2]_i_16_n_0\
    );
\previous_matches[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => douta(3),
      I1 => \^previous_matches_reg[2]_0\,
      I2 => douta(1),
      I3 => \^previous_matches_reg[2]_1\,
      I4 => \^previous_matches_reg[2]\,
      O => \previous_matches[2]_i_2_n_0\
    );
\previous_matches[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F888FFFFF888"
    )
        port map (
      I0 => \previous_matches[1]_i_2_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \previous_matches[0]_i_2_n_0\,
      I4 => Q(3),
      I5 => \previous_matches[4]_i_2_n_0\,
      O => \previous_matches[2]_i_3_n_0\
    );
\previous_matches[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FF0FFFFFFFF0FF0"
    )
        port map (
      I0 => \^previous_matches_reg[2]_1\,
      I1 => \^previous_matches_reg[2]_0\,
      I2 => douta(2),
      I3 => \previous_matches_reg[2]_i_11_n_0\,
      I4 => douta(0),
      I5 => \previous_matches_reg[2]_i_12_n_0\,
      O => \^previous_matches_reg[2]\
    );
\previous_matches[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \codons_reg[2][3]\(3),
      I1 => \codons_reg[2][2]\(3),
      I2 => \codon_index_reg[2]\(1),
      I3 => \codons_reg[2][1]\(3),
      I4 => \codon_index_reg[2]\(0),
      I5 => \codons_reg[2][0]\(3),
      O => \previous_matches[2]_i_7_n_0\
    );
\previous_matches[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \codons_reg[2][5]\(3),
      I1 => \codon_index_reg[2]\(0),
      I2 => \codons_reg[2][4]\(3),
      O => \previous_matches[2]_i_8_n_0\
    );
\previous_matches[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \codons_reg[2][3]\(1),
      I1 => \codons_reg[2][2]\(1),
      I2 => \codon_index_reg[2]\(1),
      I3 => \codons_reg[2][1]\(1),
      I4 => \codon_index_reg[2]\(0),
      I5 => \codons_reg[2][0]\(1),
      O => \previous_matches[2]_i_9_n_0\
    );
\previous_matches[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^previous_matches_reg[4]_0\,
      I1 => \^previous_matches_reg[4]_1\,
      I2 => \previous_matches[3]_i_2_n_0\,
      I3 => \bbstub_douta[3]\,
      O => \previous_matches_reg[4]\(3)
    );
\previous_matches[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \codons_reg[3][3]\(3),
      I1 => \codons_reg[3][2]\(3),
      I2 => \codon_index_reg[2]\(1),
      I3 => \codons_reg[3][1]\(3),
      I4 => \codon_index_reg[2]\(0),
      I5 => \codons_reg[3][0]\(3),
      O => \previous_matches[3]_i_12_n_0\
    );
\previous_matches[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \codons_reg[3][5]\(3),
      I1 => \codon_index_reg[2]\(0),
      I2 => \codons_reg[3][4]\(3),
      O => \previous_matches[3]_i_13_n_0\
    );
\previous_matches[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \codons_reg[3][3]\(1),
      I1 => \codons_reg[3][2]\(1),
      I2 => \codon_index_reg[2]\(1),
      I3 => \codons_reg[3][1]\(1),
      I4 => \codon_index_reg[2]\(0),
      I5 => \codons_reg[3][0]\(1),
      O => \previous_matches[3]_i_14_n_0\
    );
\previous_matches[3]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \codons_reg[3][5]\(1),
      I1 => \codon_index_reg[2]\(0),
      I2 => \codons_reg[3][4]\(1),
      O => \previous_matches[3]_i_15_n_0\
    );
\previous_matches[3]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \codons_reg[3][5]\(0),
      I1 => \codon_index_reg[2]\(0),
      I2 => \codons_reg[3][4]\(0),
      O => \previous_matches[3]_i_16_n_0\
    );
\previous_matches[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE6FFFFFFFFFF66"
    )
        port map (
      I0 => douta(2),
      I1 => \previous_matches_reg[3]_i_3_n_0\,
      I2 => \previous_matches[3]_i_4_n_0\,
      I3 => \previous_matches[3]_i_5_n_0\,
      I4 => douta(3),
      I5 => \previous_matches_reg[3]_i_6_n_0\,
      O => \previous_matches[3]_i_2_n_0\
    );
\previous_matches[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \previous_matches[3]_i_9_n_0\,
      I1 => \codon_index_reg[2]\(2),
      I2 => \codons_reg[3][4]\(0),
      I3 => \codon_index_reg[2]\(0),
      I4 => \codons_reg[3][5]\(0),
      I5 => \previous_matches_reg[3]_i_10_n_0\,
      O => \previous_matches[3]_i_4_n_0\
    );
\previous_matches[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \previous_matches_reg[3]_i_11_n_0\,
      I1 => douta(0),
      I2 => \previous_matches_reg[3]_i_10_n_0\,
      I3 => douta(1),
      O => \previous_matches[3]_i_5_n_0\
    );
\previous_matches[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \codons_reg[3][3]\(2),
      I1 => \codons_reg[3][2]\(2),
      I2 => \codon_index_reg[2]\(1),
      I3 => \codons_reg[3][1]\(2),
      I4 => \codon_index_reg[2]\(0),
      I5 => \codons_reg[3][0]\(2),
      O => \previous_matches[3]_i_7_n_0\
    );
\previous_matches[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \codons_reg[3][5]\(2),
      I1 => \codon_index_reg[2]\(0),
      I2 => \codons_reg[3][4]\(2),
      O => \previous_matches[3]_i_8_n_0\
    );
\previous_matches[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \codons_reg[3][3]\(0),
      I1 => \codons_reg[3][2]\(0),
      I2 => \codon_index_reg[2]\(1),
      I3 => \codons_reg[3][1]\(0),
      I4 => \codon_index_reg[2]\(0),
      I5 => \codons_reg[3][0]\(0),
      O => \previous_matches[3]_i_9_n_0\
    );
\previous_matches[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^previous_matches_reg[4]_0\,
      I1 => \^previous_matches_reg[4]_1\,
      I2 => \previous_matches[4]_i_2_n_0\,
      I3 => \bbstub_douta[3]\,
      O => \previous_matches_reg[4]\(4)
    );
\previous_matches[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \codons_reg[4][5]\(1),
      I1 => \codon_index_reg[2]\(0),
      I2 => \codons_reg[4][4]\(1),
      O => \previous_matches[4]_i_10_n_0\
    );
\previous_matches[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \codons_reg[4][3]\(2),
      I1 => \codons_reg[4][2]\(2),
      I2 => \codon_index_reg[2]\(1),
      I3 => \codons_reg[4][1]\(2),
      I4 => \codon_index_reg[2]\(0),
      I5 => \codons_reg[4][0]\(2),
      O => \previous_matches[4]_i_11_n_0\
    );
\previous_matches[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \codons_reg[4][3]\(0),
      I1 => \codons_reg[4][2]\(0),
      I2 => \codon_index_reg[2]\(1),
      I3 => \codons_reg[4][1]\(0),
      I4 => \codon_index_reg[2]\(0),
      I5 => \codons_reg[4][0]\(0),
      O => \previous_matches[4]_i_12_n_0\
    );
\previous_matches[4]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \codons_reg[4][5]\(0),
      I1 => \codon_index_reg[2]\(0),
      I2 => \codons_reg[4][4]\(0),
      O => \previous_matches[4]_i_13_n_0\
    );
\previous_matches[4]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \codons_reg[4][5]\(2),
      I1 => \codon_index_reg[2]\(0),
      I2 => \codons_reg[4][4]\(2),
      O => \previous_matches[4]_i_14_n_0\
    );
\previous_matches[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \codons_reg[4][3]\(3),
      I1 => \codons_reg[4][2]\(3),
      I2 => \codon_index_reg[2]\(1),
      I3 => \codons_reg[4][1]\(3),
      I4 => \codon_index_reg[2]\(0),
      I5 => \codons_reg[4][0]\(3),
      O => \previous_matches[4]_i_15_n_0\
    );
\previous_matches[4]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \codons_reg[4][5]\(3),
      I1 => \codon_index_reg[2]\(0),
      I2 => \codons_reg[4][4]\(3),
      O => \previous_matches[4]_i_16_n_0\
    );
\previous_matches[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBFFBEFFEEFFE"
    )
        port map (
      I0 => \previous_matches[4]_i_3_n_0\,
      I1 => douta(0),
      I2 => douta(1),
      I3 => \previous_matches_reg[4]_i_4_n_0\,
      I4 => \previous_matches[4]_i_5_n_0\,
      I5 => \previous_matches_reg[4]_i_6_n_0\,
      O => \previous_matches[4]_i_2_n_0\
    );
\previous_matches[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \previous_matches_reg[4]_i_7_n_0\,
      I1 => douta(2),
      I2 => \previous_matches_reg[4]_i_8_n_0\,
      I3 => douta(3),
      O => \previous_matches[4]_i_3_n_0\
    );
\previous_matches[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \previous_matches[4]_i_11_n_0\,
      I1 => \codon_index_reg[2]\(2),
      I2 => \codons_reg[4][4]\(2),
      I3 => \codon_index_reg[2]\(0),
      I4 => \codons_reg[4][5]\(2),
      I5 => \previous_matches_reg[4]_i_8_n_0\,
      O => \previous_matches[4]_i_5_n_0\
    );
\previous_matches[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \codons_reg[4][3]\(1),
      I1 => \codons_reg[4][2]\(1),
      I2 => \codon_index_reg[2]\(1),
      I3 => \codons_reg[4][1]\(1),
      I4 => \codon_index_reg[2]\(0),
      I5 => \codons_reg[4][0]\(1),
      O => \previous_matches[4]_i_9_n_0\
    );
\previous_matches_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \previous_matches[0]_i_8_n_0\,
      I1 => \previous_matches[0]_i_9_n_0\,
      O => \previous_matches_reg[0]_i_3_n_0\,
      S => \codon_index_reg[2]\(2)
    );
\previous_matches_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \previous_matches[0]_i_10_n_0\,
      I1 => \previous_matches[0]_i_11_n_0\,
      O => \previous_matches_reg[0]_i_4_n_0\,
      S => \codon_index_reg[2]\(2)
    );
\previous_matches_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \previous_matches[0]_i_12_n_0\,
      I1 => \previous_matches[0]_i_13_n_0\,
      O => \previous_matches_reg[0]_i_5_n_0\,
      S => \codon_index_reg[2]\(2)
    );
\previous_matches_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \previous_matches[0]_i_14_n_0\,
      I1 => \previous_matches[0]_i_15_n_0\,
      O => \previous_matches_reg[0]_i_6_n_0\,
      S => \codon_index_reg[2]\(2)
    );
\previous_matches_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \previous_matches[1]_i_8_n_0\,
      I1 => \previous_matches[1]_i_9_n_0\,
      O => \previous_matches_reg[1]_i_3_n_0\,
      S => \codon_index_reg[2]\(2)
    );
\previous_matches_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \previous_matches[1]_i_10_n_0\,
      I1 => \previous_matches[1]_i_11_n_0\,
      O => \previous_matches_reg[1]_i_4_n_0\,
      S => \codon_index_reg[2]\(2)
    );
\previous_matches_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \previous_matches[1]_i_12_n_0\,
      I1 => \previous_matches[1]_i_13_n_0\,
      O => \previous_matches_reg[1]_i_5_n_0\,
      S => \codon_index_reg[2]\(2)
    );
\previous_matches_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \previous_matches[1]_i_14_n_0\,
      I1 => \previous_matches[1]_i_15_n_0\,
      O => \previous_matches_reg[1]_i_6_n_0\,
      S => \codon_index_reg[2]\(2)
    );
\previous_matches_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \previous_matches[2]_i_13_n_0\,
      I1 => \previous_matches[2]_i_14_n_0\,
      O => \previous_matches_reg[2]_i_11_n_0\,
      S => \codon_index_reg[2]\(2)
    );
\previous_matches_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \previous_matches[2]_i_15_n_0\,
      I1 => \previous_matches[2]_i_16_n_0\,
      O => \previous_matches_reg[2]_i_12_n_0\,
      S => \codon_index_reg[2]\(2)
    );
\previous_matches_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \previous_matches[2]_i_7_n_0\,
      I1 => \previous_matches[2]_i_8_n_0\,
      O => \^previous_matches_reg[2]_0\,
      S => \codon_index_reg[2]\(2)
    );
\previous_matches_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \previous_matches[2]_i_9_n_0\,
      I1 => \previous_matches[2]_i_10_n_0\,
      O => \^previous_matches_reg[2]_1\,
      S => \codon_index_reg[2]\(2)
    );
\previous_matches_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \previous_matches[3]_i_14_n_0\,
      I1 => \previous_matches[3]_i_15_n_0\,
      O => \previous_matches_reg[3]_i_10_n_0\,
      S => \codon_index_reg[2]\(2)
    );
\previous_matches_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \previous_matches[3]_i_9_n_0\,
      I1 => \previous_matches[3]_i_16_n_0\,
      O => \previous_matches_reg[3]_i_11_n_0\,
      S => \codon_index_reg[2]\(2)
    );
\previous_matches_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \previous_matches[3]_i_7_n_0\,
      I1 => \previous_matches[3]_i_8_n_0\,
      O => \previous_matches_reg[3]_i_3_n_0\,
      S => \codon_index_reg[2]\(2)
    );
\previous_matches_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \previous_matches[3]_i_12_n_0\,
      I1 => \previous_matches[3]_i_13_n_0\,
      O => \previous_matches_reg[3]_i_6_n_0\,
      S => \codon_index_reg[2]\(2)
    );
\previous_matches_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \previous_matches[4]_i_9_n_0\,
      I1 => \previous_matches[4]_i_10_n_0\,
      O => \previous_matches_reg[4]_i_4_n_0\,
      S => \codon_index_reg[2]\(2)
    );
\previous_matches_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \previous_matches[4]_i_12_n_0\,
      I1 => \previous_matches[4]_i_13_n_0\,
      O => \previous_matches_reg[4]_i_6_n_0\,
      S => \codon_index_reg[2]\(2)
    );
\previous_matches_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \previous_matches[4]_i_11_n_0\,
      I1 => \previous_matches[4]_i_14_n_0\,
      O => \previous_matches_reg[4]_i_7_n_0\,
      S => \codon_index_reg[2]\(2)
    );
\previous_matches_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \previous_matches[4]_i_15_n_0\,
      I1 => \previous_matches[4]_i_16_n_0\,
      O => \previous_matches_reg[4]_i_8_n_0\,
      S => \codon_index_reg[2]\(2)
    );
\state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^state_reg[1]_1\,
      I1 => \state[0]_i_2_n_0\,
      I2 => reset_IBUF,
      O => \state[0]_i_1_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => memory_out(3),
      I2 => memory_out(1),
      I3 => memory_out(2),
      I4 => memory_out(0),
      O => \state[0]_i_2_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D4"
    )
        port map (
      I0 => \state[1]_i_2__0_n_0\,
      I1 => \^state_reg[1]_1\,
      I2 => \^state_reg[1]_0\,
      I3 => reset_IBUF,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => memory_out(0),
      I1 => memory_out(2),
      I2 => memory_out(1),
      I3 => memory_out(3),
      O => \state[1]_i_2__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \^state_reg[1]_1\,
      R => '0'
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => \^state_reg[1]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hardware_wrapper is
  port (
    clock : in STD_LOGIC;
    reset : in STD_LOGIC;
    switches : in STD_LOGIC_VECTOR ( 2 downto 0 );
    leds : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of hardware_wrapper : entity is true;
end hardware_wrapper;

architecture STRUCTURE of hardware_wrapper is
  signal clock_IBUF : STD_LOGIC;
  signal clock_IBUF_BUFG : STD_LOGIC;
  signal codon_counter_instance_n_10 : STD_LOGIC;
  signal codon_counter_instance_n_11 : STD_LOGIC;
  signal codon_counter_instance_n_12 : STD_LOGIC;
  signal codon_counter_instance_n_16 : STD_LOGIC;
  signal codon_counter_instance_n_17 : STD_LOGIC;
  signal codon_counter_instance_n_18 : STD_LOGIC;
  signal codon_counter_instance_n_8 : STD_LOGIC;
  signal codon_counter_instance_n_9 : STD_LOGIC;
  signal codon_index : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal codon_index_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal codon_reader_instance_n_0 : STD_LOGIC;
  signal codon_reader_instance_n_1 : STD_LOGIC;
  signal codon_reader_instance_n_10 : STD_LOGIC;
  signal codon_reader_instance_n_11 : STD_LOGIC;
  signal codon_reader_instance_n_12 : STD_LOGIC;
  signal codon_reader_instance_n_13 : STD_LOGIC;
  signal codon_reader_instance_n_14 : STD_LOGIC;
  signal codon_reader_instance_n_15 : STD_LOGIC;
  signal codon_reader_instance_n_16 : STD_LOGIC;
  signal codon_reader_instance_n_17 : STD_LOGIC;
  signal codon_reader_instance_n_4 : STD_LOGIC;
  signal codon_reader_instance_n_7 : STD_LOGIC;
  signal codon_reader_instance_n_8 : STD_LOGIC;
  signal leds_OBUF : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \leds_OBUF[3]_inst_i_4_n_0\ : STD_LOGIC;
  signal \leds_OBUF[3]_inst_i_5_n_0\ : STD_LOGIC;
  signal memory_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal previous_matches : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal reset_IBUF : STD_LOGIC;
  signal switches_IBUF : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \leds_OBUF[3]_inst_i_4\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \leds_OBUF[3]_inst_i_5\ : label is "soft_lutpair26";
begin
clock_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => clock_IBUF,
      O => clock_IBUF_BUFG
    );
clock_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => clock,
      O => clock_IBUF
    );
codon_counter_instance: entity work.codon_counter
     port map (
      D(0) => codon_index_0(0),
      Q(3) => codon_counter_instance_n_9,
      Q(2) => codon_counter_instance_n_10,
      Q(1) => codon_counter_instance_n_11,
      Q(0) => codon_counter_instance_n_12,
      \address_reg[0]_0\ => codon_counter_instance_n_18,
      clock_IBUF_BUFG => clock_IBUF_BUFG,
      \codon_index_reg[0]_0\ => codon_reader_instance_n_8,
      \codon_index_reg[2]_0\(2 downto 0) => codon_index(2 downto 0),
      \codon_index_reg[2]_1\ => codon_reader_instance_n_15,
      \codon_index_reg[2]_2\ => codon_reader_instance_n_14,
      \codon_index_reg[2]_3\ => codon_reader_instance_n_17,
      \codon_index_reg[2]_4\ => codon_reader_instance_n_16,
      \codons_reg[1][4][3]\ => codon_reader_instance_n_10,
      \codons_reg[2][4][3]\ => codon_reader_instance_n_12,
      \codons_reg[3][5][1]\ => codon_reader_instance_n_11,
      \counts_reg[3][0]_0\ => codon_counter_instance_n_17,
      douta(3 downto 0) => memory_out(3 downto 0),
      leds_OBUF(3 downto 0) => leds_OBUF(3 downto 0),
      \previous_matches_reg[1]_0\ => codon_reader_instance_n_7,
      \previous_matches_reg[1]_1\(4 downto 3) => previous_matches(4 downto 3),
      \previous_matches_reg[1]_1\(2) => codon_reader_instance_n_4,
      \previous_matches_reg[1]_1\(1 downto 0) => previous_matches(1 downto 0),
      \previous_matches_reg[4]_0\ => codon_counter_instance_n_16,
      \previous_matches_reg[4]_1\ => codon_reader_instance_n_13,
      reset_IBUF => reset_IBUF,
      \state_reg[0]_0\ => codon_reader_instance_n_1,
      \state_reg[1]_0\ => codon_reader_instance_n_0,
      \state_reg[2]_0\ => codon_counter_instance_n_8,
      \switches[0]\ => \leds_OBUF[3]_inst_i_4_n_0\,
      \switches[0]_0\ => \leds_OBUF[3]_inst_i_5_n_0\,
      switches_IBUF(2 downto 0) => switches_IBUF(2 downto 0)
    );
codon_reader_instance: entity work.codon_reader
     port map (
      CLK => clock_IBUF_BUFG,
      D(0) => codon_index_0(0),
      Q(3) => codon_counter_instance_n_9,
      Q(2) => codon_counter_instance_n_10,
      Q(1) => codon_counter_instance_n_11,
      Q(0) => codon_counter_instance_n_12,
      \address_reg[0]_0\ => codon_reader_instance_n_15,
      \bbstub_douta[3]\ => codon_counter_instance_n_8,
      \codon_index_reg[2]\(2 downto 0) => codon_index(2 downto 0),
      \codon_index_reg[2]_0\ => codon_counter_instance_n_17,
      \codon_index_reg[2]_1\ => codon_counter_instance_n_18,
      \counts_reg[3][0]\ => codon_reader_instance_n_11,
      \counts_reg[3][0]_0\ => codon_reader_instance_n_13,
      douta(3 downto 0) => memory_out(3 downto 0),
      \previous_matches_reg[2]\ => codon_reader_instance_n_14,
      \previous_matches_reg[2]_0\ => codon_reader_instance_n_16,
      \previous_matches_reg[2]_1\ => codon_reader_instance_n_17,
      \previous_matches_reg[2]_2\ => codon_counter_instance_n_16,
      \previous_matches_reg[4]\(4 downto 3) => previous_matches(4 downto 3),
      \previous_matches_reg[4]\(2) => codon_reader_instance_n_4,
      \previous_matches_reg[4]\(1 downto 0) => previous_matches(1 downto 0),
      \previous_matches_reg[4]_0\ => codon_reader_instance_n_7,
      \previous_matches_reg[4]_1\ => codon_reader_instance_n_8,
      \previous_matches_reg[4]_2\ => codon_reader_instance_n_10,
      \previous_matches_reg[4]_3\ => codon_reader_instance_n_12,
      reset_IBUF => reset_IBUF,
      \state_reg[1]_0\ => codon_reader_instance_n_0,
      \state_reg[1]_1\ => codon_reader_instance_n_1
    );
\leds_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => leds_OBUF(0),
      O => leds(0)
    );
\leds_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => leds_OBUF(1),
      O => leds(1)
    );
\leds_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => leds_OBUF(2),
      O => leds(2)
    );
\leds_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => leds_OBUF(3),
      O => leds(3)
    );
\leds_OBUF[3]_inst_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BD"
    )
        port map (
      I0 => switches_IBUF(2),
      I1 => switches_IBUF(1),
      I2 => switches_IBUF(0),
      O => \leds_OBUF[3]_inst_i_4_n_0\
    );
\leds_OBUF[3]_inst_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => switches_IBUF(1),
      I1 => switches_IBUF(2),
      I2 => switches_IBUF(0),
      O => \leds_OBUF[3]_inst_i_5_n_0\
    );
reset_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => reset,
      O => reset_IBUF
    );
\switches_IBUF[0]_inst\: unisim.vcomponents.IBUF
     port map (
      I => switches(0),
      O => switches_IBUF(0)
    );
\switches_IBUF[1]_inst\: unisim.vcomponents.IBUF
     port map (
      I => switches(1),
      O => switches_IBUF(1)
    );
\switches_IBUF[2]_inst\: unisim.vcomponents.IBUF
     port map (
      I => switches(2),
      O => switches_IBUF(2)
    );
end STRUCTURE;
