	component base is
		port (
			clk_clk                          : in    std_logic                     := 'X';             -- clk
			mtl_touch_conduit_i2c_scl        : out   std_logic;                                        -- i2c_scl
			mtl_touch_conduit_i2c_sda        : inout std_logic                     := 'X';             -- i2c_sda
			mtl_touch_conduit_touch_int_n    : in    std_logic                     := 'X';             -- touch_int_n
			pio_0_external_connection_export : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			reset_reset_n                    : in    std_logic                     := 'X'              -- reset_n
		);
	end component base;

