[
 {
  "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/top.v",
  "InstLine" : 1,
  "InstName" : "top",
  "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/top.v",
  "ModuleLine" : 1,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/top.v",
    "InstLine" : 60,
    "InstName" : "u_tmds_pll",
    "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/gowin_pll/TMDS_PLL_60HZ.v",
    "ModuleLine" : 10,
    "ModuleName" : "TMDS_PLL"
   },
   {
    "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/top.v",
    "InstLine" : 67,
    "InstName" : "Gowin_PLL_m0",
    "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/gowin_pll/gowin_pll_400M.v",
    "ModuleLine" : 10,
    "ModuleName" : "Gowin_PLL"
   },
   {
    "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/top.v",
    "InstLine" : 93,
    "InstName" : "AHBDI",
    "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/AHBDI.v",
    "ModuleLine" : 1,
    "ModuleName" : "AHBDI",
    "SubInsts" : [
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/AHBDI.v",
      "InstLine" : 27,
      "InstName" : "CAM",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/CAM.v",
      "ModuleLine" : 1,
      "ModuleName" : "CAM",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/CAM.v",
        "InstLine" : 77,
        "InstName" : "timing_check_5640",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/CAM.v",
        "ModuleLine" : 178,
        "ModuleName" : "timing_check"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/CAM.v",
        "InstLine" : 98,
        "InstName" : "lut_ov5640_rgb565_m0",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/CAM.v",
        "ModuleLine" : 1498,
        "ModuleName" : "lut_ov5640_rgb565"
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/CAM.v",
        "InstLine" : 104,
        "InstName" : "i2c_config_m0",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/CAM.v",
        "ModuleLine" : 332,
        "ModuleName" : "i2c_config",
        "SubInsts" : [
         {
          "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/CAM.v",
          "InstLine" : 420,
          "InstName" : "i2c_master_top_m0",
          "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/CAM.v",
          "ModuleLine" : 451,
          "ModuleName" : "i2c_master_top",
          "SubInsts" : [
           {
            "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/CAM.v",
            "InstLine" : 648,
            "InstName" : "byte_controller",
            "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/CAM.v",
            "ModuleLine" : 747,
            "ModuleName" : "i2c_master_byte_ctrl",
            "SubInsts" : [
             {
              "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/CAM.v",
              "InstLine" : 818,
              "InstName" : "bit_controller",
              "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/CAM.v",
              "ModuleLine" : 1121,
              "ModuleName" : "i2c_master_bit_ctrl"
             }
            ]
           }
          ]
         }
        ]
       },
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/CAM.v",
        "InstLine" : 120,
        "InstName" : "cmos_8_16bit_m0",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/CAM.v",
        "ModuleLine" : 133,
        "ModuleName" : "cmos_8_16bit"
       }
      ]
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/AHBDI.v",
      "InstLine" : 56,
      "InstName" : "testpattern_inst_1280",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/AHBDI.v",
      "ModuleLine" : 115,
      "ModuleName" : "testpattern"
     }
    ]
   },
   {
    "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/top.v",
    "InstLine" : 116,
    "InstName" : "AHBDMA",
    "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/AHBDMA.v",
    "ModuleLine" : 1,
    "ModuleName" : "AHBDMA",
    "SubInsts" : [
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/AHBDMA.v",
      "InstLine" : 65,
      "InstName" : "Video_Frame_Buffer_Top_inst",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/video_frame_buffer/Video_Frame_Buffer_Top.v",
      "ModuleLine" : 4966,
      "ModuleName" : "Video_Frame_Buffer_Top",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/video_frame_buffer/Video_Frame_Buffer_Top.v",
        "InstLine" : 5027,
        "InstName" : "vfb_ddr3_wrapper_inst",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/video_frame_buffer/Video_Frame_Buffer_Top.v",
        "ModuleLine" : 10,
        "ModuleName" : "~vfb_ddr3_wrapper.Video_Frame_Buffer_Top"
       }
      ]
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/AHBDMA.v",
      "InstLine" : 103,
      "InstName" : "u_ddr3",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/ddr3_memory_interface/DDR3MI_400M.v",
      "ModuleLine" : 31657,
      "ModuleName" : "DDR3MI",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/ddr3_memory_interface/DDR3MI_400M.v",
        "InstLine" : 31742,
        "InstName" : "gw3_top",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/ddr3_memory_interface/DDR3MI_400M.v",
        "ModuleLine" : 10,
        "ModuleName" : "~GW_DDR3_PHY_MC.DDR3MI"
       }
      ]
     }
    ]
   },
   {
    "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/top.v",
    "InstLine" : 151,
    "InstName" : "AHBDO",
    "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/AHBDO.v",
    "ModuleLine" : 1,
    "ModuleName" : "AHBDO",
    "SubInsts" : [
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/AHBDO.v",
      "InstLine" : 80,
      "InstName" : "vga_timing_m0",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/AHBDO.v",
      "ModuleLine" : 112,
      "ModuleName" : "vga_timing"
     },
     {
      "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/AHBDO.v",
      "InstLine" : 90,
      "InstName" : "DVI_TX_Top_inst0",
      "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/dvi_tx/DVI_TX_Top.v",
      "ModuleLine" : 1089,
      "ModuleName" : "DVI_TX_Top",
      "SubInsts" : [
       {
        "InstFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/dvi_tx/DVI_TX_Top.v",
        "InstLine" : 1120,
        "InstName" : "rgb2dvi_inst",
        "ModuleFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/dvi_tx/DVI_TX_Top.v",
        "ModuleLine" : 10,
        "ModuleName" : "~rgb2dvi.DVI_TX_Top"
       }
      ]
     }
    ]
   }
  ]
 }
]