
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /proj/xbuilds/SWIP/2020.2_1118_1232/installs/lin64/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
Sourcing Tcl script '/home/ravic/.Xilinx/HLS_init.tcl'
INFO: [HLS 200-10] Running '/proj/xbuilds/SWIP/2020.2_1118_1232/installs/lin64/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'ravic' on host 'xsjrdevl110' (Linux_x86_64 version 3.10.0-693.el7.x86_64) on Mon Dec 07 12:29:42 PST 2020
INFO: [HLS 200-10] On os "CentOS Linux release 7.4.1708 (Core) "
INFO: [HLS 200-10] In directory '/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/vadd_hw/vadd'
Sourcing Tcl script 'vadd.tcl'
INFO: [HLS 200-1510] Running: open_project vadd 
INFO: [HLS 200-10] Creating and opening project '/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/vadd_hw/vadd/vadd'.
INFO: [HLS 200-1510] Running: set_top vadd 
INFO: [HLS 200-1510] Running: add_files /wrk/xsjhdnobkup5/ravic/work/PORT_test1/reference_files/kernel.cpp -cflags  -g -D NDDR_BANKS=all -I /wrk/xsjhdnobkup5/ravic/work/PORT_test1/reference_files  
INFO: [HLS 200-10] Adding design file '/wrk/xsjhdnobkup5/ravic/work/PORT_test1/reference_files/kernel.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/wrk/xsjhdnobkup5/ravic/work/PORT_test1/build/HBM_banksall/temp_dir/vadd_hw/vadd/vadd/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_rtl -kernel_profile 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_debug -enable 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname vadd 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 438.307 MB.
INFO: [HLS 200-10] Analyzing design file '/wrk/xsjhdnobkup5/ravic/work/PORT_test1/reference_files/kernel.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'addRandom': /wrk/xsjhdnobkup5/ravic/work/PORT_test1/reference_files/kernel.cpp:152:10
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.38 seconds. CPU system time: 0.37 seconds. Elapsed time: 3.85 seconds; current allocated memory: 440.011 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'minRand(unsigned int, int)' into 'vadd' (/wrk/xsjhdnobkup5/ravic/work/PORT_test1/reference_files/kernel.cpp:153:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.v_datatypes' into 'vadd' (/wrk/xsjhdnobkup5/ravic/work/PORT_test1/reference_files/kernel.cpp:191:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.02 seconds. CPU system time: 0.49 seconds. Elapsed time: 4.63 seconds; current allocated memory: 442.100 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 442.101 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 445.163 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 446.082 MB.
INFO: [XFORM 203-510] Pipelining loop 'vops1' (/wrk/xsjhdnobkup5/ravic/work/PORT_test1/reference_files/kernel.cpp:180) in function 'vadd' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'vops1' (/wrk/xsjhdnobkup5/ravic/work/PORT_test1/reference_files/kernel.cpp:180) in function 'vadd' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'vops2' (/wrk/xsjhdnobkup5/ravic/work/PORT_test1/reference_files/kernel.cpp:187) in function 'vadd' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'tmpIn1.data' (/wrk/xsjhdnobkup5/ravic/work/PORT_test1/reference_files/kernel.cpp:170) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmpIn2.data' (/wrk/xsjhdnobkup5/ravic/work/PORT_test1/reference_files/kernel.cpp:170) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmpOutAdd.data' (/wrk/xsjhdnobkup5/ravic/work/PORT_test1/reference_files/kernel.cpp:171) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 468.634 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'L_vops' (/wrk/xsjhdnobkup5/ravic/work/PORT_test1/reference_files/kernel.cpp:178:12) in function 'vadd'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 462.680 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vadd' ...
WARNING: [SYN 201-107] Renaming port name 'vadd/out' to 'vadd/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vadd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_vops_vops1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 413, loop 'L_vops_vops1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 464.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.94 seconds; current allocated memory: 467.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vadd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/in2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/num_times' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/addRandom' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vadd' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'in1', 'in2', 'out_r', 'size', 'num_times', 'addRandom' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'vadd' is 18216 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_29ns_60_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_29ns_28_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vadd'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 477.987 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'vadd_mul_32ns_29ns_60_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'vadd_urem_32ns_29ns_28_36_1_div'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.06 seconds. CPU system time: 0.14 seconds. Elapsed time: 3.87 seconds; current allocated memory: 491.742 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for vadd.
INFO: [VLOG 209-307] Generating Verilog RTL for vadd.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.87 seconds. CPU system time: 1.1 seconds. Elapsed time: 17.03 seconds; current allocated memory: 492.800 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/ravic/.Xilinx/Vivado/Vivado_init.tcl'
54 Beta devices matching pattern found, 54 enabled.
0 Beta devices matching pattern found, 0 enabled.
0 Beta devices matching pattern found, 0 enabled.
0 Beta devices matching pattern found, 0 enabled.
0 Beta devices matching pattern found, 0 enabled.
0 Beta devices matching pattern found, 0 enabled.
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/SWIP/2020.2_1118_1232/installs/lin64/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Dec  7 12:30:22 2020...
INFO: [HLS 200-802] Generated output file vadd/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 20.65 seconds. CPU system time: 2.54 seconds. Elapsed time: 22.79 seconds; current allocated memory: 499.008 MB.
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 43.73 seconds. Total CPU system time: 4.93 seconds. Total elapsed time: 48.76 seconds; peak allocated memory: 491.742 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Dec  7 12:30:22 2020...
