|bananachine
clk => clk.IN5
reset => reset.IN5
left => left.IN1
right => right.IN1
start => start.IN1
vga_clk << vga:vga.clk_25MHz
vga_h_sync << vga:vga.h_sync
vga_v_sync << vga:vga.v_sync
vga_sync << vga:vga.sync_n
vga_blank << vga:vga.blank_n
vga_red[0] << vga:vga.red_out
vga_red[1] << vga:vga.red_out
vga_red[2] << vga:vga.red_out
vga_red[3] << vga:vga.red_out
vga_red[4] << vga:vga.red_out
vga_red[5] << vga:vga.red_out
vga_red[6] << vga:vga.red_out
vga_red[7] << vga:vga.red_out
vga_green[0] << vga:vga.green_out
vga_green[1] << vga:vga.green_out
vga_green[2] << vga:vga.green_out
vga_green[3] << vga:vga.green_out
vga_green[4] << vga:vga.green_out
vga_green[5] << vga:vga.green_out
vga_green[6] << vga:vga.green_out
vga_green[7] << vga:vga.green_out
vga_blue[0] << vga:vga.blue_out
vga_blue[1] << vga:vga.blue_out
vga_blue[2] << vga:vga.blue_out
vga_blue[3] << vga:vga.blue_out
vga_blue[4] << vga:vga.blue_out
vga_blue[5] << vga:vga.blue_out
vga_blue[6] << vga:vga.blue_out
vga_blue[7] << vga:vga.blue_out


|bananachine|vga_counter:vga_counter_i
clk => counter[0]~reg0.CLK
clk => counter[1]~reg0.CLK
clk => counter[2]~reg0.CLK
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
counter[0] <= counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bananachine|mux8:mux8_i
selection[0] => Mux0.IN2
selection[0] => Mux1.IN2
selection[0] => Mux2.IN2
selection[0] => Mux3.IN2
selection[0] => Mux4.IN2
selection[0] => Mux5.IN2
selection[0] => Mux6.IN2
selection[0] => Mux7.IN2
selection[0] => Mux8.IN2
selection[0] => Mux9.IN2
selection[0] => Mux10.IN2
selection[0] => Mux11.IN2
selection[0] => Mux12.IN2
selection[0] => Mux13.IN2
selection[0] => Mux14.IN2
selection[0] => Mux15.IN2
selection[1] => Mux0.IN1
selection[1] => Mux1.IN1
selection[1] => Mux2.IN1
selection[1] => Mux3.IN1
selection[1] => Mux4.IN1
selection[1] => Mux5.IN1
selection[1] => Mux6.IN1
selection[1] => Mux7.IN1
selection[1] => Mux8.IN1
selection[1] => Mux9.IN1
selection[1] => Mux10.IN1
selection[1] => Mux11.IN1
selection[1] => Mux12.IN1
selection[1] => Mux13.IN1
selection[1] => Mux14.IN1
selection[1] => Mux15.IN1
selection[2] => Mux0.IN0
selection[2] => Mux1.IN0
selection[2] => Mux2.IN0
selection[2] => Mux3.IN0
selection[2] => Mux4.IN0
selection[2] => Mux5.IN0
selection[2] => Mux6.IN0
selection[2] => Mux7.IN0
selection[2] => Mux8.IN0
selection[2] => Mux9.IN0
selection[2] => Mux10.IN0
selection[2] => Mux11.IN0
selection[2] => Mux12.IN0
selection[2] => Mux13.IN0
selection[2] => Mux14.IN0
selection[2] => Mux15.IN0
input_1[0] => Mux15.IN3
input_1[1] => Mux14.IN3
input_1[2] => Mux13.IN3
input_1[3] => Mux12.IN3
input_1[4] => Mux11.IN3
input_1[5] => Mux10.IN3
input_1[6] => Mux9.IN3
input_1[7] => Mux8.IN3
input_1[8] => Mux7.IN3
input_1[9] => Mux6.IN3
input_1[10] => Mux5.IN3
input_1[11] => Mux4.IN3
input_1[12] => Mux3.IN3
input_1[13] => Mux2.IN3
input_1[14] => Mux1.IN3
input_1[15] => Mux0.IN3
input_2[0] => Mux15.IN4
input_2[1] => Mux14.IN4
input_2[2] => Mux13.IN4
input_2[3] => Mux12.IN4
input_2[4] => Mux11.IN4
input_2[5] => Mux10.IN4
input_2[6] => Mux9.IN4
input_2[7] => Mux8.IN4
input_2[8] => Mux7.IN4
input_2[9] => Mux6.IN4
input_2[10] => Mux5.IN4
input_2[11] => Mux4.IN4
input_2[12] => Mux3.IN4
input_2[13] => Mux2.IN4
input_2[14] => Mux1.IN4
input_2[15] => Mux0.IN4
input_3[0] => Mux15.IN5
input_3[1] => Mux14.IN5
input_3[2] => Mux13.IN5
input_3[3] => Mux12.IN5
input_3[4] => Mux11.IN5
input_3[5] => Mux10.IN5
input_3[6] => Mux9.IN5
input_3[7] => Mux8.IN5
input_3[8] => Mux7.IN5
input_3[9] => Mux6.IN5
input_3[10] => Mux5.IN5
input_3[11] => Mux4.IN5
input_3[12] => Mux3.IN5
input_3[13] => Mux2.IN5
input_3[14] => Mux1.IN5
input_3[15] => Mux0.IN5
input_4[0] => Mux15.IN6
input_4[1] => Mux14.IN6
input_4[2] => Mux13.IN6
input_4[3] => Mux12.IN6
input_4[4] => Mux11.IN6
input_4[5] => Mux10.IN6
input_4[6] => Mux9.IN6
input_4[7] => Mux8.IN6
input_4[8] => Mux7.IN6
input_4[9] => Mux6.IN6
input_4[10] => Mux5.IN6
input_4[11] => Mux4.IN6
input_4[12] => Mux3.IN6
input_4[13] => Mux2.IN6
input_4[14] => Mux1.IN6
input_4[15] => Mux0.IN6
input_5[0] => Mux15.IN7
input_5[1] => Mux14.IN7
input_5[2] => Mux13.IN7
input_5[3] => Mux12.IN7
input_5[4] => Mux11.IN7
input_5[5] => Mux10.IN7
input_5[6] => Mux9.IN7
input_5[7] => Mux8.IN7
input_5[8] => Mux7.IN7
input_5[9] => Mux6.IN7
input_5[10] => Mux5.IN7
input_5[11] => Mux4.IN7
input_5[12] => Mux3.IN7
input_5[13] => Mux2.IN7
input_5[14] => Mux1.IN7
input_5[15] => Mux0.IN7
input_6[0] => Mux15.IN8
input_6[1] => Mux14.IN8
input_6[2] => Mux13.IN8
input_6[3] => Mux12.IN8
input_6[4] => Mux11.IN8
input_6[5] => Mux10.IN8
input_6[6] => Mux9.IN8
input_6[7] => Mux8.IN8
input_6[8] => Mux7.IN8
input_6[9] => Mux6.IN8
input_6[10] => Mux5.IN8
input_6[11] => Mux4.IN8
input_6[12] => Mux3.IN8
input_6[13] => Mux2.IN8
input_6[14] => Mux1.IN8
input_6[15] => Mux0.IN8
input_7[0] => Mux15.IN9
input_7[1] => Mux14.IN9
input_7[2] => Mux13.IN9
input_7[3] => Mux12.IN9
input_7[4] => Mux11.IN9
input_7[5] => Mux10.IN9
input_7[6] => Mux9.IN9
input_7[7] => Mux8.IN9
input_7[8] => Mux7.IN9
input_7[9] => Mux6.IN9
input_7[10] => Mux5.IN9
input_7[11] => Mux4.IN9
input_7[12] => Mux3.IN9
input_7[13] => Mux2.IN9
input_7[14] => Mux1.IN9
input_7[15] => Mux0.IN9
input_8[0] => Mux15.IN10
input_8[1] => Mux14.IN10
input_8[2] => Mux13.IN10
input_8[3] => Mux12.IN10
input_8[4] => Mux11.IN10
input_8[5] => Mux10.IN10
input_8[6] => Mux9.IN10
input_8[7] => Mux8.IN10
input_8[8] => Mux7.IN10
input_8[9] => Mux6.IN10
input_8[10] => Mux5.IN10
input_8[11] => Mux4.IN10
input_8[12] => Mux3.IN10
input_8[13] => Mux2.IN10
input_8[14] => Mux1.IN10
input_8[15] => Mux0.IN10
mux8_output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
mux8_output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
mux8_output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
mux8_output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
mux8_output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
mux8_output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
mux8_output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
mux8_output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
mux8_output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux8_output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux8_output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux8_output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux8_output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux8_output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux8_output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux8_output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|bananachine|flopenr:mx_reg
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bananachine|cpu:cpu
clk => clk.IN2
reset => reset.IN2
data_from_mem[0] => data_from_mem[0].IN1
data_from_mem[1] => data_from_mem[1].IN1
data_from_mem[2] => data_from_mem[2].IN1
data_from_mem[3] => data_from_mem[3].IN1
data_from_mem[4] => data_from_mem[4].IN1
data_from_mem[5] => data_from_mem[5].IN1
data_from_mem[6] => data_from_mem[6].IN1
data_from_mem[7] => data_from_mem[7].IN1
data_from_mem[8] => data_from_mem[8].IN1
data_from_mem[9] => data_from_mem[9].IN1
data_from_mem[10] => data_from_mem[10].IN1
data_from_mem[11] => data_from_mem[11].IN1
data_from_mem[12] => data_from_mem[12].IN1
data_from_mem[13] => data_from_mem[13].IN1
data_from_mem[14] => data_from_mem[14].IN1
data_from_mem[15] => data_from_mem[15].IN1
write_to_memory <= controller:cont.write_to_memory
reading_for_load <= loading.DB_MAX_OUTPUT_PORT_TYPE
mem_address[0] <= datapath:dp.mem_address
mem_address[1] <= datapath:dp.mem_address
mem_address[2] <= datapath:dp.mem_address
mem_address[3] <= datapath:dp.mem_address
mem_address[4] <= datapath:dp.mem_address
mem_address[5] <= datapath:dp.mem_address
mem_address[6] <= datapath:dp.mem_address
mem_address[7] <= datapath:dp.mem_address
mem_address[8] <= datapath:dp.mem_address
mem_address[9] <= datapath:dp.mem_address
mem_address[10] <= datapath:dp.mem_address
mem_address[11] <= datapath:dp.mem_address
mem_address[12] <= datapath:dp.mem_address
mem_address[13] <= datapath:dp.mem_address
mem_address[14] <= datapath:dp.mem_address
mem_address[15] <= datapath:dp.mem_address
data_to_mem_store[0] <= datapath:dp.data_to_mem_store
data_to_mem_store[1] <= datapath:dp.data_to_mem_store
data_to_mem_store[2] <= datapath:dp.data_to_mem_store
data_to_mem_store[3] <= datapath:dp.data_to_mem_store
data_to_mem_store[4] <= datapath:dp.data_to_mem_store
data_to_mem_store[5] <= datapath:dp.data_to_mem_store
data_to_mem_store[6] <= datapath:dp.data_to_mem_store
data_to_mem_store[7] <= datapath:dp.data_to_mem_store
data_to_mem_store[8] <= datapath:dp.data_to_mem_store
data_to_mem_store[9] <= datapath:dp.data_to_mem_store
data_to_mem_store[10] <= datapath:dp.data_to_mem_store
data_to_mem_store[11] <= datapath:dp.data_to_mem_store
data_to_mem_store[12] <= datapath:dp.data_to_mem_store
data_to_mem_store[13] <= datapath:dp.data_to_mem_store
data_to_mem_store[14] <= datapath:dp.data_to_mem_store
data_to_mem_store[15] <= datapath:dp.data_to_mem_store


|bananachine|cpu:cpu|controller:cont
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => previous_state[0].CLK
clk => previous_state[1].CLK
clk => previous_state[2].CLK
clk => previous_state[3].CLK
clk => previous_state[4].CLK
clk => previous_state[5].CLK
clk => previous_state[6].CLK
clk => previous_state[7].CLK
reset => previous_state.OUTPUTSELECT
reset => previous_state.OUTPUTSELECT
reset => previous_state.OUTPUTSELECT
reset => previous_state.OUTPUTSELECT
reset => previous_state.OUTPUTSELECT
reset => previous_state.OUTPUTSELECT
reset => previous_state.OUTPUTSELECT
reset => previous_state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
op_code[0] => next_state.DATAA
op_code[0] => alu_cont.DATAB
op_code[0] => alu_cont.DATAB
op_code[0] => Selector12.IN9
op_code[0] => Equal0.IN31
op_code[0] => Equal1.IN2
op_code[0] => Equal2.IN3
op_code[0] => Equal3.IN31
op_code[0] => Equal4.IN1
op_code[0] => Equal6.IN3
op_code[1] => next_state.DATAA
op_code[1] => alu_cont.DATAB
op_code[1] => alu_cont.DATAB
op_code[1] => Selector11.IN9
op_code[1] => Equal0.IN30
op_code[1] => Equal1.IN1
op_code[1] => Equal2.IN2
op_code[1] => Equal3.IN30
op_code[1] => Equal4.IN0
op_code[1] => Equal6.IN2
op_code[2] => next_state.DATAA
op_code[2] => alu_cont.DATAB
op_code[2] => alu_cont.DATAB
op_code[2] => Selector10.IN9
op_code[2] => Equal1.IN0
op_code[2] => Equal2.IN1
op_code[2] => Equal3.IN29
op_code[2] => Equal4.IN3
op_code[2] => Equal6.IN0
op_code[3] => next_state.DATAA
op_code[3] => alu_cont.DATAB
op_code[3] => alu_cont.DATAB
op_code[3] => Selector9.IN9
op_code[3] => Equal1.IN3
op_code[3] => Equal2.IN0
op_code[3] => Equal3.IN28
op_code[3] => Equal4.IN2
op_code[3] => Equal6.IN1
ext_op_code[0] => next_state.DATAA
ext_op_code[0] => alu_cont.DATAA
ext_op_code[0] => Equal5.IN3
ext_op_code[1] => next_state.DATAA
ext_op_code[1] => alu_cont.DATAA
ext_op_code[1] => Equal5.IN2
ext_op_code[2] => next_state.DATAA
ext_op_code[2] => alu_cont.DATAA
ext_op_code[2] => Equal5.IN0
ext_op_code[3] => next_state.DATAA
ext_op_code[3] => alu_cont.DATAA
ext_op_code[3] => Equal5.IN1
A_index[0] => Mux0.IN5
A_index[1] => Mux0.IN4
A_index[2] => Mux0.IN3
A_index[3] => Mux0.IN2
B_index[0] => ~NO_FANOUT~
B_index[1] => ~NO_FANOUT~
B_index[2] => ~NO_FANOUT~
B_index[3] => ~NO_FANOUT~
psr_flags[0] => Mux0.IN15
psr_flags[0] => Mux0.IN14
psr_flags[1] => ~NO_FANOUT~
psr_flags[2] => conds[11].IN0
psr_flags[2] => Mux0.IN17
psr_flags[2] => Mux0.IN13
psr_flags[2] => conds[10].IN0
psr_flags[3] => ~NO_FANOUT~
psr_flags[4] => ~NO_FANOUT~
psr_flags[5] => Mux0.IN11
psr_flags[5] => Mux0.IN10
psr_flags[6] => conds[13].IN0
psr_flags[6] => conds[11].IN1
psr_flags[6] => Mux0.IN18
psr_flags[6] => Mux0.IN16
psr_flags[6] => conds[12].IN0
psr_flags[6] => conds[10].IN1
psr_flags[7] => conds[13].IN1
psr_flags[7] => Mux0.IN19
psr_flags[7] => Mux0.IN12
psr_flags[7] => conds[12].IN1
psr_flags[8] => ~NO_FANOUT~
psr_flags[9] => ~NO_FANOUT~
psr_flags[10] => ~NO_FANOUT~
psr_flags[11] => ~NO_FANOUT~
psr_flags[12] => ~NO_FANOUT~
psr_flags[13] => ~NO_FANOUT~
psr_flags[14] => ~NO_FANOUT~
psr_flags[15] => ~NO_FANOUT~
alu_A_src <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
alu_B_src <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
reg_write <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
write_to_memory <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
pc_en <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
loading <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
storing <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
instruction_en <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
pc_src[0] <= pc_src.DB_MAX_OUTPUT_PORT_TYPE
pc_src[1] <= pc_src.DB_MAX_OUTPUT_PORT_TYPE
reg_write_src[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
reg_write_src[1] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
alu_cont[0] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
alu_cont[1] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
alu_cont[2] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
alu_cont[3] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
alu_cont[4] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
alu_cont[5] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE


|bananachine|cpu:cpu|datapath:dp
clk => clk.IN6
reset => reset.IN6
reg_write => reg_write.IN1
alu_A_src => alu_A_src.IN1
alu_B_src => alu_B_src.IN1
pc_en => pc_en.IN1
loading => mem_address.IN0
storing => data_to_mem_store.OUTPUTSELECT
storing => data_to_mem_store.OUTPUTSELECT
storing => data_to_mem_store.OUTPUTSELECT
storing => data_to_mem_store.OUTPUTSELECT
storing => data_to_mem_store.OUTPUTSELECT
storing => data_to_mem_store.OUTPUTSELECT
storing => data_to_mem_store.OUTPUTSELECT
storing => data_to_mem_store.OUTPUTSELECT
storing => data_to_mem_store.OUTPUTSELECT
storing => data_to_mem_store.OUTPUTSELECT
storing => data_to_mem_store.OUTPUTSELECT
storing => data_to_mem_store.OUTPUTSELECT
storing => data_to_mem_store.OUTPUTSELECT
storing => data_to_mem_store.OUTPUTSELECT
storing => data_to_mem_store.OUTPUTSELECT
storing => data_to_mem_store.OUTPUTSELECT
storing => mem_address.IN1
instruction_en => instruction_en.IN1
pc_src[0] => pc_src[0].IN1
pc_src[1] => pc_src[1].IN1
reg_write_src[0] => reg_write_src[0].IN1
reg_write_src[1] => reg_write_src[1].IN1
alu_cont[0] => alu_cont[0].IN1
alu_cont[1] => alu_cont[1].IN1
alu_cont[2] => alu_cont[2].IN1
alu_cont[3] => alu_cont[3].IN1
alu_cont[4] => alu_cont[4].IN1
alu_cont[5] => alu_cont[5].IN1
data_from_mem[0] => data_from_mem[0].IN2
data_from_mem[1] => data_from_mem[1].IN2
data_from_mem[2] => data_from_mem[2].IN2
data_from_mem[3] => data_from_mem[3].IN2
data_from_mem[4] => data_from_mem[4].IN2
data_from_mem[5] => data_from_mem[5].IN2
data_from_mem[6] => data_from_mem[6].IN2
data_from_mem[7] => data_from_mem[7].IN2
data_from_mem[8] => data_from_mem[8].IN2
data_from_mem[9] => data_from_mem[9].IN2
data_from_mem[10] => data_from_mem[10].IN2
data_from_mem[11] => data_from_mem[11].IN2
data_from_mem[12] => data_from_mem[12].IN2
data_from_mem[13] => data_from_mem[13].IN2
data_from_mem[14] => data_from_mem[14].IN2
data_from_mem[15] => data_from_mem[15].IN2
op_code[0] <= instruction_reg:instruction_reg_i.op_code
op_code[1] <= instruction_reg:instruction_reg_i.op_code
op_code[2] <= instruction_reg:instruction_reg_i.op_code
op_code[3] <= instruction_reg:instruction_reg_i.op_code
ext_op_code[0] <= instruction_reg:instruction_reg_i.ext_op_code
ext_op_code[1] <= instruction_reg:instruction_reg_i.ext_op_code
ext_op_code[2] <= instruction_reg:instruction_reg_i.ext_op_code
ext_op_code[3] <= instruction_reg:instruction_reg_i.ext_op_code
A_index[0] <= A_index[0].DB_MAX_OUTPUT_PORT_TYPE
A_index[1] <= A_index[1].DB_MAX_OUTPUT_PORT_TYPE
A_index[2] <= A_index[2].DB_MAX_OUTPUT_PORT_TYPE
A_index[3] <= A_index[3].DB_MAX_OUTPUT_PORT_TYPE
B_index[0] <= B_index[0].DB_MAX_OUTPUT_PORT_TYPE
B_index[1] <= B_index[1].DB_MAX_OUTPUT_PORT_TYPE
B_index[2] <= B_index[2].DB_MAX_OUTPUT_PORT_TYPE
B_index[3] <= B_index[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[0] <= mem_address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= mem_address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= mem_address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= mem_address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= mem_address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= mem_address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= mem_address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= mem_address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= mem_address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= mem_address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= mem_address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= mem_address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= mem_address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= mem_address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= mem_address.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= mem_address.DB_MAX_OUTPUT_PORT_TYPE
psr_flags[0] <= alu_rf:alu_rf_i.psr_flags
psr_flags[1] <= alu_rf:alu_rf_i.psr_flags
psr_flags[2] <= alu_rf:alu_rf_i.psr_flags
psr_flags[3] <= alu_rf:alu_rf_i.psr_flags
psr_flags[4] <= alu_rf:alu_rf_i.psr_flags
psr_flags[5] <= alu_rf:alu_rf_i.psr_flags
psr_flags[6] <= alu_rf:alu_rf_i.psr_flags
psr_flags[7] <= alu_rf:alu_rf_i.psr_flags
psr_flags[8] <= alu_rf:alu_rf_i.psr_flags
psr_flags[9] <= alu_rf:alu_rf_i.psr_flags
psr_flags[10] <= alu_rf:alu_rf_i.psr_flags
psr_flags[11] <= alu_rf:alu_rf_i.psr_flags
psr_flags[12] <= alu_rf:alu_rf_i.psr_flags
psr_flags[13] <= alu_rf:alu_rf_i.psr_flags
psr_flags[14] <= alu_rf:alu_rf_i.psr_flags
psr_flags[15] <= alu_rf:alu_rf_i.psr_flags
data_to_mem_store[0] <= data_to_mem_store.DB_MAX_OUTPUT_PORT_TYPE
data_to_mem_store[1] <= data_to_mem_store.DB_MAX_OUTPUT_PORT_TYPE
data_to_mem_store[2] <= data_to_mem_store.DB_MAX_OUTPUT_PORT_TYPE
data_to_mem_store[3] <= data_to_mem_store.DB_MAX_OUTPUT_PORT_TYPE
data_to_mem_store[4] <= data_to_mem_store.DB_MAX_OUTPUT_PORT_TYPE
data_to_mem_store[5] <= data_to_mem_store.DB_MAX_OUTPUT_PORT_TYPE
data_to_mem_store[6] <= data_to_mem_store.DB_MAX_OUTPUT_PORT_TYPE
data_to_mem_store[7] <= data_to_mem_store.DB_MAX_OUTPUT_PORT_TYPE
data_to_mem_store[8] <= data_to_mem_store.DB_MAX_OUTPUT_PORT_TYPE
data_to_mem_store[9] <= data_to_mem_store.DB_MAX_OUTPUT_PORT_TYPE
data_to_mem_store[10] <= data_to_mem_store.DB_MAX_OUTPUT_PORT_TYPE
data_to_mem_store[11] <= data_to_mem_store.DB_MAX_OUTPUT_PORT_TYPE
data_to_mem_store[12] <= data_to_mem_store.DB_MAX_OUTPUT_PORT_TYPE
data_to_mem_store[13] <= data_to_mem_store.DB_MAX_OUTPUT_PORT_TYPE
data_to_mem_store[14] <= data_to_mem_store.DB_MAX_OUTPUT_PORT_TYPE
data_to_mem_store[15] <= data_to_mem_store.DB_MAX_OUTPUT_PORT_TYPE


|bananachine|cpu:cpu|datapath:dp|pc_counter:pc_counter_i
clk => incremented_pc[0]~reg0.CLK
clk => incremented_pc[1]~reg0.CLK
clk => incremented_pc[2]~reg0.CLK
clk => incremented_pc[3]~reg0.CLK
clk => incremented_pc[4]~reg0.CLK
clk => incremented_pc[5]~reg0.CLK
clk => incremented_pc[6]~reg0.CLK
clk => incremented_pc[7]~reg0.CLK
clk => incremented_pc[8]~reg0.CLK
clk => incremented_pc[9]~reg0.CLK
clk => incremented_pc[10]~reg0.CLK
clk => incremented_pc[11]~reg0.CLK
clk => incremented_pc[12]~reg0.CLK
clk => incremented_pc[13]~reg0.CLK
clk => incremented_pc[14]~reg0.CLK
clk => incremented_pc[15]~reg0.CLK
reset => incremented_pc.OUTPUTSELECT
reset => incremented_pc.OUTPUTSELECT
reset => incremented_pc.OUTPUTSELECT
reset => incremented_pc.OUTPUTSELECT
reset => incremented_pc.OUTPUTSELECT
reset => incremented_pc.OUTPUTSELECT
reset => incremented_pc.OUTPUTSELECT
reset => incremented_pc.OUTPUTSELECT
reset => incremented_pc.OUTPUTSELECT
reset => incremented_pc.OUTPUTSELECT
reset => incremented_pc.OUTPUTSELECT
reset => incremented_pc.OUTPUTSELECT
reset => incremented_pc.OUTPUTSELECT
reset => incremented_pc.OUTPUTSELECT
reset => incremented_pc.OUTPUTSELECT
reset => incremented_pc.OUTPUTSELECT
current_pc[0] => Add0.IN32
current_pc[1] => Add0.IN31
current_pc[2] => Add0.IN30
current_pc[3] => Add0.IN29
current_pc[4] => Add0.IN28
current_pc[5] => Add0.IN27
current_pc[6] => Add0.IN26
current_pc[7] => Add0.IN25
current_pc[8] => Add0.IN24
current_pc[9] => Add0.IN23
current_pc[10] => Add0.IN22
current_pc[11] => Add0.IN21
current_pc[12] => Add0.IN20
current_pc[13] => Add0.IN19
current_pc[14] => Add0.IN18
current_pc[15] => Add0.IN17
incremented_pc[0] <= incremented_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incremented_pc[1] <= incremented_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incremented_pc[2] <= incremented_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incremented_pc[3] <= incremented_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incremented_pc[4] <= incremented_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incremented_pc[5] <= incremented_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incremented_pc[6] <= incremented_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incremented_pc[7] <= incremented_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incremented_pc[8] <= incremented_pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incremented_pc[9] <= incremented_pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incremented_pc[10] <= incremented_pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incremented_pc[11] <= incremented_pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incremented_pc[12] <= incremented_pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incremented_pc[13] <= incremented_pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incremented_pc[14] <= incremented_pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incremented_pc[15] <= incremented_pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bananachine|cpu:cpu|datapath:dp|flopenr:pc_flopenr
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bananachine|cpu:cpu|datapath:dp|reg_file:reg_file
clk => RAM.we_a.CLK
clk => RAM.waddr_a[3].CLK
clk => RAM.waddr_a[2].CLK
clk => RAM.waddr_a[1].CLK
clk => RAM.waddr_a[0].CLK
clk => RAM.data_a[15].CLK
clk => RAM.data_a[14].CLK
clk => RAM.data_a[13].CLK
clk => RAM.data_a[12].CLK
clk => RAM.data_a[11].CLK
clk => RAM.data_a[10].CLK
clk => RAM.data_a[9].CLK
clk => RAM.data_a[8].CLK
clk => RAM.data_a[7].CLK
clk => RAM.data_a[6].CLK
clk => RAM.data_a[5].CLK
clk => RAM.data_a[4].CLK
clk => RAM.data_a[3].CLK
clk => RAM.data_a[2].CLK
clk => RAM.data_a[1].CLK
clk => RAM.data_a[0].CLK
clk => RAM.CLK0
reg_write => RAM.we_a.DATAIN
reg_write => RAM.WE
A_index[0] => WideOr0.IN0
A_index[0] => RAM.waddr_a[0].DATAIN
A_index[0] => RAM.WADDR
A_index[0] => RAM.RADDR
A_index[1] => WideOr0.IN1
A_index[1] => RAM.waddr_a[1].DATAIN
A_index[1] => RAM.WADDR1
A_index[1] => RAM.RADDR1
A_index[2] => WideOr0.IN2
A_index[2] => RAM.waddr_a[2].DATAIN
A_index[2] => RAM.WADDR2
A_index[2] => RAM.RADDR2
A_index[3] => WideOr0.IN3
A_index[3] => RAM.waddr_a[3].DATAIN
A_index[3] => RAM.WADDR3
A_index[3] => RAM.RADDR3
B_index[0] => WideOr1.IN0
B_index[0] => RAM.PORTBRADDR
B_index[1] => WideOr1.IN1
B_index[1] => RAM.PORTBRADDR1
B_index[2] => WideOr1.IN2
B_index[2] => RAM.PORTBRADDR2
B_index[3] => WideOr1.IN3
B_index[3] => RAM.PORTBRADDR3
write_data[0] => RAM.data_a[0].DATAIN
write_data[0] => RAM.DATAIN
write_data[1] => RAM.data_a[1].DATAIN
write_data[1] => RAM.DATAIN1
write_data[2] => RAM.data_a[2].DATAIN
write_data[2] => RAM.DATAIN2
write_data[3] => RAM.data_a[3].DATAIN
write_data[3] => RAM.DATAIN3
write_data[4] => RAM.data_a[4].DATAIN
write_data[4] => RAM.DATAIN4
write_data[5] => RAM.data_a[5].DATAIN
write_data[5] => RAM.DATAIN5
write_data[6] => RAM.data_a[6].DATAIN
write_data[6] => RAM.DATAIN6
write_data[7] => RAM.data_a[7].DATAIN
write_data[7] => RAM.DATAIN7
write_data[8] => RAM.data_a[8].DATAIN
write_data[8] => RAM.DATAIN8
write_data[9] => RAM.data_a[9].DATAIN
write_data[9] => RAM.DATAIN9
write_data[10] => RAM.data_a[10].DATAIN
write_data[10] => RAM.DATAIN10
write_data[11] => RAM.data_a[11].DATAIN
write_data[11] => RAM.DATAIN11
write_data[12] => RAM.data_a[12].DATAIN
write_data[12] => RAM.DATAIN12
write_data[13] => RAM.data_a[13].DATAIN
write_data[13] => RAM.DATAIN13
write_data[14] => RAM.data_a[14].DATAIN
write_data[14] => RAM.DATAIN14
write_data[15] => RAM.data_a[15].DATAIN
write_data[15] => RAM.DATAIN15
A_data[0] <= A_data.DB_MAX_OUTPUT_PORT_TYPE
A_data[1] <= A_data.DB_MAX_OUTPUT_PORT_TYPE
A_data[2] <= A_data.DB_MAX_OUTPUT_PORT_TYPE
A_data[3] <= A_data.DB_MAX_OUTPUT_PORT_TYPE
A_data[4] <= A_data.DB_MAX_OUTPUT_PORT_TYPE
A_data[5] <= A_data.DB_MAX_OUTPUT_PORT_TYPE
A_data[6] <= A_data.DB_MAX_OUTPUT_PORT_TYPE
A_data[7] <= A_data.DB_MAX_OUTPUT_PORT_TYPE
A_data[8] <= A_data.DB_MAX_OUTPUT_PORT_TYPE
A_data[9] <= A_data.DB_MAX_OUTPUT_PORT_TYPE
A_data[10] <= A_data.DB_MAX_OUTPUT_PORT_TYPE
A_data[11] <= A_data.DB_MAX_OUTPUT_PORT_TYPE
A_data[12] <= A_data.DB_MAX_OUTPUT_PORT_TYPE
A_data[13] <= A_data.DB_MAX_OUTPUT_PORT_TYPE
A_data[14] <= A_data.DB_MAX_OUTPUT_PORT_TYPE
A_data[15] <= A_data.DB_MAX_OUTPUT_PORT_TYPE
B_data[0] <= B_data.DB_MAX_OUTPUT_PORT_TYPE
B_data[1] <= B_data.DB_MAX_OUTPUT_PORT_TYPE
B_data[2] <= B_data.DB_MAX_OUTPUT_PORT_TYPE
B_data[3] <= B_data.DB_MAX_OUTPUT_PORT_TYPE
B_data[4] <= B_data.DB_MAX_OUTPUT_PORT_TYPE
B_data[5] <= B_data.DB_MAX_OUTPUT_PORT_TYPE
B_data[6] <= B_data.DB_MAX_OUTPUT_PORT_TYPE
B_data[7] <= B_data.DB_MAX_OUTPUT_PORT_TYPE
B_data[8] <= B_data.DB_MAX_OUTPUT_PORT_TYPE
B_data[9] <= B_data.DB_MAX_OUTPUT_PORT_TYPE
B_data[10] <= B_data.DB_MAX_OUTPUT_PORT_TYPE
B_data[11] <= B_data.DB_MAX_OUTPUT_PORT_TYPE
B_data[12] <= B_data.DB_MAX_OUTPUT_PORT_TYPE
B_data[13] <= B_data.DB_MAX_OUTPUT_PORT_TYPE
B_data[14] <= B_data.DB_MAX_OUTPUT_PORT_TYPE
B_data[15] <= B_data.DB_MAX_OUTPUT_PORT_TYPE


|bananachine|cpu:cpu|datapath:dp|flopr:reg_A_flopr
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
d[0] => q.DATAA
d[1] => q.DATAA
d[2] => q.DATAA
d[3] => q.DATAA
d[4] => q.DATAA
d[5] => q.DATAA
d[6] => q.DATAA
d[7] => q.DATAA
d[8] => q.DATAA
d[9] => q.DATAA
d[10] => q.DATAA
d[11] => q.DATAA
d[12] => q.DATAA
d[13] => q.DATAA
d[14] => q.DATAA
d[15] => q.DATAA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bananachine|cpu:cpu|datapath:dp|flopr:reg_B_flopr
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
d[0] => q.DATAA
d[1] => q.DATAA
d[2] => q.DATAA
d[3] => q.DATAA
d[4] => q.DATAA
d[5] => q.DATAA
d[6] => q.DATAA
d[7] => q.DATAA
d[8] => q.DATAA
d[9] => q.DATAA
d[10] => q.DATAA
d[11] => q.DATAA
d[12] => q.DATAA
d[13] => q.DATAA
d[14] => q.DATAA
d[15] => q.DATAA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bananachine|cpu:cpu|datapath:dp|mux2:alu_A_mux
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
input_1[0] => mux2_output.DATAA
input_1[1] => mux2_output.DATAA
input_1[2] => mux2_output.DATAA
input_1[3] => mux2_output.DATAA
input_1[4] => mux2_output.DATAA
input_1[5] => mux2_output.DATAA
input_1[6] => mux2_output.DATAA
input_1[7] => mux2_output.DATAA
input_1[8] => mux2_output.DATAA
input_1[9] => mux2_output.DATAA
input_1[10] => mux2_output.DATAA
input_1[11] => mux2_output.DATAA
input_1[12] => mux2_output.DATAA
input_1[13] => mux2_output.DATAA
input_1[14] => mux2_output.DATAA
input_1[15] => mux2_output.DATAA
input_2[0] => mux2_output.DATAB
input_2[1] => mux2_output.DATAB
input_2[2] => mux2_output.DATAB
input_2[3] => mux2_output.DATAB
input_2[4] => mux2_output.DATAB
input_2[5] => mux2_output.DATAB
input_2[6] => mux2_output.DATAB
input_2[7] => mux2_output.DATAB
input_2[8] => mux2_output.DATAB
input_2[9] => mux2_output.DATAB
input_2[10] => mux2_output.DATAB
input_2[11] => mux2_output.DATAB
input_2[12] => mux2_output.DATAB
input_2[13] => mux2_output.DATAB
input_2[14] => mux2_output.DATAB
input_2[15] => mux2_output.DATAB
mux2_output[0] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[1] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[2] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[3] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[4] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[5] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[6] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[7] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[8] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[9] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[10] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[11] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[12] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[13] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[14] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[15] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE


|bananachine|cpu:cpu|datapath:dp|mux2:alu_B_mux
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
selection => mux2_output.OUTPUTSELECT
input_1[0] => mux2_output.DATAA
input_1[1] => mux2_output.DATAA
input_1[2] => mux2_output.DATAA
input_1[3] => mux2_output.DATAA
input_1[4] => mux2_output.DATAA
input_1[5] => mux2_output.DATAA
input_1[6] => mux2_output.DATAA
input_1[7] => mux2_output.DATAA
input_1[8] => mux2_output.DATAA
input_1[9] => mux2_output.DATAA
input_1[10] => mux2_output.DATAA
input_1[11] => mux2_output.DATAA
input_1[12] => mux2_output.DATAA
input_1[13] => mux2_output.DATAA
input_1[14] => mux2_output.DATAA
input_1[15] => mux2_output.DATAA
input_2[0] => mux2_output.DATAB
input_2[1] => mux2_output.DATAB
input_2[2] => mux2_output.DATAB
input_2[3] => mux2_output.DATAB
input_2[4] => mux2_output.DATAB
input_2[5] => mux2_output.DATAB
input_2[6] => mux2_output.DATAB
input_2[7] => mux2_output.DATAB
input_2[8] => mux2_output.DATAB
input_2[9] => mux2_output.DATAB
input_2[10] => mux2_output.DATAB
input_2[11] => mux2_output.DATAB
input_2[12] => mux2_output.DATAB
input_2[13] => mux2_output.DATAB
input_2[14] => mux2_output.DATAB
input_2[15] => mux2_output.DATAB
mux2_output[0] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[1] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[2] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[3] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[4] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[5] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[6] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[7] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[8] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[9] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[10] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[11] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[12] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[13] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[14] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE
mux2_output[15] <= mux2_output.DB_MAX_OUTPUT_PORT_TYPE


|bananachine|cpu:cpu|datapath:dp|mux4:pc_src_mux
selection[0] => Mux0.IN1
selection[0] => Mux1.IN1
selection[0] => Mux2.IN1
selection[0] => Mux3.IN1
selection[0] => Mux4.IN1
selection[0] => Mux5.IN1
selection[0] => Mux6.IN1
selection[0] => Mux7.IN1
selection[0] => Mux8.IN1
selection[0] => Mux9.IN1
selection[0] => Mux10.IN1
selection[0] => Mux11.IN1
selection[0] => Mux12.IN1
selection[0] => Mux13.IN1
selection[0] => Mux14.IN1
selection[0] => Mux15.IN1
selection[1] => Mux0.IN0
selection[1] => Mux1.IN0
selection[1] => Mux2.IN0
selection[1] => Mux3.IN0
selection[1] => Mux4.IN0
selection[1] => Mux5.IN0
selection[1] => Mux6.IN0
selection[1] => Mux7.IN0
selection[1] => Mux8.IN0
selection[1] => Mux9.IN0
selection[1] => Mux10.IN0
selection[1] => Mux11.IN0
selection[1] => Mux12.IN0
selection[1] => Mux13.IN0
selection[1] => Mux14.IN0
selection[1] => Mux15.IN0
input_1[0] => Mux15.IN2
input_1[1] => Mux14.IN2
input_1[2] => Mux13.IN2
input_1[3] => Mux12.IN2
input_1[4] => Mux11.IN2
input_1[5] => Mux10.IN2
input_1[6] => Mux9.IN2
input_1[7] => Mux8.IN2
input_1[8] => Mux7.IN2
input_1[9] => Mux6.IN2
input_1[10] => Mux5.IN2
input_1[11] => Mux4.IN2
input_1[12] => Mux3.IN2
input_1[13] => Mux2.IN2
input_1[14] => Mux1.IN2
input_1[15] => Mux0.IN2
input_2[0] => Mux15.IN3
input_2[1] => Mux14.IN3
input_2[2] => Mux13.IN3
input_2[3] => Mux12.IN3
input_2[4] => Mux11.IN3
input_2[5] => Mux10.IN3
input_2[6] => Mux9.IN3
input_2[7] => Mux8.IN3
input_2[8] => Mux7.IN3
input_2[9] => Mux6.IN3
input_2[10] => Mux5.IN3
input_2[11] => Mux4.IN3
input_2[12] => Mux3.IN3
input_2[13] => Mux2.IN3
input_2[14] => Mux1.IN3
input_2[15] => Mux0.IN3
input_3[0] => Mux15.IN4
input_3[1] => Mux14.IN4
input_3[2] => Mux13.IN4
input_3[3] => Mux12.IN4
input_3[4] => Mux11.IN4
input_3[5] => Mux10.IN4
input_3[6] => Mux9.IN4
input_3[7] => Mux8.IN4
input_3[8] => Mux7.IN4
input_3[9] => Mux6.IN4
input_3[10] => Mux5.IN4
input_3[11] => Mux4.IN4
input_3[12] => Mux3.IN4
input_3[13] => Mux2.IN4
input_3[14] => Mux1.IN4
input_3[15] => Mux0.IN4
input_4[0] => Mux15.IN5
input_4[1] => Mux14.IN5
input_4[2] => Mux13.IN5
input_4[3] => Mux12.IN5
input_4[4] => Mux11.IN5
input_4[5] => Mux10.IN5
input_4[6] => Mux9.IN5
input_4[7] => Mux8.IN5
input_4[8] => Mux7.IN5
input_4[9] => Mux6.IN5
input_4[10] => Mux5.IN5
input_4[11] => Mux4.IN5
input_4[12] => Mux3.IN5
input_4[13] => Mux2.IN5
input_4[14] => Mux1.IN5
input_4[15] => Mux0.IN5
mux4_output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|bananachine|cpu:cpu|datapath:dp|mux4:reg_write_src_mux
selection[0] => Mux0.IN1
selection[0] => Mux1.IN1
selection[0] => Mux2.IN1
selection[0] => Mux3.IN1
selection[0] => Mux4.IN1
selection[0] => Mux5.IN1
selection[0] => Mux6.IN1
selection[0] => Mux7.IN1
selection[0] => Mux8.IN1
selection[0] => Mux9.IN1
selection[0] => Mux10.IN1
selection[0] => Mux11.IN1
selection[0] => Mux12.IN1
selection[0] => Mux13.IN1
selection[0] => Mux14.IN1
selection[0] => Mux15.IN1
selection[1] => Mux0.IN0
selection[1] => Mux1.IN0
selection[1] => Mux2.IN0
selection[1] => Mux3.IN0
selection[1] => Mux4.IN0
selection[1] => Mux5.IN0
selection[1] => Mux6.IN0
selection[1] => Mux7.IN0
selection[1] => Mux8.IN0
selection[1] => Mux9.IN0
selection[1] => Mux10.IN0
selection[1] => Mux11.IN0
selection[1] => Mux12.IN0
selection[1] => Mux13.IN0
selection[1] => Mux14.IN0
selection[1] => Mux15.IN0
input_1[0] => Mux15.IN2
input_1[1] => Mux14.IN2
input_1[2] => Mux13.IN2
input_1[3] => Mux12.IN2
input_1[4] => Mux11.IN2
input_1[5] => Mux10.IN2
input_1[6] => Mux9.IN2
input_1[7] => Mux8.IN2
input_1[8] => Mux7.IN2
input_1[9] => Mux6.IN2
input_1[10] => Mux5.IN2
input_1[11] => Mux4.IN2
input_1[12] => Mux3.IN2
input_1[13] => Mux2.IN2
input_1[14] => Mux1.IN2
input_1[15] => Mux0.IN2
input_2[0] => Mux15.IN3
input_2[1] => Mux14.IN3
input_2[2] => Mux13.IN3
input_2[3] => Mux12.IN3
input_2[4] => Mux11.IN3
input_2[5] => Mux10.IN3
input_2[6] => Mux9.IN3
input_2[7] => Mux8.IN3
input_2[8] => Mux7.IN3
input_2[9] => Mux6.IN3
input_2[10] => Mux5.IN3
input_2[11] => Mux4.IN3
input_2[12] => Mux3.IN3
input_2[13] => Mux2.IN3
input_2[14] => Mux1.IN3
input_2[15] => Mux0.IN3
input_3[0] => Mux15.IN4
input_3[1] => Mux14.IN4
input_3[2] => Mux13.IN4
input_3[3] => Mux12.IN4
input_3[4] => Mux11.IN4
input_3[5] => Mux10.IN4
input_3[6] => Mux9.IN4
input_3[7] => Mux8.IN4
input_3[8] => Mux7.IN4
input_3[9] => Mux6.IN4
input_3[10] => Mux5.IN4
input_3[11] => Mux4.IN4
input_3[12] => Mux3.IN4
input_3[13] => Mux2.IN4
input_3[14] => Mux1.IN4
input_3[15] => Mux0.IN4
input_4[0] => Mux15.IN5
input_4[1] => Mux14.IN5
input_4[2] => Mux13.IN5
input_4[3] => Mux12.IN5
input_4[4] => Mux11.IN5
input_4[5] => Mux10.IN5
input_4[6] => Mux9.IN5
input_4[7] => Mux8.IN5
input_4[8] => Mux7.IN5
input_4[9] => Mux6.IN5
input_4[10] => Mux5.IN5
input_4[11] => Mux4.IN5
input_4[12] => Mux3.IN5
input_4[13] => Mux2.IN5
input_4[14] => Mux1.IN5
input_4[15] => Mux0.IN5
mux4_output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux4_output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i
reset => c_flag.ACLR
reset => f_flag.ACLR
reset => l_flag.ACLR
reset => z_flag.ACLR
reset => alu_out[15]$latch.ACLR
reset => alu_out[14]$latch.ACLR
reset => alu_out[13]$latch.ACLR
reset => alu_out[12]$latch.ACLR
reset => alu_out[11]$latch.ACLR
reset => alu_out[10]$latch.ACLR
reset => alu_out[9]$latch.ACLR
reset => alu_out[8]$latch.ACLR
reset => alu_out[7]$latch.ACLR
reset => alu_out[6]$latch.ACLR
reset => alu_out[5]$latch.ACLR
reset => alu_out[4]$latch.ACLR
reset => alu_out[3]$latch.ACLR
reset => alu_out[2]$latch.ACLR
reset => alu_out[1]$latch.ACLR
reset => alu_out[0]$latch.ACLR
reset => n_flag.ACLR
a[0] => Add0.IN32
a[0] => Add2.IN32
a[0] => alu_out.IN0
a[0] => alu_out.IN0
a[0] => alu_out.IN0
a[0] => WideOr0.IN0
a[0] => LessThan1.IN16
a[0] => Equal1.IN15
a[0] => ShiftLeft0.IN16
a[0] => Add3.IN16
a[0] => Add5.IN32
a[1] => Add0.IN31
a[1] => Add2.IN31
a[1] => alu_out.IN0
a[1] => alu_out.IN0
a[1] => alu_out.IN0
a[1] => WideOr0.IN1
a[1] => LessThan1.IN15
a[1] => Equal1.IN14
a[1] => ShiftLeft0.IN15
a[1] => Add3.IN15
a[1] => Add5.IN31
a[2] => Add0.IN30
a[2] => Add2.IN30
a[2] => alu_out.IN0
a[2] => alu_out.IN0
a[2] => alu_out.IN0
a[2] => WideOr0.IN2
a[2] => LessThan1.IN14
a[2] => Equal1.IN13
a[2] => ShiftLeft0.IN14
a[2] => Add3.IN14
a[2] => Add5.IN30
a[3] => Add0.IN29
a[3] => Add2.IN29
a[3] => alu_out.IN0
a[3] => alu_out.IN0
a[3] => alu_out.IN0
a[3] => WideOr0.IN3
a[3] => LessThan1.IN13
a[3] => Equal1.IN12
a[3] => ShiftLeft0.IN13
a[3] => Add3.IN13
a[3] => Add5.IN29
a[4] => Add0.IN28
a[4] => Add2.IN28
a[4] => alu_out.IN0
a[4] => alu_out.IN0
a[4] => alu_out.IN0
a[4] => WideOr0.IN4
a[4] => LessThan1.IN12
a[4] => Equal1.IN11
a[4] => ShiftLeft0.IN12
a[4] => Add3.IN12
a[4] => Add5.IN28
a[5] => Add0.IN27
a[5] => Add2.IN27
a[5] => alu_out.IN0
a[5] => alu_out.IN0
a[5] => alu_out.IN0
a[5] => WideOr0.IN5
a[5] => LessThan1.IN11
a[5] => Equal1.IN10
a[5] => ShiftLeft0.IN11
a[5] => Add3.IN11
a[5] => Add5.IN27
a[6] => Add0.IN26
a[6] => Add2.IN26
a[6] => alu_out.IN0
a[6] => alu_out.IN0
a[6] => alu_out.IN0
a[6] => WideOr0.IN6
a[6] => LessThan1.IN10
a[6] => Equal1.IN9
a[6] => ShiftLeft0.IN10
a[6] => Add3.IN10
a[6] => Add5.IN26
a[7] => Add0.IN25
a[7] => Add2.IN25
a[7] => alu_out.IN0
a[7] => alu_out.IN0
a[7] => alu_out.IN0
a[7] => WideOr0.IN7
a[7] => LessThan1.IN9
a[7] => Equal1.IN8
a[7] => ShiftLeft0.IN9
a[7] => Add3.IN9
a[7] => Add5.IN25
a[8] => Add0.IN24
a[8] => Add2.IN24
a[8] => alu_out.IN0
a[8] => alu_out.IN0
a[8] => alu_out.IN0
a[8] => WideOr0.IN8
a[8] => LessThan1.IN8
a[8] => Equal1.IN7
a[8] => ShiftLeft0.IN8
a[8] => Add3.IN8
a[8] => Add5.IN24
a[9] => Add0.IN23
a[9] => Add2.IN23
a[9] => alu_out.IN0
a[9] => alu_out.IN0
a[9] => alu_out.IN0
a[9] => WideOr0.IN9
a[9] => LessThan1.IN7
a[9] => Equal1.IN6
a[9] => ShiftLeft0.IN7
a[9] => Add3.IN7
a[9] => Add5.IN23
a[10] => Add0.IN22
a[10] => Add2.IN22
a[10] => alu_out.IN0
a[10] => alu_out.IN0
a[10] => alu_out.IN0
a[10] => WideOr0.IN10
a[10] => LessThan1.IN6
a[10] => Equal1.IN5
a[10] => ShiftLeft0.IN6
a[10] => Add3.IN6
a[10] => Add5.IN22
a[11] => Add0.IN21
a[11] => Add2.IN21
a[11] => alu_out.IN0
a[11] => alu_out.IN0
a[11] => alu_out.IN0
a[11] => WideOr0.IN11
a[11] => LessThan1.IN5
a[11] => Equal1.IN4
a[11] => ShiftLeft0.IN5
a[11] => Add3.IN5
a[11] => Add5.IN21
a[12] => Add0.IN20
a[12] => Add2.IN20
a[12] => alu_out.IN0
a[12] => alu_out.IN0
a[12] => alu_out.IN0
a[12] => WideOr0.IN12
a[12] => LessThan1.IN4
a[12] => Equal1.IN3
a[12] => ShiftLeft0.IN4
a[12] => Add3.IN4
a[12] => Add5.IN20
a[13] => Add0.IN19
a[13] => Add2.IN19
a[13] => alu_out.IN0
a[13] => alu_out.IN0
a[13] => alu_out.IN0
a[13] => WideOr0.IN13
a[13] => LessThan1.IN3
a[13] => Equal1.IN2
a[13] => ShiftLeft0.IN3
a[13] => Add3.IN3
a[13] => Add5.IN19
a[14] => Add0.IN18
a[14] => Add2.IN18
a[14] => alu_out.IN0
a[14] => alu_out.IN0
a[14] => alu_out.IN0
a[14] => WideOr0.IN14
a[14] => LessThan1.IN2
a[14] => Equal1.IN1
a[14] => ShiftLeft0.IN2
a[14] => Add3.IN2
a[14] => Add5.IN18
a[15] => Add0.IN17
a[15] => Add2.IN17
a[15] => alu_out.IN0
a[15] => alu_out.IN0
a[15] => alu_out.IN0
a[15] => WideOr0.IN15
a[15] => always0.IN0
a[15] => LessThan1.IN1
a[15] => Equal1.IN0
a[15] => ShiftLeft0.IN1
a[15] => Add3.IN1
a[15] => Add5.IN17
a[15] => n_flag.DATAB
a[15] => always0.IN0
a[15] => always0.IN0
b[0] => alu_out.IN1
b[0] => alu_out.IN1
b[0] => alu_out.IN1
b[0] => WideOr1.IN0
b[0] => LessThan1.IN32
b[0] => Equal1.IN31
b[0] => ShiftLeft0.IN32
b[0] => Add3.IN32
b[0] => Selector3.IN17
b[0] => Selector13.IN19
b[0] => Add4.IN32
b[0] => Add0.IN16
b[0] => Add2.IN16
b[1] => alu_out.IN1
b[1] => alu_out.IN1
b[1] => alu_out.IN1
b[1] => WideOr1.IN1
b[1] => LessThan1.IN31
b[1] => Equal1.IN30
b[1] => ShiftLeft0.IN31
b[1] => Add3.IN31
b[1] => Selector20.IN17
b[1] => Selector12.IN19
b[1] => Add4.IN31
b[1] => Add0.IN15
b[1] => Add2.IN15
b[2] => alu_out.IN1
b[2] => alu_out.IN1
b[2] => alu_out.IN1
b[2] => WideOr1.IN2
b[2] => LessThan1.IN30
b[2] => Equal1.IN29
b[2] => ShiftLeft0.IN30
b[2] => Add3.IN30
b[2] => Selector19.IN17
b[2] => Selector11.IN19
b[2] => Add4.IN30
b[2] => Add0.IN14
b[2] => Add2.IN14
b[3] => alu_out.IN1
b[3] => alu_out.IN1
b[3] => alu_out.IN1
b[3] => WideOr1.IN3
b[3] => LessThan1.IN29
b[3] => Equal1.IN28
b[3] => ShiftLeft0.IN29
b[3] => Add3.IN29
b[3] => Selector18.IN17
b[3] => Selector10.IN19
b[3] => Add4.IN29
b[3] => Add0.IN13
b[3] => Add2.IN13
b[4] => alu_out.IN1
b[4] => alu_out.IN1
b[4] => alu_out.IN1
b[4] => WideOr1.IN4
b[4] => LessThan1.IN28
b[4] => Equal1.IN27
b[4] => ShiftLeft0.IN28
b[4] => Add3.IN28
b[4] => Selector17.IN17
b[4] => Selector9.IN19
b[4] => Add4.IN28
b[4] => Add0.IN12
b[4] => Add2.IN12
b[5] => alu_out.IN1
b[5] => alu_out.IN1
b[5] => alu_out.IN1
b[5] => WideOr1.IN5
b[5] => LessThan1.IN27
b[5] => Equal1.IN26
b[5] => ShiftLeft0.IN27
b[5] => Add3.IN27
b[5] => Selector16.IN17
b[5] => Selector8.IN19
b[5] => Add4.IN27
b[5] => Add0.IN11
b[5] => Add2.IN11
b[6] => alu_out.IN1
b[6] => alu_out.IN1
b[6] => alu_out.IN1
b[6] => WideOr1.IN6
b[6] => LessThan1.IN26
b[6] => Equal1.IN25
b[6] => ShiftLeft0.IN26
b[6] => Add3.IN26
b[6] => Selector15.IN17
b[6] => Selector7.IN19
b[6] => Add4.IN26
b[6] => Add0.IN10
b[6] => Add2.IN10
b[7] => alu_out.IN1
b[7] => alu_out.IN1
b[7] => alu_out.IN1
b[7] => WideOr1.IN7
b[7] => LessThan1.IN25
b[7] => Equal1.IN24
b[7] => ShiftLeft0.IN25
b[7] => Add3.IN25
b[7] => Selector14.IN17
b[7] => Selector6.IN19
b[7] => alu_out.OUTPUTSELECT
b[7] => alu_out.OUTPUTSELECT
b[7] => alu_out.OUTPUTSELECT
b[7] => alu_out.OUTPUTSELECT
b[7] => alu_out.OUTPUTSELECT
b[7] => alu_out.OUTPUTSELECT
b[7] => alu_out.OUTPUTSELECT
b[7] => alu_out.OUTPUTSELECT
b[7] => alu_out.OUTPUTSELECT
b[7] => alu_out.OUTPUTSELECT
b[7] => alu_out.OUTPUTSELECT
b[7] => alu_out.OUTPUTSELECT
b[7] => alu_out.OUTPUTSELECT
b[7] => alu_out.OUTPUTSELECT
b[7] => alu_out.OUTPUTSELECT
b[7] => alu_out.OUTPUTSELECT
b[7] => Add4.IN18
b[7] => Add0.IN2
b[7] => Add2.IN2
b[8] => alu_out.IN1
b[8] => alu_out.IN1
b[8] => alu_out.IN1
b[8] => WideOr1.IN8
b[8] => LessThan1.IN24
b[8] => Equal1.IN23
b[8] => ShiftLeft0.IN24
b[8] => Add3.IN24
b[8] => Selector13.IN18
b[8] => Add4.IN25
b[8] => Add0.IN9
b[8] => Add2.IN9
b[9] => alu_out.IN1
b[9] => alu_out.IN1
b[9] => alu_out.IN1
b[9] => WideOr1.IN9
b[9] => LessThan1.IN23
b[9] => Equal1.IN22
b[9] => ShiftLeft0.IN23
b[9] => Add3.IN23
b[9] => Selector12.IN18
b[9] => Add4.IN24
b[9] => Add0.IN8
b[9] => Add2.IN8
b[10] => alu_out.IN1
b[10] => alu_out.IN1
b[10] => alu_out.IN1
b[10] => WideOr1.IN10
b[10] => LessThan1.IN22
b[10] => Equal1.IN21
b[10] => ShiftLeft0.IN22
b[10] => Add3.IN22
b[10] => Selector11.IN18
b[10] => Add4.IN23
b[10] => Add0.IN7
b[10] => Add2.IN7
b[11] => alu_out.IN1
b[11] => alu_out.IN1
b[11] => alu_out.IN1
b[11] => WideOr1.IN11
b[11] => LessThan1.IN21
b[11] => Equal1.IN20
b[11] => ShiftLeft0.IN21
b[11] => Add3.IN21
b[11] => Selector10.IN18
b[11] => Add4.IN22
b[11] => Add0.IN6
b[11] => Add2.IN6
b[12] => alu_out.IN1
b[12] => alu_out.IN1
b[12] => alu_out.IN1
b[12] => WideOr1.IN12
b[12] => LessThan1.IN20
b[12] => Equal1.IN19
b[12] => ShiftLeft0.IN20
b[12] => Add3.IN20
b[12] => Selector9.IN18
b[12] => Add4.IN21
b[12] => Add0.IN5
b[12] => Add2.IN5
b[13] => alu_out.IN1
b[13] => alu_out.IN1
b[13] => alu_out.IN1
b[13] => WideOr1.IN13
b[13] => LessThan1.IN19
b[13] => Equal1.IN18
b[13] => ShiftLeft0.IN19
b[13] => Add3.IN19
b[13] => Selector8.IN18
b[13] => Add4.IN20
b[13] => Add0.IN4
b[13] => Add2.IN4
b[14] => alu_out.IN1
b[14] => alu_out.IN1
b[14] => alu_out.IN1
b[14] => WideOr1.IN14
b[14] => LessThan1.IN18
b[14] => Equal1.IN17
b[14] => ShiftLeft0.IN18
b[14] => Add3.IN18
b[14] => Selector7.IN18
b[14] => Add4.IN19
b[14] => Add0.IN3
b[14] => Add2.IN3
b[15] => alu_out.IN1
b[15] => alu_out.IN1
b[15] => alu_out.IN1
b[15] => WideOr1.IN15
b[15] => always0.IN1
b[15] => LessThan1.IN17
b[15] => Equal1.IN16
b[15] => ShiftLeft0.IN17
b[15] => Add3.IN17
b[15] => Selector6.IN18
b[15] => Selector2.IN9
b[15] => Selector1.IN10
b[15] => Add4.IN17
b[15] => Add0.IN1
b[15] => Add2.IN1
b[15] => always0.IN1
b[15] => always0.IN1
alu_cont[0] => Decoder0.IN5
alu_cont[0] => Equal0.IN5
alu_cont[1] => Decoder0.IN4
alu_cont[1] => Equal0.IN1
alu_cont[2] => Decoder0.IN3
alu_cont[2] => Equal0.IN0
alu_cont[3] => Decoder0.IN2
alu_cont[3] => Equal0.IN4
alu_cont[4] => Decoder0.IN1
alu_cont[4] => Equal0.IN3
alu_cont[5] => Decoder0.IN0
alu_cont[5] => Equal0.IN2
alu_out[0] <= alu_out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_out[8] <= alu_out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_out[9] <= alu_out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_out[10] <= alu_out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_out[11] <= alu_out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_out[12] <= alu_out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_out[13] <= alu_out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_out[14] <= alu_out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_out[15] <= alu_out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
psr_flags[0] <= c_flag.DB_MAX_OUTPUT_PORT_TYPE
psr_flags[1] <= <GND>
psr_flags[2] <= l_flag.DB_MAX_OUTPUT_PORT_TYPE
psr_flags[3] <= <GND>
psr_flags[4] <= <GND>
psr_flags[5] <= f_flag.DB_MAX_OUTPUT_PORT_TYPE
psr_flags[6] <= z_flag.DB_MAX_OUTPUT_PORT_TYPE
psr_flags[7] <= n_flag.DB_MAX_OUTPUT_PORT_TYPE
psr_flags[8] <= <GND>
psr_flags[9] <= <GND>
psr_flags[10] <= <GND>
psr_flags[11] <= <GND>
psr_flags[12] <= <GND>
psr_flags[13] <= <GND>
psr_flags[14] <= <GND>
psr_flags[15] <= <GND>


|bananachine|cpu:cpu|datapath:dp|instruction_reg:instruction_reg_i
clk => clk.IN5
reset => reset.IN5
instruction_en => instruction_en.IN5
input_instruction[0] => input_instruction[0].IN2
input_instruction[1] => input_instruction[1].IN2
input_instruction[2] => input_instruction[2].IN2
input_instruction[3] => input_instruction[3].IN2
input_instruction[4] => input_instruction[4].IN2
input_instruction[5] => input_instruction[5].IN2
input_instruction[6] => input_instruction[6].IN2
input_instruction[7] => input_instruction[7].IN2
input_instruction[8] => input_instruction[8].IN1
input_instruction[9] => input_instruction[9].IN1
input_instruction[10] => input_instruction[10].IN1
input_instruction[11] => input_instruction[11].IN1
input_instruction[12] => input_instruction[12].IN1
input_instruction[13] => input_instruction[13].IN1
input_instruction[14] => input_instruction[14].IN1
input_instruction[15] => input_instruction[15].IN1
op_code[0] <= flopenr:op_code_flopr.q
op_code[1] <= flopenr:op_code_flopr.q
op_code[2] <= flopenr:op_code_flopr.q
op_code[3] <= flopenr:op_code_flopr.q
ext_op_code[0] <= flopenr:ext_op_code_flopr.q
ext_op_code[1] <= flopenr:ext_op_code_flopr.q
ext_op_code[2] <= flopenr:ext_op_code_flopr.q
ext_op_code[3] <= flopenr:ext_op_code_flopr.q
immediate_value[0] <= flopenr:immediate_value_flopr.q
immediate_value[1] <= flopenr:immediate_value_flopr.q
immediate_value[2] <= flopenr:immediate_value_flopr.q
immediate_value[3] <= flopenr:immediate_value_flopr.q
immediate_value[4] <= flopenr:immediate_value_flopr.q
immediate_value[5] <= flopenr:immediate_value_flopr.q
immediate_value[6] <= flopenr:immediate_value_flopr.q
immediate_value[7] <= flopenr:immediate_value_flopr.q
immediate_value[8] <= flopenr:immediate_value_flopr.q
immediate_value[9] <= flopenr:immediate_value_flopr.q
immediate_value[10] <= flopenr:immediate_value_flopr.q
immediate_value[11] <= flopenr:immediate_value_flopr.q
immediate_value[12] <= flopenr:immediate_value_flopr.q
immediate_value[13] <= flopenr:immediate_value_flopr.q
immediate_value[14] <= flopenr:immediate_value_flopr.q
immediate_value[15] <= flopenr:immediate_value_flopr.q
A_index_out[0] <= flopenr:A_index_flopr.q
A_index_out[1] <= flopenr:A_index_flopr.q
A_index_out[2] <= flopenr:A_index_flopr.q
A_index_out[3] <= flopenr:A_index_flopr.q
B_index_out[0] <= flopenr:B_index_flopr.q
B_index_out[1] <= flopenr:B_index_flopr.q
B_index_out[2] <= flopenr:B_index_flopr.q
B_index_out[3] <= flopenr:B_index_flopr.q


|bananachine|cpu:cpu|datapath:dp|instruction_reg:instruction_reg_i|flopenr:op_code_flopr
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bananachine|cpu:cpu|datapath:dp|instruction_reg:instruction_reg_i|flopenr:ext_op_code_flopr
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bananachine|cpu:cpu|datapath:dp|instruction_reg:instruction_reg_i|flopenr:immediate_value_flopr
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bananachine|cpu:cpu|datapath:dp|instruction_reg:instruction_reg_i|flopenr:A_index_flopr
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bananachine|cpu:cpu|datapath:dp|instruction_reg:instruction_reg_i|flopenr:B_index_flopr
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
en => q.OUTPUTSELECT
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bananachine|mem:mem
we_b => we_b.IN1
clk => clk.IN1
reset => reset.IN1
reading_for_load => reading_for_load.IN1
left => q_b.OUTPUTSELECT
left => q_b.OUTPUTSELECT
right => q_b.DATAA
right => q_b.DATAA
start => q_b.OUTPUTSELECT
start => q_b.OUTPUTSELECT
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
addr_a[0] => addr_a[0].IN1
addr_a[1] => addr_a[1].IN1
addr_a[2] => addr_a[2].IN1
addr_a[3] => addr_a[3].IN1
addr_a[4] => addr_a[4].IN1
addr_a[5] => addr_a[5].IN1
addr_a[6] => addr_a[6].IN1
addr_a[7] => addr_a[7].IN1
addr_a[8] => addr_a[8].IN1
addr_a[9] => addr_a[9].IN1
addr_a[10] => addr_a[10].IN1
addr_a[11] => addr_a[11].IN1
addr_a[12] => addr_a[12].IN1
addr_a[13] => addr_a[13].IN1
addr_a[14] => addr_a[14].IN1
addr_a[15] => addr_a[15].IN1
addr_b[0] => addr_b[0].IN1
addr_b[1] => addr_b[1].IN1
addr_b[2] => addr_b[2].IN1
addr_b[3] => addr_b[3].IN1
addr_b[4] => addr_b[4].IN1
addr_b[5] => addr_b[5].IN1
addr_b[6] => addr_b[6].IN1
addr_b[7] => addr_b[7].IN1
addr_b[8] => addr_b[8].IN1
addr_b[9] => addr_b[9].IN1
addr_b[10] => addr_b[10].IN1
addr_b[11] => addr_b[11].IN1
addr_b[12] => addr_b[12].IN1
addr_b[13] => addr_b[13].IN1
addr_b[14] => addr_b[14].IN1
addr_b[15] => addr_b[15].IN1
q_a[0] <= basic_mem:mem.q_a
q_a[1] <= basic_mem:mem.q_a
q_a[2] <= basic_mem:mem.q_a
q_a[3] <= basic_mem:mem.q_a
q_a[4] <= basic_mem:mem.q_a
q_a[5] <= basic_mem:mem.q_a
q_a[6] <= basic_mem:mem.q_a
q_a[7] <= basic_mem:mem.q_a
q_a[8] <= basic_mem:mem.q_a
q_a[9] <= basic_mem:mem.q_a
q_a[10] <= basic_mem:mem.q_a
q_a[11] <= basic_mem:mem.q_a
q_a[12] <= basic_mem:mem.q_a
q_a[13] <= basic_mem:mem.q_a
q_a[14] <= basic_mem:mem.q_a
q_a[15] <= basic_mem:mem.q_a
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memdata[0] <= basic_mem:mem.q_b
memdata[1] <= basic_mem:mem.q_b
memdata[2] <= basic_mem:mem.q_b
memdata[3] <= basic_mem:mem.q_b
memdata[4] <= basic_mem:mem.q_b
memdata[5] <= basic_mem:mem.q_b
memdata[6] <= basic_mem:mem.q_b
memdata[7] <= basic_mem:mem.q_b
memdata[8] <= basic_mem:mem.q_b
memdata[9] <= basic_mem:mem.q_b
memdata[10] <= basic_mem:mem.q_b
memdata[11] <= basic_mem:mem.q_b
memdata[12] <= basic_mem:mem.q_b
memdata[13] <= basic_mem:mem.q_b
memdata[14] <= basic_mem:mem.q_b
memdata[15] <= basic_mem:mem.q_b


|bananachine|mem:mem|basic_mem:mem
we_b => ram.we_a.DATAIN
we_b => ram.WE
clk => q_a[0]~reg0.CLK
clk => q_a[1]~reg0.CLK
clk => q_a[2]~reg0.CLK
clk => q_a[3]~reg0.CLK
clk => q_a[4]~reg0.CLK
clk => q_a[5]~reg0.CLK
clk => q_a[6]~reg0.CLK
clk => q_a[7]~reg0.CLK
clk => q_a[8]~reg0.CLK
clk => q_a[9]~reg0.CLK
clk => q_a[10]~reg0.CLK
clk => q_a[11]~reg0.CLK
clk => q_a[12]~reg0.CLK
clk => q_a[13]~reg0.CLK
clk => q_a[14]~reg0.CLK
clk => q_a[15]~reg0.CLK
clk => ram.we_a.CLK
clk => ram.waddr_a[15].CLK
clk => ram.waddr_a[14].CLK
clk => ram.waddr_a[13].CLK
clk => ram.waddr_a[12].CLK
clk => ram.waddr_a[11].CLK
clk => ram.waddr_a[10].CLK
clk => ram.waddr_a[9].CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => q_b[0]~reg0.CLK
clk => q_b[1]~reg0.CLK
clk => q_b[2]~reg0.CLK
clk => q_b[3]~reg0.CLK
clk => q_b[4]~reg0.CLK
clk => q_b[5]~reg0.CLK
clk => q_b[6]~reg0.CLK
clk => q_b[7]~reg0.CLK
clk => q_b[8]~reg0.CLK
clk => q_b[9]~reg0.CLK
clk => q_b[10]~reg0.CLK
clk => q_b[11]~reg0.CLK
clk => q_b[12]~reg0.CLK
clk => q_b[13]~reg0.CLK
clk => q_b[14]~reg0.CLK
clk => q_b[15]~reg0.CLK
clk => ram.CLK0
reset => ~NO_FANOUT~
reading_for_load => ~NO_FANOUT~
left => ~NO_FANOUT~
right => ~NO_FANOUT~
start => ~NO_FANOUT~
data_b[0] => ram.data_a[0].DATAIN
data_b[0] => ram.DATAIN
data_b[1] => ram.data_a[1].DATAIN
data_b[1] => ram.DATAIN1
data_b[2] => ram.data_a[2].DATAIN
data_b[2] => ram.DATAIN2
data_b[3] => ram.data_a[3].DATAIN
data_b[3] => ram.DATAIN3
data_b[4] => ram.data_a[4].DATAIN
data_b[4] => ram.DATAIN4
data_b[5] => ram.data_a[5].DATAIN
data_b[5] => ram.DATAIN5
data_b[6] => ram.data_a[6].DATAIN
data_b[6] => ram.DATAIN6
data_b[7] => ram.data_a[7].DATAIN
data_b[7] => ram.DATAIN7
data_b[8] => ram.data_a[8].DATAIN
data_b[8] => ram.DATAIN8
data_b[9] => ram.data_a[9].DATAIN
data_b[9] => ram.DATAIN9
data_b[10] => ram.data_a[10].DATAIN
data_b[10] => ram.DATAIN10
data_b[11] => ram.data_a[11].DATAIN
data_b[11] => ram.DATAIN11
data_b[12] => ram.data_a[12].DATAIN
data_b[12] => ram.DATAIN12
data_b[13] => ram.data_a[13].DATAIN
data_b[13] => ram.DATAIN13
data_b[14] => ram.data_a[14].DATAIN
data_b[14] => ram.DATAIN14
data_b[15] => ram.data_a[15].DATAIN
data_b[15] => ram.DATAIN15
addr_a[0] => ram.RADDR
addr_a[1] => ram.RADDR1
addr_a[2] => ram.RADDR2
addr_a[3] => ram.RADDR3
addr_a[4] => ram.RADDR4
addr_a[5] => ram.RADDR5
addr_a[6] => ram.RADDR6
addr_a[7] => ram.RADDR7
addr_a[8] => ram.RADDR8
addr_a[9] => ram.RADDR9
addr_a[10] => ram.RADDR10
addr_a[11] => ram.RADDR11
addr_a[12] => ram.RADDR12
addr_a[13] => ram.RADDR13
addr_a[14] => ram.RADDR14
addr_a[15] => ram.RADDR15
addr_b[0] => ram.waddr_a[0].DATAIN
addr_b[0] => ram.WADDR
addr_b[0] => ram.PORTBRADDR
addr_b[1] => ram.waddr_a[1].DATAIN
addr_b[1] => ram.WADDR1
addr_b[1] => ram.PORTBRADDR1
addr_b[2] => ram.waddr_a[2].DATAIN
addr_b[2] => ram.WADDR2
addr_b[2] => ram.PORTBRADDR2
addr_b[3] => ram.waddr_a[3].DATAIN
addr_b[3] => ram.WADDR3
addr_b[3] => ram.PORTBRADDR3
addr_b[4] => ram.waddr_a[4].DATAIN
addr_b[4] => ram.WADDR4
addr_b[4] => ram.PORTBRADDR4
addr_b[5] => ram.waddr_a[5].DATAIN
addr_b[5] => ram.WADDR5
addr_b[5] => ram.PORTBRADDR5
addr_b[6] => ram.waddr_a[6].DATAIN
addr_b[6] => ram.WADDR6
addr_b[6] => ram.PORTBRADDR6
addr_b[7] => ram.waddr_a[7].DATAIN
addr_b[7] => ram.WADDR7
addr_b[7] => ram.PORTBRADDR7
addr_b[8] => ram.waddr_a[8].DATAIN
addr_b[8] => ram.WADDR8
addr_b[8] => ram.PORTBRADDR8
addr_b[9] => ram.waddr_a[9].DATAIN
addr_b[9] => ram.WADDR9
addr_b[9] => ram.PORTBRADDR9
addr_b[10] => ram.waddr_a[10].DATAIN
addr_b[10] => ram.WADDR10
addr_b[10] => ram.PORTBRADDR10
addr_b[11] => ram.waddr_a[11].DATAIN
addr_b[11] => ram.WADDR11
addr_b[11] => ram.PORTBRADDR11
addr_b[12] => ram.waddr_a[12].DATAIN
addr_b[12] => ram.WADDR12
addr_b[12] => ram.PORTBRADDR12
addr_b[13] => ram.waddr_a[13].DATAIN
addr_b[13] => ram.WADDR13
addr_b[13] => ram.PORTBRADDR13
addr_b[14] => ram.waddr_a[14].DATAIN
addr_b[14] => ram.WADDR14
addr_b[14] => ram.PORTBRADDR14
addr_b[15] => ram.waddr_a[15].DATAIN
addr_b[15] => ram.WADDR15
addr_b[15] => ram.PORTBRADDR15
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bananachine|vga:vga
clk_50MHz => clk_50MHz.IN1
clear => clear.IN1
data_from_mem_vga[0] => data_from_mem_vga[0].IN1
data_from_mem_vga[1] => data_from_mem_vga[1].IN1
data_from_mem_vga[2] => data_from_mem_vga[2].IN1
data_from_mem_vga[3] => data_from_mem_vga[3].IN1
data_from_mem_vga[4] => data_from_mem_vga[4].IN1
data_from_mem_vga[5] => data_from_mem_vga[5].IN1
data_from_mem_vga[6] => data_from_mem_vga[6].IN1
data_from_mem_vga[7] => data_from_mem_vga[7].IN1
data_from_mem_vga[8] => data_from_mem_vga[8].IN1
data_from_mem_vga[9] => data_from_mem_vga[9].IN1
data_from_mem_vga[10] => data_from_mem_vga[10].IN1
data_from_mem_vga[11] => data_from_mem_vga[11].IN1
data_from_mem_vga[12] => data_from_mem_vga[12].IN1
data_from_mem_vga[13] => data_from_mem_vga[13].IN1
data_from_mem_vga[14] => data_from_mem_vga[14].IN1
data_from_mem_vga[15] => data_from_mem_vga[15].IN1
vga_counter[0] => vga_counter[0].IN1
vga_counter[1] => vga_counter[1].IN1
vga_counter[2] => vga_counter[2].IN1
clk_25MHz <= bit_gen:bit_gen.clk_25MHz
h_sync <= bit_gen:bit_gen.vga_hsync
v_sync <= bit_gen:bit_gen.vga_vsync
sync_n <= <GND>
blank_n <= bit_gen:bit_gen.bright
red_out[0] <= bit_gen:bit_gen.vga_r
red_out[1] <= bit_gen:bit_gen.vga_r
red_out[2] <= bit_gen:bit_gen.vga_r
red_out[3] <= bit_gen:bit_gen.vga_r
red_out[4] <= bit_gen:bit_gen.vga_r
red_out[5] <= bit_gen:bit_gen.vga_r
red_out[6] <= bit_gen:bit_gen.vga_r
red_out[7] <= bit_gen:bit_gen.vga_r
green_out[0] <= bit_gen:bit_gen.vga_g
green_out[1] <= bit_gen:bit_gen.vga_g
green_out[2] <= bit_gen:bit_gen.vga_g
green_out[3] <= bit_gen:bit_gen.vga_g
green_out[4] <= bit_gen:bit_gen.vga_g
green_out[5] <= bit_gen:bit_gen.vga_g
green_out[6] <= bit_gen:bit_gen.vga_g
green_out[7] <= bit_gen:bit_gen.vga_g
blue_out[0] <= bit_gen:bit_gen.vga_b
blue_out[1] <= bit_gen:bit_gen.vga_b
blue_out[2] <= bit_gen:bit_gen.vga_b
blue_out[3] <= bit_gen:bit_gen.vga_b
blue_out[4] <= bit_gen:bit_gen.vga_b
blue_out[5] <= bit_gen:bit_gen.vga_b
blue_out[6] <= bit_gen:bit_gen.vga_b
blue_out[7] <= bit_gen:bit_gen.vga_b


|bananachine|vga:vga|bit_gen:bit_gen
clk_50m => clk_50m.IN1
btn_rst_n => btn_rst_n.IN4
data_from_mem_vga[0] => p2y.DATAB
data_from_mem_vga[0] => p2x.DATAB
data_from_mem_vga[0] => p1y.DATAB
data_from_mem_vga[0] => p1x.DATAB
data_from_mem_vga[0] => my.DATAB
data_from_mem_vga[0] => mx.DATAB
data_from_mem_vga[1] => p2y.DATAB
data_from_mem_vga[1] => p2x.DATAB
data_from_mem_vga[1] => p1y.DATAB
data_from_mem_vga[1] => p1x.DATAB
data_from_mem_vga[1] => my.DATAB
data_from_mem_vga[1] => mx.DATAB
data_from_mem_vga[2] => p2y.DATAB
data_from_mem_vga[2] => p2x.DATAB
data_from_mem_vga[2] => p1y.DATAB
data_from_mem_vga[2] => p1x.DATAB
data_from_mem_vga[2] => my.DATAB
data_from_mem_vga[2] => mx.DATAB
data_from_mem_vga[3] => p2y.DATAB
data_from_mem_vga[3] => p2x.DATAB
data_from_mem_vga[3] => p1y.DATAB
data_from_mem_vga[3] => p1x.DATAB
data_from_mem_vga[3] => my.DATAB
data_from_mem_vga[3] => mx.DATAB
data_from_mem_vga[4] => p2y.DATAB
data_from_mem_vga[4] => p2x.DATAB
data_from_mem_vga[4] => p1y.DATAB
data_from_mem_vga[4] => p1x.DATAB
data_from_mem_vga[4] => my.DATAB
data_from_mem_vga[4] => mx.DATAB
data_from_mem_vga[5] => p2y.DATAB
data_from_mem_vga[5] => p2x.DATAB
data_from_mem_vga[5] => p1y.DATAB
data_from_mem_vga[5] => p1x.DATAB
data_from_mem_vga[5] => my.DATAB
data_from_mem_vga[5] => mx.DATAB
data_from_mem_vga[6] => p2y.DATAB
data_from_mem_vga[6] => p2x.DATAB
data_from_mem_vga[6] => p1y.DATAB
data_from_mem_vga[6] => p1x.DATAB
data_from_mem_vga[6] => my.DATAB
data_from_mem_vga[6] => mx.DATAB
data_from_mem_vga[7] => p2y.DATAB
data_from_mem_vga[7] => p2x.DATAB
data_from_mem_vga[7] => p1y.DATAB
data_from_mem_vga[7] => p1x.DATAB
data_from_mem_vga[7] => my.DATAB
data_from_mem_vga[7] => mx.DATAB
data_from_mem_vga[8] => p2y.DATAB
data_from_mem_vga[8] => p2x.DATAB
data_from_mem_vga[8] => p1y.DATAB
data_from_mem_vga[8] => p1x.DATAB
data_from_mem_vga[8] => my.DATAB
data_from_mem_vga[8] => mx.DATAB
data_from_mem_vga[9] => p2y.DATAB
data_from_mem_vga[9] => p2x.DATAB
data_from_mem_vga[9] => p1y.DATAB
data_from_mem_vga[9] => p1x.DATAB
data_from_mem_vga[9] => my.DATAB
data_from_mem_vga[9] => mx.DATAB
data_from_mem_vga[10] => p2y.DATAB
data_from_mem_vga[10] => p2x.DATAB
data_from_mem_vga[10] => p1y.DATAB
data_from_mem_vga[10] => p1x.DATAB
data_from_mem_vga[10] => my.DATAB
data_from_mem_vga[10] => mx.DATAB
data_from_mem_vga[11] => p2y.DATAB
data_from_mem_vga[11] => p2x.DATAB
data_from_mem_vga[11] => p1y.DATAB
data_from_mem_vga[11] => p1x.DATAB
data_from_mem_vga[11] => my.DATAB
data_from_mem_vga[11] => mx.DATAB
data_from_mem_vga[12] => p2y.DATAB
data_from_mem_vga[12] => p2x.DATAB
data_from_mem_vga[12] => p1y.DATAB
data_from_mem_vga[12] => p1x.DATAB
data_from_mem_vga[12] => my.DATAB
data_from_mem_vga[12] => mx.DATAB
data_from_mem_vga[13] => p2y.DATAB
data_from_mem_vga[13] => p2x.DATAB
data_from_mem_vga[13] => p1y.DATAB
data_from_mem_vga[13] => p1x.DATAB
data_from_mem_vga[13] => my.DATAB
data_from_mem_vga[13] => mx.DATAB
data_from_mem_vga[14] => p2y.DATAB
data_from_mem_vga[14] => p2x.DATAB
data_from_mem_vga[14] => p1y.DATAB
data_from_mem_vga[14] => p1x.DATAB
data_from_mem_vga[14] => my.DATAB
data_from_mem_vga[14] => mx.DATAB
data_from_mem_vga[15] => p2y.DATAB
data_from_mem_vga[15] => p2x.DATAB
data_from_mem_vga[15] => p1y.DATAB
data_from_mem_vga[15] => p1x.DATAB
data_from_mem_vga[15] => my.DATAB
data_from_mem_vga[15] => mx.DATAB
vga_counter[0] => Decoder0.IN2
vga_counter[1] => Decoder0.IN1
vga_counter[2] => Decoder0.IN0
bright <= vga_control:control.bright
vga_hsync <= vga_hsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_vsync <= vga_vsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[0] <= vga_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= vga_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= vga_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= vga_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[4] <= vga_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[5] <= vga_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[6] <= vga_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[7] <= vga_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= vga_g[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= vga_g[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= vga_g[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] <= vga_g[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[4] <= vga_g[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[5] <= vga_g[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[6] <= vga_g[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[7] <= vga_g[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= vga_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= vga_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] <= vga_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] <= vga_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[4] <= vga_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[5] <= vga_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[6] <= vga_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[7] <= vga_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_25MHz <= clk_25MHz.DB_MAX_OUTPUT_PORT_TYPE


|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control
clk_50MHz => clk_25MHz~reg0.CLK
clk_50MHz => v_count[0]~reg0.CLK
clk_50MHz => v_count[1]~reg0.CLK
clk_50MHz => v_count[2]~reg0.CLK
clk_50MHz => v_count[3]~reg0.CLK
clk_50MHz => v_count[4]~reg0.CLK
clk_50MHz => v_count[5]~reg0.CLK
clk_50MHz => v_count[6]~reg0.CLK
clk_50MHz => v_count[7]~reg0.CLK
clk_50MHz => v_count[8]~reg0.CLK
clk_50MHz => v_count[9]~reg0.CLK
clk_50MHz => v_count[10]~reg0.CLK
clk_50MHz => v_count[11]~reg0.CLK
clk_50MHz => v_count[12]~reg0.CLK
clk_50MHz => v_count[13]~reg0.CLK
clk_50MHz => v_count[14]~reg0.CLK
clk_50MHz => v_count[15]~reg0.CLK
clk_50MHz => h_count[0]~reg0.CLK
clk_50MHz => h_count[1]~reg0.CLK
clk_50MHz => h_count[2]~reg0.CLK
clk_50MHz => h_count[3]~reg0.CLK
clk_50MHz => h_count[4]~reg0.CLK
clk_50MHz => h_count[5]~reg0.CLK
clk_50MHz => h_count[6]~reg0.CLK
clk_50MHz => h_count[7]~reg0.CLK
clk_50MHz => h_count[8]~reg0.CLK
clk_50MHz => h_count[9]~reg0.CLK
clk_50MHz => h_count[10]~reg0.CLK
clk_50MHz => h_count[11]~reg0.CLK
clk_50MHz => h_count[12]~reg0.CLK
clk_50MHz => h_count[13]~reg0.CLK
clk_50MHz => h_count[14]~reg0.CLK
clk_50MHz => h_count[15]~reg0.CLK
clear => clk_25MHz~reg0.ACLR
clear => v_count[0]~reg0.ACLR
clear => v_count[1]~reg0.ACLR
clear => v_count[2]~reg0.ACLR
clear => v_count[3]~reg0.ACLR
clear => v_count[4]~reg0.ACLR
clear => v_count[5]~reg0.ACLR
clear => v_count[6]~reg0.ACLR
clear => v_count[7]~reg0.ACLR
clear => v_count[8]~reg0.ACLR
clear => v_count[9]~reg0.ACLR
clear => v_count[10]~reg0.ACLR
clear => v_count[11]~reg0.ACLR
clear => v_count[12]~reg0.ACLR
clear => v_count[13]~reg0.ACLR
clear => v_count[14]~reg0.ACLR
clear => v_count[15]~reg0.ACLR
clear => h_count[0]~reg0.ACLR
clear => h_count[1]~reg0.ACLR
clear => h_count[2]~reg0.ACLR
clear => h_count[3]~reg0.ACLR
clear => h_count[4]~reg0.ACLR
clear => h_count[5]~reg0.ACLR
clear => h_count[6]~reg0.ACLR
clear => h_count[7]~reg0.ACLR
clear => h_count[8]~reg0.ACLR
clear => h_count[9]~reg0.ACLR
clear => h_count[10]~reg0.ACLR
clear => h_count[11]~reg0.ACLR
clear => h_count[12]~reg0.ACLR
clear => h_count[13]~reg0.ACLR
clear => h_count[14]~reg0.ACLR
clear => h_count[15]~reg0.ACLR
bright <= bright.DB_MAX_OUTPUT_PORT_TYPE
h_sync <= h_sync$latch.DB_MAX_OUTPUT_PORT_TYPE
v_sync <= v_sync$latch.DB_MAX_OUTPUT_PORT_TYPE
clk_25MHz <= clk_25MHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_count[0] <= h_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_count[1] <= h_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_count[2] <= h_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_count[3] <= h_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_count[4] <= h_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_count[5] <= h_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_count[6] <= h_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_count[7] <= h_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_count[8] <= h_count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_count[9] <= h_count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_count[10] <= h_count[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_count[11] <= h_count[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_count[12] <= h_count[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_count[13] <= h_count[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_count[14] <= h_count[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_count[15] <= h_count[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_count[0] <= v_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_count[1] <= v_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_count[2] <= v_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_count[3] <= v_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_count[4] <= v_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_count[5] <= v_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_count[6] <= v_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_count[7] <= v_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_count[8] <= v_count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_count[9] <= v_count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_count[10] <= v_count[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_count[11] <= v_count[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_count[12] <= v_count[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_count[13] <= v_count[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_count[14] <= v_count[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_count[15] <= v_count[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame <= frame$latch.DB_MAX_OUTPUT_PORT_TYPE
line <= line$latch.DB_MAX_OUTPUT_PORT_TYPE


|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f
clk => cnt_x[0].CLK
clk => cnt_x[1].CLK
clk => cnt_x[2].CLK
clk => cnt_x[3].CLK
clk => bmap_x[0].CLK
clk => bmap_x[1].CLK
clk => bmap_x[2].CLK
clk => bmap_x[3].CLK
clk => spr_rom_addr[0].CLK
clk => spr_rom_addr[1].CLK
clk => spr_rom_addr[2].CLK
clk => spr_rom_addr[3].CLK
clk => spr_rom_addr[4].CLK
clk => spr_rom_addr[5].CLK
clk => spr_rom_addr[6].CLK
clk => spr_rom_addr[7].CLK
clk => spry_r[0].CLK
clk => spry_r[1].CLK
clk => spry_r[2].CLK
clk => spry_r[3].CLK
clk => spry_r[4].CLK
clk => spry_r[5].CLK
clk => spry_r[6].CLK
clk => spry_r[7].CLK
clk => spry_r[8].CLK
clk => spry_r[9].CLK
clk => spry_r[10].CLK
clk => spry_r[11].CLK
clk => spry_r[12].CLK
clk => spry_r[13].CLK
clk => spry_r[14].CLK
clk => spry_r[15].CLK
clk => sprx_r[0].CLK
clk => sprx_r[1].CLK
clk => sprx_r[2].CLK
clk => sprx_r[3].CLK
clk => sprx_r[4].CLK
clk => sprx_r[5].CLK
clk => sprx_r[6].CLK
clk => sprx_r[7].CLK
clk => sprx_r[8].CLK
clk => sprx_r[9].CLK
clk => sprx_r[10].CLK
clk => sprx_r[11].CLK
clk => sprx_r[12].CLK
clk => sprx_r[13].CLK
clk => sprx_r[14].CLK
clk => sprx_r[15].CLK
clk => drawing~reg0.CLK
clk => pix[0]~reg0.CLK
clk => pix[1]~reg0.CLK
clk => pix[2]~reg0.CLK
clk => pix[3]~reg0.CLK
clk => state~7.DATAIN
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => spr_rom_addr.OUTPUTSELECT
rst => spr_rom_addr.OUTPUTSELECT
rst => spr_rom_addr.OUTPUTSELECT
rst => spr_rom_addr.OUTPUTSELECT
rst => spr_rom_addr.OUTPUTSELECT
rst => spr_rom_addr.OUTPUTSELECT
rst => spr_rom_addr.OUTPUTSELECT
rst => spr_rom_addr.OUTPUTSELECT
rst => bmap_x.OUTPUTSELECT
rst => bmap_x.OUTPUTSELECT
rst => bmap_x.OUTPUTSELECT
rst => bmap_x.OUTPUTSELECT
rst => cnt_x.OUTPUTSELECT
rst => cnt_x.OUTPUTSELECT
rst => cnt_x.OUTPUTSELECT
rst => cnt_x.OUTPUTSELECT
rst => pix.OUTPUTSELECT
rst => pix.OUTPUTSELECT
rst => pix.OUTPUTSELECT
rst => pix.OUTPUTSELECT
rst => drawing.OUTPUTSELECT
line => state.OUTPUTSELECT
line => state.OUTPUTSELECT
line => state.OUTPUTSELECT
line => state.OUTPUTSELECT
line => state.OUTPUTSELECT
line => state.OUTPUTSELECT
line => pix.OUTPUTSELECT
line => pix.OUTPUTSELECT
line => pix.OUTPUTSELECT
line => pix.OUTPUTSELECT
line => drawing.OUTPUTSELECT
line => spr_rom_addr.OUTPUTSELECT
line => spr_rom_addr.OUTPUTSELECT
line => spr_rom_addr.OUTPUTSELECT
line => spr_rom_addr.OUTPUTSELECT
line => spr_rom_addr.OUTPUTSELECT
line => spr_rom_addr.OUTPUTSELECT
line => spr_rom_addr.OUTPUTSELECT
line => spr_rom_addr.OUTPUTSELECT
line => bmap_x.OUTPUTSELECT
line => bmap_x.OUTPUTSELECT
line => bmap_x.OUTPUTSELECT
line => bmap_x.OUTPUTSELECT
line => cnt_x.OUTPUTSELECT
line => cnt_x.OUTPUTSELECT
line => cnt_x.OUTPUTSELECT
line => cnt_x.OUTPUTSELECT
line => spry_r[0].ENA
line => spry_r[1].ENA
line => spry_r[2].ENA
line => spry_r[3].ENA
line => spry_r[4].ENA
line => spry_r[5].ENA
line => spry_r[6].ENA
line => spry_r[7].ENA
line => spry_r[8].ENA
line => spry_r[9].ENA
line => spry_r[10].ENA
line => spry_r[11].ENA
line => spry_r[12].ENA
line => spry_r[13].ENA
line => spry_r[14].ENA
line => spry_r[15].ENA
line => sprx_r[0].ENA
line => sprx_r[1].ENA
line => sprx_r[2].ENA
line => sprx_r[3].ENA
line => sprx_r[4].ENA
line => sprx_r[5].ENA
line => sprx_r[6].ENA
line => sprx_r[7].ENA
line => sprx_r[8].ENA
line => sprx_r[9].ENA
line => sprx_r[10].ENA
line => sprx_r[11].ENA
line => sprx_r[12].ENA
line => sprx_r[13].ENA
line => sprx_r[14].ENA
line => sprx_r[15].ENA
sx[0] => LessThan2.IN63
sx[0] => Add2.IN64
sx[0] => Equal1.IN31
sx[1] => LessThan2.IN62
sx[1] => Add2.IN63
sx[1] => Equal1.IN6
sx[2] => LessThan2.IN61
sx[2] => Add2.IN62
sx[2] => Equal1.IN5
sx[3] => LessThan2.IN60
sx[3] => Add2.IN61
sx[3] => Equal1.IN4
sx[4] => LessThan2.IN59
sx[4] => Add2.IN60
sx[4] => Equal1.IN3
sx[5] => LessThan2.IN58
sx[5] => Add2.IN59
sx[5] => Equal1.IN2
sx[6] => LessThan2.IN57
sx[6] => Add2.IN58
sx[6] => Equal1.IN1
sx[7] => LessThan2.IN56
sx[7] => Add2.IN57
sx[7] => Equal1.IN30
sx[8] => LessThan2.IN55
sx[8] => Add2.IN56
sx[8] => Equal1.IN29
sx[9] => LessThan2.IN54
sx[9] => Add2.IN55
sx[9] => Equal1.IN0
sx[10] => LessThan2.IN53
sx[10] => Add2.IN54
sx[10] => Equal1.IN28
sx[11] => LessThan2.IN52
sx[11] => Add2.IN53
sx[11] => Equal1.IN27
sx[12] => LessThan2.IN51
sx[12] => Add2.IN52
sx[12] => Equal1.IN26
sx[13] => LessThan2.IN50
sx[13] => Add2.IN51
sx[13] => Equal1.IN25
sx[14] => LessThan2.IN49
sx[14] => Add2.IN50
sx[14] => Equal1.IN24
sx[15] => LessThan2.IN32
sx[15] => LessThan2.IN33
sx[15] => LessThan2.IN34
sx[15] => LessThan2.IN35
sx[15] => LessThan2.IN36
sx[15] => LessThan2.IN37
sx[15] => LessThan2.IN38
sx[15] => LessThan2.IN39
sx[15] => LessThan2.IN40
sx[15] => LessThan2.IN41
sx[15] => LessThan2.IN42
sx[15] => LessThan2.IN43
sx[15] => LessThan2.IN44
sx[15] => LessThan2.IN45
sx[15] => LessThan2.IN46
sx[15] => LessThan2.IN47
sx[15] => LessThan2.IN48
sx[15] => Add2.IN33
sx[15] => Add2.IN34
sx[15] => Add2.IN35
sx[15] => Add2.IN36
sx[15] => Add2.IN37
sx[15] => Add2.IN38
sx[15] => Add2.IN39
sx[15] => Add2.IN40
sx[15] => Add2.IN41
sx[15] => Add2.IN42
sx[15] => Add2.IN43
sx[15] => Add2.IN44
sx[15] => Add2.IN45
sx[15] => Add2.IN46
sx[15] => Add2.IN47
sx[15] => Add2.IN48
sx[15] => Add2.IN49
sx[15] => Equal1.IN7
sy[0] => Add0.IN32
sy[1] => Add0.IN31
sy[2] => Add0.IN30
sy[3] => Add0.IN29
sy[4] => Add0.IN28
sy[5] => Add0.IN27
sy[6] => Add0.IN26
sy[7] => Add0.IN25
sy[8] => Add0.IN24
sy[9] => Add0.IN23
sy[10] => Add0.IN22
sy[11] => Add0.IN21
sy[12] => Add0.IN20
sy[13] => Add0.IN19
sy[14] => Add0.IN18
sy[15] => Add0.IN17
sprx[0] => sprx_r.DATAB
sprx[1] => sprx_r.DATAB
sprx[2] => sprx_r.DATAB
sprx[3] => sprx_r.DATAB
sprx[4] => sprx_r.DATAB
sprx[5] => sprx_r.DATAB
sprx[6] => sprx_r.DATAB
sprx[7] => sprx_r.DATAB
sprx[8] => sprx_r.DATAB
sprx[9] => sprx_r.DATAB
sprx[10] => sprx_r.DATAB
sprx[11] => sprx_r.DATAB
sprx[12] => sprx_r.DATAB
sprx[13] => sprx_r.DATAB
sprx[14] => sprx_r.DATAB
sprx[15] => sprx_r.DATAB
spry[0] => spry_r.DATAB
spry[1] => spry_r.DATAB
spry[2] => spry_r.DATAB
spry[3] => spry_r.DATAB
spry[4] => spry_r.DATAB
spry[5] => spry_r.DATAB
spry[6] => spry_r.DATAB
spry[7] => spry_r.DATAB
spry[8] => spry_r.DATAB
spry[9] => spry_r.DATAB
spry[10] => spry_r.DATAB
spry[11] => spry_r.DATAB
spry[12] => spry_r.DATAB
spry[13] => spry_r.DATAB
spry[14] => spry_r.DATAB
spry[15] => spry_r.DATAB
pix[0] <= pix[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix[1] <= pix[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix[2] <= pix[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix[3] <= pix[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawing <= drawing~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f|rom_async:spr_rom
addr[0] => memory.RADDR
addr[1] => memory.RADDR1
addr[2] => memory.RADDR2
addr[3] => memory.RADDR3
addr[4] => memory.RADDR4
addr[5] => memory.RADDR5
addr[6] => memory.RADDR6
addr[7] => memory.RADDR7
data[0] <= memory.DATAOUT
data[1] <= memory.DATAOUT1
data[2] <= memory.DATAOUT2
data[3] <= memory.DATAOUT3


|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2
clk => cnt_x[0].CLK
clk => cnt_x[1].CLK
clk => cnt_x[2].CLK
clk => cnt_x[3].CLK
clk => bmap_x[0].CLK
clk => bmap_x[1].CLK
clk => bmap_x[2].CLK
clk => bmap_x[3].CLK
clk => spr_rom_addr[0].CLK
clk => spr_rom_addr[1].CLK
clk => spr_rom_addr[2].CLK
clk => spr_rom_addr[3].CLK
clk => spr_rom_addr[4].CLK
clk => spr_rom_addr[5].CLK
clk => spr_rom_addr[6].CLK
clk => spr_rom_addr[7].CLK
clk => spry_r[0].CLK
clk => spry_r[1].CLK
clk => spry_r[2].CLK
clk => spry_r[3].CLK
clk => spry_r[4].CLK
clk => spry_r[5].CLK
clk => spry_r[6].CLK
clk => spry_r[7].CLK
clk => spry_r[8].CLK
clk => spry_r[9].CLK
clk => spry_r[10].CLK
clk => spry_r[11].CLK
clk => spry_r[12].CLK
clk => spry_r[13].CLK
clk => spry_r[14].CLK
clk => spry_r[15].CLK
clk => sprx_r[0].CLK
clk => sprx_r[1].CLK
clk => sprx_r[2].CLK
clk => sprx_r[3].CLK
clk => sprx_r[4].CLK
clk => sprx_r[5].CLK
clk => sprx_r[6].CLK
clk => sprx_r[7].CLK
clk => sprx_r[8].CLK
clk => sprx_r[9].CLK
clk => sprx_r[10].CLK
clk => sprx_r[11].CLK
clk => sprx_r[12].CLK
clk => sprx_r[13].CLK
clk => sprx_r[14].CLK
clk => sprx_r[15].CLK
clk => drawing~reg0.CLK
clk => pix[0]~reg0.CLK
clk => pix[1]~reg0.CLK
clk => pix[2]~reg0.CLK
clk => pix[3]~reg0.CLK
clk => state~7.DATAIN
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => spr_rom_addr.OUTPUTSELECT
rst => spr_rom_addr.OUTPUTSELECT
rst => spr_rom_addr.OUTPUTSELECT
rst => spr_rom_addr.OUTPUTSELECT
rst => spr_rom_addr.OUTPUTSELECT
rst => spr_rom_addr.OUTPUTSELECT
rst => spr_rom_addr.OUTPUTSELECT
rst => spr_rom_addr.OUTPUTSELECT
rst => bmap_x.OUTPUTSELECT
rst => bmap_x.OUTPUTSELECT
rst => bmap_x.OUTPUTSELECT
rst => bmap_x.OUTPUTSELECT
rst => cnt_x.OUTPUTSELECT
rst => cnt_x.OUTPUTSELECT
rst => cnt_x.OUTPUTSELECT
rst => cnt_x.OUTPUTSELECT
rst => pix.OUTPUTSELECT
rst => pix.OUTPUTSELECT
rst => pix.OUTPUTSELECT
rst => pix.OUTPUTSELECT
rst => drawing.OUTPUTSELECT
line => state.OUTPUTSELECT
line => state.OUTPUTSELECT
line => state.OUTPUTSELECT
line => state.OUTPUTSELECT
line => state.OUTPUTSELECT
line => state.OUTPUTSELECT
line => pix.OUTPUTSELECT
line => pix.OUTPUTSELECT
line => pix.OUTPUTSELECT
line => pix.OUTPUTSELECT
line => drawing.OUTPUTSELECT
line => spr_rom_addr.OUTPUTSELECT
line => spr_rom_addr.OUTPUTSELECT
line => spr_rom_addr.OUTPUTSELECT
line => spr_rom_addr.OUTPUTSELECT
line => spr_rom_addr.OUTPUTSELECT
line => spr_rom_addr.OUTPUTSELECT
line => spr_rom_addr.OUTPUTSELECT
line => spr_rom_addr.OUTPUTSELECT
line => bmap_x.OUTPUTSELECT
line => bmap_x.OUTPUTSELECT
line => bmap_x.OUTPUTSELECT
line => bmap_x.OUTPUTSELECT
line => cnt_x.OUTPUTSELECT
line => cnt_x.OUTPUTSELECT
line => cnt_x.OUTPUTSELECT
line => cnt_x.OUTPUTSELECT
line => spry_r[0].ENA
line => spry_r[1].ENA
line => spry_r[2].ENA
line => spry_r[3].ENA
line => spry_r[4].ENA
line => spry_r[5].ENA
line => spry_r[6].ENA
line => spry_r[7].ENA
line => spry_r[8].ENA
line => spry_r[9].ENA
line => spry_r[10].ENA
line => spry_r[11].ENA
line => spry_r[12].ENA
line => spry_r[13].ENA
line => spry_r[14].ENA
line => spry_r[15].ENA
line => sprx_r[0].ENA
line => sprx_r[1].ENA
line => sprx_r[2].ENA
line => sprx_r[3].ENA
line => sprx_r[4].ENA
line => sprx_r[5].ENA
line => sprx_r[6].ENA
line => sprx_r[7].ENA
line => sprx_r[8].ENA
line => sprx_r[9].ENA
line => sprx_r[10].ENA
line => sprx_r[11].ENA
line => sprx_r[12].ENA
line => sprx_r[13].ENA
line => sprx_r[14].ENA
line => sprx_r[15].ENA
sx[0] => LessThan2.IN63
sx[0] => Add2.IN64
sx[0] => Equal1.IN31
sx[1] => LessThan2.IN62
sx[1] => Add2.IN63
sx[1] => Equal1.IN6
sx[2] => LessThan2.IN61
sx[2] => Add2.IN62
sx[2] => Equal1.IN5
sx[3] => LessThan2.IN60
sx[3] => Add2.IN61
sx[3] => Equal1.IN4
sx[4] => LessThan2.IN59
sx[4] => Add2.IN60
sx[4] => Equal1.IN3
sx[5] => LessThan2.IN58
sx[5] => Add2.IN59
sx[5] => Equal1.IN2
sx[6] => LessThan2.IN57
sx[6] => Add2.IN58
sx[6] => Equal1.IN1
sx[7] => LessThan2.IN56
sx[7] => Add2.IN57
sx[7] => Equal1.IN30
sx[8] => LessThan2.IN55
sx[8] => Add2.IN56
sx[8] => Equal1.IN29
sx[9] => LessThan2.IN54
sx[9] => Add2.IN55
sx[9] => Equal1.IN0
sx[10] => LessThan2.IN53
sx[10] => Add2.IN54
sx[10] => Equal1.IN28
sx[11] => LessThan2.IN52
sx[11] => Add2.IN53
sx[11] => Equal1.IN27
sx[12] => LessThan2.IN51
sx[12] => Add2.IN52
sx[12] => Equal1.IN26
sx[13] => LessThan2.IN50
sx[13] => Add2.IN51
sx[13] => Equal1.IN25
sx[14] => LessThan2.IN49
sx[14] => Add2.IN50
sx[14] => Equal1.IN24
sx[15] => LessThan2.IN32
sx[15] => LessThan2.IN33
sx[15] => LessThan2.IN34
sx[15] => LessThan2.IN35
sx[15] => LessThan2.IN36
sx[15] => LessThan2.IN37
sx[15] => LessThan2.IN38
sx[15] => LessThan2.IN39
sx[15] => LessThan2.IN40
sx[15] => LessThan2.IN41
sx[15] => LessThan2.IN42
sx[15] => LessThan2.IN43
sx[15] => LessThan2.IN44
sx[15] => LessThan2.IN45
sx[15] => LessThan2.IN46
sx[15] => LessThan2.IN47
sx[15] => LessThan2.IN48
sx[15] => Add2.IN33
sx[15] => Add2.IN34
sx[15] => Add2.IN35
sx[15] => Add2.IN36
sx[15] => Add2.IN37
sx[15] => Add2.IN38
sx[15] => Add2.IN39
sx[15] => Add2.IN40
sx[15] => Add2.IN41
sx[15] => Add2.IN42
sx[15] => Add2.IN43
sx[15] => Add2.IN44
sx[15] => Add2.IN45
sx[15] => Add2.IN46
sx[15] => Add2.IN47
sx[15] => Add2.IN48
sx[15] => Add2.IN49
sx[15] => Equal1.IN7
sy[0] => Add0.IN32
sy[1] => Add0.IN31
sy[2] => Add0.IN30
sy[3] => Add0.IN29
sy[4] => Add0.IN28
sy[5] => Add0.IN27
sy[6] => Add0.IN26
sy[7] => Add0.IN25
sy[8] => Add0.IN24
sy[9] => Add0.IN23
sy[10] => Add0.IN22
sy[11] => Add0.IN21
sy[12] => Add0.IN20
sy[13] => Add0.IN19
sy[14] => Add0.IN18
sy[15] => Add0.IN17
sprx[0] => sprx_r.DATAB
sprx[1] => sprx_r.DATAB
sprx[2] => sprx_r.DATAB
sprx[3] => sprx_r.DATAB
sprx[4] => sprx_r.DATAB
sprx[5] => sprx_r.DATAB
sprx[6] => sprx_r.DATAB
sprx[7] => sprx_r.DATAB
sprx[8] => sprx_r.DATAB
sprx[9] => sprx_r.DATAB
sprx[10] => sprx_r.DATAB
sprx[11] => sprx_r.DATAB
sprx[12] => sprx_r.DATAB
sprx[13] => sprx_r.DATAB
sprx[14] => sprx_r.DATAB
sprx[15] => sprx_r.DATAB
spry[0] => spry_r.DATAB
spry[1] => spry_r.DATAB
spry[2] => spry_r.DATAB
spry[3] => spry_r.DATAB
spry[4] => spry_r.DATAB
spry[5] => spry_r.DATAB
spry[6] => spry_r.DATAB
spry[7] => spry_r.DATAB
spry[8] => spry_r.DATAB
spry[9] => spry_r.DATAB
spry[10] => spry_r.DATAB
spry[11] => spry_r.DATAB
spry[12] => spry_r.DATAB
spry[13] => spry_r.DATAB
spry[14] => spry_r.DATAB
spry[15] => spry_r.DATAB
pix[0] <= pix[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix[1] <= pix[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix[2] <= pix[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix[3] <= pix[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawing <= drawing~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2|rom_async:spr_rom
addr[0] => memory.RADDR
addr[1] => memory.RADDR1
addr[2] => memory.RADDR2
addr[3] => memory.RADDR3
addr[4] => memory.RADDR4
addr[5] => memory.RADDR5
addr[6] => memory.RADDR6
addr[7] => memory.RADDR7
data[0] <= memory.DATAOUT
data[1] <= memory.DATAOUT1
data[2] <= memory.DATAOUT2
data[3] <= memory.DATAOUT3


|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3
clk => cnt_x[0].CLK
clk => cnt_x[1].CLK
clk => cnt_x[2].CLK
clk => cnt_x[3].CLK
clk => bmap_x[0].CLK
clk => bmap_x[1].CLK
clk => bmap_x[2].CLK
clk => bmap_x[3].CLK
clk => spr_rom_addr[0].CLK
clk => spr_rom_addr[1].CLK
clk => spr_rom_addr[2].CLK
clk => spr_rom_addr[3].CLK
clk => spr_rom_addr[4].CLK
clk => spr_rom_addr[5].CLK
clk => spr_rom_addr[6].CLK
clk => spr_rom_addr[7].CLK
clk => spry_r[0].CLK
clk => spry_r[1].CLK
clk => spry_r[2].CLK
clk => spry_r[3].CLK
clk => spry_r[4].CLK
clk => spry_r[5].CLK
clk => spry_r[6].CLK
clk => spry_r[7].CLK
clk => spry_r[8].CLK
clk => spry_r[9].CLK
clk => spry_r[10].CLK
clk => spry_r[11].CLK
clk => spry_r[12].CLK
clk => spry_r[13].CLK
clk => spry_r[14].CLK
clk => spry_r[15].CLK
clk => sprx_r[0].CLK
clk => sprx_r[1].CLK
clk => sprx_r[2].CLK
clk => sprx_r[3].CLK
clk => sprx_r[4].CLK
clk => sprx_r[5].CLK
clk => sprx_r[6].CLK
clk => sprx_r[7].CLK
clk => sprx_r[8].CLK
clk => sprx_r[9].CLK
clk => sprx_r[10].CLK
clk => sprx_r[11].CLK
clk => sprx_r[12].CLK
clk => sprx_r[13].CLK
clk => sprx_r[14].CLK
clk => sprx_r[15].CLK
clk => drawing~reg0.CLK
clk => pix[0]~reg0.CLK
clk => pix[1]~reg0.CLK
clk => pix[2]~reg0.CLK
clk => pix[3]~reg0.CLK
clk => state~7.DATAIN
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => spr_rom_addr.OUTPUTSELECT
rst => spr_rom_addr.OUTPUTSELECT
rst => spr_rom_addr.OUTPUTSELECT
rst => spr_rom_addr.OUTPUTSELECT
rst => spr_rom_addr.OUTPUTSELECT
rst => spr_rom_addr.OUTPUTSELECT
rst => spr_rom_addr.OUTPUTSELECT
rst => spr_rom_addr.OUTPUTSELECT
rst => bmap_x.OUTPUTSELECT
rst => bmap_x.OUTPUTSELECT
rst => bmap_x.OUTPUTSELECT
rst => bmap_x.OUTPUTSELECT
rst => cnt_x.OUTPUTSELECT
rst => cnt_x.OUTPUTSELECT
rst => cnt_x.OUTPUTSELECT
rst => cnt_x.OUTPUTSELECT
rst => pix.OUTPUTSELECT
rst => pix.OUTPUTSELECT
rst => pix.OUTPUTSELECT
rst => pix.OUTPUTSELECT
rst => drawing.OUTPUTSELECT
line => state.OUTPUTSELECT
line => state.OUTPUTSELECT
line => state.OUTPUTSELECT
line => state.OUTPUTSELECT
line => state.OUTPUTSELECT
line => state.OUTPUTSELECT
line => pix.OUTPUTSELECT
line => pix.OUTPUTSELECT
line => pix.OUTPUTSELECT
line => pix.OUTPUTSELECT
line => drawing.OUTPUTSELECT
line => spr_rom_addr.OUTPUTSELECT
line => spr_rom_addr.OUTPUTSELECT
line => spr_rom_addr.OUTPUTSELECT
line => spr_rom_addr.OUTPUTSELECT
line => spr_rom_addr.OUTPUTSELECT
line => spr_rom_addr.OUTPUTSELECT
line => spr_rom_addr.OUTPUTSELECT
line => spr_rom_addr.OUTPUTSELECT
line => bmap_x.OUTPUTSELECT
line => bmap_x.OUTPUTSELECT
line => bmap_x.OUTPUTSELECT
line => bmap_x.OUTPUTSELECT
line => cnt_x.OUTPUTSELECT
line => cnt_x.OUTPUTSELECT
line => cnt_x.OUTPUTSELECT
line => cnt_x.OUTPUTSELECT
line => spry_r[0].ENA
line => spry_r[1].ENA
line => spry_r[2].ENA
line => spry_r[3].ENA
line => spry_r[4].ENA
line => spry_r[5].ENA
line => spry_r[6].ENA
line => spry_r[7].ENA
line => spry_r[8].ENA
line => spry_r[9].ENA
line => spry_r[10].ENA
line => spry_r[11].ENA
line => spry_r[12].ENA
line => spry_r[13].ENA
line => spry_r[14].ENA
line => spry_r[15].ENA
line => sprx_r[0].ENA
line => sprx_r[1].ENA
line => sprx_r[2].ENA
line => sprx_r[3].ENA
line => sprx_r[4].ENA
line => sprx_r[5].ENA
line => sprx_r[6].ENA
line => sprx_r[7].ENA
line => sprx_r[8].ENA
line => sprx_r[9].ENA
line => sprx_r[10].ENA
line => sprx_r[11].ENA
line => sprx_r[12].ENA
line => sprx_r[13].ENA
line => sprx_r[14].ENA
line => sprx_r[15].ENA
sx[0] => LessThan2.IN63
sx[0] => Add2.IN64
sx[0] => Equal1.IN31
sx[1] => LessThan2.IN62
sx[1] => Add2.IN63
sx[1] => Equal1.IN6
sx[2] => LessThan2.IN61
sx[2] => Add2.IN62
sx[2] => Equal1.IN5
sx[3] => LessThan2.IN60
sx[3] => Add2.IN61
sx[3] => Equal1.IN4
sx[4] => LessThan2.IN59
sx[4] => Add2.IN60
sx[4] => Equal1.IN3
sx[5] => LessThan2.IN58
sx[5] => Add2.IN59
sx[5] => Equal1.IN2
sx[6] => LessThan2.IN57
sx[6] => Add2.IN58
sx[6] => Equal1.IN1
sx[7] => LessThan2.IN56
sx[7] => Add2.IN57
sx[7] => Equal1.IN30
sx[8] => LessThan2.IN55
sx[8] => Add2.IN56
sx[8] => Equal1.IN29
sx[9] => LessThan2.IN54
sx[9] => Add2.IN55
sx[9] => Equal1.IN0
sx[10] => LessThan2.IN53
sx[10] => Add2.IN54
sx[10] => Equal1.IN28
sx[11] => LessThan2.IN52
sx[11] => Add2.IN53
sx[11] => Equal1.IN27
sx[12] => LessThan2.IN51
sx[12] => Add2.IN52
sx[12] => Equal1.IN26
sx[13] => LessThan2.IN50
sx[13] => Add2.IN51
sx[13] => Equal1.IN25
sx[14] => LessThan2.IN49
sx[14] => Add2.IN50
sx[14] => Equal1.IN24
sx[15] => LessThan2.IN32
sx[15] => LessThan2.IN33
sx[15] => LessThan2.IN34
sx[15] => LessThan2.IN35
sx[15] => LessThan2.IN36
sx[15] => LessThan2.IN37
sx[15] => LessThan2.IN38
sx[15] => LessThan2.IN39
sx[15] => LessThan2.IN40
sx[15] => LessThan2.IN41
sx[15] => LessThan2.IN42
sx[15] => LessThan2.IN43
sx[15] => LessThan2.IN44
sx[15] => LessThan2.IN45
sx[15] => LessThan2.IN46
sx[15] => LessThan2.IN47
sx[15] => LessThan2.IN48
sx[15] => Add2.IN33
sx[15] => Add2.IN34
sx[15] => Add2.IN35
sx[15] => Add2.IN36
sx[15] => Add2.IN37
sx[15] => Add2.IN38
sx[15] => Add2.IN39
sx[15] => Add2.IN40
sx[15] => Add2.IN41
sx[15] => Add2.IN42
sx[15] => Add2.IN43
sx[15] => Add2.IN44
sx[15] => Add2.IN45
sx[15] => Add2.IN46
sx[15] => Add2.IN47
sx[15] => Add2.IN48
sx[15] => Add2.IN49
sx[15] => Equal1.IN7
sy[0] => Add0.IN32
sy[1] => Add0.IN31
sy[2] => Add0.IN30
sy[3] => Add0.IN29
sy[4] => Add0.IN28
sy[5] => Add0.IN27
sy[6] => Add0.IN26
sy[7] => Add0.IN25
sy[8] => Add0.IN24
sy[9] => Add0.IN23
sy[10] => Add0.IN22
sy[11] => Add0.IN21
sy[12] => Add0.IN20
sy[13] => Add0.IN19
sy[14] => Add0.IN18
sy[15] => Add0.IN17
sprx[0] => sprx_r.DATAB
sprx[1] => sprx_r.DATAB
sprx[2] => sprx_r.DATAB
sprx[3] => sprx_r.DATAB
sprx[4] => sprx_r.DATAB
sprx[5] => sprx_r.DATAB
sprx[6] => sprx_r.DATAB
sprx[7] => sprx_r.DATAB
sprx[8] => sprx_r.DATAB
sprx[9] => sprx_r.DATAB
sprx[10] => sprx_r.DATAB
sprx[11] => sprx_r.DATAB
sprx[12] => sprx_r.DATAB
sprx[13] => sprx_r.DATAB
sprx[14] => sprx_r.DATAB
sprx[15] => sprx_r.DATAB
spry[0] => spry_r.DATAB
spry[1] => spry_r.DATAB
spry[2] => spry_r.DATAB
spry[3] => spry_r.DATAB
spry[4] => spry_r.DATAB
spry[5] => spry_r.DATAB
spry[6] => spry_r.DATAB
spry[7] => spry_r.DATAB
spry[8] => spry_r.DATAB
spry[9] => spry_r.DATAB
spry[10] => spry_r.DATAB
spry[11] => spry_r.DATAB
spry[12] => spry_r.DATAB
spry[13] => spry_r.DATAB
spry[14] => spry_r.DATAB
spry[15] => spry_r.DATAB
pix[0] <= pix[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix[1] <= pix[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix[2] <= pix[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix[3] <= pix[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawing <= drawing~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3|rom_async:spr_rom
addr[0] => memory.RADDR
addr[1] => memory.RADDR1
addr[2] => memory.RADDR2
addr[3] => memory.RADDR3
addr[4] => memory.RADDR4
addr[5] => memory.RADDR5
addr[6] => memory.RADDR6
addr[7] => memory.RADDR7
data[0] <= memory.DATAOUT
data[1] <= memory.DATAOUT1
data[2] <= memory.DATAOUT2
data[3] <= memory.DATAOUT3


|bananachine|vga:vga|bit_gen:bit_gen|clut_mem:clut_mem
we => ram.we_a.DATAIN
we => ram.WE
clk_read => data_out[0]~reg0.CLK
clk_read => data_out[1]~reg0.CLK
clk_read => data_out[2]~reg0.CLK
clk_read => data_out[3]~reg0.CLK
clk_read => data_out[4]~reg0.CLK
clk_read => data_out[5]~reg0.CLK
clk_read => data_out[6]~reg0.CLK
clk_read => data_out[7]~reg0.CLK
clk_read => data_out[8]~reg0.CLK
clk_read => data_out[9]~reg0.CLK
clk_read => data_out[10]~reg0.CLK
clk_read => data_out[11]~reg0.CLK
clk_write => ram.we_a.CLK
clk_write => ram.waddr_a[3].CLK
clk_write => ram.waddr_a[2].CLK
clk_write => ram.waddr_a[1].CLK
clk_write => ram.waddr_a[0].CLK
clk_write => ram.data_a[11].CLK
clk_write => ram.data_a[10].CLK
clk_write => ram.data_a[9].CLK
clk_write => ram.data_a[8].CLK
clk_write => ram.data_a[7].CLK
clk_write => ram.data_a[6].CLK
clk_write => ram.data_a[5].CLK
clk_write => ram.data_a[4].CLK
clk_write => ram.data_a[3].CLK
clk_write => ram.data_a[2].CLK
clk_write => ram.data_a[1].CLK
clk_write => ram.data_a[0].CLK
clk_write => ram.CLK0
data_in[0] => ram.data_a[0].DATAIN
data_in[0] => ram.DATAIN
data_in[1] => ram.data_a[1].DATAIN
data_in[1] => ram.DATAIN1
data_in[2] => ram.data_a[2].DATAIN
data_in[2] => ram.DATAIN2
data_in[3] => ram.data_a[3].DATAIN
data_in[3] => ram.DATAIN3
data_in[4] => ram.data_a[4].DATAIN
data_in[4] => ram.DATAIN4
data_in[5] => ram.data_a[5].DATAIN
data_in[5] => ram.DATAIN5
data_in[6] => ram.data_a[6].DATAIN
data_in[6] => ram.DATAIN6
data_in[7] => ram.data_a[7].DATAIN
data_in[7] => ram.DATAIN7
data_in[8] => ram.data_a[8].DATAIN
data_in[8] => ram.DATAIN8
data_in[9] => ram.data_a[9].DATAIN
data_in[9] => ram.DATAIN9
data_in[10] => ram.data_a[10].DATAIN
data_in[10] => ram.DATAIN10
data_in[11] => ram.data_a[11].DATAIN
data_in[11] => ram.DATAIN11
addr_read[0] => ram.RADDR
addr_read[1] => ram.RADDR1
addr_read[2] => ram.RADDR2
addr_read[3] => ram.RADDR3
addr_write[0] => ram.waddr_a[0].DATAIN
addr_write[0] => ram.WADDR
addr_write[1] => ram.waddr_a[1].DATAIN
addr_write[1] => ram.WADDR1
addr_write[2] => ram.waddr_a[2].DATAIN
addr_write[2] => ram.WADDR2
addr_write[3] => ram.waddr_a[3].DATAIN
addr_write[3] => ram.WADDR3
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


