// Seed: 3071270975
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3
  );
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_1;
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1
);
  always @(-1'b0 or posedge "") id_1 = id_0;
  logic [1 : 1] id_3;
  logic id_4;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
