`timescale 1ns/1ns
module testbench;

reg [2:0] d_in;
wire [7:0] y_out;

decoder3to8 my_UUT(
  .d(d_in)
  , .y(y_out)
);

initial
begin
  d_in = 3'b000;
  
  #10;
  d_in = 3'b001;
  
  #10;
  d_in = 3'b010;
  
  #10;
  d_in = 3'b011;
  
  #10;
  d_in = 3'b100;
  
  #10;
  d_in = 3'b101;
  
  #10;
  d_in = 3'b110;
  
  #10;
  d_in = 3'b111;
  
  #10;
end

endmodule