
Twis_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ac0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08004c48  08004c48  00005c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004c80  08004c80  00006010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004c80  08004c80  00006010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004c80  08004c80  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004c80  08004c80  00005c80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004c84  08004c84  00005c84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08004c88  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006010  2**0
                  CONTENTS
 10 .bss          00000108  20000010  20000010  00006010  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000118  20000118  00006010  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fb2f  00000000  00000000  00006040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000023c8  00000000  00000000  00015b6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d38  00000000  00000000  00017f38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a52  00000000  00000000  00018c70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001af2c  00000000  00000000  000196c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010ed9  00000000  00000000  000345ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a10f2  00000000  00000000  000454c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000e65b9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000036c0  00000000  00000000  000e65fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  000e9cbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004c30 	.word	0x08004c30

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08004c30 	.word	0x08004c30

080001c8 <Comm_StartRxIT>:
static uint8_t  s_frame[COMM_FRAME_LEN];
static uint8_t  s_idx = 0;
static uint32_t s_last_rx_ms = 0;

static void Comm_StartRxIT(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  (void)HAL_UART_Receive_IT(&huart1, &s_rx_byte, 1);
 80001cc:	2201      	movs	r2, #1
 80001ce:	4903      	ldr	r1, [pc, #12]	@ (80001dc <Comm_StartRxIT+0x14>)
 80001d0:	4803      	ldr	r0, [pc, #12]	@ (80001e0 <Comm_StartRxIT+0x18>)
 80001d2:	f003 fbb7 	bl	8003944 <HAL_UART_Receive_IT>
}
 80001d6:	bf00      	nop
 80001d8:	bd80      	pop	{r7, pc}
 80001da:	bf00      	nop
 80001dc:	2000002c 	.word	0x2000002c
 80001e0:	20000088 	.word	0x20000088

080001e4 <Comm_OnValidCmd>:

static void Comm_OnValidCmd(uint8_t cmd)
{
 80001e4:	b580      	push	{r7, lr}
 80001e6:	b082      	sub	sp, #8
 80001e8:	af00      	add	r7, sp, #0
 80001ea:	4603      	mov	r3, r0
 80001ec:	71fb      	strb	r3, [r7, #7]
  // 1=W,2=A,3=S,4=D,5=STOP
  if (cmd >= 1 && cmd <= 4) {
 80001ee:	79fb      	ldrb	r3, [r7, #7]
 80001f0:	2b00      	cmp	r3, #0
 80001f2:	d006      	beq.n	8000202 <Comm_OnValidCmd+0x1e>
 80001f4:	79fb      	ldrb	r3, [r7, #7]
 80001f6:	2b04      	cmp	r3, #4
 80001f8:	d803      	bhi.n	8000202 <Comm_OnValidCmd+0x1e>
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3); // LED1 PB3 (D13)
 80001fa:	2108      	movs	r1, #8
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <Comm_OnValidCmd+0x28>)
 80001fe:	f000 ff67 	bl	80010d0 <HAL_GPIO_TogglePin>
  }
}
 8000202:	bf00      	nop
 8000204:	3708      	adds	r7, #8
 8000206:	46bd      	mov	sp, r7
 8000208:	bd80      	pop	{r7, pc}
 800020a:	bf00      	nop
 800020c:	48000400 	.word	0x48000400

08000210 <Comm_Init>:

void Comm_Init(void)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	af00      	add	r7, sp, #0
  s_idx = 0;
 8000214:	4b05      	ldr	r3, [pc, #20]	@ (800022c <Comm_Init+0x1c>)
 8000216:	2200      	movs	r2, #0
 8000218:	701a      	strb	r2, [r3, #0]
  s_last_rx_ms = HAL_GetTick();
 800021a:	f000 fc35 	bl	8000a88 <HAL_GetTick>
 800021e:	4603      	mov	r3, r0
 8000220:	4a03      	ldr	r2, [pc, #12]	@ (8000230 <Comm_Init+0x20>)
 8000222:	6013      	str	r3, [r2, #0]
  Comm_StartRxIT();
 8000224:	f7ff ffd0 	bl	80001c8 <Comm_StartRxIT>
}
 8000228:	bf00      	nop
 800022a:	bd80      	pop	{r7, pc}
 800022c:	20000034 	.word	0x20000034
 8000230:	20000038 	.word	0x20000038

08000234 <Comm_Task>:

void Comm_Task(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	af00      	add	r7, sp, #0
  // zatial nič nerobíme, len držíme miesto na timeout (neskôr STOP)
  if ((HAL_GetTick() - s_last_rx_ms) > COMM_TIMEOUT_MS) {
 8000238:	f000 fc26 	bl	8000a88 <HAL_GetTick>
 800023c:	4602      	mov	r2, r0
 800023e:	4b06      	ldr	r3, [pc, #24]	@ (8000258 <Comm_Task+0x24>)
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	1ad3      	subs	r3, r2, r3
 8000244:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000248:	d904      	bls.n	8000254 <Comm_Task+0x20>
    s_last_rx_ms = HAL_GetTick();
 800024a:	f000 fc1d 	bl	8000a88 <HAL_GetTick>
 800024e:	4603      	mov	r3, r0
 8000250:	4a01      	ldr	r2, [pc, #4]	@ (8000258 <Comm_Task+0x24>)
 8000252:	6013      	str	r3, [r2, #0]
  }
}
 8000254:	bf00      	nop
 8000256:	bd80      	pop	{r7, pc}
 8000258:	20000038 	.word	0x20000038

0800025c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b084      	sub	sp, #16
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART1) return;
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	4a27      	ldr	r2, [pc, #156]	@ (8000308 <HAL_UART_RxCpltCallback+0xac>)
 800026a:	4293      	cmp	r3, r2
 800026c:	d148      	bne.n	8000300 <HAL_UART_RxCpltCallback+0xa4>

  uint8_t b = s_rx_byte;
 800026e:	4b27      	ldr	r3, [pc, #156]	@ (800030c <HAL_UART_RxCpltCallback+0xb0>)
 8000270:	781b      	ldrb	r3, [r3, #0]
 8000272:	73fb      	strb	r3, [r7, #15]

  // Frame: AA CMD VAL CHK (CHK = CMD XOR VAL)
  if (s_idx == 0) {
 8000274:	4b26      	ldr	r3, [pc, #152]	@ (8000310 <HAL_UART_RxCpltCallback+0xb4>)
 8000276:	781b      	ldrb	r3, [r3, #0]
 8000278:	2b00      	cmp	r3, #0
 800027a:	d10d      	bne.n	8000298 <HAL_UART_RxCpltCallback+0x3c>
    if (b == COMM_START_BYTE) {
 800027c:	7bfb      	ldrb	r3, [r7, #15]
 800027e:	2baa      	cmp	r3, #170	@ 0xaa
 8000280:	d13b      	bne.n	80002fa <HAL_UART_RxCpltCallback+0x9e>
      s_frame[s_idx++] = b;
 8000282:	4b23      	ldr	r3, [pc, #140]	@ (8000310 <HAL_UART_RxCpltCallback+0xb4>)
 8000284:	781b      	ldrb	r3, [r3, #0]
 8000286:	1c5a      	adds	r2, r3, #1
 8000288:	b2d1      	uxtb	r1, r2
 800028a:	4a21      	ldr	r2, [pc, #132]	@ (8000310 <HAL_UART_RxCpltCallback+0xb4>)
 800028c:	7011      	strb	r1, [r2, #0]
 800028e:	4619      	mov	r1, r3
 8000290:	4a20      	ldr	r2, [pc, #128]	@ (8000314 <HAL_UART_RxCpltCallback+0xb8>)
 8000292:	7bfb      	ldrb	r3, [r7, #15]
 8000294:	5453      	strb	r3, [r2, r1]
 8000296:	e030      	b.n	80002fa <HAL_UART_RxCpltCallback+0x9e>
    }
  } else {
    s_frame[s_idx++] = b;
 8000298:	4b1d      	ldr	r3, [pc, #116]	@ (8000310 <HAL_UART_RxCpltCallback+0xb4>)
 800029a:	781b      	ldrb	r3, [r3, #0]
 800029c:	1c5a      	adds	r2, r3, #1
 800029e:	b2d1      	uxtb	r1, r2
 80002a0:	4a1b      	ldr	r2, [pc, #108]	@ (8000310 <HAL_UART_RxCpltCallback+0xb4>)
 80002a2:	7011      	strb	r1, [r2, #0]
 80002a4:	4619      	mov	r1, r3
 80002a6:	4a1b      	ldr	r2, [pc, #108]	@ (8000314 <HAL_UART_RxCpltCallback+0xb8>)
 80002a8:	7bfb      	ldrb	r3, [r7, #15]
 80002aa:	5453      	strb	r3, [r2, r1]

    if (s_idx >= COMM_FRAME_LEN) {
 80002ac:	4b18      	ldr	r3, [pc, #96]	@ (8000310 <HAL_UART_RxCpltCallback+0xb4>)
 80002ae:	781b      	ldrb	r3, [r3, #0]
 80002b0:	2b03      	cmp	r3, #3
 80002b2:	d922      	bls.n	80002fa <HAL_UART_RxCpltCallback+0x9e>
      uint8_t cmd  = s_frame[1];
 80002b4:	4b17      	ldr	r3, [pc, #92]	@ (8000314 <HAL_UART_RxCpltCallback+0xb8>)
 80002b6:	785b      	ldrb	r3, [r3, #1]
 80002b8:	73bb      	strb	r3, [r7, #14]
      uint8_t val  = s_frame[2];
 80002ba:	4b16      	ldr	r3, [pc, #88]	@ (8000314 <HAL_UART_RxCpltCallback+0xb8>)
 80002bc:	789b      	ldrb	r3, [r3, #2]
 80002be:	737b      	strb	r3, [r7, #13]
      uint8_t chk  = s_frame[3];
 80002c0:	4b14      	ldr	r3, [pc, #80]	@ (8000314 <HAL_UART_RxCpltCallback+0xb8>)
 80002c2:	78db      	ldrb	r3, [r3, #3]
 80002c4:	733b      	strb	r3, [r7, #12]
      uint8_t calc = (uint8_t)(cmd ^ val);
 80002c6:	7bba      	ldrb	r2, [r7, #14]
 80002c8:	7b7b      	ldrb	r3, [r7, #13]
 80002ca:	4053      	eors	r3, r2
 80002cc:	72fb      	strb	r3, [r7, #11]

      s_idx = 0;
 80002ce:	4b10      	ldr	r3, [pc, #64]	@ (8000310 <HAL_UART_RxCpltCallback+0xb4>)
 80002d0:	2200      	movs	r2, #0
 80002d2:	701a      	strb	r2, [r3, #0]

      if (chk == calc && cmd >= 1 && cmd <= 5) {
 80002d4:	7b3a      	ldrb	r2, [r7, #12]
 80002d6:	7afb      	ldrb	r3, [r7, #11]
 80002d8:	429a      	cmp	r2, r3
 80002da:	d10e      	bne.n	80002fa <HAL_UART_RxCpltCallback+0x9e>
 80002dc:	7bbb      	ldrb	r3, [r7, #14]
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d00b      	beq.n	80002fa <HAL_UART_RxCpltCallback+0x9e>
 80002e2:	7bbb      	ldrb	r3, [r7, #14]
 80002e4:	2b05      	cmp	r3, #5
 80002e6:	d808      	bhi.n	80002fa <HAL_UART_RxCpltCallback+0x9e>
        s_last_rx_ms = HAL_GetTick();
 80002e8:	f000 fbce 	bl	8000a88 <HAL_GetTick>
 80002ec:	4603      	mov	r3, r0
 80002ee:	4a0a      	ldr	r2, [pc, #40]	@ (8000318 <HAL_UART_RxCpltCallback+0xbc>)
 80002f0:	6013      	str	r3, [r2, #0]
        Comm_OnValidCmd(cmd);
 80002f2:	7bbb      	ldrb	r3, [r7, #14]
 80002f4:	4618      	mov	r0, r3
 80002f6:	f7ff ff75 	bl	80001e4 <Comm_OnValidCmd>
      }
    }
  }

  Comm_StartRxIT();
 80002fa:	f7ff ff65 	bl	80001c8 <Comm_StartRxIT>
 80002fe:	e000      	b.n	8000302 <HAL_UART_RxCpltCallback+0xa6>
  if (huart->Instance != USART1) return;
 8000300:	bf00      	nop
}
 8000302:	3710      	adds	r7, #16
 8000304:	46bd      	mov	sp, r7
 8000306:	bd80      	pop	{r7, pc}
 8000308:	40013800 	.word	0x40013800
 800030c:	2000002c 	.word	0x2000002c
 8000310:	20000034 	.word	0x20000034
 8000314:	20000030 	.word	0x20000030
 8000318:	20000038 	.word	0x20000038

0800031c <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	b082      	sub	sp, #8
 8000320:	af00      	add	r7, sp, #0
 8000322:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART1) return;
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	4a06      	ldr	r2, [pc, #24]	@ (8000344 <HAL_UART_ErrorCallback+0x28>)
 800032a:	4293      	cmp	r3, r2
 800032c:	d105      	bne.n	800033a <HAL_UART_ErrorCallback+0x1e>
  s_idx = 0;
 800032e:	4b06      	ldr	r3, [pc, #24]	@ (8000348 <HAL_UART_ErrorCallback+0x2c>)
 8000330:	2200      	movs	r2, #0
 8000332:	701a      	strb	r2, [r3, #0]
  Comm_StartRxIT();
 8000334:	f7ff ff48 	bl	80001c8 <Comm_StartRxIT>
 8000338:	e000      	b.n	800033c <HAL_UART_ErrorCallback+0x20>
  if (huart->Instance != USART1) return;
 800033a:	bf00      	nop
}
 800033c:	3708      	adds	r7, #8
 800033e:	46bd      	mov	sp, r7
 8000340:	bd80      	pop	{r7, pc}
 8000342:	bf00      	nop
 8000344:	40013800 	.word	0x40013800
 8000348:	20000034 	.word	0x20000034

0800034c <main>:
static void MX_GPIO_Init(void);
static void MX_TIM2_Init(void);
static void MX_USART1_UART_Init(void);

int main(void)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	af00      	add	r7, sp, #0
  HAL_Init();
 8000350:	f000 fb40 	bl	80009d4 <HAL_Init>
  SystemClock_Config();
 8000354:	f000 f812 	bl	800037c <SystemClock_Config>

  MX_GPIO_Init();
 8000358:	f000 f908 	bl	800056c <MX_GPIO_Init>
  MX_TIM2_Init();
 800035c:	f000 f860 	bl	8000420 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000360:	f000 f8d4 	bl	800050c <MX_USART1_UART_Init>

  /* USER CODE BEGIN 2 */
  Motor_Init(20000);
 8000364:	f644 6020 	movw	r0, #20000	@ 0x4e20
 8000368:	f000 faac 	bl	80008c4 <Motor_Init>

  Comm_Init();
 800036c:	f7ff ff50 	bl	8000210 <Comm_Init>
  /* USER CODE END 2 */

  while (1)
  {
    Motor_Task();
 8000370:	f000 fada 	bl	8000928 <Motor_Task>
    Comm_Task();
 8000374:	f7ff ff5e 	bl	8000234 <Comm_Task>
    Motor_Task();
 8000378:	bf00      	nop
 800037a:	e7f9      	b.n	8000370 <main+0x24>

0800037c <SystemClock_Config>:

/**
  * @brief System Clock Configuration
  */
void SystemClock_Config(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b096      	sub	sp, #88	@ 0x58
 8000380:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000382:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000386:	2228      	movs	r2, #40	@ 0x28
 8000388:	2100      	movs	r1, #0
 800038a:	4618      	mov	r0, r3
 800038c:	f004 fc24 	bl	8004bd8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000390:	f107 031c 	add.w	r3, r7, #28
 8000394:	2200      	movs	r2, #0
 8000396:	601a      	str	r2, [r3, #0]
 8000398:	605a      	str	r2, [r3, #4]
 800039a:	609a      	str	r2, [r3, #8]
 800039c:	60da      	str	r2, [r3, #12]
 800039e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003a0:	1d3b      	adds	r3, r7, #4
 80003a2:	2200      	movs	r2, #0
 80003a4:	601a      	str	r2, [r3, #0]
 80003a6:	605a      	str	r2, [r3, #4]
 80003a8:	609a      	str	r2, [r3, #8]
 80003aa:	60da      	str	r2, [r3, #12]
 80003ac:	611a      	str	r2, [r3, #16]
 80003ae:	615a      	str	r2, [r3, #20]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003b0:	2302      	movs	r3, #2
 80003b2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003b4:	2301      	movs	r3, #1
 80003b6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003b8:	2310      	movs	r3, #16
 80003ba:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80003bc:	2300      	movs	r3, #0
 80003be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003c0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80003c4:	4618      	mov	r0, r3
 80003c6:	f000 fe9d 	bl	8001104 <HAL_RCC_OscConfig>
 80003ca:	4603      	mov	r3, r0
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d001      	beq.n	80003d4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80003d0:	f000 f90a 	bl	80005e8 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003d4:	230f      	movs	r3, #15
 80003d6:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80003d8:	2300      	movs	r3, #0
 80003da:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003dc:	2300      	movs	r3, #0
 80003de:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003e0:	2300      	movs	r3, #0
 80003e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003e4:	2300      	movs	r3, #0
 80003e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80003e8:	f107 031c 	add.w	r3, r7, #28
 80003ec:	2100      	movs	r1, #0
 80003ee:	4618      	mov	r0, r3
 80003f0:	f001 fe96 	bl	8002120 <HAL_RCC_ClockConfig>
 80003f4:	4603      	mov	r3, r0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d001      	beq.n	80003fe <SystemClock_Config+0x82>
  {
    Error_Handler();
 80003fa:	f000 f8f5 	bl	80005e8 <Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80003fe:	2301      	movs	r3, #1
 8000400:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000402:	2300      	movs	r3, #0
 8000404:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000406:	1d3b      	adds	r3, r7, #4
 8000408:	4618      	mov	r0, r3
 800040a:	f002 f89b 	bl	8002544 <HAL_RCCEx_PeriphCLKConfig>
 800040e:	4603      	mov	r3, r0
 8000410:	2b00      	cmp	r3, #0
 8000412:	d001      	beq.n	8000418 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000414:	f000 f8e8 	bl	80005e8 <Error_Handler>
  }
}
 8000418:	bf00      	nop
 800041a:	3758      	adds	r7, #88	@ 0x58
 800041c:	46bd      	mov	sp, r7
 800041e:	bd80      	pop	{r7, pc}

08000420 <MX_TIM2_Init>:

static void MX_TIM2_Init(void)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b08e      	sub	sp, #56	@ 0x38
 8000424:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000426:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800042a:	2200      	movs	r2, #0
 800042c:	601a      	str	r2, [r3, #0]
 800042e:	605a      	str	r2, [r3, #4]
 8000430:	609a      	str	r2, [r3, #8]
 8000432:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000434:	f107 031c 	add.w	r3, r7, #28
 8000438:	2200      	movs	r2, #0
 800043a:	601a      	str	r2, [r3, #0]
 800043c:	605a      	str	r2, [r3, #4]
 800043e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000440:	463b      	mov	r3, r7
 8000442:	2200      	movs	r2, #0
 8000444:	601a      	str	r2, [r3, #0]
 8000446:	605a      	str	r2, [r3, #4]
 8000448:	609a      	str	r2, [r3, #8]
 800044a:	60da      	str	r2, [r3, #12]
 800044c:	611a      	str	r2, [r3, #16]
 800044e:	615a      	str	r2, [r3, #20]
 8000450:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 8000452:	4b2d      	ldr	r3, [pc, #180]	@ (8000508 <MX_TIM2_Init+0xe8>)
 8000454:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000458:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800045a:	4b2b      	ldr	r3, [pc, #172]	@ (8000508 <MX_TIM2_Init+0xe8>)
 800045c:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8000460:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000462:	4b29      	ldr	r3, [pc, #164]	@ (8000508 <MX_TIM2_Init+0xe8>)
 8000464:	2200      	movs	r2, #0
 8000466:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000468:	4b27      	ldr	r3, [pc, #156]	@ (8000508 <MX_TIM2_Init+0xe8>)
 800046a:	2209      	movs	r2, #9
 800046c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800046e:	4b26      	ldr	r3, [pc, #152]	@ (8000508 <MX_TIM2_Init+0xe8>)
 8000470:	2200      	movs	r2, #0
 8000472:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000474:	4b24      	ldr	r3, [pc, #144]	@ (8000508 <MX_TIM2_Init+0xe8>)
 8000476:	2200      	movs	r2, #0
 8000478:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK) { Error_Handler(); }
 800047a:	4823      	ldr	r0, [pc, #140]	@ (8000508 <MX_TIM2_Init+0xe8>)
 800047c:	f002 f986 	bl	800278c <HAL_TIM_Base_Init>
 8000480:	4603      	mov	r3, r0
 8000482:	2b00      	cmp	r3, #0
 8000484:	d001      	beq.n	800048a <MX_TIM2_Init+0x6a>
 8000486:	f000 f8af 	bl	80005e8 <Error_Handler>

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800048a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800048e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) { Error_Handler(); }
 8000490:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000494:	4619      	mov	r1, r3
 8000496:	481c      	ldr	r0, [pc, #112]	@ (8000508 <MX_TIM2_Init+0xe8>)
 8000498:	f002 fce5 	bl	8002e66 <HAL_TIM_ConfigClockSource>
 800049c:	4603      	mov	r3, r0
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d001      	beq.n	80004a6 <MX_TIM2_Init+0x86>
 80004a2:	f000 f8a1 	bl	80005e8 <Error_Handler>

  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) { Error_Handler(); }
 80004a6:	4818      	ldr	r0, [pc, #96]	@ (8000508 <MX_TIM2_Init+0xe8>)
 80004a8:	f002 f9c7 	bl	800283a <HAL_TIM_PWM_Init>
 80004ac:	4603      	mov	r3, r0
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	d001      	beq.n	80004b6 <MX_TIM2_Init+0x96>
 80004b2:	f000 f899 	bl	80005e8 <Error_Handler>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004b6:	2300      	movs	r3, #0
 80004b8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004ba:	2300      	movs	r3, #0
 80004bc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) { Error_Handler(); }
 80004be:	f107 031c 	add.w	r3, r7, #28
 80004c2:	4619      	mov	r1, r3
 80004c4:	4810      	ldr	r0, [pc, #64]	@ (8000508 <MX_TIM2_Init+0xe8>)
 80004c6:	f003 f981 	bl	80037cc <HAL_TIMEx_MasterConfigSynchronization>
 80004ca:	4603      	mov	r3, r0
 80004cc:	2b00      	cmp	r3, #0
 80004ce:	d001      	beq.n	80004d4 <MX_TIM2_Init+0xb4>
 80004d0:	f000 f88a 	bl	80005e8 <Error_Handler>

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80004d4:	2360      	movs	r3, #96	@ 0x60
 80004d6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80004d8:	2300      	movs	r3, #0
 80004da:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80004dc:	2300      	movs	r3, #0
 80004de:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80004e0:	2300      	movs	r3, #0
 80004e2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) { Error_Handler(); }
 80004e4:	463b      	mov	r3, r7
 80004e6:	2200      	movs	r2, #0
 80004e8:	4619      	mov	r1, r3
 80004ea:	4807      	ldr	r0, [pc, #28]	@ (8000508 <MX_TIM2_Init+0xe8>)
 80004ec:	f002 fb80 	bl	8002bf0 <HAL_TIM_PWM_ConfigChannel>
 80004f0:	4603      	mov	r3, r0
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d001      	beq.n	80004fa <MX_TIM2_Init+0xda>
 80004f6:	f000 f877 	bl	80005e8 <Error_Handler>

  HAL_TIM_MspPostInit(&htim2);
 80004fa:	4803      	ldr	r0, [pc, #12]	@ (8000508 <MX_TIM2_Init+0xe8>)
 80004fc:	f000 f8bc 	bl	8000678 <HAL_TIM_MspPostInit>
}
 8000500:	bf00      	nop
 8000502:	3738      	adds	r7, #56	@ 0x38
 8000504:	46bd      	mov	sp, r7
 8000506:	bd80      	pop	{r7, pc}
 8000508:	2000003c 	.word	0x2000003c

0800050c <MX_USART1_UART_Init>:

static void MX_USART1_UART_Init(void)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 8000510:	4b14      	ldr	r3, [pc, #80]	@ (8000564 <MX_USART1_UART_Init+0x58>)
 8000512:	4a15      	ldr	r2, [pc, #84]	@ (8000568 <MX_USART1_UART_Init+0x5c>)
 8000514:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000516:	4b13      	ldr	r3, [pc, #76]	@ (8000564 <MX_USART1_UART_Init+0x58>)
 8000518:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800051c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800051e:	4b11      	ldr	r3, [pc, #68]	@ (8000564 <MX_USART1_UART_Init+0x58>)
 8000520:	2200      	movs	r2, #0
 8000522:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000524:	4b0f      	ldr	r3, [pc, #60]	@ (8000564 <MX_USART1_UART_Init+0x58>)
 8000526:	2200      	movs	r2, #0
 8000528:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800052a:	4b0e      	ldr	r3, [pc, #56]	@ (8000564 <MX_USART1_UART_Init+0x58>)
 800052c:	2200      	movs	r2, #0
 800052e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000530:	4b0c      	ldr	r3, [pc, #48]	@ (8000564 <MX_USART1_UART_Init+0x58>)
 8000532:	220c      	movs	r2, #12
 8000534:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000536:	4b0b      	ldr	r3, [pc, #44]	@ (8000564 <MX_USART1_UART_Init+0x58>)
 8000538:	2200      	movs	r2, #0
 800053a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800053c:	4b09      	ldr	r3, [pc, #36]	@ (8000564 <MX_USART1_UART_Init+0x58>)
 800053e:	2200      	movs	r2, #0
 8000540:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000542:	4b08      	ldr	r3, [pc, #32]	@ (8000564 <MX_USART1_UART_Init+0x58>)
 8000544:	2200      	movs	r2, #0
 8000546:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000548:	4b06      	ldr	r3, [pc, #24]	@ (8000564 <MX_USART1_UART_Init+0x58>)
 800054a:	2200      	movs	r2, #0
 800054c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800054e:	4805      	ldr	r0, [pc, #20]	@ (8000564 <MX_USART1_UART_Init+0x58>)
 8000550:	f003 f9aa 	bl	80038a8 <HAL_UART_Init>
 8000554:	4603      	mov	r3, r0
 8000556:	2b00      	cmp	r3, #0
 8000558:	d001      	beq.n	800055e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800055a:	f000 f845 	bl	80005e8 <Error_Handler>
  }
}
 800055e:	bf00      	nop
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	20000088 	.word	0x20000088
 8000568:	40013800 	.word	0x40013800

0800056c <MX_GPIO_Init>:

/**
  * PB3 = LED1 (D13) on NUCLEO-F303K8
  */
static void MX_GPIO_Init(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b088      	sub	sp, #32
 8000570:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000572:	f107 030c 	add.w	r3, r7, #12
 8000576:	2200      	movs	r2, #0
 8000578:	601a      	str	r2, [r3, #0]
 800057a:	605a      	str	r2, [r3, #4]
 800057c:	609a      	str	r2, [r3, #8]
 800057e:	60da      	str	r2, [r3, #12]
 8000580:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000582:	4b17      	ldr	r3, [pc, #92]	@ (80005e0 <MX_GPIO_Init+0x74>)
 8000584:	695b      	ldr	r3, [r3, #20]
 8000586:	4a16      	ldr	r2, [pc, #88]	@ (80005e0 <MX_GPIO_Init+0x74>)
 8000588:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800058c:	6153      	str	r3, [r2, #20]
 800058e:	4b14      	ldr	r3, [pc, #80]	@ (80005e0 <MX_GPIO_Init+0x74>)
 8000590:	695b      	ldr	r3, [r3, #20]
 8000592:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000596:	60bb      	str	r3, [r7, #8]
 8000598:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800059a:	4b11      	ldr	r3, [pc, #68]	@ (80005e0 <MX_GPIO_Init+0x74>)
 800059c:	695b      	ldr	r3, [r3, #20]
 800059e:	4a10      	ldr	r2, [pc, #64]	@ (80005e0 <MX_GPIO_Init+0x74>)
 80005a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80005a4:	6153      	str	r3, [r2, #20]
 80005a6:	4b0e      	ldr	r3, [pc, #56]	@ (80005e0 <MX_GPIO_Init+0x74>)
 80005a8:	695b      	ldr	r3, [r3, #20]
 80005aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80005ae:	607b      	str	r3, [r7, #4]
 80005b0:	687b      	ldr	r3, [r7, #4]

  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80005b2:	2308      	movs	r3, #8
 80005b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005b6:	2301      	movs	r3, #1
 80005b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ba:	2300      	movs	r3, #0
 80005bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005be:	2300      	movs	r3, #0
 80005c0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005c2:	f107 030c 	add.w	r3, r7, #12
 80005c6:	4619      	mov	r1, r3
 80005c8:	4806      	ldr	r0, [pc, #24]	@ (80005e4 <MX_GPIO_Init+0x78>)
 80005ca:	f000 fbf7 	bl	8000dbc <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80005ce:	2200      	movs	r2, #0
 80005d0:	2108      	movs	r1, #8
 80005d2:	4804      	ldr	r0, [pc, #16]	@ (80005e4 <MX_GPIO_Init+0x78>)
 80005d4:	f000 fd64 	bl	80010a0 <HAL_GPIO_WritePin>
}
 80005d8:	bf00      	nop
 80005da:	3720      	adds	r7, #32
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	40021000 	.word	0x40021000
 80005e4:	48000400 	.word	0x48000400

080005e8 <Error_Handler>:

void Error_Handler(void)
{
 80005e8:	b480      	push	{r7}
 80005ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005ec:	b672      	cpsid	i
}
 80005ee:	bf00      	nop
  __disable_irq();
  while (1) {}
 80005f0:	bf00      	nop
 80005f2:	e7fd      	b.n	80005f0 <Error_Handler+0x8>

080005f4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	b083      	sub	sp, #12
 80005f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005fa:	4b0f      	ldr	r3, [pc, #60]	@ (8000638 <HAL_MspInit+0x44>)
 80005fc:	699b      	ldr	r3, [r3, #24]
 80005fe:	4a0e      	ldr	r2, [pc, #56]	@ (8000638 <HAL_MspInit+0x44>)
 8000600:	f043 0301 	orr.w	r3, r3, #1
 8000604:	6193      	str	r3, [r2, #24]
 8000606:	4b0c      	ldr	r3, [pc, #48]	@ (8000638 <HAL_MspInit+0x44>)
 8000608:	699b      	ldr	r3, [r3, #24]
 800060a:	f003 0301 	and.w	r3, r3, #1
 800060e:	607b      	str	r3, [r7, #4]
 8000610:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000612:	4b09      	ldr	r3, [pc, #36]	@ (8000638 <HAL_MspInit+0x44>)
 8000614:	69db      	ldr	r3, [r3, #28]
 8000616:	4a08      	ldr	r2, [pc, #32]	@ (8000638 <HAL_MspInit+0x44>)
 8000618:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800061c:	61d3      	str	r3, [r2, #28]
 800061e:	4b06      	ldr	r3, [pc, #24]	@ (8000638 <HAL_MspInit+0x44>)
 8000620:	69db      	ldr	r3, [r3, #28]
 8000622:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000626:	603b      	str	r3, [r7, #0]
 8000628:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800062a:	bf00      	nop
 800062c:	370c      	adds	r7, #12
 800062e:	46bd      	mov	sp, r7
 8000630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	40021000 	.word	0x40021000

0800063c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800063c:	b480      	push	{r7}
 800063e:	b085      	sub	sp, #20
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800064c:	d10b      	bne.n	8000666 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800064e:	4b09      	ldr	r3, [pc, #36]	@ (8000674 <HAL_TIM_Base_MspInit+0x38>)
 8000650:	69db      	ldr	r3, [r3, #28]
 8000652:	4a08      	ldr	r2, [pc, #32]	@ (8000674 <HAL_TIM_Base_MspInit+0x38>)
 8000654:	f043 0301 	orr.w	r3, r3, #1
 8000658:	61d3      	str	r3, [r2, #28]
 800065a:	4b06      	ldr	r3, [pc, #24]	@ (8000674 <HAL_TIM_Base_MspInit+0x38>)
 800065c:	69db      	ldr	r3, [r3, #28]
 800065e:	f003 0301 	and.w	r3, r3, #1
 8000662:	60fb      	str	r3, [r7, #12]
 8000664:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000666:	bf00      	nop
 8000668:	3714      	adds	r7, #20
 800066a:	46bd      	mov	sp, r7
 800066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	40021000 	.word	0x40021000

08000678 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b088      	sub	sp, #32
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000680:	f107 030c 	add.w	r3, r7, #12
 8000684:	2200      	movs	r2, #0
 8000686:	601a      	str	r2, [r3, #0]
 8000688:	605a      	str	r2, [r3, #4]
 800068a:	609a      	str	r2, [r3, #8]
 800068c:	60da      	str	r2, [r3, #12]
 800068e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000698:	d11c      	bne.n	80006d4 <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800069a:	4b10      	ldr	r3, [pc, #64]	@ (80006dc <HAL_TIM_MspPostInit+0x64>)
 800069c:	695b      	ldr	r3, [r3, #20]
 800069e:	4a0f      	ldr	r2, [pc, #60]	@ (80006dc <HAL_TIM_MspPostInit+0x64>)
 80006a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006a4:	6153      	str	r3, [r2, #20]
 80006a6:	4b0d      	ldr	r3, [pc, #52]	@ (80006dc <HAL_TIM_MspPostInit+0x64>)
 80006a8:	695b      	ldr	r3, [r3, #20]
 80006aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80006ae:	60bb      	str	r3, [r7, #8]
 80006b0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80006b2:	2301      	movs	r3, #1
 80006b4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006b6:	2302      	movs	r3, #2
 80006b8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ba:	2300      	movs	r3, #0
 80006bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006be:	2300      	movs	r3, #0
 80006c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80006c2:	2301      	movs	r3, #1
 80006c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006c6:	f107 030c 	add.w	r3, r7, #12
 80006ca:	4619      	mov	r1, r3
 80006cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006d0:	f000 fb74 	bl	8000dbc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80006d4:	bf00      	nop
 80006d6:	3720      	adds	r7, #32
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	40021000 	.word	0x40021000

080006e0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b08a      	sub	sp, #40	@ 0x28
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e8:	f107 0314 	add.w	r3, r7, #20
 80006ec:	2200      	movs	r2, #0
 80006ee:	601a      	str	r2, [r3, #0]
 80006f0:	605a      	str	r2, [r3, #4]
 80006f2:	609a      	str	r2, [r3, #8]
 80006f4:	60da      	str	r2, [r3, #12]
 80006f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a1c      	ldr	r2, [pc, #112]	@ (8000770 <HAL_UART_MspInit+0x90>)
 80006fe:	4293      	cmp	r3, r2
 8000700:	d131      	bne.n	8000766 <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000702:	4b1c      	ldr	r3, [pc, #112]	@ (8000774 <HAL_UART_MspInit+0x94>)
 8000704:	699b      	ldr	r3, [r3, #24]
 8000706:	4a1b      	ldr	r2, [pc, #108]	@ (8000774 <HAL_UART_MspInit+0x94>)
 8000708:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800070c:	6193      	str	r3, [r2, #24]
 800070e:	4b19      	ldr	r3, [pc, #100]	@ (8000774 <HAL_UART_MspInit+0x94>)
 8000710:	699b      	ldr	r3, [r3, #24]
 8000712:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000716:	613b      	str	r3, [r7, #16]
 8000718:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800071a:	4b16      	ldr	r3, [pc, #88]	@ (8000774 <HAL_UART_MspInit+0x94>)
 800071c:	695b      	ldr	r3, [r3, #20]
 800071e:	4a15      	ldr	r2, [pc, #84]	@ (8000774 <HAL_UART_MspInit+0x94>)
 8000720:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000724:	6153      	str	r3, [r2, #20]
 8000726:	4b13      	ldr	r3, [pc, #76]	@ (8000774 <HAL_UART_MspInit+0x94>)
 8000728:	695b      	ldr	r3, [r3, #20]
 800072a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800072e:	60fb      	str	r3, [r7, #12]
 8000730:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000732:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000736:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000738:	2302      	movs	r3, #2
 800073a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073c:	2300      	movs	r3, #0
 800073e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000740:	2303      	movs	r3, #3
 8000742:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000744:	2307      	movs	r3, #7
 8000746:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000748:	f107 0314 	add.w	r3, r7, #20
 800074c:	4619      	mov	r1, r3
 800074e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000752:	f000 fb33 	bl	8000dbc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000756:	2200      	movs	r2, #0
 8000758:	2100      	movs	r1, #0
 800075a:	2025      	movs	r0, #37	@ 0x25
 800075c:	f000 fa7b 	bl	8000c56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000760:	2025      	movs	r0, #37	@ 0x25
 8000762:	f000 fa94 	bl	8000c8e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000766:	bf00      	nop
 8000768:	3728      	adds	r7, #40	@ 0x28
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	40013800 	.word	0x40013800
 8000774:	40021000 	.word	0x40021000

08000778 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800077c:	bf00      	nop
 800077e:	e7fd      	b.n	800077c <NMI_Handler+0x4>

08000780 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000780:	b480      	push	{r7}
 8000782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000784:	bf00      	nop
 8000786:	e7fd      	b.n	8000784 <HardFault_Handler+0x4>

08000788 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800078c:	bf00      	nop
 800078e:	e7fd      	b.n	800078c <MemManage_Handler+0x4>

08000790 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000794:	bf00      	nop
 8000796:	e7fd      	b.n	8000794 <BusFault_Handler+0x4>

08000798 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800079c:	bf00      	nop
 800079e:	e7fd      	b.n	800079c <UsageFault_Handler+0x4>

080007a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007a4:	bf00      	nop
 80007a6:	46bd      	mov	sp, r7
 80007a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ac:	4770      	bx	lr

080007ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007ae:	b480      	push	{r7}
 80007b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007b2:	bf00      	nop
 80007b4:	46bd      	mov	sp, r7
 80007b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ba:	4770      	bx	lr

080007bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007c0:	bf00      	nop
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr

080007ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007ca:	b580      	push	{r7, lr}
 80007cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007ce:	f000 f947 	bl	8000a60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007d2:	bf00      	nop
 80007d4:	bd80      	pop	{r7, pc}
	...

080007d8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
  */
void USART1_IRQHandler(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80007dc:	4802      	ldr	r0, [pc, #8]	@ (80007e8 <USART1_IRQHandler+0x10>)
 80007de:	f003 f8f5 	bl	80039cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80007e2:	bf00      	nop
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	20000088 	.word	0x20000088

080007ec <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80007f0:	4b06      	ldr	r3, [pc, #24]	@ (800080c <SystemInit+0x20>)
 80007f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007f6:	4a05      	ldr	r2, [pc, #20]	@ (800080c <SystemInit+0x20>)
 80007f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80007fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000800:	bf00      	nop
 8000802:	46bd      	mov	sp, r7
 8000804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000808:	4770      	bx	lr
 800080a:	bf00      	nop
 800080c:	e000ed00 	.word	0xe000ed00

08000810 <Motor_ComputeTimer>:
/* Automatický výpočet PSC + ARR zo zadanej frekvencie       */
/* ========================================================= */
static void Motor_ComputeTimer(uint32_t pwm_freq,
                               uint32_t *psc,
                               uint32_t *arr)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b08a      	sub	sp, #40	@ 0x28
 8000814:	af00      	add	r7, sp, #0
 8000816:	60f8      	str	r0, [r7, #12]
 8000818:	60b9      	str	r1, [r7, #8]
 800081a:	607a      	str	r2, [r7, #4]
    uint32_t tim_clk = HAL_RCC_GetPCLK1Freq();  // TIM2 je na APB1
 800081c:	f001 fe4e 	bl	80024bc <HAL_RCC_GetPCLK1Freq>
 8000820:	61b8      	str	r0, [r7, #24]
    uint32_t best_arr = 0;
 8000822:	2300      	movs	r3, #0
 8000824:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t best_psc = 0;
 8000826:	2300      	movs	r3, #0
 8000828:	623b      	str	r3, [r7, #32]

    for (uint32_t p = 0; p <= 0xFFFF; p++)
 800082a:	2300      	movs	r3, #0
 800082c:	61fb      	str	r3, [r7, #28]
 800082e:	e015      	b.n	800085c <Motor_ComputeTimer+0x4c>
    {
        uint32_t tmp_arr = (tim_clk / ((p + 1u) * pwm_freq)) - 1u;
 8000830:	69fb      	ldr	r3, [r7, #28]
 8000832:	3301      	adds	r3, #1
 8000834:	68fa      	ldr	r2, [r7, #12]
 8000836:	fb02 f303 	mul.w	r3, r2, r3
 800083a:	69ba      	ldr	r2, [r7, #24]
 800083c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000840:	3b01      	subs	r3, #1
 8000842:	617b      	str	r3, [r7, #20]

        if (tmp_arr <= 0xFFFF)
 8000844:	697b      	ldr	r3, [r7, #20]
 8000846:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800084a:	d204      	bcs.n	8000856 <Motor_ComputeTimer+0x46>
        {
            best_psc = p;
 800084c:	69fb      	ldr	r3, [r7, #28]
 800084e:	623b      	str	r3, [r7, #32]
            best_arr = tmp_arr;
 8000850:	697b      	ldr	r3, [r7, #20]
 8000852:	627b      	str	r3, [r7, #36]	@ 0x24
            break;   // prvý platný → najväčší ARR
 8000854:	e006      	b.n	8000864 <Motor_ComputeTimer+0x54>
    for (uint32_t p = 0; p <= 0xFFFF; p++)
 8000856:	69fb      	ldr	r3, [r7, #28]
 8000858:	3301      	adds	r3, #1
 800085a:	61fb      	str	r3, [r7, #28]
 800085c:	69fb      	ldr	r3, [r7, #28]
 800085e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000862:	d3e5      	bcc.n	8000830 <Motor_ComputeTimer+0x20>
        }
    }

    *psc = best_psc;
 8000864:	68bb      	ldr	r3, [r7, #8]
 8000866:	6a3a      	ldr	r2, [r7, #32]
 8000868:	601a      	str	r2, [r3, #0]
    *arr = best_arr;
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800086e:	601a      	str	r2, [r3, #0]
}
 8000870:	bf00      	nop
 8000872:	3728      	adds	r7, #40	@ 0x28
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}

08000878 <Motor_SetDutyPercent>:
#define MOTOR_STEP_MS      500u  // ms

static uint8_t duty = MOTOR_DUTY_START;

static void Motor_SetDutyPercent(uint8_t pct)
{
 8000878:	b480      	push	{r7}
 800087a:	b085      	sub	sp, #20
 800087c:	af00      	add	r7, sp, #0
 800087e:	4603      	mov	r3, r0
 8000880:	71fb      	strb	r3, [r7, #7]
    if (pct > 100u) pct = 100u;
 8000882:	79fb      	ldrb	r3, [r7, #7]
 8000884:	2b64      	cmp	r3, #100	@ 0x64
 8000886:	d901      	bls.n	800088c <Motor_SetDutyPercent+0x14>
 8000888:	2364      	movs	r3, #100	@ 0x64
 800088a:	71fb      	strb	r3, [r7, #7]

    /* ARR je v registri, keďže CubeMX nastaví period */
    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim2);
 800088c:	4b0b      	ldr	r3, [pc, #44]	@ (80008bc <Motor_SetDutyPercent+0x44>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000892:	60fb      	str	r3, [r7, #12]
    uint32_t ccr = (arr * (uint32_t)pct) / 100u;
 8000894:	79fb      	ldrb	r3, [r7, #7]
 8000896:	68fa      	ldr	r2, [r7, #12]
 8000898:	fb02 f303 	mul.w	r3, r2, r3
 800089c:	4a08      	ldr	r2, [pc, #32]	@ (80008c0 <Motor_SetDutyPercent+0x48>)
 800089e:	fba2 2303 	umull	r2, r3, r2, r3
 80008a2:	095b      	lsrs	r3, r3, #5
 80008a4:	60bb      	str	r3, [r7, #8]

    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, ccr);
 80008a6:	4b05      	ldr	r3, [pc, #20]	@ (80008bc <Motor_SetDutyPercent+0x44>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	68ba      	ldr	r2, [r7, #8]
 80008ac:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80008ae:	bf00      	nop
 80008b0:	3714      	adds	r7, #20
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop
 80008bc:	2000003c 	.word	0x2000003c
 80008c0:	51eb851f 	.word	0x51eb851f

080008c4 <Motor_Init>:

void Motor_Init(uint32_t pwm_freq_hz)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b084      	sub	sp, #16
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
    uint32_t psc, arr;

    Motor_ComputeTimer(pwm_freq_hz, &psc, &arr);
 80008cc:	f107 0208 	add.w	r2, r7, #8
 80008d0:	f107 030c 	add.w	r3, r7, #12
 80008d4:	4619      	mov	r1, r3
 80008d6:	6878      	ldr	r0, [r7, #4]
 80008d8:	f7ff ff9a 	bl	8000810 <Motor_ComputeTimer>

    /* stop PWM ak už bežal */
    HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 80008dc:	2100      	movs	r1, #0
 80008de:	4811      	ldr	r0, [pc, #68]	@ (8000924 <Motor_Init+0x60>)
 80008e0:	f002 f8f8 	bl	8002ad4 <HAL_TIM_PWM_Stop>

    __HAL_TIM_SET_PRESCALER(&htim2, psc);
 80008e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000924 <Motor_Init+0x60>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	68fa      	ldr	r2, [r7, #12]
 80008ea:	629a      	str	r2, [r3, #40]	@ 0x28
    __HAL_TIM_SET_AUTORELOAD(&htim2, arr);
 80008ec:	4b0d      	ldr	r3, [pc, #52]	@ (8000924 <Motor_Init+0x60>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	68ba      	ldr	r2, [r7, #8]
 80008f2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008f4:	68bb      	ldr	r3, [r7, #8]
 80008f6:	4a0b      	ldr	r2, [pc, #44]	@ (8000924 <Motor_Init+0x60>)
 80008f8:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 80008fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000924 <Motor_Init+0x60>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	2200      	movs	r2, #0
 8000900:	635a      	str	r2, [r3, #52]	@ 0x34

    /* update registre */
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8000902:	4b08      	ldr	r3, [pc, #32]	@ (8000924 <Motor_Init+0x60>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	2200      	movs	r2, #0
 8000908:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_GenerateEvent(&htim2, TIM_EVENTSOURCE_UPDATE);
 800090a:	2101      	movs	r1, #1
 800090c:	4805      	ldr	r0, [pc, #20]	@ (8000924 <Motor_Init+0x60>)
 800090e:	f002 fa83 	bl	8002e18 <HAL_TIM_GenerateEvent>

    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000912:	2100      	movs	r1, #0
 8000914:	4803      	ldr	r0, [pc, #12]	@ (8000924 <Motor_Init+0x60>)
 8000916:	f001 fff1 	bl	80028fc <HAL_TIM_PWM_Start>
}
 800091a:	bf00      	nop
 800091c:	3710      	adds	r7, #16
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	2000003c 	.word	0x2000003c

08000928 <Motor_Task>:

void Motor_Task(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
    static uint32_t last = 0;
    uint32_t now = HAL_GetTick();
 800092e:	f000 f8ab 	bl	8000a88 <HAL_GetTick>
 8000932:	6078      	str	r0, [r7, #4]

    if ((now - last) >= MOTOR_STEP_MS)
 8000934:	4b10      	ldr	r3, [pc, #64]	@ (8000978 <Motor_Task+0x50>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	687a      	ldr	r2, [r7, #4]
 800093a:	1ad3      	subs	r3, r2, r3
 800093c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000940:	d316      	bcc.n	8000970 <Motor_Task+0x48>
    {
        last = now;
 8000942:	4a0d      	ldr	r2, [pc, #52]	@ (8000978 <Motor_Task+0x50>)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	6013      	str	r3, [r2, #0]

        if (duty + MOTOR_STEP <= MOTOR_DUTY_MAX) duty += MOTOR_STEP;
 8000948:	4b0c      	ldr	r3, [pc, #48]	@ (800097c <Motor_Task+0x54>)
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	3305      	adds	r3, #5
 800094e:	2b32      	cmp	r3, #50	@ 0x32
 8000950:	d806      	bhi.n	8000960 <Motor_Task+0x38>
 8000952:	4b0a      	ldr	r3, [pc, #40]	@ (800097c <Motor_Task+0x54>)
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	3305      	adds	r3, #5
 8000958:	b2da      	uxtb	r2, r3
 800095a:	4b08      	ldr	r3, [pc, #32]	@ (800097c <Motor_Task+0x54>)
 800095c:	701a      	strb	r2, [r3, #0]
 800095e:	e002      	b.n	8000966 <Motor_Task+0x3e>
        else duty = MOTOR_DUTY_START;
 8000960:	4b06      	ldr	r3, [pc, #24]	@ (800097c <Motor_Task+0x54>)
 8000962:	2214      	movs	r2, #20
 8000964:	701a      	strb	r2, [r3, #0]

        Motor_SetDutyPercent(duty);
 8000966:	4b05      	ldr	r3, [pc, #20]	@ (800097c <Motor_Task+0x54>)
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	4618      	mov	r0, r3
 800096c:	f7ff ff84 	bl	8000878 <Motor_SetDutyPercent>
    }
}
 8000970:	bf00      	nop
 8000972:	3708      	adds	r7, #8
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	20000110 	.word	0x20000110
 800097c:	20000004 	.word	0x20000004

08000980 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000980:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80009b8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000984:	f7ff ff32 	bl	80007ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000988:	480c      	ldr	r0, [pc, #48]	@ (80009bc <LoopForever+0x6>)
  ldr r1, =_edata
 800098a:	490d      	ldr	r1, [pc, #52]	@ (80009c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800098c:	4a0d      	ldr	r2, [pc, #52]	@ (80009c4 <LoopForever+0xe>)
  movs r3, #0
 800098e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000990:	e002      	b.n	8000998 <LoopCopyDataInit>

08000992 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000992:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000994:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000996:	3304      	adds	r3, #4

08000998 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000998:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800099a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800099c:	d3f9      	bcc.n	8000992 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800099e:	4a0a      	ldr	r2, [pc, #40]	@ (80009c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009a0:	4c0a      	ldr	r4, [pc, #40]	@ (80009cc <LoopForever+0x16>)
  movs r3, #0
 80009a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009a4:	e001      	b.n	80009aa <LoopFillZerobss>

080009a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009a8:	3204      	adds	r2, #4

080009aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009ac:	d3fb      	bcc.n	80009a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009ae:	f004 f91b 	bl	8004be8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80009b2:	f7ff fccb 	bl	800034c <main>

080009b6 <LoopForever>:

LoopForever:
    b LoopForever
 80009b6:	e7fe      	b.n	80009b6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80009b8:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80009bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009c0:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80009c4:	08004c88 	.word	0x08004c88
  ldr r2, =_sbss
 80009c8:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80009cc:	20000118 	.word	0x20000118

080009d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80009d0:	e7fe      	b.n	80009d0 <ADC1_2_IRQHandler>
	...

080009d4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009d8:	4b08      	ldr	r3, [pc, #32]	@ (80009fc <HAL_Init+0x28>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4a07      	ldr	r2, [pc, #28]	@ (80009fc <HAL_Init+0x28>)
 80009de:	f043 0310 	orr.w	r3, r3, #16
 80009e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009e4:	2003      	movs	r0, #3
 80009e6:	f000 f92b 	bl	8000c40 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009ea:	200f      	movs	r0, #15
 80009ec:	f000 f808 	bl	8000a00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009f0:	f7ff fe00 	bl	80005f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009f4:	2300      	movs	r3, #0
}
 80009f6:	4618      	mov	r0, r3
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	40022000 	.word	0x40022000

08000a00 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b082      	sub	sp, #8
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a08:	4b12      	ldr	r3, [pc, #72]	@ (8000a54 <HAL_InitTick+0x54>)
 8000a0a:	681a      	ldr	r2, [r3, #0]
 8000a0c:	4b12      	ldr	r3, [pc, #72]	@ (8000a58 <HAL_InitTick+0x58>)
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	4619      	mov	r1, r3
 8000a12:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a16:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f000 f943 	bl	8000caa <HAL_SYSTICK_Config>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	e00e      	b.n	8000a4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	2b0f      	cmp	r3, #15
 8000a32:	d80a      	bhi.n	8000a4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a34:	2200      	movs	r2, #0
 8000a36:	6879      	ldr	r1, [r7, #4]
 8000a38:	f04f 30ff 	mov.w	r0, #4294967295
 8000a3c:	f000 f90b 	bl	8000c56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a40:	4a06      	ldr	r2, [pc, #24]	@ (8000a5c <HAL_InitTick+0x5c>)
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000a46:	2300      	movs	r3, #0
 8000a48:	e000      	b.n	8000a4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a4a:	2301      	movs	r3, #1
}
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	3708      	adds	r7, #8
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	20000000 	.word	0x20000000
 8000a58:	2000000c 	.word	0x2000000c
 8000a5c:	20000008 	.word	0x20000008

08000a60 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a64:	4b06      	ldr	r3, [pc, #24]	@ (8000a80 <HAL_IncTick+0x20>)
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	461a      	mov	r2, r3
 8000a6a:	4b06      	ldr	r3, [pc, #24]	@ (8000a84 <HAL_IncTick+0x24>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	4413      	add	r3, r2
 8000a70:	4a04      	ldr	r2, [pc, #16]	@ (8000a84 <HAL_IncTick+0x24>)
 8000a72:	6013      	str	r3, [r2, #0]
}
 8000a74:	bf00      	nop
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	2000000c 	.word	0x2000000c
 8000a84:	20000114 	.word	0x20000114

08000a88 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0
  return uwTick;  
 8000a8c:	4b03      	ldr	r3, [pc, #12]	@ (8000a9c <HAL_GetTick+0x14>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
}
 8000a90:	4618      	mov	r0, r3
 8000a92:	46bd      	mov	sp, r7
 8000a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop
 8000a9c:	20000114 	.word	0x20000114

08000aa0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b085      	sub	sp, #20
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	f003 0307 	and.w	r3, r3, #7
 8000aae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ab0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ae4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ab2:	68db      	ldr	r3, [r3, #12]
 8000ab4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ab6:	68ba      	ldr	r2, [r7, #8]
 8000ab8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000abc:	4013      	ands	r3, r2
 8000abe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ac4:	68bb      	ldr	r3, [r7, #8]
 8000ac6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ac8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000acc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ad0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ad2:	4a04      	ldr	r2, [pc, #16]	@ (8000ae4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ad4:	68bb      	ldr	r3, [r7, #8]
 8000ad6:	60d3      	str	r3, [r2, #12]
}
 8000ad8:	bf00      	nop
 8000ada:	3714      	adds	r7, #20
 8000adc:	46bd      	mov	sp, r7
 8000ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae2:	4770      	bx	lr
 8000ae4:	e000ed00 	.word	0xe000ed00

08000ae8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000aec:	4b04      	ldr	r3, [pc, #16]	@ (8000b00 <__NVIC_GetPriorityGrouping+0x18>)
 8000aee:	68db      	ldr	r3, [r3, #12]
 8000af0:	0a1b      	lsrs	r3, r3, #8
 8000af2:	f003 0307 	and.w	r3, r3, #7
}
 8000af6:	4618      	mov	r0, r3
 8000af8:	46bd      	mov	sp, r7
 8000afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afe:	4770      	bx	lr
 8000b00:	e000ed00 	.word	0xe000ed00

08000b04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b04:	b480      	push	{r7}
 8000b06:	b083      	sub	sp, #12
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	db0b      	blt.n	8000b2e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b16:	79fb      	ldrb	r3, [r7, #7]
 8000b18:	f003 021f 	and.w	r2, r3, #31
 8000b1c:	4907      	ldr	r1, [pc, #28]	@ (8000b3c <__NVIC_EnableIRQ+0x38>)
 8000b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b22:	095b      	lsrs	r3, r3, #5
 8000b24:	2001      	movs	r0, #1
 8000b26:	fa00 f202 	lsl.w	r2, r0, r2
 8000b2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b2e:	bf00      	nop
 8000b30:	370c      	adds	r7, #12
 8000b32:	46bd      	mov	sp, r7
 8000b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop
 8000b3c:	e000e100 	.word	0xe000e100

08000b40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b083      	sub	sp, #12
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	4603      	mov	r3, r0
 8000b48:	6039      	str	r1, [r7, #0]
 8000b4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	db0a      	blt.n	8000b6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	b2da      	uxtb	r2, r3
 8000b58:	490c      	ldr	r1, [pc, #48]	@ (8000b8c <__NVIC_SetPriority+0x4c>)
 8000b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b5e:	0112      	lsls	r2, r2, #4
 8000b60:	b2d2      	uxtb	r2, r2
 8000b62:	440b      	add	r3, r1
 8000b64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b68:	e00a      	b.n	8000b80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	b2da      	uxtb	r2, r3
 8000b6e:	4908      	ldr	r1, [pc, #32]	@ (8000b90 <__NVIC_SetPriority+0x50>)
 8000b70:	79fb      	ldrb	r3, [r7, #7]
 8000b72:	f003 030f 	and.w	r3, r3, #15
 8000b76:	3b04      	subs	r3, #4
 8000b78:	0112      	lsls	r2, r2, #4
 8000b7a:	b2d2      	uxtb	r2, r2
 8000b7c:	440b      	add	r3, r1
 8000b7e:	761a      	strb	r2, [r3, #24]
}
 8000b80:	bf00      	nop
 8000b82:	370c      	adds	r7, #12
 8000b84:	46bd      	mov	sp, r7
 8000b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8a:	4770      	bx	lr
 8000b8c:	e000e100 	.word	0xe000e100
 8000b90:	e000ed00 	.word	0xe000ed00

08000b94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b94:	b480      	push	{r7}
 8000b96:	b089      	sub	sp, #36	@ 0x24
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	60f8      	str	r0, [r7, #12]
 8000b9c:	60b9      	str	r1, [r7, #8]
 8000b9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	f003 0307 	and.w	r3, r3, #7
 8000ba6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ba8:	69fb      	ldr	r3, [r7, #28]
 8000baa:	f1c3 0307 	rsb	r3, r3, #7
 8000bae:	2b04      	cmp	r3, #4
 8000bb0:	bf28      	it	cs
 8000bb2:	2304      	movcs	r3, #4
 8000bb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bb6:	69fb      	ldr	r3, [r7, #28]
 8000bb8:	3304      	adds	r3, #4
 8000bba:	2b06      	cmp	r3, #6
 8000bbc:	d902      	bls.n	8000bc4 <NVIC_EncodePriority+0x30>
 8000bbe:	69fb      	ldr	r3, [r7, #28]
 8000bc0:	3b03      	subs	r3, #3
 8000bc2:	e000      	b.n	8000bc6 <NVIC_EncodePriority+0x32>
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8000bcc:	69bb      	ldr	r3, [r7, #24]
 8000bce:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd2:	43da      	mvns	r2, r3
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	401a      	ands	r2, r3
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bdc:	f04f 31ff 	mov.w	r1, #4294967295
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	fa01 f303 	lsl.w	r3, r1, r3
 8000be6:	43d9      	mvns	r1, r3
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bec:	4313      	orrs	r3, r2
         );
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	3724      	adds	r7, #36	@ 0x24
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf8:	4770      	bx	lr
	...

08000bfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	3b01      	subs	r3, #1
 8000c08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c0c:	d301      	bcc.n	8000c12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c0e:	2301      	movs	r3, #1
 8000c10:	e00f      	b.n	8000c32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c12:	4a0a      	ldr	r2, [pc, #40]	@ (8000c3c <SysTick_Config+0x40>)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	3b01      	subs	r3, #1
 8000c18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c1a:	210f      	movs	r1, #15
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	f7ff ff8e 	bl	8000b40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c24:	4b05      	ldr	r3, [pc, #20]	@ (8000c3c <SysTick_Config+0x40>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c2a:	4b04      	ldr	r3, [pc, #16]	@ (8000c3c <SysTick_Config+0x40>)
 8000c2c:	2207      	movs	r2, #7
 8000c2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c30:	2300      	movs	r3, #0
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	3708      	adds	r7, #8
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	e000e010 	.word	0xe000e010

08000c40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c48:	6878      	ldr	r0, [r7, #4]
 8000c4a:	f7ff ff29 	bl	8000aa0 <__NVIC_SetPriorityGrouping>
}
 8000c4e:	bf00      	nop
 8000c50:	3708      	adds	r7, #8
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}

08000c56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c56:	b580      	push	{r7, lr}
 8000c58:	b086      	sub	sp, #24
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	60b9      	str	r1, [r7, #8]
 8000c60:	607a      	str	r2, [r7, #4]
 8000c62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c64:	2300      	movs	r3, #0
 8000c66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c68:	f7ff ff3e 	bl	8000ae8 <__NVIC_GetPriorityGrouping>
 8000c6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c6e:	687a      	ldr	r2, [r7, #4]
 8000c70:	68b9      	ldr	r1, [r7, #8]
 8000c72:	6978      	ldr	r0, [r7, #20]
 8000c74:	f7ff ff8e 	bl	8000b94 <NVIC_EncodePriority>
 8000c78:	4602      	mov	r2, r0
 8000c7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c7e:	4611      	mov	r1, r2
 8000c80:	4618      	mov	r0, r3
 8000c82:	f7ff ff5d 	bl	8000b40 <__NVIC_SetPriority>
}
 8000c86:	bf00      	nop
 8000c88:	3718      	adds	r7, #24
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}

08000c8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	b082      	sub	sp, #8
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	4603      	mov	r3, r0
 8000c96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f7ff ff31 	bl	8000b04 <__NVIC_EnableIRQ>
}
 8000ca2:	bf00      	nop
 8000ca4:	3708      	adds	r7, #8
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000caa:	b580      	push	{r7, lr}
 8000cac:	b082      	sub	sp, #8
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cb2:	6878      	ldr	r0, [r7, #4]
 8000cb4:	f7ff ffa2 	bl	8000bfc <SysTick_Config>
 8000cb8:	4603      	mov	r3, r0
}
 8000cba:	4618      	mov	r0, r3
 8000cbc:	3708      	adds	r7, #8
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}

08000cc2 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000cc2:	b480      	push	{r7}
 8000cc4:	b083      	sub	sp, #12
 8000cc6:	af00      	add	r7, sp, #0
 8000cc8:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d101      	bne.n	8000cd4 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	e02e      	b.n	8000d32 <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000cda:	2b02      	cmp	r3, #2
 8000cdc:	d008      	beq.n	8000cf0 <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	2204      	movs	r2, #4
 8000ce2:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8000cec:	2301      	movs	r3, #1
 8000cee:	e020      	b.n	8000d32 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	681a      	ldr	r2, [r3, #0]
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f022 020e 	bic.w	r2, r2, #14
 8000cfe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	681a      	ldr	r2, [r3, #0]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f022 0201 	bic.w	r2, r2, #1
 8000d0e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d18:	2101      	movs	r1, #1
 8000d1a:	fa01 f202 	lsl.w	r2, r1, r2
 8000d1e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	2201      	movs	r2, #1
 8000d24:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000d30:	2300      	movs	r3, #0
}
 8000d32:	4618      	mov	r0, r3
 8000d34:	370c      	adds	r7, #12
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr

08000d3e <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000d3e:	b580      	push	{r7, lr}
 8000d40:	b084      	sub	sp, #16
 8000d42:	af00      	add	r7, sp, #0
 8000d44:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000d46:	2300      	movs	r3, #0
 8000d48:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000d50:	2b02      	cmp	r3, #2
 8000d52:	d005      	beq.n	8000d60 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	2204      	movs	r2, #4
 8000d58:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	73fb      	strb	r3, [r7, #15]
 8000d5e:	e027      	b.n	8000db0 <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	681a      	ldr	r2, [r3, #0]
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f022 020e 	bic.w	r2, r2, #14
 8000d6e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	f022 0201 	bic.w	r2, r2, #1
 8000d7e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d88:	2101      	movs	r1, #1
 8000d8a:	fa01 f202 	lsl.w	r2, r1, r2
 8000d8e:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	2201      	movs	r2, #1
 8000d94:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d003      	beq.n	8000db0 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000dac:	6878      	ldr	r0, [r7, #4]
 8000dae:	4798      	blx	r3
    }
  }
  return status;
 8000db0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	3710      	adds	r7, #16
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
	...

08000dbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b087      	sub	sp, #28
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
 8000dc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dca:	e14e      	b.n	800106a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	681a      	ldr	r2, [r3, #0]
 8000dd0:	2101      	movs	r1, #1
 8000dd2:	697b      	ldr	r3, [r7, #20]
 8000dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd8:	4013      	ands	r3, r2
 8000dda:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	f000 8140 	beq.w	8001064 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	f003 0303 	and.w	r3, r3, #3
 8000dec:	2b01      	cmp	r3, #1
 8000dee:	d005      	beq.n	8000dfc <HAL_GPIO_Init+0x40>
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	f003 0303 	and.w	r3, r3, #3
 8000df8:	2b02      	cmp	r3, #2
 8000dfa:	d130      	bne.n	8000e5e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	689b      	ldr	r3, [r3, #8]
 8000e00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000e02:	697b      	ldr	r3, [r7, #20]
 8000e04:	005b      	lsls	r3, r3, #1
 8000e06:	2203      	movs	r2, #3
 8000e08:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0c:	43db      	mvns	r3, r3
 8000e0e:	693a      	ldr	r2, [r7, #16]
 8000e10:	4013      	ands	r3, r2
 8000e12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	68da      	ldr	r2, [r3, #12]
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	005b      	lsls	r3, r3, #1
 8000e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e20:	693a      	ldr	r2, [r7, #16]
 8000e22:	4313      	orrs	r3, r2
 8000e24:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	693a      	ldr	r2, [r7, #16]
 8000e2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e32:	2201      	movs	r2, #1
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3a:	43db      	mvns	r3, r3
 8000e3c:	693a      	ldr	r2, [r7, #16]
 8000e3e:	4013      	ands	r3, r2
 8000e40:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	685b      	ldr	r3, [r3, #4]
 8000e46:	091b      	lsrs	r3, r3, #4
 8000e48:	f003 0201 	and.w	r2, r3, #1
 8000e4c:	697b      	ldr	r3, [r7, #20]
 8000e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	4313      	orrs	r3, r2
 8000e56:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	693a      	ldr	r2, [r7, #16]
 8000e5c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	f003 0303 	and.w	r3, r3, #3
 8000e66:	2b03      	cmp	r3, #3
 8000e68:	d017      	beq.n	8000e9a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	68db      	ldr	r3, [r3, #12]
 8000e6e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	005b      	lsls	r3, r3, #1
 8000e74:	2203      	movs	r2, #3
 8000e76:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7a:	43db      	mvns	r3, r3
 8000e7c:	693a      	ldr	r2, [r7, #16]
 8000e7e:	4013      	ands	r3, r2
 8000e80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	689a      	ldr	r2, [r3, #8]
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	005b      	lsls	r3, r3, #1
 8000e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8e:	693a      	ldr	r2, [r7, #16]
 8000e90:	4313      	orrs	r3, r2
 8000e92:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	693a      	ldr	r2, [r7, #16]
 8000e98:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	f003 0303 	and.w	r3, r3, #3
 8000ea2:	2b02      	cmp	r3, #2
 8000ea4:	d123      	bne.n	8000eee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	08da      	lsrs	r2, r3, #3
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	3208      	adds	r2, #8
 8000eae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000eb2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	f003 0307 	and.w	r3, r3, #7
 8000eba:	009b      	lsls	r3, r3, #2
 8000ebc:	220f      	movs	r2, #15
 8000ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec2:	43db      	mvns	r3, r3
 8000ec4:	693a      	ldr	r2, [r7, #16]
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	691a      	ldr	r2, [r3, #16]
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	f003 0307 	and.w	r3, r3, #7
 8000ed4:	009b      	lsls	r3, r3, #2
 8000ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eda:	693a      	ldr	r2, [r7, #16]
 8000edc:	4313      	orrs	r3, r2
 8000ede:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	08da      	lsrs	r2, r3, #3
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	3208      	adds	r2, #8
 8000ee8:	6939      	ldr	r1, [r7, #16]
 8000eea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	005b      	lsls	r3, r3, #1
 8000ef8:	2203      	movs	r2, #3
 8000efa:	fa02 f303 	lsl.w	r3, r2, r3
 8000efe:	43db      	mvns	r3, r3
 8000f00:	693a      	ldr	r2, [r7, #16]
 8000f02:	4013      	ands	r3, r2
 8000f04:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	f003 0203 	and.w	r2, r3, #3
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	005b      	lsls	r3, r3, #1
 8000f12:	fa02 f303 	lsl.w	r3, r2, r3
 8000f16:	693a      	ldr	r2, [r7, #16]
 8000f18:	4313      	orrs	r3, r2
 8000f1a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	693a      	ldr	r2, [r7, #16]
 8000f20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	f000 809a 	beq.w	8001064 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f30:	4b55      	ldr	r3, [pc, #340]	@ (8001088 <HAL_GPIO_Init+0x2cc>)
 8000f32:	699b      	ldr	r3, [r3, #24]
 8000f34:	4a54      	ldr	r2, [pc, #336]	@ (8001088 <HAL_GPIO_Init+0x2cc>)
 8000f36:	f043 0301 	orr.w	r3, r3, #1
 8000f3a:	6193      	str	r3, [r2, #24]
 8000f3c:	4b52      	ldr	r3, [pc, #328]	@ (8001088 <HAL_GPIO_Init+0x2cc>)
 8000f3e:	699b      	ldr	r3, [r3, #24]
 8000f40:	f003 0301 	and.w	r3, r3, #1
 8000f44:	60bb      	str	r3, [r7, #8]
 8000f46:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f48:	4a50      	ldr	r2, [pc, #320]	@ (800108c <HAL_GPIO_Init+0x2d0>)
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	089b      	lsrs	r3, r3, #2
 8000f4e:	3302      	adds	r3, #2
 8000f50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f54:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	f003 0303 	and.w	r3, r3, #3
 8000f5c:	009b      	lsls	r3, r3, #2
 8000f5e:	220f      	movs	r2, #15
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	43db      	mvns	r3, r3
 8000f66:	693a      	ldr	r2, [r7, #16]
 8000f68:	4013      	ands	r3, r2
 8000f6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000f72:	d013      	beq.n	8000f9c <HAL_GPIO_Init+0x1e0>
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	4a46      	ldr	r2, [pc, #280]	@ (8001090 <HAL_GPIO_Init+0x2d4>)
 8000f78:	4293      	cmp	r3, r2
 8000f7a:	d00d      	beq.n	8000f98 <HAL_GPIO_Init+0x1dc>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	4a45      	ldr	r2, [pc, #276]	@ (8001094 <HAL_GPIO_Init+0x2d8>)
 8000f80:	4293      	cmp	r3, r2
 8000f82:	d007      	beq.n	8000f94 <HAL_GPIO_Init+0x1d8>
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	4a44      	ldr	r2, [pc, #272]	@ (8001098 <HAL_GPIO_Init+0x2dc>)
 8000f88:	4293      	cmp	r3, r2
 8000f8a:	d101      	bne.n	8000f90 <HAL_GPIO_Init+0x1d4>
 8000f8c:	2303      	movs	r3, #3
 8000f8e:	e006      	b.n	8000f9e <HAL_GPIO_Init+0x1e2>
 8000f90:	2305      	movs	r3, #5
 8000f92:	e004      	b.n	8000f9e <HAL_GPIO_Init+0x1e2>
 8000f94:	2302      	movs	r3, #2
 8000f96:	e002      	b.n	8000f9e <HAL_GPIO_Init+0x1e2>
 8000f98:	2301      	movs	r3, #1
 8000f9a:	e000      	b.n	8000f9e <HAL_GPIO_Init+0x1e2>
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	697a      	ldr	r2, [r7, #20]
 8000fa0:	f002 0203 	and.w	r2, r2, #3
 8000fa4:	0092      	lsls	r2, r2, #2
 8000fa6:	4093      	lsls	r3, r2
 8000fa8:	693a      	ldr	r2, [r7, #16]
 8000faa:	4313      	orrs	r3, r2
 8000fac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000fae:	4937      	ldr	r1, [pc, #220]	@ (800108c <HAL_GPIO_Init+0x2d0>)
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	089b      	lsrs	r3, r3, #2
 8000fb4:	3302      	adds	r3, #2
 8000fb6:	693a      	ldr	r2, [r7, #16]
 8000fb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fbc:	4b37      	ldr	r3, [pc, #220]	@ (800109c <HAL_GPIO_Init+0x2e0>)
 8000fbe:	689b      	ldr	r3, [r3, #8]
 8000fc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	43db      	mvns	r3, r3
 8000fc6:	693a      	ldr	r2, [r7, #16]
 8000fc8:	4013      	ands	r3, r2
 8000fca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d003      	beq.n	8000fe0 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000fd8:	693a      	ldr	r2, [r7, #16]
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000fe0:	4a2e      	ldr	r2, [pc, #184]	@ (800109c <HAL_GPIO_Init+0x2e0>)
 8000fe2:	693b      	ldr	r3, [r7, #16]
 8000fe4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fe6:	4b2d      	ldr	r3, [pc, #180]	@ (800109c <HAL_GPIO_Init+0x2e0>)
 8000fe8:	68db      	ldr	r3, [r3, #12]
 8000fea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	43db      	mvns	r3, r3
 8000ff0:	693a      	ldr	r2, [r7, #16]
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d003      	beq.n	800100a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001002:	693a      	ldr	r2, [r7, #16]
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	4313      	orrs	r3, r2
 8001008:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800100a:	4a24      	ldr	r2, [pc, #144]	@ (800109c <HAL_GPIO_Init+0x2e0>)
 800100c:	693b      	ldr	r3, [r7, #16]
 800100e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001010:	4b22      	ldr	r3, [pc, #136]	@ (800109c <HAL_GPIO_Init+0x2e0>)
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	43db      	mvns	r3, r3
 800101a:	693a      	ldr	r2, [r7, #16]
 800101c:	4013      	ands	r3, r2
 800101e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001028:	2b00      	cmp	r3, #0
 800102a:	d003      	beq.n	8001034 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 800102c:	693a      	ldr	r2, [r7, #16]
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	4313      	orrs	r3, r2
 8001032:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001034:	4a19      	ldr	r2, [pc, #100]	@ (800109c <HAL_GPIO_Init+0x2e0>)
 8001036:	693b      	ldr	r3, [r7, #16]
 8001038:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800103a:	4b18      	ldr	r3, [pc, #96]	@ (800109c <HAL_GPIO_Init+0x2e0>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	43db      	mvns	r3, r3
 8001044:	693a      	ldr	r2, [r7, #16]
 8001046:	4013      	ands	r3, r2
 8001048:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001052:	2b00      	cmp	r3, #0
 8001054:	d003      	beq.n	800105e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	4313      	orrs	r3, r2
 800105c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800105e:	4a0f      	ldr	r2, [pc, #60]	@ (800109c <HAL_GPIO_Init+0x2e0>)
 8001060:	693b      	ldr	r3, [r7, #16]
 8001062:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	3301      	adds	r3, #1
 8001068:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	fa22 f303 	lsr.w	r3, r2, r3
 8001074:	2b00      	cmp	r3, #0
 8001076:	f47f aea9 	bne.w	8000dcc <HAL_GPIO_Init+0x10>
  }
}
 800107a:	bf00      	nop
 800107c:	bf00      	nop
 800107e:	371c      	adds	r7, #28
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	40021000 	.word	0x40021000
 800108c:	40010000 	.word	0x40010000
 8001090:	48000400 	.word	0x48000400
 8001094:	48000800 	.word	0x48000800
 8001098:	48000c00 	.word	0x48000c00
 800109c:	40010400 	.word	0x40010400

080010a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	460b      	mov	r3, r1
 80010aa:	807b      	strh	r3, [r7, #2]
 80010ac:	4613      	mov	r3, r2
 80010ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010b0:	787b      	ldrb	r3, [r7, #1]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d003      	beq.n	80010be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010b6:	887a      	ldrh	r2, [r7, #2]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010bc:	e002      	b.n	80010c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010be:	887a      	ldrh	r2, [r7, #2]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80010c4:	bf00      	nop
 80010c6:	370c      	adds	r7, #12
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr

080010d0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b085      	sub	sp, #20
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	460b      	mov	r3, r1
 80010da:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	695b      	ldr	r3, [r3, #20]
 80010e0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80010e2:	887a      	ldrh	r2, [r7, #2]
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	4013      	ands	r3, r2
 80010e8:	041a      	lsls	r2, r3, #16
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	43d9      	mvns	r1, r3
 80010ee:	887b      	ldrh	r3, [r7, #2]
 80010f0:	400b      	ands	r3, r1
 80010f2:	431a      	orrs	r2, r3
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	619a      	str	r2, [r3, #24]
}
 80010f8:	bf00      	nop
 80010fa:	3714      	adds	r7, #20
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr

08001104 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 800110a:	af00      	add	r7, sp, #0
 800110c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001110:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001114:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001116:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800111a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d102      	bne.n	800112a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001124:	2301      	movs	r3, #1
 8001126:	f000 bff4 	b.w	8002112 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800112a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800112e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f003 0301 	and.w	r3, r3, #1
 800113a:	2b00      	cmp	r3, #0
 800113c:	f000 816d 	beq.w	800141a <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001140:	4bb4      	ldr	r3, [pc, #720]	@ (8001414 <HAL_RCC_OscConfig+0x310>)
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	f003 030c 	and.w	r3, r3, #12
 8001148:	2b04      	cmp	r3, #4
 800114a:	d00c      	beq.n	8001166 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800114c:	4bb1      	ldr	r3, [pc, #708]	@ (8001414 <HAL_RCC_OscConfig+0x310>)
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	f003 030c 	and.w	r3, r3, #12
 8001154:	2b08      	cmp	r3, #8
 8001156:	d157      	bne.n	8001208 <HAL_RCC_OscConfig+0x104>
 8001158:	4bae      	ldr	r3, [pc, #696]	@ (8001414 <HAL_RCC_OscConfig+0x310>)
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001160:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001164:	d150      	bne.n	8001208 <HAL_RCC_OscConfig+0x104>
 8001166:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800116a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800116e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001172:	fa93 f3a3 	rbit	r3, r3
 8001176:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800117a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800117e:	fab3 f383 	clz	r3, r3
 8001182:	b2db      	uxtb	r3, r3
 8001184:	2b3f      	cmp	r3, #63	@ 0x3f
 8001186:	d802      	bhi.n	800118e <HAL_RCC_OscConfig+0x8a>
 8001188:	4ba2      	ldr	r3, [pc, #648]	@ (8001414 <HAL_RCC_OscConfig+0x310>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	e015      	b.n	80011ba <HAL_RCC_OscConfig+0xb6>
 800118e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001192:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001196:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 800119a:	fa93 f3a3 	rbit	r3, r3
 800119e:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80011a2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80011a6:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80011aa:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80011ae:	fa93 f3a3 	rbit	r3, r3
 80011b2:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80011b6:	4b97      	ldr	r3, [pc, #604]	@ (8001414 <HAL_RCC_OscConfig+0x310>)
 80011b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011ba:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80011be:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 80011c2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80011c6:	fa92 f2a2 	rbit	r2, r2
 80011ca:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 80011ce:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 80011d2:	fab2 f282 	clz	r2, r2
 80011d6:	b2d2      	uxtb	r2, r2
 80011d8:	f042 0220 	orr.w	r2, r2, #32
 80011dc:	b2d2      	uxtb	r2, r2
 80011de:	f002 021f 	and.w	r2, r2, #31
 80011e2:	2101      	movs	r1, #1
 80011e4:	fa01 f202 	lsl.w	r2, r1, r2
 80011e8:	4013      	ands	r3, r2
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	f000 8114 	beq.w	8001418 <HAL_RCC_OscConfig+0x314>
 80011f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011f4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	f040 810b 	bne.w	8001418 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8001202:	2301      	movs	r3, #1
 8001204:	f000 bf85 	b.w	8002112 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001208:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800120c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001218:	d106      	bne.n	8001228 <HAL_RCC_OscConfig+0x124>
 800121a:	4b7e      	ldr	r3, [pc, #504]	@ (8001414 <HAL_RCC_OscConfig+0x310>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4a7d      	ldr	r2, [pc, #500]	@ (8001414 <HAL_RCC_OscConfig+0x310>)
 8001220:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001224:	6013      	str	r3, [r2, #0]
 8001226:	e036      	b.n	8001296 <HAL_RCC_OscConfig+0x192>
 8001228:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800122c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d10c      	bne.n	8001252 <HAL_RCC_OscConfig+0x14e>
 8001238:	4b76      	ldr	r3, [pc, #472]	@ (8001414 <HAL_RCC_OscConfig+0x310>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a75      	ldr	r2, [pc, #468]	@ (8001414 <HAL_RCC_OscConfig+0x310>)
 800123e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001242:	6013      	str	r3, [r2, #0]
 8001244:	4b73      	ldr	r3, [pc, #460]	@ (8001414 <HAL_RCC_OscConfig+0x310>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4a72      	ldr	r2, [pc, #456]	@ (8001414 <HAL_RCC_OscConfig+0x310>)
 800124a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800124e:	6013      	str	r3, [r2, #0]
 8001250:	e021      	b.n	8001296 <HAL_RCC_OscConfig+0x192>
 8001252:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001256:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001262:	d10c      	bne.n	800127e <HAL_RCC_OscConfig+0x17a>
 8001264:	4b6b      	ldr	r3, [pc, #428]	@ (8001414 <HAL_RCC_OscConfig+0x310>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a6a      	ldr	r2, [pc, #424]	@ (8001414 <HAL_RCC_OscConfig+0x310>)
 800126a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800126e:	6013      	str	r3, [r2, #0]
 8001270:	4b68      	ldr	r3, [pc, #416]	@ (8001414 <HAL_RCC_OscConfig+0x310>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a67      	ldr	r2, [pc, #412]	@ (8001414 <HAL_RCC_OscConfig+0x310>)
 8001276:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800127a:	6013      	str	r3, [r2, #0]
 800127c:	e00b      	b.n	8001296 <HAL_RCC_OscConfig+0x192>
 800127e:	4b65      	ldr	r3, [pc, #404]	@ (8001414 <HAL_RCC_OscConfig+0x310>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4a64      	ldr	r2, [pc, #400]	@ (8001414 <HAL_RCC_OscConfig+0x310>)
 8001284:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001288:	6013      	str	r3, [r2, #0]
 800128a:	4b62      	ldr	r3, [pc, #392]	@ (8001414 <HAL_RCC_OscConfig+0x310>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a61      	ldr	r2, [pc, #388]	@ (8001414 <HAL_RCC_OscConfig+0x310>)
 8001290:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001294:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001296:	4b5f      	ldr	r3, [pc, #380]	@ (8001414 <HAL_RCC_OscConfig+0x310>)
 8001298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800129a:	f023 020f 	bic.w	r2, r3, #15
 800129e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012a2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	495a      	ldr	r1, [pc, #360]	@ (8001414 <HAL_RCC_OscConfig+0x310>)
 80012ac:	4313      	orrs	r3, r2
 80012ae:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012b4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d054      	beq.n	800136a <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012c0:	f7ff fbe2 	bl	8000a88 <HAL_GetTick>
 80012c4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012c8:	e00a      	b.n	80012e0 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012ca:	f7ff fbdd 	bl	8000a88 <HAL_GetTick>
 80012ce:	4602      	mov	r2, r0
 80012d0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80012d4:	1ad3      	subs	r3, r2, r3
 80012d6:	2b64      	cmp	r3, #100	@ 0x64
 80012d8:	d902      	bls.n	80012e0 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 80012da:	2303      	movs	r3, #3
 80012dc:	f000 bf19 	b.w	8002112 <HAL_RCC_OscConfig+0x100e>
 80012e0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80012e4:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012e8:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80012ec:	fa93 f3a3 	rbit	r3, r3
 80012f0:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 80012f4:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012f8:	fab3 f383 	clz	r3, r3
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	2b3f      	cmp	r3, #63	@ 0x3f
 8001300:	d802      	bhi.n	8001308 <HAL_RCC_OscConfig+0x204>
 8001302:	4b44      	ldr	r3, [pc, #272]	@ (8001414 <HAL_RCC_OscConfig+0x310>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	e015      	b.n	8001334 <HAL_RCC_OscConfig+0x230>
 8001308:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800130c:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001310:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001314:	fa93 f3a3 	rbit	r3, r3
 8001318:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800131c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001320:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001324:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001328:	fa93 f3a3 	rbit	r3, r3
 800132c:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001330:	4b38      	ldr	r3, [pc, #224]	@ (8001414 <HAL_RCC_OscConfig+0x310>)
 8001332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001334:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001338:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 800133c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001340:	fa92 f2a2 	rbit	r2, r2
 8001344:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8001348:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 800134c:	fab2 f282 	clz	r2, r2
 8001350:	b2d2      	uxtb	r2, r2
 8001352:	f042 0220 	orr.w	r2, r2, #32
 8001356:	b2d2      	uxtb	r2, r2
 8001358:	f002 021f 	and.w	r2, r2, #31
 800135c:	2101      	movs	r1, #1
 800135e:	fa01 f202 	lsl.w	r2, r1, r2
 8001362:	4013      	ands	r3, r2
 8001364:	2b00      	cmp	r3, #0
 8001366:	d0b0      	beq.n	80012ca <HAL_RCC_OscConfig+0x1c6>
 8001368:	e057      	b.n	800141a <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800136a:	f7ff fb8d 	bl	8000a88 <HAL_GetTick>
 800136e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001372:	e00a      	b.n	800138a <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001374:	f7ff fb88 	bl	8000a88 <HAL_GetTick>
 8001378:	4602      	mov	r2, r0
 800137a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800137e:	1ad3      	subs	r3, r2, r3
 8001380:	2b64      	cmp	r3, #100	@ 0x64
 8001382:	d902      	bls.n	800138a <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8001384:	2303      	movs	r3, #3
 8001386:	f000 bec4 	b.w	8002112 <HAL_RCC_OscConfig+0x100e>
 800138a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800138e:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001392:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001396:	fa93 f3a3 	rbit	r3, r3
 800139a:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 800139e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013a2:	fab3 f383 	clz	r3, r3
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	2b3f      	cmp	r3, #63	@ 0x3f
 80013aa:	d802      	bhi.n	80013b2 <HAL_RCC_OscConfig+0x2ae>
 80013ac:	4b19      	ldr	r3, [pc, #100]	@ (8001414 <HAL_RCC_OscConfig+0x310>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	e015      	b.n	80013de <HAL_RCC_OscConfig+0x2da>
 80013b2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80013b6:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ba:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 80013be:	fa93 f3a3 	rbit	r3, r3
 80013c2:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80013c6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80013ca:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80013ce:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80013d2:	fa93 f3a3 	rbit	r3, r3
 80013d6:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 80013da:	4b0e      	ldr	r3, [pc, #56]	@ (8001414 <HAL_RCC_OscConfig+0x310>)
 80013dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013de:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80013e2:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 80013e6:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80013ea:	fa92 f2a2 	rbit	r2, r2
 80013ee:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 80013f2:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80013f6:	fab2 f282 	clz	r2, r2
 80013fa:	b2d2      	uxtb	r2, r2
 80013fc:	f042 0220 	orr.w	r2, r2, #32
 8001400:	b2d2      	uxtb	r2, r2
 8001402:	f002 021f 	and.w	r2, r2, #31
 8001406:	2101      	movs	r1, #1
 8001408:	fa01 f202 	lsl.w	r2, r1, r2
 800140c:	4013      	ands	r3, r2
 800140e:	2b00      	cmp	r3, #0
 8001410:	d1b0      	bne.n	8001374 <HAL_RCC_OscConfig+0x270>
 8001412:	e002      	b.n	800141a <HAL_RCC_OscConfig+0x316>
 8001414:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001418:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800141a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800141e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f003 0302 	and.w	r3, r3, #2
 800142a:	2b00      	cmp	r3, #0
 800142c:	f000 816c 	beq.w	8001708 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001430:	4bcc      	ldr	r3, [pc, #816]	@ (8001764 <HAL_RCC_OscConfig+0x660>)
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	f003 030c 	and.w	r3, r3, #12
 8001438:	2b00      	cmp	r3, #0
 800143a:	d00b      	beq.n	8001454 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800143c:	4bc9      	ldr	r3, [pc, #804]	@ (8001764 <HAL_RCC_OscConfig+0x660>)
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	f003 030c 	and.w	r3, r3, #12
 8001444:	2b08      	cmp	r3, #8
 8001446:	d16d      	bne.n	8001524 <HAL_RCC_OscConfig+0x420>
 8001448:	4bc6      	ldr	r3, [pc, #792]	@ (8001764 <HAL_RCC_OscConfig+0x660>)
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001450:	2b00      	cmp	r3, #0
 8001452:	d167      	bne.n	8001524 <HAL_RCC_OscConfig+0x420>
 8001454:	2302      	movs	r3, #2
 8001456:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800145a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800145e:	fa93 f3a3 	rbit	r3, r3
 8001462:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8001466:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800146a:	fab3 f383 	clz	r3, r3
 800146e:	b2db      	uxtb	r3, r3
 8001470:	2b3f      	cmp	r3, #63	@ 0x3f
 8001472:	d802      	bhi.n	800147a <HAL_RCC_OscConfig+0x376>
 8001474:	4bbb      	ldr	r3, [pc, #748]	@ (8001764 <HAL_RCC_OscConfig+0x660>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	e013      	b.n	80014a2 <HAL_RCC_OscConfig+0x39e>
 800147a:	2302      	movs	r3, #2
 800147c:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001480:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001484:	fa93 f3a3 	rbit	r3, r3
 8001488:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800148c:	2302      	movs	r3, #2
 800148e:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001492:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001496:	fa93 f3a3 	rbit	r3, r3
 800149a:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 800149e:	4bb1      	ldr	r3, [pc, #708]	@ (8001764 <HAL_RCC_OscConfig+0x660>)
 80014a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014a2:	2202      	movs	r2, #2
 80014a4:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 80014a8:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80014ac:	fa92 f2a2 	rbit	r2, r2
 80014b0:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 80014b4:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80014b8:	fab2 f282 	clz	r2, r2
 80014bc:	b2d2      	uxtb	r2, r2
 80014be:	f042 0220 	orr.w	r2, r2, #32
 80014c2:	b2d2      	uxtb	r2, r2
 80014c4:	f002 021f 	and.w	r2, r2, #31
 80014c8:	2101      	movs	r1, #1
 80014ca:	fa01 f202 	lsl.w	r2, r1, r2
 80014ce:	4013      	ands	r3, r2
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d00a      	beq.n	80014ea <HAL_RCC_OscConfig+0x3e6>
 80014d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014d8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	691b      	ldr	r3, [r3, #16]
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d002      	beq.n	80014ea <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 80014e4:	2301      	movs	r3, #1
 80014e6:	f000 be14 	b.w	8002112 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014ea:	4b9e      	ldr	r3, [pc, #632]	@ (8001764 <HAL_RCC_OscConfig+0x660>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80014f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014f6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	695b      	ldr	r3, [r3, #20]
 80014fe:	21f8      	movs	r1, #248	@ 0xf8
 8001500:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001504:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001508:	fa91 f1a1 	rbit	r1, r1
 800150c:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8001510:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8001514:	fab1 f181 	clz	r1, r1
 8001518:	b2c9      	uxtb	r1, r1
 800151a:	408b      	lsls	r3, r1
 800151c:	4991      	ldr	r1, [pc, #580]	@ (8001764 <HAL_RCC_OscConfig+0x660>)
 800151e:	4313      	orrs	r3, r2
 8001520:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001522:	e0f1      	b.n	8001708 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001524:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001528:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	691b      	ldr	r3, [r3, #16]
 8001530:	2b00      	cmp	r3, #0
 8001532:	f000 8083 	beq.w	800163c <HAL_RCC_OscConfig+0x538>
 8001536:	2301      	movs	r3, #1
 8001538:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800153c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001540:	fa93 f3a3 	rbit	r3, r3
 8001544:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8001548:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800154c:	fab3 f383 	clz	r3, r3
 8001550:	b2db      	uxtb	r3, r3
 8001552:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001556:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800155a:	009b      	lsls	r3, r3, #2
 800155c:	461a      	mov	r2, r3
 800155e:	2301      	movs	r3, #1
 8001560:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001562:	f7ff fa91 	bl	8000a88 <HAL_GetTick>
 8001566:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800156a:	e00a      	b.n	8001582 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800156c:	f7ff fa8c 	bl	8000a88 <HAL_GetTick>
 8001570:	4602      	mov	r2, r0
 8001572:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001576:	1ad3      	subs	r3, r2, r3
 8001578:	2b02      	cmp	r3, #2
 800157a:	d902      	bls.n	8001582 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 800157c:	2303      	movs	r3, #3
 800157e:	f000 bdc8 	b.w	8002112 <HAL_RCC_OscConfig+0x100e>
 8001582:	2302      	movs	r3, #2
 8001584:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001588:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800158c:	fa93 f3a3 	rbit	r3, r3
 8001590:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8001594:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001598:	fab3 f383 	clz	r3, r3
 800159c:	b2db      	uxtb	r3, r3
 800159e:	2b3f      	cmp	r3, #63	@ 0x3f
 80015a0:	d802      	bhi.n	80015a8 <HAL_RCC_OscConfig+0x4a4>
 80015a2:	4b70      	ldr	r3, [pc, #448]	@ (8001764 <HAL_RCC_OscConfig+0x660>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	e013      	b.n	80015d0 <HAL_RCC_OscConfig+0x4cc>
 80015a8:	2302      	movs	r3, #2
 80015aa:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015ae:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80015b2:	fa93 f3a3 	rbit	r3, r3
 80015b6:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80015ba:	2302      	movs	r3, #2
 80015bc:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80015c0:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80015c4:	fa93 f3a3 	rbit	r3, r3
 80015c8:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 80015cc:	4b65      	ldr	r3, [pc, #404]	@ (8001764 <HAL_RCC_OscConfig+0x660>)
 80015ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015d0:	2202      	movs	r2, #2
 80015d2:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 80015d6:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80015da:	fa92 f2a2 	rbit	r2, r2
 80015de:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 80015e2:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80015e6:	fab2 f282 	clz	r2, r2
 80015ea:	b2d2      	uxtb	r2, r2
 80015ec:	f042 0220 	orr.w	r2, r2, #32
 80015f0:	b2d2      	uxtb	r2, r2
 80015f2:	f002 021f 	and.w	r2, r2, #31
 80015f6:	2101      	movs	r1, #1
 80015f8:	fa01 f202 	lsl.w	r2, r1, r2
 80015fc:	4013      	ands	r3, r2
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d0b4      	beq.n	800156c <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001602:	4b58      	ldr	r3, [pc, #352]	@ (8001764 <HAL_RCC_OscConfig+0x660>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800160a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800160e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	695b      	ldr	r3, [r3, #20]
 8001616:	21f8      	movs	r1, #248	@ 0xf8
 8001618:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800161c:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001620:	fa91 f1a1 	rbit	r1, r1
 8001624:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8001628:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 800162c:	fab1 f181 	clz	r1, r1
 8001630:	b2c9      	uxtb	r1, r1
 8001632:	408b      	lsls	r3, r1
 8001634:	494b      	ldr	r1, [pc, #300]	@ (8001764 <HAL_RCC_OscConfig+0x660>)
 8001636:	4313      	orrs	r3, r2
 8001638:	600b      	str	r3, [r1, #0]
 800163a:	e065      	b.n	8001708 <HAL_RCC_OscConfig+0x604>
 800163c:	2301      	movs	r3, #1
 800163e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001642:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001646:	fa93 f3a3 	rbit	r3, r3
 800164a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 800164e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001652:	fab3 f383 	clz	r3, r3
 8001656:	b2db      	uxtb	r3, r3
 8001658:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800165c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001660:	009b      	lsls	r3, r3, #2
 8001662:	461a      	mov	r2, r3
 8001664:	2300      	movs	r3, #0
 8001666:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001668:	f7ff fa0e 	bl	8000a88 <HAL_GetTick>
 800166c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001670:	e00a      	b.n	8001688 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001672:	f7ff fa09 	bl	8000a88 <HAL_GetTick>
 8001676:	4602      	mov	r2, r0
 8001678:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800167c:	1ad3      	subs	r3, r2, r3
 800167e:	2b02      	cmp	r3, #2
 8001680:	d902      	bls.n	8001688 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8001682:	2303      	movs	r3, #3
 8001684:	f000 bd45 	b.w	8002112 <HAL_RCC_OscConfig+0x100e>
 8001688:	2302      	movs	r3, #2
 800168a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800168e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001692:	fa93 f3a3 	rbit	r3, r3
 8001696:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 800169a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800169e:	fab3 f383 	clz	r3, r3
 80016a2:	b2db      	uxtb	r3, r3
 80016a4:	2b3f      	cmp	r3, #63	@ 0x3f
 80016a6:	d802      	bhi.n	80016ae <HAL_RCC_OscConfig+0x5aa>
 80016a8:	4b2e      	ldr	r3, [pc, #184]	@ (8001764 <HAL_RCC_OscConfig+0x660>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	e013      	b.n	80016d6 <HAL_RCC_OscConfig+0x5d2>
 80016ae:	2302      	movs	r3, #2
 80016b0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80016b8:	fa93 f3a3 	rbit	r3, r3
 80016bc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80016c0:	2302      	movs	r3, #2
 80016c2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80016c6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80016ca:	fa93 f3a3 	rbit	r3, r3
 80016ce:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80016d2:	4b24      	ldr	r3, [pc, #144]	@ (8001764 <HAL_RCC_OscConfig+0x660>)
 80016d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016d6:	2202      	movs	r2, #2
 80016d8:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80016dc:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80016e0:	fa92 f2a2 	rbit	r2, r2
 80016e4:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80016e8:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80016ec:	fab2 f282 	clz	r2, r2
 80016f0:	b2d2      	uxtb	r2, r2
 80016f2:	f042 0220 	orr.w	r2, r2, #32
 80016f6:	b2d2      	uxtb	r2, r2
 80016f8:	f002 021f 	and.w	r2, r2, #31
 80016fc:	2101      	movs	r1, #1
 80016fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001702:	4013      	ands	r3, r2
 8001704:	2b00      	cmp	r3, #0
 8001706:	d1b4      	bne.n	8001672 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001708:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800170c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f003 0308 	and.w	r3, r3, #8
 8001718:	2b00      	cmp	r3, #0
 800171a:	f000 8115 	beq.w	8001948 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800171e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001722:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	699b      	ldr	r3, [r3, #24]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d07e      	beq.n	800182c <HAL_RCC_OscConfig+0x728>
 800172e:	2301      	movs	r3, #1
 8001730:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001734:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001738:	fa93 f3a3 	rbit	r3, r3
 800173c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8001740:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001744:	fab3 f383 	clz	r3, r3
 8001748:	b2db      	uxtb	r3, r3
 800174a:	461a      	mov	r2, r3
 800174c:	4b06      	ldr	r3, [pc, #24]	@ (8001768 <HAL_RCC_OscConfig+0x664>)
 800174e:	4413      	add	r3, r2
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	461a      	mov	r2, r3
 8001754:	2301      	movs	r3, #1
 8001756:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001758:	f7ff f996 	bl	8000a88 <HAL_GetTick>
 800175c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001760:	e00f      	b.n	8001782 <HAL_RCC_OscConfig+0x67e>
 8001762:	bf00      	nop
 8001764:	40021000 	.word	0x40021000
 8001768:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800176c:	f7ff f98c 	bl	8000a88 <HAL_GetTick>
 8001770:	4602      	mov	r2, r0
 8001772:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001776:	1ad3      	subs	r3, r2, r3
 8001778:	2b02      	cmp	r3, #2
 800177a:	d902      	bls.n	8001782 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 800177c:	2303      	movs	r3, #3
 800177e:	f000 bcc8 	b.w	8002112 <HAL_RCC_OscConfig+0x100e>
 8001782:	2302      	movs	r3, #2
 8001784:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001788:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800178c:	fa93 f3a3 	rbit	r3, r3
 8001790:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001794:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001798:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800179c:	2202      	movs	r2, #2
 800179e:	601a      	str	r2, [r3, #0]
 80017a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017a4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	fa93 f2a3 	rbit	r2, r3
 80017ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017b2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80017b6:	601a      	str	r2, [r3, #0]
 80017b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80017c0:	2202      	movs	r2, #2
 80017c2:	601a      	str	r2, [r3, #0]
 80017c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	fa93 f2a3 	rbit	r2, r3
 80017d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017d6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80017da:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017dc:	4bb0      	ldr	r3, [pc, #704]	@ (8001aa0 <HAL_RCC_OscConfig+0x99c>)
 80017de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80017e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017e4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80017e8:	2102      	movs	r1, #2
 80017ea:	6019      	str	r1, [r3, #0]
 80017ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017f0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	fa93 f1a3 	rbit	r1, r3
 80017fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017fe:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001802:	6019      	str	r1, [r3, #0]
  return result;
 8001804:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001808:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	fab3 f383 	clz	r3, r3
 8001812:	b2db      	uxtb	r3, r3
 8001814:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001818:	b2db      	uxtb	r3, r3
 800181a:	f003 031f 	and.w	r3, r3, #31
 800181e:	2101      	movs	r1, #1
 8001820:	fa01 f303 	lsl.w	r3, r1, r3
 8001824:	4013      	ands	r3, r2
 8001826:	2b00      	cmp	r3, #0
 8001828:	d0a0      	beq.n	800176c <HAL_RCC_OscConfig+0x668>
 800182a:	e08d      	b.n	8001948 <HAL_RCC_OscConfig+0x844>
 800182c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001830:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001834:	2201      	movs	r2, #1
 8001836:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001838:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800183c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	fa93 f2a3 	rbit	r2, r3
 8001846:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800184a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800184e:	601a      	str	r2, [r3, #0]
  return result;
 8001850:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001854:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001858:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800185a:	fab3 f383 	clz	r3, r3
 800185e:	b2db      	uxtb	r3, r3
 8001860:	461a      	mov	r2, r3
 8001862:	4b90      	ldr	r3, [pc, #576]	@ (8001aa4 <HAL_RCC_OscConfig+0x9a0>)
 8001864:	4413      	add	r3, r2
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	461a      	mov	r2, r3
 800186a:	2300      	movs	r3, #0
 800186c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800186e:	f7ff f90b 	bl	8000a88 <HAL_GetTick>
 8001872:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001876:	e00a      	b.n	800188e <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001878:	f7ff f906 	bl	8000a88 <HAL_GetTick>
 800187c:	4602      	mov	r2, r0
 800187e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001882:	1ad3      	subs	r3, r2, r3
 8001884:	2b02      	cmp	r3, #2
 8001886:	d902      	bls.n	800188e <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8001888:	2303      	movs	r3, #3
 800188a:	f000 bc42 	b.w	8002112 <HAL_RCC_OscConfig+0x100e>
 800188e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001892:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001896:	2202      	movs	r2, #2
 8001898:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800189a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800189e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	fa93 f2a3 	rbit	r2, r3
 80018a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018ac:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80018b0:	601a      	str	r2, [r3, #0]
 80018b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018b6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80018ba:	2202      	movs	r2, #2
 80018bc:	601a      	str	r2, [r3, #0]
 80018be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018c2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	fa93 f2a3 	rbit	r2, r3
 80018cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018d0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80018d4:	601a      	str	r2, [r3, #0]
 80018d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018da:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80018de:	2202      	movs	r2, #2
 80018e0:	601a      	str	r2, [r3, #0]
 80018e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018e6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	fa93 f2a3 	rbit	r2, r3
 80018f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018f4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80018f8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018fa:	4b69      	ldr	r3, [pc, #420]	@ (8001aa0 <HAL_RCC_OscConfig+0x99c>)
 80018fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80018fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001902:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001906:	2102      	movs	r1, #2
 8001908:	6019      	str	r1, [r3, #0]
 800190a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800190e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	fa93 f1a3 	rbit	r1, r3
 8001918:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800191c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001920:	6019      	str	r1, [r3, #0]
  return result;
 8001922:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001926:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	fab3 f383 	clz	r3, r3
 8001930:	b2db      	uxtb	r3, r3
 8001932:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001936:	b2db      	uxtb	r3, r3
 8001938:	f003 031f 	and.w	r3, r3, #31
 800193c:	2101      	movs	r1, #1
 800193e:	fa01 f303 	lsl.w	r3, r1, r3
 8001942:	4013      	ands	r3, r2
 8001944:	2b00      	cmp	r3, #0
 8001946:	d197      	bne.n	8001878 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001948:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800194c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f003 0304 	and.w	r3, r3, #4
 8001958:	2b00      	cmp	r3, #0
 800195a:	f000 819e 	beq.w	8001c9a <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 800195e:	2300      	movs	r3, #0
 8001960:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001964:	4b4e      	ldr	r3, [pc, #312]	@ (8001aa0 <HAL_RCC_OscConfig+0x99c>)
 8001966:	69db      	ldr	r3, [r3, #28]
 8001968:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800196c:	2b00      	cmp	r3, #0
 800196e:	d116      	bne.n	800199e <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001970:	4b4b      	ldr	r3, [pc, #300]	@ (8001aa0 <HAL_RCC_OscConfig+0x99c>)
 8001972:	69db      	ldr	r3, [r3, #28]
 8001974:	4a4a      	ldr	r2, [pc, #296]	@ (8001aa0 <HAL_RCC_OscConfig+0x99c>)
 8001976:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800197a:	61d3      	str	r3, [r2, #28]
 800197c:	4b48      	ldr	r3, [pc, #288]	@ (8001aa0 <HAL_RCC_OscConfig+0x99c>)
 800197e:	69db      	ldr	r3, [r3, #28]
 8001980:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8001984:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001988:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800198c:	601a      	str	r2, [r3, #0]
 800198e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001992:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8001996:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001998:	2301      	movs	r3, #1
 800199a:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800199e:	4b42      	ldr	r3, [pc, #264]	@ (8001aa8 <HAL_RCC_OscConfig+0x9a4>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d11a      	bne.n	80019e0 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019aa:	4b3f      	ldr	r3, [pc, #252]	@ (8001aa8 <HAL_RCC_OscConfig+0x9a4>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a3e      	ldr	r2, [pc, #248]	@ (8001aa8 <HAL_RCC_OscConfig+0x9a4>)
 80019b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019b4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019b6:	f7ff f867 	bl	8000a88 <HAL_GetTick>
 80019ba:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019be:	e009      	b.n	80019d4 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019c0:	f7ff f862 	bl	8000a88 <HAL_GetTick>
 80019c4:	4602      	mov	r2, r0
 80019c6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80019ca:	1ad3      	subs	r3, r2, r3
 80019cc:	2b64      	cmp	r3, #100	@ 0x64
 80019ce:	d901      	bls.n	80019d4 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 80019d0:	2303      	movs	r3, #3
 80019d2:	e39e      	b.n	8002112 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019d4:	4b34      	ldr	r3, [pc, #208]	@ (8001aa8 <HAL_RCC_OscConfig+0x9a4>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d0ef      	beq.n	80019c0 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019e4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	2b01      	cmp	r3, #1
 80019ee:	d106      	bne.n	80019fe <HAL_RCC_OscConfig+0x8fa>
 80019f0:	4b2b      	ldr	r3, [pc, #172]	@ (8001aa0 <HAL_RCC_OscConfig+0x99c>)
 80019f2:	6a1b      	ldr	r3, [r3, #32]
 80019f4:	4a2a      	ldr	r2, [pc, #168]	@ (8001aa0 <HAL_RCC_OscConfig+0x99c>)
 80019f6:	f043 0301 	orr.w	r3, r3, #1
 80019fa:	6213      	str	r3, [r2, #32]
 80019fc:	e035      	b.n	8001a6a <HAL_RCC_OscConfig+0x966>
 80019fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a02:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	68db      	ldr	r3, [r3, #12]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d10c      	bne.n	8001a28 <HAL_RCC_OscConfig+0x924>
 8001a0e:	4b24      	ldr	r3, [pc, #144]	@ (8001aa0 <HAL_RCC_OscConfig+0x99c>)
 8001a10:	6a1b      	ldr	r3, [r3, #32]
 8001a12:	4a23      	ldr	r2, [pc, #140]	@ (8001aa0 <HAL_RCC_OscConfig+0x99c>)
 8001a14:	f023 0301 	bic.w	r3, r3, #1
 8001a18:	6213      	str	r3, [r2, #32]
 8001a1a:	4b21      	ldr	r3, [pc, #132]	@ (8001aa0 <HAL_RCC_OscConfig+0x99c>)
 8001a1c:	6a1b      	ldr	r3, [r3, #32]
 8001a1e:	4a20      	ldr	r2, [pc, #128]	@ (8001aa0 <HAL_RCC_OscConfig+0x99c>)
 8001a20:	f023 0304 	bic.w	r3, r3, #4
 8001a24:	6213      	str	r3, [r2, #32]
 8001a26:	e020      	b.n	8001a6a <HAL_RCC_OscConfig+0x966>
 8001a28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a2c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	68db      	ldr	r3, [r3, #12]
 8001a34:	2b05      	cmp	r3, #5
 8001a36:	d10c      	bne.n	8001a52 <HAL_RCC_OscConfig+0x94e>
 8001a38:	4b19      	ldr	r3, [pc, #100]	@ (8001aa0 <HAL_RCC_OscConfig+0x99c>)
 8001a3a:	6a1b      	ldr	r3, [r3, #32]
 8001a3c:	4a18      	ldr	r2, [pc, #96]	@ (8001aa0 <HAL_RCC_OscConfig+0x99c>)
 8001a3e:	f043 0304 	orr.w	r3, r3, #4
 8001a42:	6213      	str	r3, [r2, #32]
 8001a44:	4b16      	ldr	r3, [pc, #88]	@ (8001aa0 <HAL_RCC_OscConfig+0x99c>)
 8001a46:	6a1b      	ldr	r3, [r3, #32]
 8001a48:	4a15      	ldr	r2, [pc, #84]	@ (8001aa0 <HAL_RCC_OscConfig+0x99c>)
 8001a4a:	f043 0301 	orr.w	r3, r3, #1
 8001a4e:	6213      	str	r3, [r2, #32]
 8001a50:	e00b      	b.n	8001a6a <HAL_RCC_OscConfig+0x966>
 8001a52:	4b13      	ldr	r3, [pc, #76]	@ (8001aa0 <HAL_RCC_OscConfig+0x99c>)
 8001a54:	6a1b      	ldr	r3, [r3, #32]
 8001a56:	4a12      	ldr	r2, [pc, #72]	@ (8001aa0 <HAL_RCC_OscConfig+0x99c>)
 8001a58:	f023 0301 	bic.w	r3, r3, #1
 8001a5c:	6213      	str	r3, [r2, #32]
 8001a5e:	4b10      	ldr	r3, [pc, #64]	@ (8001aa0 <HAL_RCC_OscConfig+0x99c>)
 8001a60:	6a1b      	ldr	r3, [r3, #32]
 8001a62:	4a0f      	ldr	r2, [pc, #60]	@ (8001aa0 <HAL_RCC_OscConfig+0x99c>)
 8001a64:	f023 0304 	bic.w	r3, r3, #4
 8001a68:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a6e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	68db      	ldr	r3, [r3, #12]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	f000 8087 	beq.w	8001b8a <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a7c:	f7ff f804 	bl	8000a88 <HAL_GetTick>
 8001a80:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a84:	e012      	b.n	8001aac <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a86:	f7fe ffff 	bl	8000a88 <HAL_GetTick>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d908      	bls.n	8001aac <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	e339      	b.n	8002112 <HAL_RCC_OscConfig+0x100e>
 8001a9e:	bf00      	nop
 8001aa0:	40021000 	.word	0x40021000
 8001aa4:	10908120 	.word	0x10908120
 8001aa8:	40007000 	.word	0x40007000
 8001aac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ab0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001ab4:	2202      	movs	r2, #2
 8001ab6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ab8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001abc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	fa93 f2a3 	rbit	r2, r3
 8001ac6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001aca:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001ace:	601a      	str	r2, [r3, #0]
 8001ad0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ad4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001ad8:	2202      	movs	r2, #2
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ae0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	fa93 f2a3 	rbit	r2, r3
 8001aea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001aee:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001af2:	601a      	str	r2, [r3, #0]
  return result;
 8001af4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001af8:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001afc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001afe:	fab3 f383 	clz	r3, r3
 8001b02:	b2db      	uxtb	r3, r3
 8001b04:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001b08:	b2db      	uxtb	r3, r3
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d102      	bne.n	8001b14 <HAL_RCC_OscConfig+0xa10>
 8001b0e:	4b98      	ldr	r3, [pc, #608]	@ (8001d70 <HAL_RCC_OscConfig+0xc6c>)
 8001b10:	6a1b      	ldr	r3, [r3, #32]
 8001b12:	e013      	b.n	8001b3c <HAL_RCC_OscConfig+0xa38>
 8001b14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b18:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001b1c:	2202      	movs	r2, #2
 8001b1e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b24:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	fa93 f2a3 	rbit	r2, r3
 8001b2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b32:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001b36:	601a      	str	r2, [r3, #0]
 8001b38:	4b8d      	ldr	r3, [pc, #564]	@ (8001d70 <HAL_RCC_OscConfig+0xc6c>)
 8001b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b3c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b40:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001b44:	2102      	movs	r1, #2
 8001b46:	6011      	str	r1, [r2, #0]
 8001b48:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b4c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001b50:	6812      	ldr	r2, [r2, #0]
 8001b52:	fa92 f1a2 	rbit	r1, r2
 8001b56:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b5a:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001b5e:	6011      	str	r1, [r2, #0]
  return result;
 8001b60:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b64:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001b68:	6812      	ldr	r2, [r2, #0]
 8001b6a:	fab2 f282 	clz	r2, r2
 8001b6e:	b2d2      	uxtb	r2, r2
 8001b70:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001b74:	b2d2      	uxtb	r2, r2
 8001b76:	f002 021f 	and.w	r2, r2, #31
 8001b7a:	2101      	movs	r1, #1
 8001b7c:	fa01 f202 	lsl.w	r2, r1, r2
 8001b80:	4013      	ands	r3, r2
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	f43f af7f 	beq.w	8001a86 <HAL_RCC_OscConfig+0x982>
 8001b88:	e07d      	b.n	8001c86 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b8a:	f7fe ff7d 	bl	8000a88 <HAL_GetTick>
 8001b8e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b92:	e00b      	b.n	8001bac <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b94:	f7fe ff78 	bl	8000a88 <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001b9e:	1ad3      	subs	r3, r2, r3
 8001ba0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d901      	bls.n	8001bac <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8001ba8:	2303      	movs	r3, #3
 8001baa:	e2b2      	b.n	8002112 <HAL_RCC_OscConfig+0x100e>
 8001bac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bb0:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8001bb4:	2202      	movs	r2, #2
 8001bb6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bbc:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	fa93 f2a3 	rbit	r2, r3
 8001bc6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bca:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bd4:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001bd8:	2202      	movs	r2, #2
 8001bda:	601a      	str	r2, [r3, #0]
 8001bdc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001be0:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	fa93 f2a3 	rbit	r2, r3
 8001bea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bee:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001bf2:	601a      	str	r2, [r3, #0]
  return result;
 8001bf4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bf8:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001bfc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bfe:	fab3 f383 	clz	r3, r3
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d102      	bne.n	8001c14 <HAL_RCC_OscConfig+0xb10>
 8001c0e:	4b58      	ldr	r3, [pc, #352]	@ (8001d70 <HAL_RCC_OscConfig+0xc6c>)
 8001c10:	6a1b      	ldr	r3, [r3, #32]
 8001c12:	e013      	b.n	8001c3c <HAL_RCC_OscConfig+0xb38>
 8001c14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c18:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001c1c:	2202      	movs	r2, #2
 8001c1e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c24:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	fa93 f2a3 	rbit	r2, r3
 8001c2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c32:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001c36:	601a      	str	r2, [r3, #0]
 8001c38:	4b4d      	ldr	r3, [pc, #308]	@ (8001d70 <HAL_RCC_OscConfig+0xc6c>)
 8001c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c3c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c40:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001c44:	2102      	movs	r1, #2
 8001c46:	6011      	str	r1, [r2, #0]
 8001c48:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c4c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001c50:	6812      	ldr	r2, [r2, #0]
 8001c52:	fa92 f1a2 	rbit	r1, r2
 8001c56:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c5a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001c5e:	6011      	str	r1, [r2, #0]
  return result;
 8001c60:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c64:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001c68:	6812      	ldr	r2, [r2, #0]
 8001c6a:	fab2 f282 	clz	r2, r2
 8001c6e:	b2d2      	uxtb	r2, r2
 8001c70:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001c74:	b2d2      	uxtb	r2, r2
 8001c76:	f002 021f 	and.w	r2, r2, #31
 8001c7a:	2101      	movs	r1, #1
 8001c7c:	fa01 f202 	lsl.w	r2, r1, r2
 8001c80:	4013      	ands	r3, r2
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d186      	bne.n	8001b94 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001c86:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8001c8a:	2b01      	cmp	r3, #1
 8001c8c:	d105      	bne.n	8001c9a <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c8e:	4b38      	ldr	r3, [pc, #224]	@ (8001d70 <HAL_RCC_OscConfig+0xc6c>)
 8001c90:	69db      	ldr	r3, [r3, #28]
 8001c92:	4a37      	ldr	r2, [pc, #220]	@ (8001d70 <HAL_RCC_OscConfig+0xc6c>)
 8001c94:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c98:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c9e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	69db      	ldr	r3, [r3, #28]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	f000 8232 	beq.w	8002110 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cac:	4b30      	ldr	r3, [pc, #192]	@ (8001d70 <HAL_RCC_OscConfig+0xc6c>)
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f003 030c 	and.w	r3, r3, #12
 8001cb4:	2b08      	cmp	r3, #8
 8001cb6:	f000 8201 	beq.w	80020bc <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cbe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	69db      	ldr	r3, [r3, #28]
 8001cc6:	2b02      	cmp	r3, #2
 8001cc8:	f040 8157 	bne.w	8001f7a <HAL_RCC_OscConfig+0xe76>
 8001ccc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cd0:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001cd4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001cd8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cde:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	fa93 f2a3 	rbit	r2, r3
 8001ce8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cec:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001cf0:	601a      	str	r2, [r3, #0]
  return result;
 8001cf2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cf6:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001cfa:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cfc:	fab3 f383 	clz	r3, r3
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001d06:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001d0a:	009b      	lsls	r3, r3, #2
 8001d0c:	461a      	mov	r2, r3
 8001d0e:	2300      	movs	r3, #0
 8001d10:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d12:	f7fe feb9 	bl	8000a88 <HAL_GetTick>
 8001d16:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d1a:	e009      	b.n	8001d30 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d1c:	f7fe feb4 	bl	8000a88 <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001d26:	1ad3      	subs	r3, r2, r3
 8001d28:	2b02      	cmp	r3, #2
 8001d2a:	d901      	bls.n	8001d30 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8001d2c:	2303      	movs	r3, #3
 8001d2e:	e1f0      	b.n	8002112 <HAL_RCC_OscConfig+0x100e>
 8001d30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d34:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001d38:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001d3c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d42:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	fa93 f2a3 	rbit	r2, r3
 8001d4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d50:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001d54:	601a      	str	r2, [r3, #0]
  return result;
 8001d56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d5a:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001d5e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d60:	fab3 f383 	clz	r3, r3
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d68:	d804      	bhi.n	8001d74 <HAL_RCC_OscConfig+0xc70>
 8001d6a:	4b01      	ldr	r3, [pc, #4]	@ (8001d70 <HAL_RCC_OscConfig+0xc6c>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	e029      	b.n	8001dc4 <HAL_RCC_OscConfig+0xcc0>
 8001d70:	40021000 	.word	0x40021000
 8001d74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d78:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001d7c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001d80:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d86:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	fa93 f2a3 	rbit	r2, r3
 8001d90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d94:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001d98:	601a      	str	r2, [r3, #0]
 8001d9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d9e:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001da2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001da6:	601a      	str	r2, [r3, #0]
 8001da8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dac:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	fa93 f2a3 	rbit	r2, r3
 8001db6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dba:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001dbe:	601a      	str	r2, [r3, #0]
 8001dc0:	4bc3      	ldr	r3, [pc, #780]	@ (80020d0 <HAL_RCC_OscConfig+0xfcc>)
 8001dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dc4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001dc8:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001dcc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001dd0:	6011      	str	r1, [r2, #0]
 8001dd2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001dd6:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001dda:	6812      	ldr	r2, [r2, #0]
 8001ddc:	fa92 f1a2 	rbit	r1, r2
 8001de0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001de4:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001de8:	6011      	str	r1, [r2, #0]
  return result;
 8001dea:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001dee:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001df2:	6812      	ldr	r2, [r2, #0]
 8001df4:	fab2 f282 	clz	r2, r2
 8001df8:	b2d2      	uxtb	r2, r2
 8001dfa:	f042 0220 	orr.w	r2, r2, #32
 8001dfe:	b2d2      	uxtb	r2, r2
 8001e00:	f002 021f 	and.w	r2, r2, #31
 8001e04:	2101      	movs	r1, #1
 8001e06:	fa01 f202 	lsl.w	r2, r1, r2
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d185      	bne.n	8001d1c <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e10:	4baf      	ldr	r3, [pc, #700]	@ (80020d0 <HAL_RCC_OscConfig+0xfcc>)
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001e18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e1c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001e24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e28:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	6a1b      	ldr	r3, [r3, #32]
 8001e30:	430b      	orrs	r3, r1
 8001e32:	49a7      	ldr	r1, [pc, #668]	@ (80020d0 <HAL_RCC_OscConfig+0xfcc>)
 8001e34:	4313      	orrs	r3, r2
 8001e36:	604b      	str	r3, [r1, #4]
 8001e38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e3c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001e40:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001e44:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e4a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	fa93 f2a3 	rbit	r2, r3
 8001e54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e58:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001e5c:	601a      	str	r2, [r3, #0]
  return result;
 8001e5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e62:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001e66:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e68:	fab3 f383 	clz	r3, r3
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001e72:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	461a      	mov	r2, r3
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e7e:	f7fe fe03 	bl	8000a88 <HAL_GetTick>
 8001e82:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e86:	e009      	b.n	8001e9c <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e88:	f7fe fdfe 	bl	8000a88 <HAL_GetTick>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	2b02      	cmp	r3, #2
 8001e96:	d901      	bls.n	8001e9c <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8001e98:	2303      	movs	r3, #3
 8001e9a:	e13a      	b.n	8002112 <HAL_RCC_OscConfig+0x100e>
 8001e9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ea0:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001ea4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ea8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eaa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eae:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	fa93 f2a3 	rbit	r2, r3
 8001eb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ebc:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001ec0:	601a      	str	r2, [r3, #0]
  return result;
 8001ec2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ec6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001eca:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ecc:	fab3 f383 	clz	r3, r3
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ed4:	d802      	bhi.n	8001edc <HAL_RCC_OscConfig+0xdd8>
 8001ed6:	4b7e      	ldr	r3, [pc, #504]	@ (80020d0 <HAL_RCC_OscConfig+0xfcc>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	e027      	b.n	8001f2c <HAL_RCC_OscConfig+0xe28>
 8001edc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ee0:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001ee4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ee8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eee:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	fa93 f2a3 	rbit	r2, r3
 8001ef8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001efc:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001f00:	601a      	str	r2, [r3, #0]
 8001f02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f06:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001f0a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001f0e:	601a      	str	r2, [r3, #0]
 8001f10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f14:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	fa93 f2a3 	rbit	r2, r3
 8001f1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f22:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001f26:	601a      	str	r2, [r3, #0]
 8001f28:	4b69      	ldr	r3, [pc, #420]	@ (80020d0 <HAL_RCC_OscConfig+0xfcc>)
 8001f2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f2c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001f30:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001f34:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001f38:	6011      	str	r1, [r2, #0]
 8001f3a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001f3e:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001f42:	6812      	ldr	r2, [r2, #0]
 8001f44:	fa92 f1a2 	rbit	r1, r2
 8001f48:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001f4c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001f50:	6011      	str	r1, [r2, #0]
  return result;
 8001f52:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001f56:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001f5a:	6812      	ldr	r2, [r2, #0]
 8001f5c:	fab2 f282 	clz	r2, r2
 8001f60:	b2d2      	uxtb	r2, r2
 8001f62:	f042 0220 	orr.w	r2, r2, #32
 8001f66:	b2d2      	uxtb	r2, r2
 8001f68:	f002 021f 	and.w	r2, r2, #31
 8001f6c:	2101      	movs	r1, #1
 8001f6e:	fa01 f202 	lsl.w	r2, r1, r2
 8001f72:	4013      	ands	r3, r2
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d087      	beq.n	8001e88 <HAL_RCC_OscConfig+0xd84>
 8001f78:	e0ca      	b.n	8002110 <HAL_RCC_OscConfig+0x100c>
 8001f7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f7e:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001f82:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001f86:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f8c:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	fa93 f2a3 	rbit	r2, r3
 8001f96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f9a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001f9e:	601a      	str	r2, [r3, #0]
  return result;
 8001fa0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fa4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001fa8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001faa:	fab3 f383 	clz	r3, r3
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001fb4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001fb8:	009b      	lsls	r3, r3, #2
 8001fba:	461a      	mov	r2, r3
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fc0:	f7fe fd62 	bl	8000a88 <HAL_GetTick>
 8001fc4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fc8:	e009      	b.n	8001fde <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fca:	f7fe fd5d 	bl	8000a88 <HAL_GetTick>
 8001fce:	4602      	mov	r2, r0
 8001fd0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	2b02      	cmp	r3, #2
 8001fd8:	d901      	bls.n	8001fde <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	e099      	b.n	8002112 <HAL_RCC_OscConfig+0x100e>
 8001fde:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fe2:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001fe6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001fea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ff0:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	fa93 f2a3 	rbit	r2, r3
 8001ffa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ffe:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002002:	601a      	str	r2, [r3, #0]
  return result;
 8002004:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002008:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800200c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800200e:	fab3 f383 	clz	r3, r3
 8002012:	b2db      	uxtb	r3, r3
 8002014:	2b3f      	cmp	r3, #63	@ 0x3f
 8002016:	d802      	bhi.n	800201e <HAL_RCC_OscConfig+0xf1a>
 8002018:	4b2d      	ldr	r3, [pc, #180]	@ (80020d0 <HAL_RCC_OscConfig+0xfcc>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	e027      	b.n	800206e <HAL_RCC_OscConfig+0xf6a>
 800201e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002022:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002026:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800202a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800202c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002030:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	fa93 f2a3 	rbit	r2, r3
 800203a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800203e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002042:	601a      	str	r2, [r3, #0]
 8002044:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002048:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800204c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002050:	601a      	str	r2, [r3, #0]
 8002052:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002056:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	fa93 f2a3 	rbit	r2, r3
 8002060:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002064:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002068:	601a      	str	r2, [r3, #0]
 800206a:	4b19      	ldr	r3, [pc, #100]	@ (80020d0 <HAL_RCC_OscConfig+0xfcc>)
 800206c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800206e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002072:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002076:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800207a:	6011      	str	r1, [r2, #0]
 800207c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002080:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002084:	6812      	ldr	r2, [r2, #0]
 8002086:	fa92 f1a2 	rbit	r1, r2
 800208a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800208e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002092:	6011      	str	r1, [r2, #0]
  return result;
 8002094:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002098:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800209c:	6812      	ldr	r2, [r2, #0]
 800209e:	fab2 f282 	clz	r2, r2
 80020a2:	b2d2      	uxtb	r2, r2
 80020a4:	f042 0220 	orr.w	r2, r2, #32
 80020a8:	b2d2      	uxtb	r2, r2
 80020aa:	f002 021f 	and.w	r2, r2, #31
 80020ae:	2101      	movs	r1, #1
 80020b0:	fa01 f202 	lsl.w	r2, r1, r2
 80020b4:	4013      	ands	r3, r2
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d187      	bne.n	8001fca <HAL_RCC_OscConfig+0xec6>
 80020ba:	e029      	b.n	8002110 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020c0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	69db      	ldr	r3, [r3, #28]
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d103      	bne.n	80020d4 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 80020cc:	2301      	movs	r3, #1
 80020ce:	e020      	b.n	8002112 <HAL_RCC_OscConfig+0x100e>
 80020d0:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80020d4:	4b11      	ldr	r3, [pc, #68]	@ (800211c <HAL_RCC_OscConfig+0x1018>)
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80020dc:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80020e0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80020e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	6a1b      	ldr	r3, [r3, #32]
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d10b      	bne.n	800210c <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80020f4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80020f8:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80020fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002100:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002108:	429a      	cmp	r2, r3
 800210a:	d001      	beq.n	8002110 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	e000      	b.n	8002112 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8002110:	2300      	movs	r3, #0
}
 8002112:	4618      	mov	r0, r3
 8002114:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	40021000 	.word	0x40021000

08002120 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b09e      	sub	sp, #120	@ 0x78
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
 8002128:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800212a:	2300      	movs	r3, #0
 800212c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d101      	bne.n	8002138 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	e154      	b.n	80023e2 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002138:	4b89      	ldr	r3, [pc, #548]	@ (8002360 <HAL_RCC_ClockConfig+0x240>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0307 	and.w	r3, r3, #7
 8002140:	683a      	ldr	r2, [r7, #0]
 8002142:	429a      	cmp	r2, r3
 8002144:	d910      	bls.n	8002168 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002146:	4b86      	ldr	r3, [pc, #536]	@ (8002360 <HAL_RCC_ClockConfig+0x240>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f023 0207 	bic.w	r2, r3, #7
 800214e:	4984      	ldr	r1, [pc, #528]	@ (8002360 <HAL_RCC_ClockConfig+0x240>)
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	4313      	orrs	r3, r2
 8002154:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002156:	4b82      	ldr	r3, [pc, #520]	@ (8002360 <HAL_RCC_ClockConfig+0x240>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f003 0307 	and.w	r3, r3, #7
 800215e:	683a      	ldr	r2, [r7, #0]
 8002160:	429a      	cmp	r2, r3
 8002162:	d001      	beq.n	8002168 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e13c      	b.n	80023e2 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 0302 	and.w	r3, r3, #2
 8002170:	2b00      	cmp	r3, #0
 8002172:	d008      	beq.n	8002186 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002174:	4b7b      	ldr	r3, [pc, #492]	@ (8002364 <HAL_RCC_ClockConfig+0x244>)
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	4978      	ldr	r1, [pc, #480]	@ (8002364 <HAL_RCC_ClockConfig+0x244>)
 8002182:	4313      	orrs	r3, r2
 8002184:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 0301 	and.w	r3, r3, #1
 800218e:	2b00      	cmp	r3, #0
 8002190:	f000 80cd 	beq.w	800232e <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	2b01      	cmp	r3, #1
 800219a:	d137      	bne.n	800220c <HAL_RCC_ClockConfig+0xec>
 800219c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80021a0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80021a4:	fa93 f3a3 	rbit	r3, r3
 80021a8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80021aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021ac:	fab3 f383 	clz	r3, r3
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	2b3f      	cmp	r3, #63	@ 0x3f
 80021b4:	d802      	bhi.n	80021bc <HAL_RCC_ClockConfig+0x9c>
 80021b6:	4b6b      	ldr	r3, [pc, #428]	@ (8002364 <HAL_RCC_ClockConfig+0x244>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	e00f      	b.n	80021dc <HAL_RCC_ClockConfig+0xbc>
 80021bc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80021c0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021c2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80021c4:	fa93 f3a3 	rbit	r3, r3
 80021c8:	667b      	str	r3, [r7, #100]	@ 0x64
 80021ca:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80021ce:	663b      	str	r3, [r7, #96]	@ 0x60
 80021d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80021d2:	fa93 f3a3 	rbit	r3, r3
 80021d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80021d8:	4b62      	ldr	r3, [pc, #392]	@ (8002364 <HAL_RCC_ClockConfig+0x244>)
 80021da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021dc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80021e0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80021e2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80021e4:	fa92 f2a2 	rbit	r2, r2
 80021e8:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80021ea:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80021ec:	fab2 f282 	clz	r2, r2
 80021f0:	b2d2      	uxtb	r2, r2
 80021f2:	f042 0220 	orr.w	r2, r2, #32
 80021f6:	b2d2      	uxtb	r2, r2
 80021f8:	f002 021f 	and.w	r2, r2, #31
 80021fc:	2101      	movs	r1, #1
 80021fe:	fa01 f202 	lsl.w	r2, r1, r2
 8002202:	4013      	ands	r3, r2
 8002204:	2b00      	cmp	r3, #0
 8002206:	d171      	bne.n	80022ec <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002208:	2301      	movs	r3, #1
 800220a:	e0ea      	b.n	80023e2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	2b02      	cmp	r3, #2
 8002212:	d137      	bne.n	8002284 <HAL_RCC_ClockConfig+0x164>
 8002214:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002218:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800221a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800221c:	fa93 f3a3 	rbit	r3, r3
 8002220:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002222:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002224:	fab3 f383 	clz	r3, r3
 8002228:	b2db      	uxtb	r3, r3
 800222a:	2b3f      	cmp	r3, #63	@ 0x3f
 800222c:	d802      	bhi.n	8002234 <HAL_RCC_ClockConfig+0x114>
 800222e:	4b4d      	ldr	r3, [pc, #308]	@ (8002364 <HAL_RCC_ClockConfig+0x244>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	e00f      	b.n	8002254 <HAL_RCC_ClockConfig+0x134>
 8002234:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002238:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800223a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800223c:	fa93 f3a3 	rbit	r3, r3
 8002240:	647b      	str	r3, [r7, #68]	@ 0x44
 8002242:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002246:	643b      	str	r3, [r7, #64]	@ 0x40
 8002248:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800224a:	fa93 f3a3 	rbit	r3, r3
 800224e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002250:	4b44      	ldr	r3, [pc, #272]	@ (8002364 <HAL_RCC_ClockConfig+0x244>)
 8002252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002254:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002258:	63ba      	str	r2, [r7, #56]	@ 0x38
 800225a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800225c:	fa92 f2a2 	rbit	r2, r2
 8002260:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002262:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002264:	fab2 f282 	clz	r2, r2
 8002268:	b2d2      	uxtb	r2, r2
 800226a:	f042 0220 	orr.w	r2, r2, #32
 800226e:	b2d2      	uxtb	r2, r2
 8002270:	f002 021f 	and.w	r2, r2, #31
 8002274:	2101      	movs	r1, #1
 8002276:	fa01 f202 	lsl.w	r2, r1, r2
 800227a:	4013      	ands	r3, r2
 800227c:	2b00      	cmp	r3, #0
 800227e:	d135      	bne.n	80022ec <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e0ae      	b.n	80023e2 <HAL_RCC_ClockConfig+0x2c2>
 8002284:	2302      	movs	r3, #2
 8002286:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800228a:	fa93 f3a3 	rbit	r3, r3
 800228e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002292:	fab3 f383 	clz	r3, r3
 8002296:	b2db      	uxtb	r3, r3
 8002298:	2b3f      	cmp	r3, #63	@ 0x3f
 800229a:	d802      	bhi.n	80022a2 <HAL_RCC_ClockConfig+0x182>
 800229c:	4b31      	ldr	r3, [pc, #196]	@ (8002364 <HAL_RCC_ClockConfig+0x244>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	e00d      	b.n	80022be <HAL_RCC_ClockConfig+0x19e>
 80022a2:	2302      	movs	r3, #2
 80022a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022a8:	fa93 f3a3 	rbit	r3, r3
 80022ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80022ae:	2302      	movs	r3, #2
 80022b0:	623b      	str	r3, [r7, #32]
 80022b2:	6a3b      	ldr	r3, [r7, #32]
 80022b4:	fa93 f3a3 	rbit	r3, r3
 80022b8:	61fb      	str	r3, [r7, #28]
 80022ba:	4b2a      	ldr	r3, [pc, #168]	@ (8002364 <HAL_RCC_ClockConfig+0x244>)
 80022bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022be:	2202      	movs	r2, #2
 80022c0:	61ba      	str	r2, [r7, #24]
 80022c2:	69ba      	ldr	r2, [r7, #24]
 80022c4:	fa92 f2a2 	rbit	r2, r2
 80022c8:	617a      	str	r2, [r7, #20]
  return result;
 80022ca:	697a      	ldr	r2, [r7, #20]
 80022cc:	fab2 f282 	clz	r2, r2
 80022d0:	b2d2      	uxtb	r2, r2
 80022d2:	f042 0220 	orr.w	r2, r2, #32
 80022d6:	b2d2      	uxtb	r2, r2
 80022d8:	f002 021f 	and.w	r2, r2, #31
 80022dc:	2101      	movs	r1, #1
 80022de:	fa01 f202 	lsl.w	r2, r1, r2
 80022e2:	4013      	ands	r3, r2
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d101      	bne.n	80022ec <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e07a      	b.n	80023e2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022ec:	4b1d      	ldr	r3, [pc, #116]	@ (8002364 <HAL_RCC_ClockConfig+0x244>)
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f023 0203 	bic.w	r2, r3, #3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	491a      	ldr	r1, [pc, #104]	@ (8002364 <HAL_RCC_ClockConfig+0x244>)
 80022fa:	4313      	orrs	r3, r2
 80022fc:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022fe:	f7fe fbc3 	bl	8000a88 <HAL_GetTick>
 8002302:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002304:	e00a      	b.n	800231c <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002306:	f7fe fbbf 	bl	8000a88 <HAL_GetTick>
 800230a:	4602      	mov	r2, r0
 800230c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800230e:	1ad3      	subs	r3, r2, r3
 8002310:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002314:	4293      	cmp	r3, r2
 8002316:	d901      	bls.n	800231c <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002318:	2303      	movs	r3, #3
 800231a:	e062      	b.n	80023e2 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800231c:	4b11      	ldr	r3, [pc, #68]	@ (8002364 <HAL_RCC_ClockConfig+0x244>)
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	f003 020c 	and.w	r2, r3, #12
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	429a      	cmp	r2, r3
 800232c:	d1eb      	bne.n	8002306 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800232e:	4b0c      	ldr	r3, [pc, #48]	@ (8002360 <HAL_RCC_ClockConfig+0x240>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 0307 	and.w	r3, r3, #7
 8002336:	683a      	ldr	r2, [r7, #0]
 8002338:	429a      	cmp	r2, r3
 800233a:	d215      	bcs.n	8002368 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800233c:	4b08      	ldr	r3, [pc, #32]	@ (8002360 <HAL_RCC_ClockConfig+0x240>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f023 0207 	bic.w	r2, r3, #7
 8002344:	4906      	ldr	r1, [pc, #24]	@ (8002360 <HAL_RCC_ClockConfig+0x240>)
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	4313      	orrs	r3, r2
 800234a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800234c:	4b04      	ldr	r3, [pc, #16]	@ (8002360 <HAL_RCC_ClockConfig+0x240>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f003 0307 	and.w	r3, r3, #7
 8002354:	683a      	ldr	r2, [r7, #0]
 8002356:	429a      	cmp	r2, r3
 8002358:	d006      	beq.n	8002368 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e041      	b.n	80023e2 <HAL_RCC_ClockConfig+0x2c2>
 800235e:	bf00      	nop
 8002360:	40022000 	.word	0x40022000
 8002364:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0304 	and.w	r3, r3, #4
 8002370:	2b00      	cmp	r3, #0
 8002372:	d008      	beq.n	8002386 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002374:	4b1d      	ldr	r3, [pc, #116]	@ (80023ec <HAL_RCC_ClockConfig+0x2cc>)
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	491a      	ldr	r1, [pc, #104]	@ (80023ec <HAL_RCC_ClockConfig+0x2cc>)
 8002382:	4313      	orrs	r3, r2
 8002384:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0308 	and.w	r3, r3, #8
 800238e:	2b00      	cmp	r3, #0
 8002390:	d009      	beq.n	80023a6 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002392:	4b16      	ldr	r3, [pc, #88]	@ (80023ec <HAL_RCC_ClockConfig+0x2cc>)
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	691b      	ldr	r3, [r3, #16]
 800239e:	00db      	lsls	r3, r3, #3
 80023a0:	4912      	ldr	r1, [pc, #72]	@ (80023ec <HAL_RCC_ClockConfig+0x2cc>)
 80023a2:	4313      	orrs	r3, r2
 80023a4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80023a6:	f000 f829 	bl	80023fc <HAL_RCC_GetSysClockFreq>
 80023aa:	4601      	mov	r1, r0
 80023ac:	4b0f      	ldr	r3, [pc, #60]	@ (80023ec <HAL_RCC_ClockConfig+0x2cc>)
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80023b4:	22f0      	movs	r2, #240	@ 0xf0
 80023b6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023b8:	693a      	ldr	r2, [r7, #16]
 80023ba:	fa92 f2a2 	rbit	r2, r2
 80023be:	60fa      	str	r2, [r7, #12]
  return result;
 80023c0:	68fa      	ldr	r2, [r7, #12]
 80023c2:	fab2 f282 	clz	r2, r2
 80023c6:	b2d2      	uxtb	r2, r2
 80023c8:	40d3      	lsrs	r3, r2
 80023ca:	4a09      	ldr	r2, [pc, #36]	@ (80023f0 <HAL_RCC_ClockConfig+0x2d0>)
 80023cc:	5cd3      	ldrb	r3, [r2, r3]
 80023ce:	fa21 f303 	lsr.w	r3, r1, r3
 80023d2:	4a08      	ldr	r2, [pc, #32]	@ (80023f4 <HAL_RCC_ClockConfig+0x2d4>)
 80023d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80023d6:	4b08      	ldr	r3, [pc, #32]	@ (80023f8 <HAL_RCC_ClockConfig+0x2d8>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4618      	mov	r0, r3
 80023dc:	f7fe fb10 	bl	8000a00 <HAL_InitTick>
  
  return HAL_OK;
 80023e0:	2300      	movs	r3, #0
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3778      	adds	r7, #120	@ 0x78
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	40021000 	.word	0x40021000
 80023f0:	08004c48 	.word	0x08004c48
 80023f4:	20000000 	.word	0x20000000
 80023f8:	20000008 	.word	0x20000008

080023fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b087      	sub	sp, #28
 8002400:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002402:	2300      	movs	r3, #0
 8002404:	60fb      	str	r3, [r7, #12]
 8002406:	2300      	movs	r3, #0
 8002408:	60bb      	str	r3, [r7, #8]
 800240a:	2300      	movs	r3, #0
 800240c:	617b      	str	r3, [r7, #20]
 800240e:	2300      	movs	r3, #0
 8002410:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002412:	2300      	movs	r3, #0
 8002414:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002416:	4b1e      	ldr	r3, [pc, #120]	@ (8002490 <HAL_RCC_GetSysClockFreq+0x94>)
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	f003 030c 	and.w	r3, r3, #12
 8002422:	2b04      	cmp	r3, #4
 8002424:	d002      	beq.n	800242c <HAL_RCC_GetSysClockFreq+0x30>
 8002426:	2b08      	cmp	r3, #8
 8002428:	d003      	beq.n	8002432 <HAL_RCC_GetSysClockFreq+0x36>
 800242a:	e026      	b.n	800247a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800242c:	4b19      	ldr	r3, [pc, #100]	@ (8002494 <HAL_RCC_GetSysClockFreq+0x98>)
 800242e:	613b      	str	r3, [r7, #16]
      break;
 8002430:	e026      	b.n	8002480 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	0c9b      	lsrs	r3, r3, #18
 8002436:	f003 030f 	and.w	r3, r3, #15
 800243a:	4a17      	ldr	r2, [pc, #92]	@ (8002498 <HAL_RCC_GetSysClockFreq+0x9c>)
 800243c:	5cd3      	ldrb	r3, [r2, r3]
 800243e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002440:	4b13      	ldr	r3, [pc, #76]	@ (8002490 <HAL_RCC_GetSysClockFreq+0x94>)
 8002442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002444:	f003 030f 	and.w	r3, r3, #15
 8002448:	4a14      	ldr	r2, [pc, #80]	@ (800249c <HAL_RCC_GetSysClockFreq+0xa0>)
 800244a:	5cd3      	ldrb	r3, [r2, r3]
 800244c:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002454:	2b00      	cmp	r3, #0
 8002456:	d008      	beq.n	800246a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002458:	4a0e      	ldr	r2, [pc, #56]	@ (8002494 <HAL_RCC_GetSysClockFreq+0x98>)
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	fb02 f303 	mul.w	r3, r2, r3
 8002466:	617b      	str	r3, [r7, #20]
 8002468:	e004      	b.n	8002474 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4a0c      	ldr	r2, [pc, #48]	@ (80024a0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800246e:	fb02 f303 	mul.w	r3, r2, r3
 8002472:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	613b      	str	r3, [r7, #16]
      break;
 8002478:	e002      	b.n	8002480 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800247a:	4b06      	ldr	r3, [pc, #24]	@ (8002494 <HAL_RCC_GetSysClockFreq+0x98>)
 800247c:	613b      	str	r3, [r7, #16]
      break;
 800247e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002480:	693b      	ldr	r3, [r7, #16]
}
 8002482:	4618      	mov	r0, r3
 8002484:	371c      	adds	r7, #28
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr
 800248e:	bf00      	nop
 8002490:	40021000 	.word	0x40021000
 8002494:	007a1200 	.word	0x007a1200
 8002498:	08004c60 	.word	0x08004c60
 800249c:	08004c70 	.word	0x08004c70
 80024a0:	003d0900 	.word	0x003d0900

080024a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024a8:	4b03      	ldr	r3, [pc, #12]	@ (80024b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80024aa:	681b      	ldr	r3, [r3, #0]
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr
 80024b6:	bf00      	nop
 80024b8:	20000000 	.word	0x20000000

080024bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80024c2:	f7ff ffef 	bl	80024a4 <HAL_RCC_GetHCLKFreq>
 80024c6:	4601      	mov	r1, r0
 80024c8:	4b0b      	ldr	r3, [pc, #44]	@ (80024f8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80024d0:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80024d4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	fa92 f2a2 	rbit	r2, r2
 80024dc:	603a      	str	r2, [r7, #0]
  return result;
 80024de:	683a      	ldr	r2, [r7, #0]
 80024e0:	fab2 f282 	clz	r2, r2
 80024e4:	b2d2      	uxtb	r2, r2
 80024e6:	40d3      	lsrs	r3, r2
 80024e8:	4a04      	ldr	r2, [pc, #16]	@ (80024fc <HAL_RCC_GetPCLK1Freq+0x40>)
 80024ea:	5cd3      	ldrb	r3, [r2, r3]
 80024ec:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80024f0:	4618      	mov	r0, r3
 80024f2:	3708      	adds	r7, #8
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	40021000 	.word	0x40021000
 80024fc:	08004c58 	.word	0x08004c58

08002500 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002506:	f7ff ffcd 	bl	80024a4 <HAL_RCC_GetHCLKFreq>
 800250a:	4601      	mov	r1, r0
 800250c:	4b0b      	ldr	r3, [pc, #44]	@ (800253c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8002514:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002518:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	fa92 f2a2 	rbit	r2, r2
 8002520:	603a      	str	r2, [r7, #0]
  return result;
 8002522:	683a      	ldr	r2, [r7, #0]
 8002524:	fab2 f282 	clz	r2, r2
 8002528:	b2d2      	uxtb	r2, r2
 800252a:	40d3      	lsrs	r3, r2
 800252c:	4a04      	ldr	r2, [pc, #16]	@ (8002540 <HAL_RCC_GetPCLK2Freq+0x40>)
 800252e:	5cd3      	ldrb	r3, [r2, r3]
 8002530:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002534:	4618      	mov	r0, r3
 8002536:	3708      	adds	r7, #8
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}
 800253c:	40021000 	.word	0x40021000
 8002540:	08004c58 	.word	0x08004c58

08002544 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b092      	sub	sp, #72	@ 0x48
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800254c:	2300      	movs	r3, #0
 800254e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8002550:	2300      	movs	r3, #0
 8002552:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002554:	2300      	movs	r3, #0
 8002556:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002562:	2b00      	cmp	r3, #0
 8002564:	f000 80cb 	beq.w	80026fe <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002568:	4b85      	ldr	r3, [pc, #532]	@ (8002780 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800256a:	69db      	ldr	r3, [r3, #28]
 800256c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002570:	2b00      	cmp	r3, #0
 8002572:	d10e      	bne.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002574:	4b82      	ldr	r3, [pc, #520]	@ (8002780 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002576:	69db      	ldr	r3, [r3, #28]
 8002578:	4a81      	ldr	r2, [pc, #516]	@ (8002780 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800257a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800257e:	61d3      	str	r3, [r2, #28]
 8002580:	4b7f      	ldr	r3, [pc, #508]	@ (8002780 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002582:	69db      	ldr	r3, [r3, #28]
 8002584:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002588:	60bb      	str	r3, [r7, #8]
 800258a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800258c:	2301      	movs	r3, #1
 800258e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002592:	4b7c      	ldr	r3, [pc, #496]	@ (8002784 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800259a:	2b00      	cmp	r3, #0
 800259c:	d118      	bne.n	80025d0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800259e:	4b79      	ldr	r3, [pc, #484]	@ (8002784 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a78      	ldr	r2, [pc, #480]	@ (8002784 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80025a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025a8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025aa:	f7fe fa6d 	bl	8000a88 <HAL_GetTick>
 80025ae:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025b0:	e008      	b.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025b2:	f7fe fa69 	bl	8000a88 <HAL_GetTick>
 80025b6:	4602      	mov	r2, r0
 80025b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	2b64      	cmp	r3, #100	@ 0x64
 80025be:	d901      	bls.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80025c0:	2303      	movs	r3, #3
 80025c2:	e0d9      	b.n	8002778 <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025c4:	4b6f      	ldr	r3, [pc, #444]	@ (8002784 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d0f0      	beq.n	80025b2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80025d0:	4b6b      	ldr	r3, [pc, #428]	@ (8002780 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80025d2:	6a1b      	ldr	r3, [r3, #32]
 80025d4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80025d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80025da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d07b      	beq.n	80026d8 <HAL_RCCEx_PeriphCLKConfig+0x194>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80025e8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80025ea:	429a      	cmp	r2, r3
 80025ec:	d074      	beq.n	80026d8 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80025ee:	4b64      	ldr	r3, [pc, #400]	@ (8002780 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80025f0:	6a1b      	ldr	r3, [r3, #32]
 80025f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80025f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80025f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80025fc:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002600:	fa93 f3a3 	rbit	r3, r3
 8002604:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002608:	fab3 f383 	clz	r3, r3
 800260c:	b2db      	uxtb	r3, r3
 800260e:	461a      	mov	r2, r3
 8002610:	4b5d      	ldr	r3, [pc, #372]	@ (8002788 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002612:	4413      	add	r3, r2
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	461a      	mov	r2, r3
 8002618:	2301      	movs	r3, #1
 800261a:	6013      	str	r3, [r2, #0]
 800261c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002620:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002624:	fa93 f3a3 	rbit	r3, r3
 8002628:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800262a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800262c:	fab3 f383 	clz	r3, r3
 8002630:	b2db      	uxtb	r3, r3
 8002632:	461a      	mov	r2, r3
 8002634:	4b54      	ldr	r3, [pc, #336]	@ (8002788 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002636:	4413      	add	r3, r2
 8002638:	009b      	lsls	r3, r3, #2
 800263a:	461a      	mov	r2, r3
 800263c:	2300      	movs	r3, #0
 800263e:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002640:	4a4f      	ldr	r2, [pc, #316]	@ (8002780 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002642:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002644:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002646:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002648:	f003 0301 	and.w	r3, r3, #1
 800264c:	2b00      	cmp	r3, #0
 800264e:	d043      	beq.n	80026d8 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002650:	f7fe fa1a 	bl	8000a88 <HAL_GetTick>
 8002654:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002656:	e00a      	b.n	800266e <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002658:	f7fe fa16 	bl	8000a88 <HAL_GetTick>
 800265c:	4602      	mov	r2, r0
 800265e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002666:	4293      	cmp	r3, r2
 8002668:	d901      	bls.n	800266e <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800266a:	2303      	movs	r3, #3
 800266c:	e084      	b.n	8002778 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800266e:	2302      	movs	r3, #2
 8002670:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002674:	fa93 f3a3 	rbit	r3, r3
 8002678:	627b      	str	r3, [r7, #36]	@ 0x24
 800267a:	2302      	movs	r3, #2
 800267c:	623b      	str	r3, [r7, #32]
 800267e:	6a3b      	ldr	r3, [r7, #32]
 8002680:	fa93 f3a3 	rbit	r3, r3
 8002684:	61fb      	str	r3, [r7, #28]
  return result;
 8002686:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002688:	fab3 f383 	clz	r3, r3
 800268c:	b2db      	uxtb	r3, r3
 800268e:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002692:	b2db      	uxtb	r3, r3
 8002694:	2b00      	cmp	r3, #0
 8002696:	d102      	bne.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8002698:	4b39      	ldr	r3, [pc, #228]	@ (8002780 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800269a:	6a1b      	ldr	r3, [r3, #32]
 800269c:	e007      	b.n	80026ae <HAL_RCCEx_PeriphCLKConfig+0x16a>
 800269e:	2302      	movs	r3, #2
 80026a0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026a2:	69bb      	ldr	r3, [r7, #24]
 80026a4:	fa93 f3a3 	rbit	r3, r3
 80026a8:	617b      	str	r3, [r7, #20]
 80026aa:	4b35      	ldr	r3, [pc, #212]	@ (8002780 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80026ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ae:	2202      	movs	r2, #2
 80026b0:	613a      	str	r2, [r7, #16]
 80026b2:	693a      	ldr	r2, [r7, #16]
 80026b4:	fa92 f2a2 	rbit	r2, r2
 80026b8:	60fa      	str	r2, [r7, #12]
  return result;
 80026ba:	68fa      	ldr	r2, [r7, #12]
 80026bc:	fab2 f282 	clz	r2, r2
 80026c0:	b2d2      	uxtb	r2, r2
 80026c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80026c6:	b2d2      	uxtb	r2, r2
 80026c8:	f002 021f 	and.w	r2, r2, #31
 80026cc:	2101      	movs	r1, #1
 80026ce:	fa01 f202 	lsl.w	r2, r1, r2
 80026d2:	4013      	ands	r3, r2
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d0bf      	beq.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80026d8:	4b29      	ldr	r3, [pc, #164]	@ (8002780 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80026da:	6a1b      	ldr	r3, [r3, #32]
 80026dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	4926      	ldr	r1, [pc, #152]	@ (8002780 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80026e6:	4313      	orrs	r3, r2
 80026e8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80026ea:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d105      	bne.n	80026fe <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026f2:	4b23      	ldr	r3, [pc, #140]	@ (8002780 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80026f4:	69db      	ldr	r3, [r3, #28]
 80026f6:	4a22      	ldr	r2, [pc, #136]	@ (8002780 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80026f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80026fc:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 0301 	and.w	r3, r3, #1
 8002706:	2b00      	cmp	r3, #0
 8002708:	d008      	beq.n	800271c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800270a:	4b1d      	ldr	r3, [pc, #116]	@ (8002780 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800270c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800270e:	f023 0203 	bic.w	r2, r3, #3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	491a      	ldr	r1, [pc, #104]	@ (8002780 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002718:	4313      	orrs	r3, r2
 800271a:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 0320 	and.w	r3, r3, #32
 8002724:	2b00      	cmp	r3, #0
 8002726:	d008      	beq.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002728:	4b15      	ldr	r3, [pc, #84]	@ (8002780 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800272a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272c:	f023 0210 	bic.w	r2, r3, #16
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	4912      	ldr	r1, [pc, #72]	@ (8002780 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002736:	4313      	orrs	r3, r2
 8002738:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002742:	2b00      	cmp	r3, #0
 8002744:	d008      	beq.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002746:	4b0e      	ldr	r3, [pc, #56]	@ (8002780 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800274a:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	691b      	ldr	r3, [r3, #16]
 8002752:	490b      	ldr	r1, [pc, #44]	@ (8002780 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002754:	4313      	orrs	r3, r2
 8002756:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002760:	2b00      	cmp	r3, #0
 8002762:	d008      	beq.n	8002776 <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002764:	4b06      	ldr	r3, [pc, #24]	@ (8002780 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002766:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002768:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	695b      	ldr	r3, [r3, #20]
 8002770:	4903      	ldr	r1, [pc, #12]	@ (8002780 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002772:	4313      	orrs	r3, r2
 8002774:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002776:	2300      	movs	r3, #0
}
 8002778:	4618      	mov	r0, r3
 800277a:	3748      	adds	r7, #72	@ 0x48
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	40021000 	.word	0x40021000
 8002784:	40007000 	.word	0x40007000
 8002788:	10908100 	.word	0x10908100

0800278c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d101      	bne.n	800279e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e049      	b.n	8002832 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d106      	bne.n	80027b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f7fd ff42 	bl	800063c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2202      	movs	r2, #2
 80027bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	3304      	adds	r3, #4
 80027c8:	4619      	mov	r1, r3
 80027ca:	4610      	mov	r0, r2
 80027cc:	f000 fc14 	bl	8002ff8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2201      	movs	r2, #1
 80027d4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2201      	movs	r2, #1
 80027dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2201      	movs	r2, #1
 80027e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2201      	movs	r2, #1
 80027ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2201      	movs	r2, #1
 80027f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2201      	movs	r2, #1
 80027fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2201      	movs	r2, #1
 8002804:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2201      	movs	r2, #1
 800280c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2201      	movs	r2, #1
 8002814:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2201      	movs	r2, #1
 800281c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2201      	movs	r2, #1
 8002824:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2201      	movs	r2, #1
 800282c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002830:	2300      	movs	r3, #0
}
 8002832:	4618      	mov	r0, r3
 8002834:	3708      	adds	r7, #8
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}

0800283a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800283a:	b580      	push	{r7, lr}
 800283c:	b082      	sub	sp, #8
 800283e:	af00      	add	r7, sp, #0
 8002840:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d101      	bne.n	800284c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e049      	b.n	80028e0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002852:	b2db      	uxtb	r3, r3
 8002854:	2b00      	cmp	r3, #0
 8002856:	d106      	bne.n	8002866 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2200      	movs	r2, #0
 800285c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002860:	6878      	ldr	r0, [r7, #4]
 8002862:	f000 f841 	bl	80028e8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2202      	movs	r2, #2
 800286a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	3304      	adds	r3, #4
 8002876:	4619      	mov	r1, r3
 8002878:	4610      	mov	r0, r2
 800287a:	f000 fbbd 	bl	8002ff8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2201      	movs	r2, #1
 8002882:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2201      	movs	r2, #1
 800288a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2201      	movs	r2, #1
 8002892:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2201      	movs	r2, #1
 800289a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2201      	movs	r2, #1
 80028a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2201      	movs	r2, #1
 80028aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2201      	movs	r2, #1
 80028b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2201      	movs	r2, #1
 80028ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2201      	movs	r2, #1
 80028c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2201      	movs	r2, #1
 80028ca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2201      	movs	r2, #1
 80028d2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2201      	movs	r2, #1
 80028da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80028de:	2300      	movs	r3, #0
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3708      	adds	r7, #8
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}

080028e8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b083      	sub	sp, #12
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80028f0:	bf00      	nop
 80028f2:	370c      	adds	r7, #12
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr

080028fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
 8002904:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d109      	bne.n	8002920 <HAL_TIM_PWM_Start+0x24>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002912:	b2db      	uxtb	r3, r3
 8002914:	2b01      	cmp	r3, #1
 8002916:	bf14      	ite	ne
 8002918:	2301      	movne	r3, #1
 800291a:	2300      	moveq	r3, #0
 800291c:	b2db      	uxtb	r3, r3
 800291e:	e03c      	b.n	800299a <HAL_TIM_PWM_Start+0x9e>
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	2b04      	cmp	r3, #4
 8002924:	d109      	bne.n	800293a <HAL_TIM_PWM_Start+0x3e>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800292c:	b2db      	uxtb	r3, r3
 800292e:	2b01      	cmp	r3, #1
 8002930:	bf14      	ite	ne
 8002932:	2301      	movne	r3, #1
 8002934:	2300      	moveq	r3, #0
 8002936:	b2db      	uxtb	r3, r3
 8002938:	e02f      	b.n	800299a <HAL_TIM_PWM_Start+0x9e>
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	2b08      	cmp	r3, #8
 800293e:	d109      	bne.n	8002954 <HAL_TIM_PWM_Start+0x58>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002946:	b2db      	uxtb	r3, r3
 8002948:	2b01      	cmp	r3, #1
 800294a:	bf14      	ite	ne
 800294c:	2301      	movne	r3, #1
 800294e:	2300      	moveq	r3, #0
 8002950:	b2db      	uxtb	r3, r3
 8002952:	e022      	b.n	800299a <HAL_TIM_PWM_Start+0x9e>
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	2b0c      	cmp	r3, #12
 8002958:	d109      	bne.n	800296e <HAL_TIM_PWM_Start+0x72>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002960:	b2db      	uxtb	r3, r3
 8002962:	2b01      	cmp	r3, #1
 8002964:	bf14      	ite	ne
 8002966:	2301      	movne	r3, #1
 8002968:	2300      	moveq	r3, #0
 800296a:	b2db      	uxtb	r3, r3
 800296c:	e015      	b.n	800299a <HAL_TIM_PWM_Start+0x9e>
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	2b10      	cmp	r3, #16
 8002972:	d109      	bne.n	8002988 <HAL_TIM_PWM_Start+0x8c>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800297a:	b2db      	uxtb	r3, r3
 800297c:	2b01      	cmp	r3, #1
 800297e:	bf14      	ite	ne
 8002980:	2301      	movne	r3, #1
 8002982:	2300      	moveq	r3, #0
 8002984:	b2db      	uxtb	r3, r3
 8002986:	e008      	b.n	800299a <HAL_TIM_PWM_Start+0x9e>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800298e:	b2db      	uxtb	r3, r3
 8002990:	2b01      	cmp	r3, #1
 8002992:	bf14      	ite	ne
 8002994:	2301      	movne	r3, #1
 8002996:	2300      	moveq	r3, #0
 8002998:	b2db      	uxtb	r3, r3
 800299a:	2b00      	cmp	r3, #0
 800299c:	d001      	beq.n	80029a2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e088      	b.n	8002ab4 <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d104      	bne.n	80029b2 <HAL_TIM_PWM_Start+0xb6>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2202      	movs	r2, #2
 80029ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80029b0:	e023      	b.n	80029fa <HAL_TIM_PWM_Start+0xfe>
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	2b04      	cmp	r3, #4
 80029b6:	d104      	bne.n	80029c2 <HAL_TIM_PWM_Start+0xc6>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2202      	movs	r2, #2
 80029bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80029c0:	e01b      	b.n	80029fa <HAL_TIM_PWM_Start+0xfe>
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	2b08      	cmp	r3, #8
 80029c6:	d104      	bne.n	80029d2 <HAL_TIM_PWM_Start+0xd6>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2202      	movs	r2, #2
 80029cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80029d0:	e013      	b.n	80029fa <HAL_TIM_PWM_Start+0xfe>
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	2b0c      	cmp	r3, #12
 80029d6:	d104      	bne.n	80029e2 <HAL_TIM_PWM_Start+0xe6>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2202      	movs	r2, #2
 80029dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80029e0:	e00b      	b.n	80029fa <HAL_TIM_PWM_Start+0xfe>
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	2b10      	cmp	r3, #16
 80029e6:	d104      	bne.n	80029f2 <HAL_TIM_PWM_Start+0xf6>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2202      	movs	r2, #2
 80029ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80029f0:	e003      	b.n	80029fa <HAL_TIM_PWM_Start+0xfe>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2202      	movs	r2, #2
 80029f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	2201      	movs	r2, #1
 8002a00:	6839      	ldr	r1, [r7, #0]
 8002a02:	4618      	mov	r0, r3
 8002a04:	f000 febc 	bl	8003780 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a2b      	ldr	r2, [pc, #172]	@ (8002abc <HAL_TIM_PWM_Start+0x1c0>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d00e      	beq.n	8002a30 <HAL_TIM_PWM_Start+0x134>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a2a      	ldr	r2, [pc, #168]	@ (8002ac0 <HAL_TIM_PWM_Start+0x1c4>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d009      	beq.n	8002a30 <HAL_TIM_PWM_Start+0x134>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a28      	ldr	r2, [pc, #160]	@ (8002ac4 <HAL_TIM_PWM_Start+0x1c8>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d004      	beq.n	8002a30 <HAL_TIM_PWM_Start+0x134>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a27      	ldr	r2, [pc, #156]	@ (8002ac8 <HAL_TIM_PWM_Start+0x1cc>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d101      	bne.n	8002a34 <HAL_TIM_PWM_Start+0x138>
 8002a30:	2301      	movs	r3, #1
 8002a32:	e000      	b.n	8002a36 <HAL_TIM_PWM_Start+0x13a>
 8002a34:	2300      	movs	r3, #0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d007      	beq.n	8002a4a <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a48:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a1b      	ldr	r2, [pc, #108]	@ (8002abc <HAL_TIM_PWM_Start+0x1c0>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d00e      	beq.n	8002a72 <HAL_TIM_PWM_Start+0x176>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a5c:	d009      	beq.n	8002a72 <HAL_TIM_PWM_Start+0x176>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a1a      	ldr	r2, [pc, #104]	@ (8002acc <HAL_TIM_PWM_Start+0x1d0>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d004      	beq.n	8002a72 <HAL_TIM_PWM_Start+0x176>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a14      	ldr	r2, [pc, #80]	@ (8002ac0 <HAL_TIM_PWM_Start+0x1c4>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d115      	bne.n	8002a9e <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	689a      	ldr	r2, [r3, #8]
 8002a78:	4b15      	ldr	r3, [pc, #84]	@ (8002ad0 <HAL_TIM_PWM_Start+0x1d4>)
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2b06      	cmp	r3, #6
 8002a82:	d015      	beq.n	8002ab0 <HAL_TIM_PWM_Start+0x1b4>
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a8a:	d011      	beq.n	8002ab0 <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f042 0201 	orr.w	r2, r2, #1
 8002a9a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a9c:	e008      	b.n	8002ab0 <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f042 0201 	orr.w	r2, r2, #1
 8002aac:	601a      	str	r2, [r3, #0]
 8002aae:	e000      	b.n	8002ab2 <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ab0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002ab2:	2300      	movs	r3, #0
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3710      	adds	r7, #16
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	40012c00 	.word	0x40012c00
 8002ac0:	40014000 	.word	0x40014000
 8002ac4:	40014400 	.word	0x40014400
 8002ac8:	40014800 	.word	0x40014800
 8002acc:	40000400 	.word	0x40000400
 8002ad0:	00010007 	.word	0x00010007

08002ad4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	6839      	ldr	r1, [r7, #0]
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f000 fe4a 	bl	8003780 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a3b      	ldr	r2, [pc, #236]	@ (8002be0 <HAL_TIM_PWM_Stop+0x10c>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d00e      	beq.n	8002b14 <HAL_TIM_PWM_Stop+0x40>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a3a      	ldr	r2, [pc, #232]	@ (8002be4 <HAL_TIM_PWM_Stop+0x110>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d009      	beq.n	8002b14 <HAL_TIM_PWM_Stop+0x40>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a38      	ldr	r2, [pc, #224]	@ (8002be8 <HAL_TIM_PWM_Stop+0x114>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d004      	beq.n	8002b14 <HAL_TIM_PWM_Stop+0x40>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a37      	ldr	r2, [pc, #220]	@ (8002bec <HAL_TIM_PWM_Stop+0x118>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d101      	bne.n	8002b18 <HAL_TIM_PWM_Stop+0x44>
 8002b14:	2301      	movs	r3, #1
 8002b16:	e000      	b.n	8002b1a <HAL_TIM_PWM_Stop+0x46>
 8002b18:	2300      	movs	r3, #0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d017      	beq.n	8002b4e <HAL_TIM_PWM_Stop+0x7a>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	6a1a      	ldr	r2, [r3, #32]
 8002b24:	f241 1311 	movw	r3, #4369	@ 0x1111
 8002b28:	4013      	ands	r3, r2
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d10f      	bne.n	8002b4e <HAL_TIM_PWM_Stop+0x7a>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	6a1a      	ldr	r2, [r3, #32]
 8002b34:	f240 4344 	movw	r3, #1092	@ 0x444
 8002b38:	4013      	ands	r3, r2
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d107      	bne.n	8002b4e <HAL_TIM_PWM_Stop+0x7a>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002b4c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	6a1a      	ldr	r2, [r3, #32]
 8002b54:	f241 1311 	movw	r3, #4369	@ 0x1111
 8002b58:	4013      	ands	r3, r2
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d10f      	bne.n	8002b7e <HAL_TIM_PWM_Stop+0xaa>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	6a1a      	ldr	r2, [r3, #32]
 8002b64:	f240 4344 	movw	r3, #1092	@ 0x444
 8002b68:	4013      	ands	r3, r2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d107      	bne.n	8002b7e <HAL_TIM_PWM_Stop+0xaa>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f022 0201 	bic.w	r2, r2, #1
 8002b7c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d104      	bne.n	8002b8e <HAL_TIM_PWM_Stop+0xba>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2201      	movs	r2, #1
 8002b88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002b8c:	e023      	b.n	8002bd6 <HAL_TIM_PWM_Stop+0x102>
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	2b04      	cmp	r3, #4
 8002b92:	d104      	bne.n	8002b9e <HAL_TIM_PWM_Stop+0xca>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2201      	movs	r2, #1
 8002b98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002b9c:	e01b      	b.n	8002bd6 <HAL_TIM_PWM_Stop+0x102>
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	2b08      	cmp	r3, #8
 8002ba2:	d104      	bne.n	8002bae <HAL_TIM_PWM_Stop+0xda>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002bac:	e013      	b.n	8002bd6 <HAL_TIM_PWM_Stop+0x102>
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	2b0c      	cmp	r3, #12
 8002bb2:	d104      	bne.n	8002bbe <HAL_TIM_PWM_Stop+0xea>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002bbc:	e00b      	b.n	8002bd6 <HAL_TIM_PWM_Stop+0x102>
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	2b10      	cmp	r3, #16
 8002bc2:	d104      	bne.n	8002bce <HAL_TIM_PWM_Stop+0xfa>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002bcc:	e003      	b.n	8002bd6 <HAL_TIM_PWM_Stop+0x102>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8002bd6:	2300      	movs	r3, #0
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3708      	adds	r7, #8
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	40012c00 	.word	0x40012c00
 8002be4:	40014000 	.word	0x40014000
 8002be8:	40014400 	.word	0x40014400
 8002bec:	40014800 	.word	0x40014800

08002bf0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b086      	sub	sp, #24
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	60f8      	str	r0, [r7, #12]
 8002bf8:	60b9      	str	r1, [r7, #8]
 8002bfa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c06:	2b01      	cmp	r3, #1
 8002c08:	d101      	bne.n	8002c0e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002c0a:	2302      	movs	r3, #2
 8002c0c:	e0ff      	b.n	8002e0e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	2201      	movs	r2, #1
 8002c12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2b14      	cmp	r3, #20
 8002c1a:	f200 80f0 	bhi.w	8002dfe <HAL_TIM_PWM_ConfigChannel+0x20e>
 8002c1e:	a201      	add	r2, pc, #4	@ (adr r2, 8002c24 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002c20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c24:	08002c79 	.word	0x08002c79
 8002c28:	08002dff 	.word	0x08002dff
 8002c2c:	08002dff 	.word	0x08002dff
 8002c30:	08002dff 	.word	0x08002dff
 8002c34:	08002cb9 	.word	0x08002cb9
 8002c38:	08002dff 	.word	0x08002dff
 8002c3c:	08002dff 	.word	0x08002dff
 8002c40:	08002dff 	.word	0x08002dff
 8002c44:	08002cfb 	.word	0x08002cfb
 8002c48:	08002dff 	.word	0x08002dff
 8002c4c:	08002dff 	.word	0x08002dff
 8002c50:	08002dff 	.word	0x08002dff
 8002c54:	08002d3b 	.word	0x08002d3b
 8002c58:	08002dff 	.word	0x08002dff
 8002c5c:	08002dff 	.word	0x08002dff
 8002c60:	08002dff 	.word	0x08002dff
 8002c64:	08002d7d 	.word	0x08002d7d
 8002c68:	08002dff 	.word	0x08002dff
 8002c6c:	08002dff 	.word	0x08002dff
 8002c70:	08002dff 	.word	0x08002dff
 8002c74:	08002dbd 	.word	0x08002dbd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	68b9      	ldr	r1, [r7, #8]
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f000 fa3e 	bl	8003100 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	699a      	ldr	r2, [r3, #24]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f042 0208 	orr.w	r2, r2, #8
 8002c92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	699a      	ldr	r2, [r3, #24]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f022 0204 	bic.w	r2, r2, #4
 8002ca2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	6999      	ldr	r1, [r3, #24]
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	691a      	ldr	r2, [r3, #16]
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	430a      	orrs	r2, r1
 8002cb4:	619a      	str	r2, [r3, #24]
      break;
 8002cb6:	e0a5      	b.n	8002e04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	68b9      	ldr	r1, [r7, #8]
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f000 faa4 	bl	800320c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	699a      	ldr	r2, [r3, #24]
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002cd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	699a      	ldr	r2, [r3, #24]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ce2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	6999      	ldr	r1, [r3, #24]
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	691b      	ldr	r3, [r3, #16]
 8002cee:	021a      	lsls	r2, r3, #8
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	430a      	orrs	r2, r1
 8002cf6:	619a      	str	r2, [r3, #24]
      break;
 8002cf8:	e084      	b.n	8002e04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	68b9      	ldr	r1, [r7, #8]
 8002d00:	4618      	mov	r0, r3
 8002d02:	f000 fb03 	bl	800330c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	69da      	ldr	r2, [r3, #28]
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f042 0208 	orr.w	r2, r2, #8
 8002d14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	69da      	ldr	r2, [r3, #28]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f022 0204 	bic.w	r2, r2, #4
 8002d24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	69d9      	ldr	r1, [r3, #28]
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	691a      	ldr	r2, [r3, #16]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	430a      	orrs	r2, r1
 8002d36:	61da      	str	r2, [r3, #28]
      break;
 8002d38:	e064      	b.n	8002e04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	68b9      	ldr	r1, [r7, #8]
 8002d40:	4618      	mov	r0, r3
 8002d42:	f000 fb61 	bl	8003408 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	69da      	ldr	r2, [r3, #28]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	69da      	ldr	r2, [r3, #28]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	69d9      	ldr	r1, [r3, #28]
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	691b      	ldr	r3, [r3, #16]
 8002d70:	021a      	lsls	r2, r3, #8
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	430a      	orrs	r2, r1
 8002d78:	61da      	str	r2, [r3, #28]
      break;
 8002d7a:	e043      	b.n	8002e04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	68b9      	ldr	r1, [r7, #8]
 8002d82:	4618      	mov	r0, r3
 8002d84:	f000 fba4 	bl	80034d0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f042 0208 	orr.w	r2, r2, #8
 8002d96:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f022 0204 	bic.w	r2, r2, #4
 8002da6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	691a      	ldr	r2, [r3, #16]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	430a      	orrs	r2, r1
 8002db8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002dba:	e023      	b.n	8002e04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	68b9      	ldr	r1, [r7, #8]
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f000 fbe2 	bl	800358c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002dd6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002de6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	691b      	ldr	r3, [r3, #16]
 8002df2:	021a      	lsls	r2, r3, #8
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	430a      	orrs	r2, r1
 8002dfa:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002dfc:	e002      	b.n	8002e04 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	75fb      	strb	r3, [r7, #23]
      break;
 8002e02:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2200      	movs	r2, #0
 8002e08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002e0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3718      	adds	r7, #24
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop

08002e18 <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
 8002e20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d101      	bne.n	8002e30 <HAL_TIM_GenerateEvent+0x18>
 8002e2c:	2302      	movs	r3, #2
 8002e2e:	e014      	b.n	8002e5a <HAL_TIM_GenerateEvent+0x42>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2201      	movs	r2, #1
 8002e34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2202      	movs	r2, #2
 8002e3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	683a      	ldr	r2, [r7, #0]
 8002e46:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2200      	movs	r2, #0
 8002e54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002e58:	2300      	movs	r3, #0
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	370c      	adds	r7, #12
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e64:	4770      	bx	lr

08002e66 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002e66:	b580      	push	{r7, lr}
 8002e68:	b084      	sub	sp, #16
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	6078      	str	r0, [r7, #4]
 8002e6e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e70:	2300      	movs	r3, #0
 8002e72:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d101      	bne.n	8002e82 <HAL_TIM_ConfigClockSource+0x1c>
 8002e7e:	2302      	movs	r3, #2
 8002e80:	e0b6      	b.n	8002ff0 <HAL_TIM_ConfigClockSource+0x18a>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2201      	movs	r2, #1
 8002e86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2202      	movs	r2, #2
 8002e8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ea0:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002ea4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002eac:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	68ba      	ldr	r2, [r7, #8]
 8002eb4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ebe:	d03e      	beq.n	8002f3e <HAL_TIM_ConfigClockSource+0xd8>
 8002ec0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ec4:	f200 8087 	bhi.w	8002fd6 <HAL_TIM_ConfigClockSource+0x170>
 8002ec8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ecc:	f000 8086 	beq.w	8002fdc <HAL_TIM_ConfigClockSource+0x176>
 8002ed0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ed4:	d87f      	bhi.n	8002fd6 <HAL_TIM_ConfigClockSource+0x170>
 8002ed6:	2b70      	cmp	r3, #112	@ 0x70
 8002ed8:	d01a      	beq.n	8002f10 <HAL_TIM_ConfigClockSource+0xaa>
 8002eda:	2b70      	cmp	r3, #112	@ 0x70
 8002edc:	d87b      	bhi.n	8002fd6 <HAL_TIM_ConfigClockSource+0x170>
 8002ede:	2b60      	cmp	r3, #96	@ 0x60
 8002ee0:	d050      	beq.n	8002f84 <HAL_TIM_ConfigClockSource+0x11e>
 8002ee2:	2b60      	cmp	r3, #96	@ 0x60
 8002ee4:	d877      	bhi.n	8002fd6 <HAL_TIM_ConfigClockSource+0x170>
 8002ee6:	2b50      	cmp	r3, #80	@ 0x50
 8002ee8:	d03c      	beq.n	8002f64 <HAL_TIM_ConfigClockSource+0xfe>
 8002eea:	2b50      	cmp	r3, #80	@ 0x50
 8002eec:	d873      	bhi.n	8002fd6 <HAL_TIM_ConfigClockSource+0x170>
 8002eee:	2b40      	cmp	r3, #64	@ 0x40
 8002ef0:	d058      	beq.n	8002fa4 <HAL_TIM_ConfigClockSource+0x13e>
 8002ef2:	2b40      	cmp	r3, #64	@ 0x40
 8002ef4:	d86f      	bhi.n	8002fd6 <HAL_TIM_ConfigClockSource+0x170>
 8002ef6:	2b30      	cmp	r3, #48	@ 0x30
 8002ef8:	d064      	beq.n	8002fc4 <HAL_TIM_ConfigClockSource+0x15e>
 8002efa:	2b30      	cmp	r3, #48	@ 0x30
 8002efc:	d86b      	bhi.n	8002fd6 <HAL_TIM_ConfigClockSource+0x170>
 8002efe:	2b20      	cmp	r3, #32
 8002f00:	d060      	beq.n	8002fc4 <HAL_TIM_ConfigClockSource+0x15e>
 8002f02:	2b20      	cmp	r3, #32
 8002f04:	d867      	bhi.n	8002fd6 <HAL_TIM_ConfigClockSource+0x170>
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d05c      	beq.n	8002fc4 <HAL_TIM_ConfigClockSource+0x15e>
 8002f0a:	2b10      	cmp	r3, #16
 8002f0c:	d05a      	beq.n	8002fc4 <HAL_TIM_ConfigClockSource+0x15e>
 8002f0e:	e062      	b.n	8002fd6 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002f20:	f000 fc0e 	bl	8003740 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002f32:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	68ba      	ldr	r2, [r7, #8]
 8002f3a:	609a      	str	r2, [r3, #8]
      break;
 8002f3c:	e04f      	b.n	8002fde <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002f4e:	f000 fbf7 	bl	8003740 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	689a      	ldr	r2, [r3, #8]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002f60:	609a      	str	r2, [r3, #8]
      break;
 8002f62:	e03c      	b.n	8002fde <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f70:	461a      	mov	r2, r3
 8002f72:	f000 fb6b 	bl	800364c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	2150      	movs	r1, #80	@ 0x50
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f000 fbc4 	bl	800370a <TIM_ITRx_SetConfig>
      break;
 8002f82:	e02c      	b.n	8002fde <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f90:	461a      	mov	r2, r3
 8002f92:	f000 fb8a 	bl	80036aa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	2160      	movs	r1, #96	@ 0x60
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f000 fbb4 	bl	800370a <TIM_ITRx_SetConfig>
      break;
 8002fa2:	e01c      	b.n	8002fde <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fb0:	461a      	mov	r2, r3
 8002fb2:	f000 fb4b 	bl	800364c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	2140      	movs	r1, #64	@ 0x40
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f000 fba4 	bl	800370a <TIM_ITRx_SetConfig>
      break;
 8002fc2:	e00c      	b.n	8002fde <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4619      	mov	r1, r3
 8002fce:	4610      	mov	r0, r2
 8002fd0:	f000 fb9b 	bl	800370a <TIM_ITRx_SetConfig>
      break;
 8002fd4:	e003      	b.n	8002fde <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	73fb      	strb	r3, [r7, #15]
      break;
 8002fda:	e000      	b.n	8002fde <HAL_TIM_ConfigClockSource+0x178>
      break;
 8002fdc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002fee:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3710      	adds	r7, #16
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}

08002ff8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b085      	sub	sp, #20
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
 8003000:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	4a38      	ldr	r2, [pc, #224]	@ (80030ec <TIM_Base_SetConfig+0xf4>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d007      	beq.n	8003020 <TIM_Base_SetConfig+0x28>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003016:	d003      	beq.n	8003020 <TIM_Base_SetConfig+0x28>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	4a35      	ldr	r2, [pc, #212]	@ (80030f0 <TIM_Base_SetConfig+0xf8>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d108      	bne.n	8003032 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003026:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	68fa      	ldr	r2, [r7, #12]
 800302e:	4313      	orrs	r3, r2
 8003030:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4a2d      	ldr	r2, [pc, #180]	@ (80030ec <TIM_Base_SetConfig+0xf4>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d013      	beq.n	8003062 <TIM_Base_SetConfig+0x6a>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003040:	d00f      	beq.n	8003062 <TIM_Base_SetConfig+0x6a>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4a2a      	ldr	r2, [pc, #168]	@ (80030f0 <TIM_Base_SetConfig+0xf8>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d00b      	beq.n	8003062 <TIM_Base_SetConfig+0x6a>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4a29      	ldr	r2, [pc, #164]	@ (80030f4 <TIM_Base_SetConfig+0xfc>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d007      	beq.n	8003062 <TIM_Base_SetConfig+0x6a>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	4a28      	ldr	r2, [pc, #160]	@ (80030f8 <TIM_Base_SetConfig+0x100>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d003      	beq.n	8003062 <TIM_Base_SetConfig+0x6a>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	4a27      	ldr	r2, [pc, #156]	@ (80030fc <TIM_Base_SetConfig+0x104>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d108      	bne.n	8003074 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003068:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	68db      	ldr	r3, [r3, #12]
 800306e:	68fa      	ldr	r2, [r7, #12]
 8003070:	4313      	orrs	r3, r2
 8003072:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	695b      	ldr	r3, [r3, #20]
 800307e:	4313      	orrs	r3, r2
 8003080:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	68fa      	ldr	r2, [r7, #12]
 8003086:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	689a      	ldr	r2, [r3, #8]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	4a14      	ldr	r2, [pc, #80]	@ (80030ec <TIM_Base_SetConfig+0xf4>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d00b      	beq.n	80030b8 <TIM_Base_SetConfig+0xc0>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	4a14      	ldr	r2, [pc, #80]	@ (80030f4 <TIM_Base_SetConfig+0xfc>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d007      	beq.n	80030b8 <TIM_Base_SetConfig+0xc0>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	4a13      	ldr	r2, [pc, #76]	@ (80030f8 <TIM_Base_SetConfig+0x100>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d003      	beq.n	80030b8 <TIM_Base_SetConfig+0xc0>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	4a12      	ldr	r2, [pc, #72]	@ (80030fc <TIM_Base_SetConfig+0x104>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d103      	bne.n	80030c0 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	691a      	ldr	r2, [r3, #16]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2201      	movs	r2, #1
 80030c4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	691b      	ldr	r3, [r3, #16]
 80030ca:	f003 0301 	and.w	r3, r3, #1
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d105      	bne.n	80030de <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	691b      	ldr	r3, [r3, #16]
 80030d6:	f023 0201 	bic.w	r2, r3, #1
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	611a      	str	r2, [r3, #16]
  }
}
 80030de:	bf00      	nop
 80030e0:	3714      	adds	r7, #20
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr
 80030ea:	bf00      	nop
 80030ec:	40012c00 	.word	0x40012c00
 80030f0:	40000400 	.word	0x40000400
 80030f4:	40014000 	.word	0x40014000
 80030f8:	40014400 	.word	0x40014400
 80030fc:	40014800 	.word	0x40014800

08003100 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003100:	b480      	push	{r7}
 8003102:	b087      	sub	sp, #28
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6a1b      	ldr	r3, [r3, #32]
 800310e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6a1b      	ldr	r3, [r3, #32]
 8003114:	f023 0201 	bic.w	r2, r3, #1
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	699b      	ldr	r3, [r3, #24]
 8003126:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800312e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003132:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	f023 0303 	bic.w	r3, r3, #3
 800313a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	68fa      	ldr	r2, [r7, #12]
 8003142:	4313      	orrs	r3, r2
 8003144:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	f023 0302 	bic.w	r3, r3, #2
 800314c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	697a      	ldr	r2, [r7, #20]
 8003154:	4313      	orrs	r3, r2
 8003156:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	4a28      	ldr	r2, [pc, #160]	@ (80031fc <TIM_OC1_SetConfig+0xfc>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d00b      	beq.n	8003178 <TIM_OC1_SetConfig+0x78>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	4a27      	ldr	r2, [pc, #156]	@ (8003200 <TIM_OC1_SetConfig+0x100>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d007      	beq.n	8003178 <TIM_OC1_SetConfig+0x78>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	4a26      	ldr	r2, [pc, #152]	@ (8003204 <TIM_OC1_SetConfig+0x104>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d003      	beq.n	8003178 <TIM_OC1_SetConfig+0x78>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	4a25      	ldr	r2, [pc, #148]	@ (8003208 <TIM_OC1_SetConfig+0x108>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d10c      	bne.n	8003192 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	f023 0308 	bic.w	r3, r3, #8
 800317e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	697a      	ldr	r2, [r7, #20]
 8003186:	4313      	orrs	r3, r2
 8003188:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	f023 0304 	bic.w	r3, r3, #4
 8003190:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	4a19      	ldr	r2, [pc, #100]	@ (80031fc <TIM_OC1_SetConfig+0xfc>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d00b      	beq.n	80031b2 <TIM_OC1_SetConfig+0xb2>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	4a18      	ldr	r2, [pc, #96]	@ (8003200 <TIM_OC1_SetConfig+0x100>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d007      	beq.n	80031b2 <TIM_OC1_SetConfig+0xb2>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	4a17      	ldr	r2, [pc, #92]	@ (8003204 <TIM_OC1_SetConfig+0x104>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d003      	beq.n	80031b2 <TIM_OC1_SetConfig+0xb2>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	4a16      	ldr	r2, [pc, #88]	@ (8003208 <TIM_OC1_SetConfig+0x108>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d111      	bne.n	80031d6 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80031b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80031c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	695b      	ldr	r3, [r3, #20]
 80031c6:	693a      	ldr	r2, [r7, #16]
 80031c8:	4313      	orrs	r3, r2
 80031ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	699b      	ldr	r3, [r3, #24]
 80031d0:	693a      	ldr	r2, [r7, #16]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	693a      	ldr	r2, [r7, #16]
 80031da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	68fa      	ldr	r2, [r7, #12]
 80031e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	685a      	ldr	r2, [r3, #4]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	697a      	ldr	r2, [r7, #20]
 80031ee:	621a      	str	r2, [r3, #32]
}
 80031f0:	bf00      	nop
 80031f2:	371c      	adds	r7, #28
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr
 80031fc:	40012c00 	.word	0x40012c00
 8003200:	40014000 	.word	0x40014000
 8003204:	40014400 	.word	0x40014400
 8003208:	40014800 	.word	0x40014800

0800320c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800320c:	b480      	push	{r7}
 800320e:	b087      	sub	sp, #28
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
 8003214:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6a1b      	ldr	r3, [r3, #32]
 800321a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6a1b      	ldr	r3, [r3, #32]
 8003220:	f023 0210 	bic.w	r2, r3, #16
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	699b      	ldr	r3, [r3, #24]
 8003232:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800323a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800323e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003246:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	021b      	lsls	r3, r3, #8
 800324e:	68fa      	ldr	r2, [r7, #12]
 8003250:	4313      	orrs	r3, r2
 8003252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	f023 0320 	bic.w	r3, r3, #32
 800325a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	011b      	lsls	r3, r3, #4
 8003262:	697a      	ldr	r2, [r7, #20]
 8003264:	4313      	orrs	r3, r2
 8003266:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	4a24      	ldr	r2, [pc, #144]	@ (80032fc <TIM_OC2_SetConfig+0xf0>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d10d      	bne.n	800328c <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003276:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	68db      	ldr	r3, [r3, #12]
 800327c:	011b      	lsls	r3, r3, #4
 800327e:	697a      	ldr	r2, [r7, #20]
 8003280:	4313      	orrs	r3, r2
 8003282:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800328a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	4a1b      	ldr	r2, [pc, #108]	@ (80032fc <TIM_OC2_SetConfig+0xf0>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d00b      	beq.n	80032ac <TIM_OC2_SetConfig+0xa0>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	4a1a      	ldr	r2, [pc, #104]	@ (8003300 <TIM_OC2_SetConfig+0xf4>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d007      	beq.n	80032ac <TIM_OC2_SetConfig+0xa0>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	4a19      	ldr	r2, [pc, #100]	@ (8003304 <TIM_OC2_SetConfig+0xf8>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d003      	beq.n	80032ac <TIM_OC2_SetConfig+0xa0>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	4a18      	ldr	r2, [pc, #96]	@ (8003308 <TIM_OC2_SetConfig+0xfc>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d113      	bne.n	80032d4 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80032b2:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80032ba:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	695b      	ldr	r3, [r3, #20]
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	693a      	ldr	r2, [r7, #16]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	699b      	ldr	r3, [r3, #24]
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	693a      	ldr	r2, [r7, #16]
 80032d0:	4313      	orrs	r3, r2
 80032d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	693a      	ldr	r2, [r7, #16]
 80032d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	68fa      	ldr	r2, [r7, #12]
 80032de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	685a      	ldr	r2, [r3, #4]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	697a      	ldr	r2, [r7, #20]
 80032ec:	621a      	str	r2, [r3, #32]
}
 80032ee:	bf00      	nop
 80032f0:	371c      	adds	r7, #28
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr
 80032fa:	bf00      	nop
 80032fc:	40012c00 	.word	0x40012c00
 8003300:	40014000 	.word	0x40014000
 8003304:	40014400 	.word	0x40014400
 8003308:	40014800 	.word	0x40014800

0800330c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800330c:	b480      	push	{r7}
 800330e:	b087      	sub	sp, #28
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
 8003314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6a1b      	ldr	r3, [r3, #32]
 800331a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6a1b      	ldr	r3, [r3, #32]
 8003320:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	69db      	ldr	r3, [r3, #28]
 8003332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800333a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800333e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f023 0303 	bic.w	r3, r3, #3
 8003346:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	68fa      	ldr	r2, [r7, #12]
 800334e:	4313      	orrs	r3, r2
 8003350:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003358:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	021b      	lsls	r3, r3, #8
 8003360:	697a      	ldr	r2, [r7, #20]
 8003362:	4313      	orrs	r3, r2
 8003364:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	4a23      	ldr	r2, [pc, #140]	@ (80033f8 <TIM_OC3_SetConfig+0xec>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d10d      	bne.n	800338a <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003374:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	021b      	lsls	r3, r3, #8
 800337c:	697a      	ldr	r2, [r7, #20]
 800337e:	4313      	orrs	r3, r2
 8003380:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003388:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a1a      	ldr	r2, [pc, #104]	@ (80033f8 <TIM_OC3_SetConfig+0xec>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d00b      	beq.n	80033aa <TIM_OC3_SetConfig+0x9e>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4a19      	ldr	r2, [pc, #100]	@ (80033fc <TIM_OC3_SetConfig+0xf0>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d007      	beq.n	80033aa <TIM_OC3_SetConfig+0x9e>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4a18      	ldr	r2, [pc, #96]	@ (8003400 <TIM_OC3_SetConfig+0xf4>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d003      	beq.n	80033aa <TIM_OC3_SetConfig+0x9e>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	4a17      	ldr	r2, [pc, #92]	@ (8003404 <TIM_OC3_SetConfig+0xf8>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d113      	bne.n	80033d2 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80033b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80033b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	695b      	ldr	r3, [r3, #20]
 80033be:	011b      	lsls	r3, r3, #4
 80033c0:	693a      	ldr	r2, [r7, #16]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	699b      	ldr	r3, [r3, #24]
 80033ca:	011b      	lsls	r3, r3, #4
 80033cc:	693a      	ldr	r2, [r7, #16]
 80033ce:	4313      	orrs	r3, r2
 80033d0:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	693a      	ldr	r2, [r7, #16]
 80033d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	68fa      	ldr	r2, [r7, #12]
 80033dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	685a      	ldr	r2, [r3, #4]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	697a      	ldr	r2, [r7, #20]
 80033ea:	621a      	str	r2, [r3, #32]
}
 80033ec:	bf00      	nop
 80033ee:	371c      	adds	r7, #28
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr
 80033f8:	40012c00 	.word	0x40012c00
 80033fc:	40014000 	.word	0x40014000
 8003400:	40014400 	.word	0x40014400
 8003404:	40014800 	.word	0x40014800

08003408 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003408:	b480      	push	{r7}
 800340a:	b087      	sub	sp, #28
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6a1b      	ldr	r3, [r3, #32]
 8003416:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6a1b      	ldr	r3, [r3, #32]
 800341c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	69db      	ldr	r3, [r3, #28]
 800342e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003436:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800343a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003442:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	021b      	lsls	r3, r3, #8
 800344a:	68fa      	ldr	r2, [r7, #12]
 800344c:	4313      	orrs	r3, r2
 800344e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003456:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	031b      	lsls	r3, r3, #12
 800345e:	693a      	ldr	r2, [r7, #16]
 8003460:	4313      	orrs	r3, r2
 8003462:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	4a16      	ldr	r2, [pc, #88]	@ (80034c0 <TIM_OC4_SetConfig+0xb8>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d00b      	beq.n	8003484 <TIM_OC4_SetConfig+0x7c>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	4a15      	ldr	r2, [pc, #84]	@ (80034c4 <TIM_OC4_SetConfig+0xbc>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d007      	beq.n	8003484 <TIM_OC4_SetConfig+0x7c>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	4a14      	ldr	r2, [pc, #80]	@ (80034c8 <TIM_OC4_SetConfig+0xc0>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d003      	beq.n	8003484 <TIM_OC4_SetConfig+0x7c>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	4a13      	ldr	r2, [pc, #76]	@ (80034cc <TIM_OC4_SetConfig+0xc4>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d109      	bne.n	8003498 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800348a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	695b      	ldr	r3, [r3, #20]
 8003490:	019b      	lsls	r3, r3, #6
 8003492:	697a      	ldr	r2, [r7, #20]
 8003494:	4313      	orrs	r3, r2
 8003496:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	697a      	ldr	r2, [r7, #20]
 800349c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	68fa      	ldr	r2, [r7, #12]
 80034a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	685a      	ldr	r2, [r3, #4]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	693a      	ldr	r2, [r7, #16]
 80034b0:	621a      	str	r2, [r3, #32]
}
 80034b2:	bf00      	nop
 80034b4:	371c      	adds	r7, #28
 80034b6:	46bd      	mov	sp, r7
 80034b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034bc:	4770      	bx	lr
 80034be:	bf00      	nop
 80034c0:	40012c00 	.word	0x40012c00
 80034c4:	40014000 	.word	0x40014000
 80034c8:	40014400 	.word	0x40014400
 80034cc:	40014800 	.word	0x40014800

080034d0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b087      	sub	sp, #28
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
 80034d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6a1b      	ldr	r3, [r3, #32]
 80034de:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6a1b      	ldr	r3, [r3, #32]
 80034e4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003502:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	68fa      	ldr	r2, [r7, #12]
 800350a:	4313      	orrs	r3, r2
 800350c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003514:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	689b      	ldr	r3, [r3, #8]
 800351a:	041b      	lsls	r3, r3, #16
 800351c:	693a      	ldr	r2, [r7, #16]
 800351e:	4313      	orrs	r3, r2
 8003520:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	4a15      	ldr	r2, [pc, #84]	@ (800357c <TIM_OC5_SetConfig+0xac>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d00b      	beq.n	8003542 <TIM_OC5_SetConfig+0x72>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	4a14      	ldr	r2, [pc, #80]	@ (8003580 <TIM_OC5_SetConfig+0xb0>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d007      	beq.n	8003542 <TIM_OC5_SetConfig+0x72>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	4a13      	ldr	r2, [pc, #76]	@ (8003584 <TIM_OC5_SetConfig+0xb4>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d003      	beq.n	8003542 <TIM_OC5_SetConfig+0x72>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	4a12      	ldr	r2, [pc, #72]	@ (8003588 <TIM_OC5_SetConfig+0xb8>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d109      	bne.n	8003556 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003548:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	695b      	ldr	r3, [r3, #20]
 800354e:	021b      	lsls	r3, r3, #8
 8003550:	697a      	ldr	r2, [r7, #20]
 8003552:	4313      	orrs	r3, r2
 8003554:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	697a      	ldr	r2, [r7, #20]
 800355a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	68fa      	ldr	r2, [r7, #12]
 8003560:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	685a      	ldr	r2, [r3, #4]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	693a      	ldr	r2, [r7, #16]
 800356e:	621a      	str	r2, [r3, #32]
}
 8003570:	bf00      	nop
 8003572:	371c      	adds	r7, #28
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr
 800357c:	40012c00 	.word	0x40012c00
 8003580:	40014000 	.word	0x40014000
 8003584:	40014400 	.word	0x40014400
 8003588:	40014800 	.word	0x40014800

0800358c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800358c:	b480      	push	{r7}
 800358e:	b087      	sub	sp, #28
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6a1b      	ldr	r3, [r3, #32]
 800359a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6a1b      	ldr	r3, [r3, #32]
 80035a0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80035ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80035be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	021b      	lsls	r3, r3, #8
 80035c6:	68fa      	ldr	r2, [r7, #12]
 80035c8:	4313      	orrs	r3, r2
 80035ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80035d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	051b      	lsls	r3, r3, #20
 80035da:	693a      	ldr	r2, [r7, #16]
 80035dc:	4313      	orrs	r3, r2
 80035de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	4a16      	ldr	r2, [pc, #88]	@ (800363c <TIM_OC6_SetConfig+0xb0>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d00b      	beq.n	8003600 <TIM_OC6_SetConfig+0x74>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	4a15      	ldr	r2, [pc, #84]	@ (8003640 <TIM_OC6_SetConfig+0xb4>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d007      	beq.n	8003600 <TIM_OC6_SetConfig+0x74>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	4a14      	ldr	r2, [pc, #80]	@ (8003644 <TIM_OC6_SetConfig+0xb8>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d003      	beq.n	8003600 <TIM_OC6_SetConfig+0x74>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	4a13      	ldr	r2, [pc, #76]	@ (8003648 <TIM_OC6_SetConfig+0xbc>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d109      	bne.n	8003614 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003606:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	695b      	ldr	r3, [r3, #20]
 800360c:	029b      	lsls	r3, r3, #10
 800360e:	697a      	ldr	r2, [r7, #20]
 8003610:	4313      	orrs	r3, r2
 8003612:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	697a      	ldr	r2, [r7, #20]
 8003618:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	68fa      	ldr	r2, [r7, #12]
 800361e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	685a      	ldr	r2, [r3, #4]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	693a      	ldr	r2, [r7, #16]
 800362c:	621a      	str	r2, [r3, #32]
}
 800362e:	bf00      	nop
 8003630:	371c      	adds	r7, #28
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr
 800363a:	bf00      	nop
 800363c:	40012c00 	.word	0x40012c00
 8003640:	40014000 	.word	0x40014000
 8003644:	40014400 	.word	0x40014400
 8003648:	40014800 	.word	0x40014800

0800364c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800364c:	b480      	push	{r7}
 800364e:	b087      	sub	sp, #28
 8003650:	af00      	add	r7, sp, #0
 8003652:	60f8      	str	r0, [r7, #12]
 8003654:	60b9      	str	r1, [r7, #8]
 8003656:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	6a1b      	ldr	r3, [r3, #32]
 800365c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	6a1b      	ldr	r3, [r3, #32]
 8003662:	f023 0201 	bic.w	r2, r3, #1
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	699b      	ldr	r3, [r3, #24]
 800366e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003676:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	011b      	lsls	r3, r3, #4
 800367c:	693a      	ldr	r2, [r7, #16]
 800367e:	4313      	orrs	r3, r2
 8003680:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	f023 030a 	bic.w	r3, r3, #10
 8003688:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800368a:	697a      	ldr	r2, [r7, #20]
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	4313      	orrs	r3, r2
 8003690:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	693a      	ldr	r2, [r7, #16]
 8003696:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	697a      	ldr	r2, [r7, #20]
 800369c:	621a      	str	r2, [r3, #32]
}
 800369e:	bf00      	nop
 80036a0:	371c      	adds	r7, #28
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr

080036aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036aa:	b480      	push	{r7}
 80036ac:	b087      	sub	sp, #28
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	60f8      	str	r0, [r7, #12]
 80036b2:	60b9      	str	r1, [r7, #8]
 80036b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	6a1b      	ldr	r3, [r3, #32]
 80036ba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6a1b      	ldr	r3, [r3, #32]
 80036c0:	f023 0210 	bic.w	r2, r3, #16
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	699b      	ldr	r3, [r3, #24]
 80036cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80036d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	031b      	lsls	r3, r3, #12
 80036da:	693a      	ldr	r2, [r7, #16]
 80036dc:	4313      	orrs	r3, r2
 80036de:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80036e6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	011b      	lsls	r3, r3, #4
 80036ec:	697a      	ldr	r2, [r7, #20]
 80036ee:	4313      	orrs	r3, r2
 80036f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	693a      	ldr	r2, [r7, #16]
 80036f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	697a      	ldr	r2, [r7, #20]
 80036fc:	621a      	str	r2, [r3, #32]
}
 80036fe:	bf00      	nop
 8003700:	371c      	adds	r7, #28
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr

0800370a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800370a:	b480      	push	{r7}
 800370c:	b085      	sub	sp, #20
 800370e:	af00      	add	r7, sp, #0
 8003710:	6078      	str	r0, [r7, #4]
 8003712:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003720:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003722:	683a      	ldr	r2, [r7, #0]
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	4313      	orrs	r3, r2
 8003728:	f043 0307 	orr.w	r3, r3, #7
 800372c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	68fa      	ldr	r2, [r7, #12]
 8003732:	609a      	str	r2, [r3, #8]
}
 8003734:	bf00      	nop
 8003736:	3714      	adds	r7, #20
 8003738:	46bd      	mov	sp, r7
 800373a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373e:	4770      	bx	lr

08003740 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003740:	b480      	push	{r7}
 8003742:	b087      	sub	sp, #28
 8003744:	af00      	add	r7, sp, #0
 8003746:	60f8      	str	r0, [r7, #12]
 8003748:	60b9      	str	r1, [r7, #8]
 800374a:	607a      	str	r2, [r7, #4]
 800374c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800375a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	021a      	lsls	r2, r3, #8
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	431a      	orrs	r2, r3
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	4313      	orrs	r3, r2
 8003768:	697a      	ldr	r2, [r7, #20]
 800376a:	4313      	orrs	r3, r2
 800376c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	697a      	ldr	r2, [r7, #20]
 8003772:	609a      	str	r2, [r3, #8]
}
 8003774:	bf00      	nop
 8003776:	371c      	adds	r7, #28
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr

08003780 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003780:	b480      	push	{r7}
 8003782:	b087      	sub	sp, #28
 8003784:	af00      	add	r7, sp, #0
 8003786:	60f8      	str	r0, [r7, #12]
 8003788:	60b9      	str	r1, [r7, #8]
 800378a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	f003 031f 	and.w	r3, r3, #31
 8003792:	2201      	movs	r2, #1
 8003794:	fa02 f303 	lsl.w	r3, r2, r3
 8003798:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	6a1a      	ldr	r2, [r3, #32]
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	43db      	mvns	r3, r3
 80037a2:	401a      	ands	r2, r3
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	6a1a      	ldr	r2, [r3, #32]
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	f003 031f 	and.w	r3, r3, #31
 80037b2:	6879      	ldr	r1, [r7, #4]
 80037b4:	fa01 f303 	lsl.w	r3, r1, r3
 80037b8:	431a      	orrs	r2, r3
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	621a      	str	r2, [r3, #32]
}
 80037be:	bf00      	nop
 80037c0:	371c      	adds	r7, #28
 80037c2:	46bd      	mov	sp, r7
 80037c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c8:	4770      	bx	lr
	...

080037cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b085      	sub	sp, #20
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
 80037d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037dc:	2b01      	cmp	r3, #1
 80037de:	d101      	bne.n	80037e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80037e0:	2302      	movs	r3, #2
 80037e2:	e054      	b.n	800388e <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2201      	movs	r2, #1
 80037e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2202      	movs	r2, #2
 80037f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a24      	ldr	r2, [pc, #144]	@ (800389c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d108      	bne.n	8003820 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003814:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	68fa      	ldr	r2, [r7, #12]
 800381c:	4313      	orrs	r3, r2
 800381e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003826:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	68fa      	ldr	r2, [r7, #12]
 800382e:	4313      	orrs	r3, r2
 8003830:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	68fa      	ldr	r2, [r7, #12]
 8003838:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a17      	ldr	r2, [pc, #92]	@ (800389c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d00e      	beq.n	8003862 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800384c:	d009      	beq.n	8003862 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a13      	ldr	r2, [pc, #76]	@ (80038a0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d004      	beq.n	8003862 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a11      	ldr	r2, [pc, #68]	@ (80038a4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d10c      	bne.n	800387c <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003868:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	68ba      	ldr	r2, [r7, #8]
 8003870:	4313      	orrs	r3, r2
 8003872:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	68ba      	ldr	r2, [r7, #8]
 800387a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2201      	movs	r2, #1
 8003880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2200      	movs	r2, #0
 8003888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800388c:	2300      	movs	r3, #0
}
 800388e:	4618      	mov	r0, r3
 8003890:	3714      	adds	r7, #20
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr
 800389a:	bf00      	nop
 800389c:	40012c00 	.word	0x40012c00
 80038a0:	40000400 	.word	0x40000400
 80038a4:	40014000 	.word	0x40014000

080038a8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b082      	sub	sp, #8
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d101      	bne.n	80038ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e040      	b.n	800393c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d106      	bne.n	80038d0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038ca:	6878      	ldr	r0, [r7, #4]
 80038cc:	f7fc ff08 	bl	80006e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2224      	movs	r2, #36	@ 0x24
 80038d4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f022 0201 	bic.w	r2, r2, #1
 80038e4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d002      	beq.n	80038f4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f000 fc9e 	bl	8004230 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	f000 fb65 	bl	8003fc4 <UART_SetConfig>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d101      	bne.n	8003904 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	e01b      	b.n	800393c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	685a      	ldr	r2, [r3, #4]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003912:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	689a      	ldr	r2, [r3, #8]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003922:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f042 0201 	orr.w	r2, r2, #1
 8003932:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	f000 fd1d 	bl	8004374 <UART_CheckIdleState>
 800393a:	4603      	mov	r3, r0
}
 800393c:	4618      	mov	r0, r3
 800393e:	3708      	adds	r7, #8
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}

08003944 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b08a      	sub	sp, #40	@ 0x28
 8003948:	af00      	add	r7, sp, #0
 800394a:	60f8      	str	r0, [r7, #12]
 800394c:	60b9      	str	r1, [r7, #8]
 800394e:	4613      	mov	r3, r2
 8003950:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003958:	2b20      	cmp	r3, #32
 800395a:	d132      	bne.n	80039c2 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d002      	beq.n	8003968 <HAL_UART_Receive_IT+0x24>
 8003962:	88fb      	ldrh	r3, [r7, #6]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d101      	bne.n	800396c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e02b      	b.n	80039c4 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2200      	movs	r2, #0
 8003970:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800397c:	2b00      	cmp	r3, #0
 800397e:	d018      	beq.n	80039b2 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	e853 3f00 	ldrex	r3, [r3]
 800398c:	613b      	str	r3, [r7, #16]
   return(result);
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003994:	627b      	str	r3, [r7, #36]	@ 0x24
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	461a      	mov	r2, r3
 800399c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800399e:	623b      	str	r3, [r7, #32]
 80039a0:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039a2:	69f9      	ldr	r1, [r7, #28]
 80039a4:	6a3a      	ldr	r2, [r7, #32]
 80039a6:	e841 2300 	strex	r3, r2, [r1]
 80039aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80039ac:	69bb      	ldr	r3, [r7, #24]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d1e6      	bne.n	8003980 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80039b2:	88fb      	ldrh	r3, [r7, #6]
 80039b4:	461a      	mov	r2, r3
 80039b6:	68b9      	ldr	r1, [r7, #8]
 80039b8:	68f8      	ldr	r0, [r7, #12]
 80039ba:	f000 fdf1 	bl	80045a0 <UART_Start_Receive_IT>
 80039be:	4603      	mov	r3, r0
 80039c0:	e000      	b.n	80039c4 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80039c2:	2302      	movs	r3, #2
  }
}
 80039c4:	4618      	mov	r0, r3
 80039c6:	3728      	adds	r7, #40	@ 0x28
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bd80      	pop	{r7, pc}

080039cc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b0ba      	sub	sp, #232	@ 0xe8
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	69db      	ldr	r3, [r3, #28]
 80039da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80039f2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80039f6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80039fa:	4013      	ands	r3, r2
 80039fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003a00:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d115      	bne.n	8003a34 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003a08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a0c:	f003 0320 	and.w	r3, r3, #32
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d00f      	beq.n	8003a34 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003a14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a18:	f003 0320 	and.w	r3, r3, #32
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d009      	beq.n	8003a34 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	f000 82ab 	beq.w	8003f80 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	4798      	blx	r3
      }
      return;
 8003a32:	e2a5      	b.n	8003f80 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003a34:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	f000 8117 	beq.w	8003c6c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003a3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a42:	f003 0301 	and.w	r3, r3, #1
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d106      	bne.n	8003a58 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003a4a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8003a4e:	4b85      	ldr	r3, [pc, #532]	@ (8003c64 <HAL_UART_IRQHandler+0x298>)
 8003a50:	4013      	ands	r3, r2
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	f000 810a 	beq.w	8003c6c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003a58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a5c:	f003 0301 	and.w	r3, r3, #1
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d011      	beq.n	8003a88 <HAL_UART_IRQHandler+0xbc>
 8003a64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d00b      	beq.n	8003a88 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	2201      	movs	r2, #1
 8003a76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a7e:	f043 0201 	orr.w	r2, r3, #1
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003a88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a8c:	f003 0302 	and.w	r3, r3, #2
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d011      	beq.n	8003ab8 <HAL_UART_IRQHandler+0xec>
 8003a94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a98:	f003 0301 	and.w	r3, r3, #1
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d00b      	beq.n	8003ab8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	2202      	movs	r2, #2
 8003aa6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003aae:	f043 0204 	orr.w	r2, r3, #4
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003ab8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003abc:	f003 0304 	and.w	r3, r3, #4
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d011      	beq.n	8003ae8 <HAL_UART_IRQHandler+0x11c>
 8003ac4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ac8:	f003 0301 	and.w	r3, r3, #1
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d00b      	beq.n	8003ae8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2204      	movs	r2, #4
 8003ad6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ade:	f043 0202 	orr.w	r2, r3, #2
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003ae8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003aec:	f003 0308 	and.w	r3, r3, #8
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d017      	beq.n	8003b24 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003af4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003af8:	f003 0320 	and.w	r3, r3, #32
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d105      	bne.n	8003b0c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003b00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b04:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d00b      	beq.n	8003b24 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	2208      	movs	r2, #8
 8003b12:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b1a:	f043 0208 	orr.w	r2, r3, #8
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003b24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b28:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d012      	beq.n	8003b56 <HAL_UART_IRQHandler+0x18a>
 8003b30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b34:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d00c      	beq.n	8003b56 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003b44:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b4c:	f043 0220 	orr.w	r2, r3, #32
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	f000 8211 	beq.w	8003f84 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003b62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b66:	f003 0320 	and.w	r3, r3, #32
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d00d      	beq.n	8003b8a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003b6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b72:	f003 0320 	and.w	r3, r3, #32
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d007      	beq.n	8003b8a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d003      	beq.n	8003b8a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b90:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b9e:	2b40      	cmp	r3, #64	@ 0x40
 8003ba0:	d005      	beq.n	8003bae <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003ba2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ba6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d04f      	beq.n	8003c4e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f000 fdbc 	bl	800472c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bbe:	2b40      	cmp	r3, #64	@ 0x40
 8003bc0:	d141      	bne.n	8003c46 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	3308      	adds	r3, #8
 8003bc8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bcc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003bd0:	e853 3f00 	ldrex	r3, [r3]
 8003bd4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003bd8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003bdc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003be0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	3308      	adds	r3, #8
 8003bea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003bee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003bf2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bf6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003bfa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003bfe:	e841 2300 	strex	r3, r2, [r1]
 8003c02:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003c06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d1d9      	bne.n	8003bc2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d013      	beq.n	8003c3e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c1a:	4a13      	ldr	r2, [pc, #76]	@ (8003c68 <HAL_UART_IRQHandler+0x29c>)
 8003c1c:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c22:	4618      	mov	r0, r3
 8003c24:	f7fd f88b 	bl	8000d3e <HAL_DMA_Abort_IT>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d017      	beq.n	8003c5e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c34:	687a      	ldr	r2, [r7, #4]
 8003c36:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003c38:	4610      	mov	r0, r2
 8003c3a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c3c:	e00f      	b.n	8003c5e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f7fc fb6c 	bl	800031c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c44:	e00b      	b.n	8003c5e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	f7fc fb68 	bl	800031c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c4c:	e007      	b.n	8003c5e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f7fc fb64 	bl	800031c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2200      	movs	r2, #0
 8003c58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8003c5c:	e192      	b.n	8003f84 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c5e:	bf00      	nop
    return;
 8003c60:	e190      	b.n	8003f84 <HAL_UART_IRQHandler+0x5b8>
 8003c62:	bf00      	nop
 8003c64:	04000120 	.word	0x04000120
 8003c68:	080047f5 	.word	0x080047f5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	f040 814b 	bne.w	8003f0c <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003c76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c7a:	f003 0310 	and.w	r3, r3, #16
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	f000 8144 	beq.w	8003f0c <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003c84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c88:	f003 0310 	and.w	r3, r3, #16
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	f000 813d 	beq.w	8003f0c <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	2210      	movs	r2, #16
 8003c98:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ca4:	2b40      	cmp	r3, #64	@ 0x40
 8003ca6:	f040 80b5 	bne.w	8003e14 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003cb6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	f000 8164 	beq.w	8003f88 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003cc6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003cca:	429a      	cmp	r2, r3
 8003ccc:	f080 815c 	bcs.w	8003f88 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003cd6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cde:	699b      	ldr	r3, [r3, #24]
 8003ce0:	2b20      	cmp	r3, #32
 8003ce2:	f000 8086 	beq.w	8003df2 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cee:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003cf2:	e853 3f00 	ldrex	r3, [r3]
 8003cf6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003cfa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003cfe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d02:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	461a      	mov	r2, r3
 8003d0c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003d10:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003d14:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d18:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003d1c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003d20:	e841 2300 	strex	r3, r2, [r1]
 8003d24:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003d28:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d1da      	bne.n	8003ce6 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	3308      	adds	r3, #8
 8003d36:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d38:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d3a:	e853 3f00 	ldrex	r3, [r3]
 8003d3e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003d40:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003d42:	f023 0301 	bic.w	r3, r3, #1
 8003d46:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	3308      	adds	r3, #8
 8003d50:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003d54:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003d58:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d5a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003d5c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003d60:	e841 2300 	strex	r3, r2, [r1]
 8003d64:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003d66:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d1e1      	bne.n	8003d30 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	3308      	adds	r3, #8
 8003d72:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d74:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d76:	e853 3f00 	ldrex	r3, [r3]
 8003d7a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003d7c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d82:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	3308      	adds	r3, #8
 8003d8c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003d90:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003d92:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d94:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003d96:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003d98:	e841 2300 	strex	r3, r2, [r1]
 8003d9c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003d9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1e3      	bne.n	8003d6c <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2220      	movs	r2, #32
 8003da8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003db8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003dba:	e853 3f00 	ldrex	r3, [r3]
 8003dbe:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003dc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003dc2:	f023 0310 	bic.w	r3, r3, #16
 8003dc6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	461a      	mov	r2, r3
 8003dd0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003dd4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003dd6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dd8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003dda:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003ddc:	e841 2300 	strex	r3, r2, [r1]
 8003de0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003de2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d1e4      	bne.n	8003db2 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003dec:	4618      	mov	r0, r3
 8003dee:	f7fc ff68 	bl	8000cc2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2202      	movs	r2, #2
 8003df6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003e04:	b29b      	uxth	r3, r3
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	b29b      	uxth	r3, r3
 8003e0a:	4619      	mov	r1, r3
 8003e0c:	6878      	ldr	r0, [r7, #4]
 8003e0e:	f000 f8cd 	bl	8003fac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003e12:	e0b9      	b.n	8003f88 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003e20:	b29b      	uxth	r3, r3
 8003e22:	1ad3      	subs	r3, r2, r3
 8003e24:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003e2e:	b29b      	uxth	r3, r3
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	f000 80ab 	beq.w	8003f8c <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8003e36:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	f000 80a6 	beq.w	8003f8c <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e48:	e853 3f00 	ldrex	r3, [r3]
 8003e4c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003e4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e50:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003e54:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	461a      	mov	r2, r3
 8003e5e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003e62:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e64:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e66:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003e68:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e6a:	e841 2300 	strex	r3, r2, [r1]
 8003e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003e70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d1e4      	bne.n	8003e40 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	3308      	adds	r3, #8
 8003e7c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e80:	e853 3f00 	ldrex	r3, [r3]
 8003e84:	623b      	str	r3, [r7, #32]
   return(result);
 8003e86:	6a3b      	ldr	r3, [r7, #32]
 8003e88:	f023 0301 	bic.w	r3, r3, #1
 8003e8c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	3308      	adds	r3, #8
 8003e96:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003e9a:	633a      	str	r2, [r7, #48]	@ 0x30
 8003e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003ea0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ea2:	e841 2300 	strex	r3, r2, [r1]
 8003ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d1e3      	bne.n	8003e76 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2220      	movs	r2, #32
 8003eb2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	e853 3f00 	ldrex	r3, [r3]
 8003ece:	60fb      	str	r3, [r7, #12]
   return(result);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f023 0310 	bic.w	r3, r3, #16
 8003ed6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	461a      	mov	r2, r3
 8003ee0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003ee4:	61fb      	str	r3, [r7, #28]
 8003ee6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ee8:	69b9      	ldr	r1, [r7, #24]
 8003eea:	69fa      	ldr	r2, [r7, #28]
 8003eec:	e841 2300 	strex	r3, r2, [r1]
 8003ef0:	617b      	str	r3, [r7, #20]
   return(result);
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d1e4      	bne.n	8003ec2 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2202      	movs	r2, #2
 8003efc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003efe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003f02:	4619      	mov	r1, r3
 8003f04:	6878      	ldr	r0, [r7, #4]
 8003f06:	f000 f851 	bl	8003fac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003f0a:	e03f      	b.n	8003f8c <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003f0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f10:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d00e      	beq.n	8003f36 <HAL_UART_IRQHandler+0x56a>
 8003f18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f1c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d008      	beq.n	8003f36 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003f2c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f000 fe48 	bl	8004bc4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003f34:	e02d      	b.n	8003f92 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003f36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d00e      	beq.n	8003f60 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003f42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d008      	beq.n	8003f60 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d01c      	beq.n	8003f90 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	4798      	blx	r3
    }
    return;
 8003f5e:	e017      	b.n	8003f90 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003f60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d012      	beq.n	8003f92 <HAL_UART_IRQHandler+0x5c6>
 8003f6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d00c      	beq.n	8003f92 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	f000 fc51 	bl	8004820 <UART_EndTransmit_IT>
    return;
 8003f7e:	e008      	b.n	8003f92 <HAL_UART_IRQHandler+0x5c6>
      return;
 8003f80:	bf00      	nop
 8003f82:	e006      	b.n	8003f92 <HAL_UART_IRQHandler+0x5c6>
    return;
 8003f84:	bf00      	nop
 8003f86:	e004      	b.n	8003f92 <HAL_UART_IRQHandler+0x5c6>
      return;
 8003f88:	bf00      	nop
 8003f8a:	e002      	b.n	8003f92 <HAL_UART_IRQHandler+0x5c6>
      return;
 8003f8c:	bf00      	nop
 8003f8e:	e000      	b.n	8003f92 <HAL_UART_IRQHandler+0x5c6>
    return;
 8003f90:	bf00      	nop
  }

}
 8003f92:	37e8      	adds	r7, #232	@ 0xe8
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}

08003f98 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b083      	sub	sp, #12
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003fa0:	bf00      	nop
 8003fa2:	370c      	adds	r7, #12
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr

08003fac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
 8003fb4:	460b      	mov	r3, r1
 8003fb6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003fb8:	bf00      	nop
 8003fba:	370c      	adds	r7, #12
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc2:	4770      	bx	lr

08003fc4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b088      	sub	sp, #32
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	689a      	ldr	r2, [r3, #8]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	691b      	ldr	r3, [r3, #16]
 8003fd8:	431a      	orrs	r2, r3
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	695b      	ldr	r3, [r3, #20]
 8003fde:	431a      	orrs	r2, r3
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	69db      	ldr	r3, [r3, #28]
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	4b8a      	ldr	r3, [pc, #552]	@ (8004218 <UART_SetConfig+0x254>)
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	687a      	ldr	r2, [r7, #4]
 8003ff4:	6812      	ldr	r2, [r2, #0]
 8003ff6:	6979      	ldr	r1, [r7, #20]
 8003ff8:	430b      	orrs	r3, r1
 8003ffa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	68da      	ldr	r2, [r3, #12]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	430a      	orrs	r2, r1
 8004010:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	699b      	ldr	r3, [r3, #24]
 8004016:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6a1b      	ldr	r3, [r3, #32]
 800401c:	697a      	ldr	r2, [r7, #20]
 800401e:	4313      	orrs	r3, r2
 8004020:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	697a      	ldr	r2, [r7, #20]
 8004032:	430a      	orrs	r2, r1
 8004034:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a78      	ldr	r2, [pc, #480]	@ (800421c <UART_SetConfig+0x258>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d120      	bne.n	8004082 <UART_SetConfig+0xbe>
 8004040:	4b77      	ldr	r3, [pc, #476]	@ (8004220 <UART_SetConfig+0x25c>)
 8004042:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004044:	f003 0303 	and.w	r3, r3, #3
 8004048:	2b03      	cmp	r3, #3
 800404a:	d817      	bhi.n	800407c <UART_SetConfig+0xb8>
 800404c:	a201      	add	r2, pc, #4	@ (adr r2, 8004054 <UART_SetConfig+0x90>)
 800404e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004052:	bf00      	nop
 8004054:	08004065 	.word	0x08004065
 8004058:	08004071 	.word	0x08004071
 800405c:	08004077 	.word	0x08004077
 8004060:	0800406b 	.word	0x0800406b
 8004064:	2300      	movs	r3, #0
 8004066:	77fb      	strb	r3, [r7, #31]
 8004068:	e01d      	b.n	80040a6 <UART_SetConfig+0xe2>
 800406a:	2302      	movs	r3, #2
 800406c:	77fb      	strb	r3, [r7, #31]
 800406e:	e01a      	b.n	80040a6 <UART_SetConfig+0xe2>
 8004070:	2304      	movs	r3, #4
 8004072:	77fb      	strb	r3, [r7, #31]
 8004074:	e017      	b.n	80040a6 <UART_SetConfig+0xe2>
 8004076:	2308      	movs	r3, #8
 8004078:	77fb      	strb	r3, [r7, #31]
 800407a:	e014      	b.n	80040a6 <UART_SetConfig+0xe2>
 800407c:	2310      	movs	r3, #16
 800407e:	77fb      	strb	r3, [r7, #31]
 8004080:	e011      	b.n	80040a6 <UART_SetConfig+0xe2>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a67      	ldr	r2, [pc, #412]	@ (8004224 <UART_SetConfig+0x260>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d102      	bne.n	8004092 <UART_SetConfig+0xce>
 800408c:	2300      	movs	r3, #0
 800408e:	77fb      	strb	r3, [r7, #31]
 8004090:	e009      	b.n	80040a6 <UART_SetConfig+0xe2>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a64      	ldr	r2, [pc, #400]	@ (8004228 <UART_SetConfig+0x264>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d102      	bne.n	80040a2 <UART_SetConfig+0xde>
 800409c:	2300      	movs	r3, #0
 800409e:	77fb      	strb	r3, [r7, #31]
 80040a0:	e001      	b.n	80040a6 <UART_SetConfig+0xe2>
 80040a2:	2310      	movs	r3, #16
 80040a4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	69db      	ldr	r3, [r3, #28]
 80040aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040ae:	d15a      	bne.n	8004166 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 80040b0:	7ffb      	ldrb	r3, [r7, #31]
 80040b2:	2b08      	cmp	r3, #8
 80040b4:	d827      	bhi.n	8004106 <UART_SetConfig+0x142>
 80040b6:	a201      	add	r2, pc, #4	@ (adr r2, 80040bc <UART_SetConfig+0xf8>)
 80040b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040bc:	080040e1 	.word	0x080040e1
 80040c0:	080040e9 	.word	0x080040e9
 80040c4:	080040f1 	.word	0x080040f1
 80040c8:	08004107 	.word	0x08004107
 80040cc:	080040f7 	.word	0x080040f7
 80040d0:	08004107 	.word	0x08004107
 80040d4:	08004107 	.word	0x08004107
 80040d8:	08004107 	.word	0x08004107
 80040dc:	080040ff 	.word	0x080040ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040e0:	f7fe f9ec 	bl	80024bc <HAL_RCC_GetPCLK1Freq>
 80040e4:	61b8      	str	r0, [r7, #24]
        break;
 80040e6:	e013      	b.n	8004110 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80040e8:	f7fe fa0a 	bl	8002500 <HAL_RCC_GetPCLK2Freq>
 80040ec:	61b8      	str	r0, [r7, #24]
        break;
 80040ee:	e00f      	b.n	8004110 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040f0:	4b4e      	ldr	r3, [pc, #312]	@ (800422c <UART_SetConfig+0x268>)
 80040f2:	61bb      	str	r3, [r7, #24]
        break;
 80040f4:	e00c      	b.n	8004110 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040f6:	f7fe f981 	bl	80023fc <HAL_RCC_GetSysClockFreq>
 80040fa:	61b8      	str	r0, [r7, #24]
        break;
 80040fc:	e008      	b.n	8004110 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004102:	61bb      	str	r3, [r7, #24]
        break;
 8004104:	e004      	b.n	8004110 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8004106:	2300      	movs	r3, #0
 8004108:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	77bb      	strb	r3, [r7, #30]
        break;
 800410e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004110:	69bb      	ldr	r3, [r7, #24]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d074      	beq.n	8004200 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004116:	69bb      	ldr	r3, [r7, #24]
 8004118:	005a      	lsls	r2, r3, #1
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	085b      	lsrs	r3, r3, #1
 8004120:	441a      	add	r2, r3
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	fbb2 f3f3 	udiv	r3, r2, r3
 800412a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	2b0f      	cmp	r3, #15
 8004130:	d916      	bls.n	8004160 <UART_SetConfig+0x19c>
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004138:	d212      	bcs.n	8004160 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	b29b      	uxth	r3, r3
 800413e:	f023 030f 	bic.w	r3, r3, #15
 8004142:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004144:	693b      	ldr	r3, [r7, #16]
 8004146:	085b      	lsrs	r3, r3, #1
 8004148:	b29b      	uxth	r3, r3
 800414a:	f003 0307 	and.w	r3, r3, #7
 800414e:	b29a      	uxth	r2, r3
 8004150:	89fb      	ldrh	r3, [r7, #14]
 8004152:	4313      	orrs	r3, r2
 8004154:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	89fa      	ldrh	r2, [r7, #14]
 800415c:	60da      	str	r2, [r3, #12]
 800415e:	e04f      	b.n	8004200 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004160:	2301      	movs	r3, #1
 8004162:	77bb      	strb	r3, [r7, #30]
 8004164:	e04c      	b.n	8004200 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004166:	7ffb      	ldrb	r3, [r7, #31]
 8004168:	2b08      	cmp	r3, #8
 800416a:	d828      	bhi.n	80041be <UART_SetConfig+0x1fa>
 800416c:	a201      	add	r2, pc, #4	@ (adr r2, 8004174 <UART_SetConfig+0x1b0>)
 800416e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004172:	bf00      	nop
 8004174:	08004199 	.word	0x08004199
 8004178:	080041a1 	.word	0x080041a1
 800417c:	080041a9 	.word	0x080041a9
 8004180:	080041bf 	.word	0x080041bf
 8004184:	080041af 	.word	0x080041af
 8004188:	080041bf 	.word	0x080041bf
 800418c:	080041bf 	.word	0x080041bf
 8004190:	080041bf 	.word	0x080041bf
 8004194:	080041b7 	.word	0x080041b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004198:	f7fe f990 	bl	80024bc <HAL_RCC_GetPCLK1Freq>
 800419c:	61b8      	str	r0, [r7, #24]
        break;
 800419e:	e013      	b.n	80041c8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80041a0:	f7fe f9ae 	bl	8002500 <HAL_RCC_GetPCLK2Freq>
 80041a4:	61b8      	str	r0, [r7, #24]
        break;
 80041a6:	e00f      	b.n	80041c8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041a8:	4b20      	ldr	r3, [pc, #128]	@ (800422c <UART_SetConfig+0x268>)
 80041aa:	61bb      	str	r3, [r7, #24]
        break;
 80041ac:	e00c      	b.n	80041c8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041ae:	f7fe f925 	bl	80023fc <HAL_RCC_GetSysClockFreq>
 80041b2:	61b8      	str	r0, [r7, #24]
        break;
 80041b4:	e008      	b.n	80041c8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041ba:	61bb      	str	r3, [r7, #24]
        break;
 80041bc:	e004      	b.n	80041c8 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80041be:	2300      	movs	r3, #0
 80041c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	77bb      	strb	r3, [r7, #30]
        break;
 80041c6:	bf00      	nop
    }

    if (pclk != 0U)
 80041c8:	69bb      	ldr	r3, [r7, #24]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d018      	beq.n	8004200 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	085a      	lsrs	r2, r3, #1
 80041d4:	69bb      	ldr	r3, [r7, #24]
 80041d6:	441a      	add	r2, r3
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	2b0f      	cmp	r3, #15
 80041e6:	d909      	bls.n	80041fc <UART_SetConfig+0x238>
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041ee:	d205      	bcs.n	80041fc <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	b29a      	uxth	r2, r3
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	60da      	str	r2, [r3, #12]
 80041fa:	e001      	b.n	8004200 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2200      	movs	r2, #0
 8004204:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2200      	movs	r2, #0
 800420a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800420c:	7fbb      	ldrb	r3, [r7, #30]
}
 800420e:	4618      	mov	r0, r3
 8004210:	3720      	adds	r7, #32
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
 8004216:	bf00      	nop
 8004218:	efff69f3 	.word	0xefff69f3
 800421c:	40013800 	.word	0x40013800
 8004220:	40021000 	.word	0x40021000
 8004224:	40004400 	.word	0x40004400
 8004228:	40004800 	.word	0x40004800
 800422c:	007a1200 	.word	0x007a1200

08004230 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004230:	b480      	push	{r7}
 8004232:	b083      	sub	sp, #12
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423c:	f003 0308 	and.w	r3, r3, #8
 8004240:	2b00      	cmp	r3, #0
 8004242:	d00a      	beq.n	800425a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	430a      	orrs	r2, r1
 8004258:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800425e:	f003 0301 	and.w	r3, r3, #1
 8004262:	2b00      	cmp	r3, #0
 8004264:	d00a      	beq.n	800427c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	430a      	orrs	r2, r1
 800427a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004280:	f003 0302 	and.w	r3, r3, #2
 8004284:	2b00      	cmp	r3, #0
 8004286:	d00a      	beq.n	800429e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	430a      	orrs	r2, r1
 800429c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a2:	f003 0304 	and.w	r3, r3, #4
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d00a      	beq.n	80042c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	430a      	orrs	r2, r1
 80042be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c4:	f003 0310 	and.w	r3, r3, #16
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d00a      	beq.n	80042e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	430a      	orrs	r2, r1
 80042e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042e6:	f003 0320 	and.w	r3, r3, #32
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d00a      	beq.n	8004304 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	430a      	orrs	r2, r1
 8004302:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004308:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800430c:	2b00      	cmp	r3, #0
 800430e:	d01a      	beq.n	8004346 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	430a      	orrs	r2, r1
 8004324:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800432a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800432e:	d10a      	bne.n	8004346 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	430a      	orrs	r2, r1
 8004344:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800434a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800434e:	2b00      	cmp	r3, #0
 8004350:	d00a      	beq.n	8004368 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	430a      	orrs	r2, r1
 8004366:	605a      	str	r2, [r3, #4]
  }
}
 8004368:	bf00      	nop
 800436a:	370c      	adds	r7, #12
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr

08004374 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b098      	sub	sp, #96	@ 0x60
 8004378:	af02      	add	r7, sp, #8
 800437a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2200      	movs	r2, #0
 8004380:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004384:	f7fc fb80 	bl	8000a88 <HAL_GetTick>
 8004388:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 0308 	and.w	r3, r3, #8
 8004394:	2b08      	cmp	r3, #8
 8004396:	d12e      	bne.n	80043f6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004398:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800439c:	9300      	str	r3, [sp, #0]
 800439e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043a0:	2200      	movs	r2, #0
 80043a2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	f000 f88c 	bl	80044c4 <UART_WaitOnFlagUntilTimeout>
 80043ac:	4603      	mov	r3, r0
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d021      	beq.n	80043f6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043ba:	e853 3f00 	ldrex	r3, [r3]
 80043be:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80043c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80043c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	461a      	mov	r2, r3
 80043ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80043d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80043d2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80043d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80043d8:	e841 2300 	strex	r3, r2, [r1]
 80043dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80043de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d1e6      	bne.n	80043b2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2220      	movs	r2, #32
 80043e8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043f2:	2303      	movs	r3, #3
 80043f4:	e062      	b.n	80044bc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f003 0304 	and.w	r3, r3, #4
 8004400:	2b04      	cmp	r3, #4
 8004402:	d149      	bne.n	8004498 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004404:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004408:	9300      	str	r3, [sp, #0]
 800440a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800440c:	2200      	movs	r2, #0
 800440e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f000 f856 	bl	80044c4 <UART_WaitOnFlagUntilTimeout>
 8004418:	4603      	mov	r3, r0
 800441a:	2b00      	cmp	r3, #0
 800441c:	d03c      	beq.n	8004498 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004426:	e853 3f00 	ldrex	r3, [r3]
 800442a:	623b      	str	r3, [r7, #32]
   return(result);
 800442c:	6a3b      	ldr	r3, [r7, #32]
 800442e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004432:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	461a      	mov	r2, r3
 800443a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800443c:	633b      	str	r3, [r7, #48]	@ 0x30
 800443e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004440:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004442:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004444:	e841 2300 	strex	r3, r2, [r1]
 8004448:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800444a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800444c:	2b00      	cmp	r3, #0
 800444e:	d1e6      	bne.n	800441e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	3308      	adds	r3, #8
 8004456:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	e853 3f00 	ldrex	r3, [r3]
 800445e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	f023 0301 	bic.w	r3, r3, #1
 8004466:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	3308      	adds	r3, #8
 800446e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004470:	61fa      	str	r2, [r7, #28]
 8004472:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004474:	69b9      	ldr	r1, [r7, #24]
 8004476:	69fa      	ldr	r2, [r7, #28]
 8004478:	e841 2300 	strex	r3, r2, [r1]
 800447c:	617b      	str	r3, [r7, #20]
   return(result);
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d1e5      	bne.n	8004450 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2220      	movs	r2, #32
 8004488:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004494:	2303      	movs	r3, #3
 8004496:	e011      	b.n	80044bc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2220      	movs	r2, #32
 800449c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2220      	movs	r2, #32
 80044a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2200      	movs	r2, #0
 80044aa:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2200      	movs	r2, #0
 80044b0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80044ba:	2300      	movs	r3, #0
}
 80044bc:	4618      	mov	r0, r3
 80044be:	3758      	adds	r7, #88	@ 0x58
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}

080044c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b084      	sub	sp, #16
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	60f8      	str	r0, [r7, #12]
 80044cc:	60b9      	str	r1, [r7, #8]
 80044ce:	603b      	str	r3, [r7, #0]
 80044d0:	4613      	mov	r3, r2
 80044d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044d4:	e04f      	b.n	8004576 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044d6:	69bb      	ldr	r3, [r7, #24]
 80044d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044dc:	d04b      	beq.n	8004576 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044de:	f7fc fad3 	bl	8000a88 <HAL_GetTick>
 80044e2:	4602      	mov	r2, r0
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	1ad3      	subs	r3, r2, r3
 80044e8:	69ba      	ldr	r2, [r7, #24]
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d302      	bcc.n	80044f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80044ee:	69bb      	ldr	r3, [r7, #24]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d101      	bne.n	80044f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80044f4:	2303      	movs	r3, #3
 80044f6:	e04e      	b.n	8004596 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f003 0304 	and.w	r3, r3, #4
 8004502:	2b00      	cmp	r3, #0
 8004504:	d037      	beq.n	8004576 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	2b80      	cmp	r3, #128	@ 0x80
 800450a:	d034      	beq.n	8004576 <UART_WaitOnFlagUntilTimeout+0xb2>
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	2b40      	cmp	r3, #64	@ 0x40
 8004510:	d031      	beq.n	8004576 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	69db      	ldr	r3, [r3, #28]
 8004518:	f003 0308 	and.w	r3, r3, #8
 800451c:	2b08      	cmp	r3, #8
 800451e:	d110      	bne.n	8004542 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	2208      	movs	r2, #8
 8004526:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004528:	68f8      	ldr	r0, [r7, #12]
 800452a:	f000 f8ff 	bl	800472c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2208      	movs	r2, #8
 8004532:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2200      	movs	r2, #0
 800453a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e029      	b.n	8004596 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	69db      	ldr	r3, [r3, #28]
 8004548:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800454c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004550:	d111      	bne.n	8004576 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800455a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800455c:	68f8      	ldr	r0, [r7, #12]
 800455e:	f000 f8e5 	bl	800472c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2220      	movs	r2, #32
 8004566:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2200      	movs	r2, #0
 800456e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004572:	2303      	movs	r3, #3
 8004574:	e00f      	b.n	8004596 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	69da      	ldr	r2, [r3, #28]
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	4013      	ands	r3, r2
 8004580:	68ba      	ldr	r2, [r7, #8]
 8004582:	429a      	cmp	r2, r3
 8004584:	bf0c      	ite	eq
 8004586:	2301      	moveq	r3, #1
 8004588:	2300      	movne	r3, #0
 800458a:	b2db      	uxtb	r3, r3
 800458c:	461a      	mov	r2, r3
 800458e:	79fb      	ldrb	r3, [r7, #7]
 8004590:	429a      	cmp	r2, r3
 8004592:	d0a0      	beq.n	80044d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004594:	2300      	movs	r3, #0
}
 8004596:	4618      	mov	r0, r3
 8004598:	3710      	adds	r7, #16
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
	...

080045a0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b097      	sub	sp, #92	@ 0x5c
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	60f8      	str	r0, [r7, #12]
 80045a8:	60b9      	str	r1, [r7, #8]
 80045aa:	4613      	mov	r3, r2
 80045ac:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	68ba      	ldr	r2, [r7, #8]
 80045b2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	88fa      	ldrh	r2, [r7, #6]
 80045b8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	88fa      	ldrh	r2, [r7, #6]
 80045c0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2200      	movs	r2, #0
 80045c8:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045d2:	d10e      	bne.n	80045f2 <UART_Start_Receive_IT+0x52>
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	691b      	ldr	r3, [r3, #16]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d105      	bne.n	80045e8 <UART_Start_Receive_IT+0x48>
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80045e2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80045e6:	e02d      	b.n	8004644 <UART_Start_Receive_IT+0xa4>
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	22ff      	movs	r2, #255	@ 0xff
 80045ec:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80045f0:	e028      	b.n	8004644 <UART_Start_Receive_IT+0xa4>
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d10d      	bne.n	8004616 <UART_Start_Receive_IT+0x76>
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	691b      	ldr	r3, [r3, #16]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d104      	bne.n	800460c <UART_Start_Receive_IT+0x6c>
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	22ff      	movs	r2, #255	@ 0xff
 8004606:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800460a:	e01b      	b.n	8004644 <UART_Start_Receive_IT+0xa4>
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	227f      	movs	r2, #127	@ 0x7f
 8004610:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004614:	e016      	b.n	8004644 <UART_Start_Receive_IT+0xa4>
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800461e:	d10d      	bne.n	800463c <UART_Start_Receive_IT+0x9c>
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	691b      	ldr	r3, [r3, #16]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d104      	bne.n	8004632 <UART_Start_Receive_IT+0x92>
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	227f      	movs	r2, #127	@ 0x7f
 800462c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004630:	e008      	b.n	8004644 <UART_Start_Receive_IT+0xa4>
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	223f      	movs	r2, #63	@ 0x3f
 8004636:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800463a:	e003      	b.n	8004644 <UART_Start_Receive_IT+0xa4>
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2200      	movs	r2, #0
 8004640:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2200      	movs	r2, #0
 8004648:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2222      	movs	r2, #34	@ 0x22
 8004650:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	3308      	adds	r3, #8
 800465a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800465c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800465e:	e853 3f00 	ldrex	r3, [r3]
 8004662:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004666:	f043 0301 	orr.w	r3, r3, #1
 800466a:	657b      	str	r3, [r7, #84]	@ 0x54
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	3308      	adds	r3, #8
 8004672:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004674:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004676:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004678:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800467a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800467c:	e841 2300 	strex	r3, r2, [r1]
 8004680:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8004682:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004684:	2b00      	cmp	r3, #0
 8004686:	d1e5      	bne.n	8004654 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004690:	d107      	bne.n	80046a2 <UART_Start_Receive_IT+0x102>
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d103      	bne.n	80046a2 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	4a21      	ldr	r2, [pc, #132]	@ (8004724 <UART_Start_Receive_IT+0x184>)
 800469e:	669a      	str	r2, [r3, #104]	@ 0x68
 80046a0:	e002      	b.n	80046a8 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	4a20      	ldr	r2, [pc, #128]	@ (8004728 <UART_Start_Receive_IT+0x188>)
 80046a6:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	691b      	ldr	r3, [r3, #16]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d019      	beq.n	80046e4 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046b8:	e853 3f00 	ldrex	r3, [r3]
 80046bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80046be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c0:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80046c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	461a      	mov	r2, r3
 80046cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80046d0:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046d2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80046d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80046d6:	e841 2300 	strex	r3, r2, [r1]
 80046da:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80046dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d1e6      	bne.n	80046b0 <UART_Start_Receive_IT+0x110>
 80046e2:	e018      	b.n	8004716 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	e853 3f00 	ldrex	r3, [r3]
 80046f0:	613b      	str	r3, [r7, #16]
   return(result);
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	f043 0320 	orr.w	r3, r3, #32
 80046f8:	653b      	str	r3, [r7, #80]	@ 0x50
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	461a      	mov	r2, r3
 8004700:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004702:	623b      	str	r3, [r7, #32]
 8004704:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004706:	69f9      	ldr	r1, [r7, #28]
 8004708:	6a3a      	ldr	r2, [r7, #32]
 800470a:	e841 2300 	strex	r3, r2, [r1]
 800470e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004710:	69bb      	ldr	r3, [r7, #24]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1e6      	bne.n	80046e4 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8004716:	2300      	movs	r3, #0
}
 8004718:	4618      	mov	r0, r3
 800471a:	375c      	adds	r7, #92	@ 0x5c
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr
 8004724:	08004a1d 	.word	0x08004a1d
 8004728:	08004875 	.word	0x08004875

0800472c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800472c:	b480      	push	{r7}
 800472e:	b095      	sub	sp, #84	@ 0x54
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800473a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800473c:	e853 3f00 	ldrex	r3, [r3]
 8004740:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004744:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004748:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	461a      	mov	r2, r3
 8004750:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004752:	643b      	str	r3, [r7, #64]	@ 0x40
 8004754:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004756:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004758:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800475a:	e841 2300 	strex	r3, r2, [r1]
 800475e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004762:	2b00      	cmp	r3, #0
 8004764:	d1e6      	bne.n	8004734 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	3308      	adds	r3, #8
 800476c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800476e:	6a3b      	ldr	r3, [r7, #32]
 8004770:	e853 3f00 	ldrex	r3, [r3]
 8004774:	61fb      	str	r3, [r7, #28]
   return(result);
 8004776:	69fb      	ldr	r3, [r7, #28]
 8004778:	f023 0301 	bic.w	r3, r3, #1
 800477c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	3308      	adds	r3, #8
 8004784:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004786:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004788:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800478a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800478c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800478e:	e841 2300 	strex	r3, r2, [r1]
 8004792:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004796:	2b00      	cmp	r3, #0
 8004798:	d1e5      	bne.n	8004766 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800479e:	2b01      	cmp	r3, #1
 80047a0:	d118      	bne.n	80047d4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	e853 3f00 	ldrex	r3, [r3]
 80047ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	f023 0310 	bic.w	r3, r3, #16
 80047b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	461a      	mov	r2, r3
 80047be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047c0:	61bb      	str	r3, [r7, #24]
 80047c2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c4:	6979      	ldr	r1, [r7, #20]
 80047c6:	69ba      	ldr	r2, [r7, #24]
 80047c8:	e841 2300 	strex	r3, r2, [r1]
 80047cc:	613b      	str	r3, [r7, #16]
   return(result);
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d1e6      	bne.n	80047a2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2220      	movs	r2, #32
 80047d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2200      	movs	r2, #0
 80047e0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80047e8:	bf00      	nop
 80047ea:	3754      	adds	r7, #84	@ 0x54
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr

080047f4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004800:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2200      	movs	r2, #0
 8004806:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2200      	movs	r2, #0
 800480e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004812:	68f8      	ldr	r0, [r7, #12]
 8004814:	f7fb fd82 	bl	800031c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004818:	bf00      	nop
 800481a:	3710      	adds	r7, #16
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}

08004820 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b088      	sub	sp, #32
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	e853 3f00 	ldrex	r3, [r3]
 8004834:	60bb      	str	r3, [r7, #8]
   return(result);
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800483c:	61fb      	str	r3, [r7, #28]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	461a      	mov	r2, r3
 8004844:	69fb      	ldr	r3, [r7, #28]
 8004846:	61bb      	str	r3, [r7, #24]
 8004848:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800484a:	6979      	ldr	r1, [r7, #20]
 800484c:	69ba      	ldr	r2, [r7, #24]
 800484e:	e841 2300 	strex	r3, r2, [r1]
 8004852:	613b      	str	r3, [r7, #16]
   return(result);
 8004854:	693b      	ldr	r3, [r7, #16]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d1e6      	bne.n	8004828 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2220      	movs	r2, #32
 800485e:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2200      	movs	r2, #0
 8004864:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	f7ff fb96 	bl	8003f98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800486c:	bf00      	nop
 800486e:	3720      	adds	r7, #32
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}

08004874 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b09c      	sub	sp, #112	@ 0x70
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004882:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800488c:	2b22      	cmp	r3, #34	@ 0x22
 800488e:	f040 80b9 	bne.w	8004a04 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004898:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800489c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80048a0:	b2d9      	uxtb	r1, r3
 80048a2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80048a6:	b2da      	uxtb	r2, r3
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048ac:	400a      	ands	r2, r1
 80048ae:	b2d2      	uxtb	r2, r2
 80048b0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048b6:	1c5a      	adds	r2, r3, #1
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80048c2:	b29b      	uxth	r3, r3
 80048c4:	3b01      	subs	r3, #1
 80048c6:	b29a      	uxth	r2, r3
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	f040 809c 	bne.w	8004a14 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80048e4:	e853 3f00 	ldrex	r3, [r3]
 80048e8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80048ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80048f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	461a      	mov	r2, r3
 80048f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80048fa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80048fc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048fe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004900:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004902:	e841 2300 	strex	r3, r2, [r1]
 8004906:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004908:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800490a:	2b00      	cmp	r3, #0
 800490c:	d1e6      	bne.n	80048dc <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	3308      	adds	r3, #8
 8004914:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004918:	e853 3f00 	ldrex	r3, [r3]
 800491c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800491e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004920:	f023 0301 	bic.w	r3, r3, #1
 8004924:	667b      	str	r3, [r7, #100]	@ 0x64
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	3308      	adds	r3, #8
 800492c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800492e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004930:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004932:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004934:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004936:	e841 2300 	strex	r3, r2, [r1]
 800493a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800493c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800493e:	2b00      	cmp	r3, #0
 8004940:	d1e5      	bne.n	800490e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2220      	movs	r2, #32
 8004946:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2200      	movs	r2, #0
 800494e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004960:	2b00      	cmp	r3, #0
 8004962:	d018      	beq.n	8004996 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800496a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800496c:	e853 3f00 	ldrex	r3, [r3]
 8004970:	623b      	str	r3, [r7, #32]
   return(result);
 8004972:	6a3b      	ldr	r3, [r7, #32]
 8004974:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004978:	663b      	str	r3, [r7, #96]	@ 0x60
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	461a      	mov	r2, r3
 8004980:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004982:	633b      	str	r3, [r7, #48]	@ 0x30
 8004984:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004986:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004988:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800498a:	e841 2300 	strex	r3, r2, [r1]
 800498e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004992:	2b00      	cmp	r3, #0
 8004994:	d1e6      	bne.n	8004964 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800499a:	2b01      	cmp	r3, #1
 800499c:	d12e      	bne.n	80049fc <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	e853 3f00 	ldrex	r3, [r3]
 80049b0:	60fb      	str	r3, [r7, #12]
   return(result);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f023 0310 	bic.w	r3, r3, #16
 80049b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	461a      	mov	r2, r3
 80049c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80049c2:	61fb      	str	r3, [r7, #28]
 80049c4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049c6:	69b9      	ldr	r1, [r7, #24]
 80049c8:	69fa      	ldr	r2, [r7, #28]
 80049ca:	e841 2300 	strex	r3, r2, [r1]
 80049ce:	617b      	str	r3, [r7, #20]
   return(result);
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d1e6      	bne.n	80049a4 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	69db      	ldr	r3, [r3, #28]
 80049dc:	f003 0310 	and.w	r3, r3, #16
 80049e0:	2b10      	cmp	r3, #16
 80049e2:	d103      	bne.n	80049ec <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2210      	movs	r2, #16
 80049ea:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80049f2:	4619      	mov	r1, r3
 80049f4:	6878      	ldr	r0, [r7, #4]
 80049f6:	f7ff fad9 	bl	8003fac <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80049fa:	e00b      	b.n	8004a14 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80049fc:	6878      	ldr	r0, [r7, #4]
 80049fe:	f7fb fc2d 	bl	800025c <HAL_UART_RxCpltCallback>
}
 8004a02:	e007      	b.n	8004a14 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	699a      	ldr	r2, [r3, #24]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f042 0208 	orr.w	r2, r2, #8
 8004a12:	619a      	str	r2, [r3, #24]
}
 8004a14:	bf00      	nop
 8004a16:	3770      	adds	r7, #112	@ 0x70
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}

08004a1c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b09c      	sub	sp, #112	@ 0x70
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004a2a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a34:	2b22      	cmp	r3, #34	@ 0x22
 8004a36:	f040 80b9 	bne.w	8004bac <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004a40:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a48:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8004a4a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8004a4e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004a52:	4013      	ands	r3, r2
 8004a54:	b29a      	uxth	r2, r3
 8004a56:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004a58:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a5e:	1c9a      	adds	r2, r3, #2
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004a6a:	b29b      	uxth	r3, r3
 8004a6c:	3b01      	subs	r3, #1
 8004a6e:	b29a      	uxth	r2, r3
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004a7c:	b29b      	uxth	r3, r3
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	f040 809c 	bne.w	8004bbc <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a8c:	e853 3f00 	ldrex	r3, [r3]
 8004a90:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004a92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a94:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a98:	667b      	str	r3, [r7, #100]	@ 0x64
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	461a      	mov	r2, r3
 8004aa0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004aa2:	657b      	str	r3, [r7, #84]	@ 0x54
 8004aa4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aa6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004aa8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004aaa:	e841 2300 	strex	r3, r2, [r1]
 8004aae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004ab0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d1e6      	bne.n	8004a84 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	3308      	adds	r3, #8
 8004abc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004abe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ac0:	e853 3f00 	ldrex	r3, [r3]
 8004ac4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ac8:	f023 0301 	bic.w	r3, r3, #1
 8004acc:	663b      	str	r3, [r7, #96]	@ 0x60
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	3308      	adds	r3, #8
 8004ad4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004ad6:	643a      	str	r2, [r7, #64]	@ 0x40
 8004ad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ada:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004adc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004ade:	e841 2300 	strex	r3, r2, [r1]
 8004ae2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004ae4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d1e5      	bne.n	8004ab6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2220      	movs	r2, #32
 8004aee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2200      	movs	r2, #0
 8004af6:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2200      	movs	r2, #0
 8004afc:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d018      	beq.n	8004b3e <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b12:	6a3b      	ldr	r3, [r7, #32]
 8004b14:	e853 3f00 	ldrex	r3, [r3]
 8004b18:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b1a:	69fb      	ldr	r3, [r7, #28]
 8004b1c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004b20:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	461a      	mov	r2, r3
 8004b28:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b2c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b2e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b30:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b32:	e841 2300 	strex	r3, r2, [r1]
 8004b36:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d1e6      	bne.n	8004b0c <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b42:	2b01      	cmp	r3, #1
 8004b44:	d12e      	bne.n	8004ba4 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	e853 3f00 	ldrex	r3, [r3]
 8004b58:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	f023 0310 	bic.w	r3, r3, #16
 8004b60:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	461a      	mov	r2, r3
 8004b68:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004b6a:	61bb      	str	r3, [r7, #24]
 8004b6c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b6e:	6979      	ldr	r1, [r7, #20]
 8004b70:	69ba      	ldr	r2, [r7, #24]
 8004b72:	e841 2300 	strex	r3, r2, [r1]
 8004b76:	613b      	str	r3, [r7, #16]
   return(result);
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d1e6      	bne.n	8004b4c <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	69db      	ldr	r3, [r3, #28]
 8004b84:	f003 0310 	and.w	r3, r3, #16
 8004b88:	2b10      	cmp	r3, #16
 8004b8a:	d103      	bne.n	8004b94 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	2210      	movs	r2, #16
 8004b92:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004b9a:	4619      	mov	r1, r3
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	f7ff fa05 	bl	8003fac <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004ba2:	e00b      	b.n	8004bbc <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8004ba4:	6878      	ldr	r0, [r7, #4]
 8004ba6:	f7fb fb59 	bl	800025c <HAL_UART_RxCpltCallback>
}
 8004baa:	e007      	b.n	8004bbc <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	699a      	ldr	r2, [r3, #24]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f042 0208 	orr.w	r2, r2, #8
 8004bba:	619a      	str	r2, [r3, #24]
}
 8004bbc:	bf00      	nop
 8004bbe:	3770      	adds	r7, #112	@ 0x70
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}

08004bc4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b083      	sub	sp, #12
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004bcc:	bf00      	nop
 8004bce:	370c      	adds	r7, #12
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr

08004bd8 <memset>:
 8004bd8:	4402      	add	r2, r0
 8004bda:	4603      	mov	r3, r0
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d100      	bne.n	8004be2 <memset+0xa>
 8004be0:	4770      	bx	lr
 8004be2:	f803 1b01 	strb.w	r1, [r3], #1
 8004be6:	e7f9      	b.n	8004bdc <memset+0x4>

08004be8 <__libc_init_array>:
 8004be8:	b570      	push	{r4, r5, r6, lr}
 8004bea:	4d0d      	ldr	r5, [pc, #52]	@ (8004c20 <__libc_init_array+0x38>)
 8004bec:	4c0d      	ldr	r4, [pc, #52]	@ (8004c24 <__libc_init_array+0x3c>)
 8004bee:	1b64      	subs	r4, r4, r5
 8004bf0:	10a4      	asrs	r4, r4, #2
 8004bf2:	2600      	movs	r6, #0
 8004bf4:	42a6      	cmp	r6, r4
 8004bf6:	d109      	bne.n	8004c0c <__libc_init_array+0x24>
 8004bf8:	4d0b      	ldr	r5, [pc, #44]	@ (8004c28 <__libc_init_array+0x40>)
 8004bfa:	4c0c      	ldr	r4, [pc, #48]	@ (8004c2c <__libc_init_array+0x44>)
 8004bfc:	f000 f818 	bl	8004c30 <_init>
 8004c00:	1b64      	subs	r4, r4, r5
 8004c02:	10a4      	asrs	r4, r4, #2
 8004c04:	2600      	movs	r6, #0
 8004c06:	42a6      	cmp	r6, r4
 8004c08:	d105      	bne.n	8004c16 <__libc_init_array+0x2e>
 8004c0a:	bd70      	pop	{r4, r5, r6, pc}
 8004c0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c10:	4798      	blx	r3
 8004c12:	3601      	adds	r6, #1
 8004c14:	e7ee      	b.n	8004bf4 <__libc_init_array+0xc>
 8004c16:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c1a:	4798      	blx	r3
 8004c1c:	3601      	adds	r6, #1
 8004c1e:	e7f2      	b.n	8004c06 <__libc_init_array+0x1e>
 8004c20:	08004c80 	.word	0x08004c80
 8004c24:	08004c80 	.word	0x08004c80
 8004c28:	08004c80 	.word	0x08004c80
 8004c2c:	08004c84 	.word	0x08004c84

08004c30 <_init>:
 8004c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c32:	bf00      	nop
 8004c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c36:	bc08      	pop	{r3}
 8004c38:	469e      	mov	lr, r3
 8004c3a:	4770      	bx	lr

08004c3c <_fini>:
 8004c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c3e:	bf00      	nop
 8004c40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c42:	bc08      	pop	{r3}
 8004c44:	469e      	mov	lr, r3
 8004c46:	4770      	bx	lr
