

================================================================
== Synthesis Summary Report of 'dct'
================================================================
+ General Information: 
    * Date:           Wed Jul 23 16:04:01 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        dct_hls_solution
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----------+-----------+-----------+-----+
    |                          Modules                          | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |          |           |           |     |
    |                          & Loops                          | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |    DSP   |     FF    |    LUT    | URAM|
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----------+-----------+-----------+-----+
    |+ dct                                                      |     -|  0.14|      372|  3.720e+03|         -|      373|     -|        no|  6 (2%)|  56 (25%)|  3699 (3%)|  3744 (7%)|    -|
    | + dct_Pipeline_RD_Loop_Row_RD_Loop_Col                    |     -|  1.22|       68|    680.000|         -|       68|     -|        no|       -|         -|   42 (~0%)|  146 (~0%)|    -|
    |  o RD_Loop_Row_RD_Loop_Col                                |     -|  7.30|       66|    660.000|         4|        1|    64|       yes|       -|         -|          -|          -|    -|
    | + dct_Pipeline_Row_DCT_Loop                               |     -|  0.21|       41|    410.000|         -|       41|     -|        no|       -|  28 (12%)|  1405 (1%)|  1043 (1%)|    -|
    |  o Row_DCT_Loop                                           |    II|  7.30|       39|    390.000|        12|        4|     8|       yes|       -|         -|          -|          -|    -|
    |   + dct_1d_1                                              |     -|  0.21|        9|     90.000|         -|        4|     -|       yes|       -|  28 (12%)|  1257 (1%)|   945 (1%)|    -|
    | + dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |     -|  0.79|       68|    680.000|         -|       68|     -|        no|       -|         -|   40 (~0%)|  160 (~0%)|    -|
    |  o Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop              |     -|  7.30|       66|    660.000|         4|        1|    64|       yes|       -|         -|          -|          -|    -|
    | + dct_Pipeline_Col_DCT_Loop                               |     -|  0.14|       47|    470.000|         -|       47|     -|        no|       -|  28 (12%)|  1794 (1%)|  1339 (2%)|    -|
    |  o Col_DCT_Loop                                           |    II|  7.30|       45|    450.000|        18|        4|     8|       yes|       -|         -|          -|          -|    -|
    |   + dct_1d                                                |     -|  0.14|       16|    160.000|         -|        4|     -|       yes|       -|  28 (12%)|  1708 (1%)|  1173 (2%)|    -|
    | + dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |     -|  0.79|       68|    680.000|         -|       68|     -|        no|       -|         -|   40 (~0%)|  160 (~0%)|    -|
    |  o Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop              |     -|  7.30|       66|    660.000|         4|        1|    64|       yes|       -|         -|          -|          -|    -|
    | + dct_Pipeline_WR_Loop_Row_WR_Loop_Col                    |     -|  0.79|       69|    690.000|         -|       69|     -|        no|       -|         -|   36 (~0%)|  146 (~0%)|    -|
    |  o WR_Loop_Row_WR_Loop_Col                                |     -|  7.30|       67|    670.000|         5|        1|    64|       yes|       -|         -|          -|          -|    -|
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+-------------------+
| Interface     | Data Width | Address Width | Offset | Register | Resource Estimate |
+---------------+------------+---------------+--------+----------+-------------------+
| s_axi_control | 32         | 9             | 128    | 0        | BRAM=2            |
+---------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | in        | short*   |
| output   | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+
| Argument | HW Interface  | HW Type   |
+----------+---------------+-----------+
| input    | s_axi_control | interface |
| output   | s_axi_control | interface |
+----------+---------------+-----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------------+-----+--------+-------------+--------+-----------+---------+
| Name                                                      | DSP | Pragma | Variable    | Op     | Impl      | Latency |
+-----------------------------------------------------------+-----+--------+-------------+--------+-----------+---------+
| + dct                                                     | 56  |        |             |        |           |         |
|  + dct_Pipeline_RD_Loop_Row_RD_Loop_Col                   | 0   |        |             |        |           |         |
|    icmp_ln69_fu_233_p2                                    |     |        | icmp_ln69   | seteq  | auto      | 0       |
|    add_ln69_1_fu_239_p2                                   |     |        | add_ln69_1  | add    | fabric    | 0       |
|    add_ln69_fu_256_p2                                     |     |        | add_ln69    | add    | fabric    | 0       |
|    icmp_ln71_fu_262_p2                                    |     |        | icmp_ln71   | seteq  | auto      | 0       |
|    select_ln66_fu_268_p3                                  |     |        | select_ln66 | select | auto_sel  | 0       |
|    select_ln69_fu_276_p3                                  |     |        | select_ln69 | select | auto_sel  | 0       |
|    add_ln73_fu_304_p2                                     |     |        | add_ln73    | add    | fabric    | 0       |
|    add_ln71_fu_310_p2                                     |     |        | add_ln71    | add    | fabric    | 0       |
|  + dct_Pipeline_Row_DCT_Loop                              | 28  |        |             |        |           |         |
|    icmp_ln39_fu_177_p2                                    |     |        | icmp_ln39   | seteq  | auto      | 0       |
|    add_ln39_fu_195_p2                                     |     |        | add_ln39    | add    | fabric    | 0       |
|   + dct_1d_1                                              | 28  |        |             |        |           |         |
|     tmp_fu_217_p2                                         |     |        | tmp         | add    | fabric    | 0       |
|     tmp5716_fu_243_p2                                     |     |        | tmp5716     | add    | fabric    | 0       |
|     add_ln26_fu_348_p2                                    |     |        | add_ln26    | add    | fabric    | 0       |
|     mac_muladd_16s_14ns_29ns_29_4_1_U28                   | 1   |        | mul_ln11    | mul    | dsp_slice | 3       |
|     mul_16s_15ns_29_1_1_U10                               | 1   |        | mul_ln24    | mul    | auto      | 0       |
|     mul_16s_15s_29_1_1_U14                                | 1   |        | mul_ln24_1  | mul    | auto      | 0       |
|     mac_muladd_16s_15s_13ns_29_4_1_U18                    | 1   |        | mul_ln24_2  | mul    | dsp_slice | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_1_U19             | 1   |        | tmp4        | sub    | dsp_slice | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_1_U19             | 1   |        | tmp4_cast   | sext   | dsp_slice | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_1_U19             | 1   |        | tmp5        | mul    | dsp_slice | 3       |
|     tmp7_fu_364_p2                                        |     |        | tmp7        | sub    | fabric    | 0       |
|     mac_muladd_17s_13ns_29s_29_4_1_U23                    | 1   |        | mul_ln26    | mul    | dsp_slice | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_1_U19             | 1   |        | add_ln26_8  | add    | dsp_slice | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_1_U28                   | 1   |        | add_ln26_9  | add    | dsp_slice | 3       |
|     mac_muladd_17s_13ns_29s_29_4_1_U23                    | 1   |        | add_ln26_10 | add    | dsp_slice | 3       |
|     mac_muladd_16s_15s_13ns_29_4_1_U18                    | 1   |        | add_ln26_11 | add    | dsp_slice | 3       |
|     tmp11_fu_374_p2                                       |     |        | tmp11       | sub    | fabric    | 0       |
|     tmp12_fu_384_p2                                       |     |        | tmp12       | sub    | fabric    | 0       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U33            | 1   |        | tmp13       | add    | dsp_slice | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U33            | 1   |        | tmp13_cast  | sext   | dsp_slice | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U33            | 1   |        | tmp14       | mul    | dsp_slice | 3       |
|     tmp17_fu_390_p2                                       |     |        | tmp17       | sub    | fabric    | 0       |
|     mac_muladd_18s_14ns_13ns_29_4_1_U24                   | 1   |        | mul_ln26_1  | mul    | dsp_slice | 3       |
|     mac_muladd_18s_14ns_13ns_29_4_1_U24                   | 1   |        | add_ln26_13 | add    | dsp_slice | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U33            | 1   |        | add_ln26_2  | add    | dsp_slice | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_1_U34                   | 1   |        | mul_ln11_1  | mul    | dsp_slice | 3       |
|     mul_16s_15s_29_1_1_U11                                | 1   |        | mul_ln24_3  | mul    | auto      | 0       |
|     mac_muladd_16s_14ns_29s_29_4_1_U20                    | 1   |        | mul_ln24_4  | mul    | dsp_slice | 3       |
|     mul_16s_15s_29_1_1_U15                                | 1   |        | mul_ln24_5  | mul    | auto      | 0       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_1_U25             | 1   |        | tmp22       | sub    | dsp_slice | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_1_U25             | 1   |        | tmp22_cast  | sext   | dsp_slice | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_1_U25             | 1   |        | tmp23       | mul    | dsp_slice | 3       |
|     tmp25_fu_415_p2                                       |     |        | tmp25       | sub    | fabric    | 0       |
|     mac_muladd_17s_12ns_13ns_29_4_1_U26                   | 1   |        | mul_ln26_2  | mul    | dsp_slice | 3       |
|     mac_muladd_16s_14ns_29s_29_4_1_U20                    | 1   |        | add_ln26_14 | add    | dsp_slice | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_1_U34                   | 1   |        | add_ln26_15 | add    | dsp_slice | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_1_U25             | 1   |        | add_ln26_16 | add    | dsp_slice | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_1_U26                   | 1   |        | add_ln26_17 | add    | dsp_slice | 3       |
|     tmp27_fu_425_p2                                       |     |        | tmp27       | add    | fabric    | 0       |
|     sub_ln26_fu_460_p2                                    |     |        | sub_ln26    | sub    | fabric    | 0       |
|     mac_muladd_16s_15s_29ns_29_4_1_U35                    | 1   |        | mul_ln24_6  | mul    | dsp_slice | 3       |
|     mul_16s_15ns_29_1_1_U12                               | 1   |        | mul_ln24_7  | mul    | auto      | 0       |
|     mac_muladd_16s_15s_29s_29_4_1_U21                     | 1   |        | mul_ln24_8  | mul    | dsp_slice | 3       |
|     mul_16s_15ns_29_1_1_U16                               | 1   |        | mul_ln24_9  | mul    | auto      | 0       |
|     mac_muladd_17s_12ns_29s_29_4_1_U29                    | 1   |        | tmp33       | mul    | dsp_slice | 3       |
|     tmp35_fu_490_p2                                       |     |        | tmp35       | sub    | fabric    | 0       |
|     mac_muladd_17s_13ns_13ns_29_4_1_U27                   | 1   |        | mul_ln26_3  | mul    | dsp_slice | 3       |
|     mac_muladd_16s_15s_29s_29_4_1_U21                     | 1   |        | add_ln26_19 | add    | dsp_slice | 3       |
|     mac_muladd_16s_15s_29ns_29_4_1_U35                    | 1   |        | add_ln26_20 | add    | dsp_slice | 3       |
|     mac_muladd_17s_12ns_29s_29_4_1_U29                    | 1   |        | add_ln26_21 | add    | dsp_slice | 3       |
|     mac_muladd_17s_13ns_13ns_29_4_1_U27                   | 1   |        | add_ln26_22 | add    | dsp_slice | 3       |
|     tmp39_fu_500_p2                                       |     |        | tmp39       | sub    | fabric    | 0       |
|     tmp40_fu_510_p2                                       |     |        | tmp40       | add    | fabric    | 0       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_1_U36            | 1   |        | tmp41       | sub    | dsp_slice | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_1_U36            | 1   |        | tmp41_cast  | sext   | dsp_slice | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_1_U36            | 1   |        | tmp42       | mul    | dsp_slice | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_1_U30                   | 1   |        | mul_ln26_4  | mul    | dsp_slice | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_1_U30                   | 1   |        | add_ln26_24 | add    | dsp_slice | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_1_U36            | 1   |        | add_ln26_6  | add    | dsp_slice | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_1_U37                   | 1   |        | mul_ln24_10 | mul    | dsp_slice | 3       |
|     mul_16s_15s_29_1_1_U13                                | 1   |        | mul_ln24_11 | mul    | auto      | 0       |
|     mac_muladd_16s_14ns_29s_29_4_1_U22                    | 1   |        | mul_ln24_12 | mul    | dsp_slice | 3       |
|     mul_16s_15s_29_1_1_U17                                | 1   |        | mul_ln24_13 | mul    | auto      | 0       |
|     mac_muladd_17s_13ns_29s_29_4_1_U31                    | 1   |        | tmp51       | mul    | dsp_slice | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_1_U32                   | 1   |        | mul_ln26_5  | mul    | dsp_slice | 3       |
|     mac_muladd_16s_14ns_29s_29_4_1_U22                    | 1   |        | add_ln26_25 | add    | dsp_slice | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_1_U37                   | 1   |        | add_ln26_26 | add    | dsp_slice | 3       |
|     mac_muladd_17s_13ns_29s_29_4_1_U31                    | 1   |        | add_ln26_27 | add    | dsp_slice | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_1_U32                   | 1   |        | add_ln26_28 | add    | dsp_slice | 3       |
|  + dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop | 0   |        |             |        |           |         |
|    icmp_ln44_fu_97_p2                                     |     |        | icmp_ln44   | seteq  | auto      | 0       |
|    add_ln44_1_fu_103_p2                                   |     |        | add_ln44_1  | add    | fabric    | 0       |
|    add_ln44_fu_120_p2                                     |     |        | add_ln44    | add    | fabric    | 0       |
|    icmp_ln46_fu_126_p2                                    |     |        | icmp_ln46   | seteq  | auto      | 0       |
|    select_ln35_fu_132_p3                                  |     |        | select_ln35 | select | auto_sel  | 0       |
|    select_ln44_fu_144_p3                                  |     |        | select_ln44 | select | auto_sel  | 0       |
|    add_ln48_fu_180_p2                                     |     |        | add_ln48    | add    | fabric    | 0       |
|    add_ln48_1_fu_186_p2                                   |     |        | add_ln48_1  | add    | fabric    | 0       |
|    add_ln46_fu_192_p2                                     |     |        | add_ln46    | add    | fabric    | 0       |
|  + dct_Pipeline_Col_DCT_Loop                              | 28  |        |             |        |           |         |
|    icmp_ln51_fu_51_p2                                     |     |        | icmp_ln51   | seteq  | auto      | 0       |
|    add_ln51_fu_57_p2                                      |     |        | add_ln51    | add    | fabric    | 0       |
|   + dct_1d                                                | 28  |        |             |        |           |         |
|     tmp_fu_397_p2                                         |     |        | tmp         | add    | fabric    | 0       |
|     tmp5733_fu_422_p2                                     |     |        | tmp5733     | add    | fabric    | 0       |
|     add_ln26_fu_523_p2                                    |     |        | add_ln26    | add    | fabric    | 0       |
|     mac_muladd_16s_14ns_29ns_29_4_1_U93                   | 1   |        | mul_ln11    | mul    | dsp_slice | 3       |
|     mul_16s_15ns_29_1_1_U76                               | 1   |        | mul_ln24    | mul    | auto      | 0       |
|     mac_muladd_16s_15s_29s_29_4_1_U89                     | 1   |        | mul_ln24_14 | mul    | dsp_slice | 3       |
|     mac_muladd_16s_15s_13ns_29_4_1_U84                    | 1   |        | mul_ln24_15 | mul    | dsp_slice | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_1_U85             | 1   |        | tmp4        | sub    | dsp_slice | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_1_U85             | 1   |        | tmp4_cast   | sext   | dsp_slice | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_1_U85             | 1   |        | tmp5        | mul    | dsp_slice | 3       |
|     tmp7_fu_450_p2                                        |     |        | tmp7        | sub    | fabric    | 0       |
|     mul_17s_14ns_29_1_1_U80                               | 1   |        | mul_ln26    | mul    | auto      | 0       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_1_U85             | 1   |        | add_ln26_30 | add    | dsp_slice | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_1_U93                   | 1   |        | add_ln26_31 | add    | dsp_slice | 3       |
|     mac_muladd_16s_15s_29s_29_4_1_U89                     | 1   |        | add_ln26_32 | add    | dsp_slice | 3       |
|     mac_muladd_16s_15s_13ns_29_4_1_U84                    | 1   |        | add_ln26_33 | add    | dsp_slice | 3       |
|     tmp11_fu_551_p2                                       |     |        | tmp11       | sub    | fabric    | 0       |
|     tmp12_fu_559_p2                                       |     |        | tmp12       | sub    | fabric    | 0       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U98            | 1   |        | tmp13       | add    | dsp_slice | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U98            | 1   |        | tmp13_cast  | sext   | dsp_slice | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U98            | 1   |        | tmp14       | mul    | dsp_slice | 3       |
|     tmp17_fu_456_p2                                       |     |        | tmp17       | sub    | fabric    | 0       |
|     mac_muladd_18s_14ns_13ns_29_4_1_U94                   | 1   |        | mul_ln26_6  | mul    | dsp_slice | 3       |
|     mac_muladd_18s_14ns_13ns_29_4_1_U94                   | 1   |        | add_ln26_35 | add    | dsp_slice | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U98            | 1   |        | add_ln26_9  | add    | dsp_slice | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_1_U95                   | 1   |        | mul_ln11_2  | mul    | dsp_slice | 3       |
|     mul_16s_15s_29_1_1_U77                                | 1   |        | mul_ln24_16 | mul    | auto      | 0       |
|     mul_16s_15ns_29_1_1_U81                               | 1   |        | mul_ln24_17 | mul    | auto      | 0       |
|     mac_muladd_16s_15s_13ns_29_4_1_U90                    | 1   |        | mul_ln24_18 | mul    | dsp_slice | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_1_U86             | 1   |        | tmp22       | sub    | dsp_slice | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_1_U86             | 1   |        | tmp22_cast  | sext   | dsp_slice | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_1_U86             | 1   |        | tmp23       | mul    | dsp_slice | 3       |
|     tmp25_fu_477_p2                                       |     |        | tmp25       | sub    | fabric    | 0       |
|     mac_muladd_17s_12ns_29s_29_4_1_U91                    | 1   |        | mul_ln26_7  | mul    | dsp_slice | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_1_U86             | 1   |        | add_ln26_36 | add    | dsp_slice | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_1_U95                   | 1   |        | add_ln26_37 | add    | dsp_slice | 3       |
|     mac_muladd_17s_12ns_29s_29_4_1_U91                    | 1   |        | add_ln26_38 | add    | dsp_slice | 3       |
|     mac_muladd_16s_15s_13ns_29_4_1_U90                    | 1   |        | add_ln26_39 | add    | dsp_slice | 3       |
|     tmp27_fu_487_p2                                       |     |        | tmp27       | add    | fabric    | 0       |
|     sub_ln26_fu_601_p2                                    |     |        | sub_ln26    | sub    | fabric    | 0       |
|     mac_muladd_16s_15s_29ns_29_4_1_U99                    | 1   |        | mul_ln24_19 | mul    | dsp_slice | 3       |
|     mul_16s_15ns_29_1_1_U78                               | 1   |        | mul_ln24_20 | mul    | auto      | 0       |
|     mac_muladd_16s_15s_29s_29_4_1_U87                     | 1   |        | mul_ln24_21 | mul    | dsp_slice | 3       |
|     mac_muladd_16s_14ns_29s_29_4_1_U96                    | 1   |        | mul_ln24_22 | mul    | dsp_slice | 3       |
|     mul_17s_13ns_29_1_1_U82                               | 1   |        | tmp33       | mul    | auto      | 0       |
|     tmp35_fu_497_p2                                       |     |        | tmp35       | sub    | fabric    | 0       |
|     mac_muladd_17s_13ns_13ns_29_4_1_U92                   | 1   |        | mul_ln26_8  | mul    | dsp_slice | 3       |
|     mac_muladd_16s_15s_29s_29_4_1_U87                     | 1   |        | add_ln26_41 | add    | dsp_slice | 3       |
|     mac_muladd_16s_15s_29ns_29_4_1_U99                    | 1   |        | add_ln26_42 | add    | dsp_slice | 3       |
|     mac_muladd_16s_14ns_29s_29_4_1_U96                    | 1   |        | add_ln26_43 | add    | dsp_slice | 3       |
|     mac_muladd_17s_13ns_13ns_29_4_1_U92                   | 1   |        | add_ln26_44 | add    | dsp_slice | 3       |
|     tmp39_fu_622_p2                                       |     |        | tmp39       | sub    | fabric    | 0       |
|     tmp40_fu_630_p2                                       |     |        | tmp40       | add    | fabric    | 0       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_1_U103           | 1   |        | tmp41       | sub    | dsp_slice | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_1_U103           | 1   |        | tmp41_cast  | sext   | dsp_slice | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_1_U103           | 1   |        | tmp42       | mul    | dsp_slice | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_1_U100                  | 1   |        | mul_ln26_9  | mul    | dsp_slice | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_1_U100                  | 1   |        | add_ln26_46 | add    | dsp_slice | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_1_U103           | 1   |        | add_ln26_13 | add    | dsp_slice | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_1_U101                  | 1   |        | mul_ln24_23 | mul    | dsp_slice | 3       |
|     mul_16s_15s_29_1_1_U79                                | 1   |        | mul_ln24_24 | mul    | auto      | 0       |
|     mac_muladd_16s_14ns_29s_29_4_1_U88                    | 1   |        | mul_ln24_25 | mul    | dsp_slice | 3       |
|     mul_16s_15s_29_1_1_U83                                | 1   |        | mul_ln24_26 | mul    | auto      | 0       |
|     mac_muladd_17s_13ns_29s_29_4_1_U102                   | 1   |        | tmp51       | mul    | dsp_slice | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_1_U97                   | 1   |        | mul_ln26_10 | mul    | dsp_slice | 3       |
|     mac_muladd_16s_14ns_29s_29_4_1_U88                    | 1   |        | add_ln26_47 | add    | dsp_slice | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_1_U101                  | 1   |        | add_ln26_48 | add    | dsp_slice | 3       |
|     mac_muladd_17s_13ns_29s_29_4_1_U102                   | 1   |        | add_ln26_49 | add    | dsp_slice | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_1_U97                   | 1   |        | add_ln26_50 | add    | dsp_slice | 3       |
|  + dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop | 0   |        |             |        |           |         |
|    icmp_ln57_fu_97_p2                                     |     |        | icmp_ln57   | seteq  | auto      | 0       |
|    add_ln57_1_fu_103_p2                                   |     |        | add_ln57_1  | add    | fabric    | 0       |
|    add_ln57_fu_120_p2                                     |     |        | add_ln57    | add    | fabric    | 0       |
|    icmp_ln59_fu_126_p2                                    |     |        | icmp_ln59   | seteq  | auto      | 0       |
|    select_ln35_fu_132_p3                                  |     |        | select_ln35 | select | auto_sel  | 0       |
|    select_ln57_fu_144_p3                                  |     |        | select_ln57 | select | auto_sel  | 0       |
|    add_ln61_fu_180_p2                                     |     |        | add_ln61    | add    | fabric    | 0       |
|    add_ln61_1_fu_186_p2                                   |     |        | add_ln61_1  | add    | fabric    | 0       |
|    add_ln59_fu_192_p2                                     |     |        | add_ln59    | add    | fabric    | 0       |
|  + dct_Pipeline_WR_Loop_Row_WR_Loop_Col                   | 0   |        |             |        |           |         |
|    icmp_ln84_fu_109_p2                                    |     |        | icmp_ln84   | seteq  | auto      | 0       |
|    add_ln84_1_fu_115_p2                                   |     |        | add_ln84_1  | add    | fabric    | 0       |
|    add_ln84_fu_132_p2                                     |     |        | add_ln84    | add    | fabric    | 0       |
|    icmp_ln86_fu_138_p2                                    |     |        | icmp_ln86   | seteq  | auto      | 0       |
|    select_ln81_fu_144_p3                                  |     |        | select_ln81 | select | auto_sel  | 0       |
|    select_ln84_fu_152_p3                                  |     |        | select_ln84 | select | auto_sel  | 0       |
|    add_ln88_fu_176_p2                                     |     |        | add_ln88    | add    | fabric    | 0       |
|    add_ln86_fu_182_p2                                     |     |        | add_ln86    | add    | fabric    | 0       |
+-----------------------------------------------------------+-----+--------+-------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+---------------+-----------+------+------+--------+-------------+------+---------+------------------+
| Name              | Usage         | Type      | BRAM | URAM | Pragma | Variable    | Impl | Latency | Bitwidth, Depth, |
|                   |               |           |      |      |        |             |      |         | Banks            |
+-------------------+---------------+-----------+------+------+--------+-------------+------+---------+------------------+
| + dct             |               |           | 6    | 0    |        |             |      |         |                  |
|   control_s_axi_U | interface     | s_axilite | 2    |      |        |             |      |         |                  |
|   row_outbuf_U    | ram_t2p array |           | 1    |      |        | row_outbuf  | auto | 1       | 16, 64, 1        |
|   col_outbuf_U    | ram_t2p array |           | 1    |      |        | col_outbuf  | auto | 1       | 16, 64, 1        |
|   col_inbuf_U     | ram_2p array  |           | 1    |      |        | col_inbuf   | auto | 1       | 16, 64, 1        |
|   buf_2d_in_U     | ram_1p array  |           |      |      |        | buf_2d_in   | auto | 1       | 16, 8, 1         |
|   buf_2d_in_1_U   | ram_1p array  |           |      |      |        | buf_2d_in_1 | auto | 1       | 16, 8, 1         |
|   buf_2d_in_2_U   | ram_1p array  |           |      |      |        | buf_2d_in_2 | auto | 1       | 16, 8, 1         |
|   buf_2d_in_3_U   | ram_1p array  |           |      |      |        | buf_2d_in_3 | auto | 1       | 16, 8, 1         |
|   buf_2d_in_4_U   | ram_1p array  |           |      |      |        | buf_2d_in_4 | auto | 1       | 16, 8, 1         |
|   buf_2d_in_5_U   | ram_1p array  |           |      |      |        | buf_2d_in_5 | auto | 1       | 16, 8, 1         |
|   buf_2d_in_6_U   | ram_1p array  |           |      |      |        | buf_2d_in_6 | auto | 1       | 16, 8, 1         |
|   buf_2d_in_7_U   | ram_1p array  |           |      |      |        | buf_2d_in_7 | auto | 1       | 16, 8, 1         |
|   buf_2d_out_U    | ram_1p array  |           | 1    |      |        | buf_2d_out  | auto | 1       | 16, 64, 1        |
+-------------------+---------------+-----------+------+------+--------+-------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------+---------------------------------------+
| Type            | Options                              | Location                              |
+-----------------+--------------------------------------+---------------------------------------+
| array_partition | variable=dct_coeff_table dim=2       | dct.cpp:16 in dct_1d, dct_coeff_table |
| pipeline        |                                      | dct.cpp:21 in dct_1d                  |
| pipeline        |                                      | dct.cpp:47 in dct_2d                  |
| pipeline        |                                      | dct.cpp:52 in dct_2d                  |
| pipeline        |                                      | dct.cpp:60 in dct_2d                  |
| pipeline        |                                      | dct.cpp:72 in read_data               |
| array_partition | variable=buf dim=2                   | dct.cpp:75 in read_data, buf          |
| pipeline        |                                      | dct.cpp:87 in write_data              |
| interface       | s_axilite port=input bundle=control  | dct.cpp:93 in dct, input              |
| interface       | s_axilite port=output bundle=control | dct.cpp:94 in dct, output             |
| interface       | s_axilite port=return bundle=control | dct.cpp:95 in dct, return             |
+-----------------+--------------------------------------+---------------------------------------+


