{
    core: {
        reset_address: 0x80000000,
        #ISA
        enable_rv32m: True,
        enable_extra_csr: True,
        enable_user_mode: False,
        # Debug
        debug_enable: True,
        enable_triggers: True,
        ntriggers: 4
    },
    platform: {
        ncores: 1,
        coreint_address: 0x1000_0000,
        plic_address: 0x2000_0000,
        plic_nint: 8,
        external_ports: {
            # address and size using byte addressing
            mport: [0x8000_0000, 22],
        }
    }
}
