/** @file
*
*  Copyright (c) 2007-2014, Allwinner Technology Co., Ltd. All rights reserved.
*  http://www.allwinnertech.com
*
*  tangmanliang <tangmanliang@allwinnertech.com>
*
*  This program and the accompanying materials
*  are licensed and made available under the terms and conditions of the BSD License
*  which accompanies this distribution.  The full text of the license may be found at
*  http://opensource.org/licenses/bsd-license.php
*
*  THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
*  WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
*
**/

#ifndef _GMAC_REG_H_
#define _GMAC_REG_H_

#define EMAC_BASE_ADDR          SUNXI_EMAC_BASE /*aw1633: 0x01c30000*//*1630: (0x01c50000)*//*1651: (0x01c50000)*//*aw1639:(0x00830000)*//*0x01c30000*/
//#define GDMA_BASE_ADDR          (EMAC_BASE_ADDR + 0x1000)


#define REG_MASK_32B          (0xFFFFFFFF)

#define GMAC_REG_GET_W(addr)      (*((volatile u32 *)(addr)))
#define GMAC_REG_SET_W(addr, val)     (*((volatile u32 *)(addr))) = (val)

#if 1
#define BASIC_CTL_0      (SUNXI_EMAC_BASE+0x00)
#define BASIC_CTL_1    (SUNXI_EMAC_BASE+0x04)
#define INT_STA        (SUNXI_EMAC_BASE+0x08)
#define INT_EN           (SUNXI_EMAC_BASE+0x0C)
#define TX_CTL_0       (SUNXI_EMAC_BASE+0x10)
#define TX_CTL_1       (SUNXI_EMAC_BASE+0x14)
                         
#define TX_FLOW_CTL      (SUNXI_EMAC_BASE+0x1C)
#define TX_DMA_LIST      (SUNXI_EMAC_BASE+0x20)
#define RX_CTL_0       (SUNXI_EMAC_BASE+0x24)
#define RX_CTL_1       (SUNXI_EMAC_BASE+0x28)
                         
#define RX_DMA_LIST      (SUNXI_EMAC_BASE+0x34)
#define RX_FRM_FLT       (SUNXI_EMAC_BASE+0x38)
                         
#define RX_HASH_0        (SUNXI_EMAC_BASE+0x40)
#define RX_HASH_1      (SUNXI_EMAC_BASE+0x44)
#define MII_CMD        (SUNXI_EMAC_BASE+0x48)
#define MII_DATA       (SUNXI_EMAC_BASE+0x4C)
#define ADDR0_HIGH       (SUNXI_EMAC_BASE+0x50)
#define ADDR0_LOW      (SUNXI_EMAC_BASE+0x54)
#define ADDR1_HIGH       (SUNXI_EMAC_BASE+0x58)
#define ADDR1_LOW      (SUNXI_EMAC_BASE+0x5C)
#define ADDR2_HIGH       (SUNXI_EMAC_BASE+0x60)
#define ADDR2_LOW      (SUNXI_EMAC_BASE+0x64)
#define ADDR3_HIGH       (SUNXI_EMAC_BASE+0x68)
#define ADDR3_LOW      (SUNXI_EMAC_BASE+0x6C)
#define ADDR4_HIGH       (SUNXI_EMAC_BASE+0x70)
#define ADDR4_LOW      (SUNXI_EMAC_BASE+0x74)
#define ADDR5_HIGH       (SUNXI_EMAC_BASE+0x78)
#define ADDR5_LOW      (SUNXI_EMAC_BASE+0x7C)
#define ADDR6_HIGH       (SUNXI_EMAC_BASE+0x80)
#define ADDR6_LOW      (SUNXI_EMAC_BASE+0x84)
#define ADDR7_HIGH       (SUNXI_EMAC_BASE+0x88)
#define ADDR7_LOW      (SUNXI_EMAC_BASE+0x8C)
                         
#define TX_DMA_STA       (SUNXI_EMAC_BASE+0xB0)
#define TX_DMA_CUR_DESC  (SUNXI_EMAC_BASE+0xB4)
#define TX_DMA_CUR_BUF   (SUNXI_EMAC_BASE+0xB8)
                        
#define RX_DMA_STA       (SUNXI_EMAC_BASE+0xC0)
#define RX_DMA_CUR_DESC  (SUNXI_EMAC_BASE+0xC4)
#define RX_DMA_CUR_BUF   (SUNXI_EMAC_BASE+0xC8)
                         
#define RGMII_STA      (SUNXI_EMAC_BASE+0xD0)

#endif




#define GMAC_FRAME_FILTER_REG          RX_FRM_FLT
#define GMAC_FRAME_FILTER_RA_MSB  (31)
#define GMAC_FRAME_FILTER_RA_LSB  (31)
#define GMAC_FRAME_FILTER_RA_MASK (0x1U<<0)
#define GMAC_FRAME_FILTER_HPF_MASK    (0x1U<<1)
#define GMAC_FRAME_FILTER_SAF_MASK    (0x1U<<6)
#define GMAC_FRAME_FILTER_SAIF_MASK   (0x1U<<5)
#define GMAC_FRAME_FILTER_PCF_MASK    (0x3U<<12)
#define GMAC_FRAME_FILTER_DBF_MASK    (0x1U<<17)
#define GMAC_FRAME_FILTER_PM_MASK   (0x1U<<16)
#define GMAC_FRAME_FILTER_DAIF_MASK   (0x1U<<4)
#define GMAC_FRAME_FILTER_HMC_MASK    (0x1U<<9)
#define GMAC_FRAME_FILTER_HUC_MASK    (0x1U<<8)
#define GMAC_FRAME_FILTER_PR_MASK   (0x1U<<31)

#define GMAC_HASH_HIGH_REG        RX_HASH_0
#define GMAC_HASH_LOW_REG         RX_HASH_1

#define GMAC_ADDR_TBL0_HIGH_BASE_REG  ADDR0_HIGH
#define GMAC_ADDR_TBL0_LOW_BASE_REG   ADDR0_LOW


#define GDMA_STATUS_REG         INT_STA
#define GDMA_STATUS_GLI_MASK    (0x1U<<16)//(0x04000000)
#define GDMA_STATUS_ERI_MASK    (0x1U<<13)//(0x00004000)
#define GDMA_STATUS_ETI_MASK    (0x1U<<5)//(0x00000400)
#define GDMA_STATUS_RWT_MASK    (0x1U<<11)//(0x00000200)
#define GDMA_STATUS_RPS_MASK    (0x1U<<10)//(0x00000100)
#define GDMA_STATUS_RU_MASK     (0x1U<<9)//(0x00000080)
#define GDMA_STATUS_RI_MASK     (0x1U<<8)//(0x00000040)
#define GDMA_STATUS_UNF_MASK    (0x1U<<4)//(0x00000020)
#define GDMA_STATUS_OVF_MASK    (0x1U<<12)//(0x00000010)
#define GDMA_STATUS_TJT_MASK    (0x1U<<3)//(0x00000008)
#define GDMA_STATUS_TU_MASK     (0x1U<<2)//(0x00000004)
#define GDMA_STATUS_TPS_MASK    (0x1U<<1)//(0x00000002)
#define GDMA_STATUS_TI_MASK     (0x1U<<0)//(0x00000001)



#if 0
/**
 * GMAC Core Registers
 */
#define GMAC_CONTROL_REG        (EMAC_BASE_ADDR + 0x00)
  #define GMAC_CONTROL_DEF_VAL    (0x0)
  #define GMAC_CONTROL_TC_MSB     (24)
  #define GMAC_CONTROL_TC_LSB     (24)
  #define GMAC_CONTROL_TC_MASK    (0x01000000)
  #define GMAC_CONTROL_TC_SET(x)    (((x) << GMAC_CONTROL_TC_LSB) & GMAC_CONTROL_TC_MASK)
  #define GMAC_CONTROL_TC_GET(x)    (((x) & GMAC_CONTROL_TC_MASK) >> GMAC_CONTROL_TC_LSB)
  #define GMAC_CONTROL_WD_MSB     (23)
  #define GMAC_CONTROL_WD_LSB     (23)
  #define GMAC_CONTROL_WD_MASK    (0x00800000)
  #define GMAC_CONTROL_WD_SET(x)    (((x) << GMAC_CONTROL_WD_LSB) & GMAC_CONTROL_WD_MASK)
  #define GMAC_CONTROL_WD_GET(x)    (((x) & GMAC_CONTROL_WD_MASK) >> GMAC_CONTROL_WD_LSB)
  #define GMAC_CONTROL_JD_MSB     (22)
  #define GMAC_CONTROL_JD_LSB     (22)
  #define GMAC_CONTROL_JD_MASK    (0x00400000)
  #define GMAC_CONTROL_JD_SET(x)    (((x) << GMAC_CONTROL_JD_LSB) & GMAC_CONTROL_JD_MASK)
  #define GMAC_CONTROL_JD_GET(x)    (((x) & GMAC_CONTROL_JD_MASK) >> GMAC_CONTROL_JD_LSB)
  #define GMAC_CONTROL_BE_MSB     (21)
  #define GMAC_CONTROL_BE_LSB     (21)
  #define GMAC_CONTROL_BE_MASK    (0x00200000)
  #define GMAC_CONTROL_BE_SET(x)    (((x) << GMAC_CONTROL_BE_LSB) & GMAC_CONTROL_BE_MASK)
  #define GMAC_CONTROL_BE_GET(x)    (((x) & GMAC_CONTROL_BE_MASK) >> GMAC_CONTROL_BE_LSB)
  #define GMAC_CONTROL_JE_MSB     (20)
  #define GMAC_CONTROL_JE_LSB     (20)
  #define GMAC_CONTROL_JE_MASK    (0x00100000)
  #define GMAC_CONTROL_JE_SET(x)    (((x) << GMAC_CONTROL_JE_LSB) & GMAC_CONTROL_JE_MASK)
  #define GMAC_CONTROL_JE_GET(x)    (((x) & GMAC_CONTROL_JE_MASK) >> GMAC_CONTROL_JE_LSB)
  #define GMAC_CONTROL_IFG_MSB    (19)
  #define GMAC_CONTROL_IFG_LSB    (17)
  #define GMAC_CONTROL_IFG_MASK   (0x000E0000)
  #define GMAC_CONTROL_IFG_SET(x)   (((x) << GMAC_CONTROL_IFG_LSB) & GMAC_CONTROL_IFG_MASK)
  #define GMAC_CONTROL_IFG_GET(x)   (((x) & GMAC_CONTROL_IFG_MASK) >> GMAC_CONTROL_IFG_LSB)
  #define GMAC_CONTROL_DRCS_MSB   (16)
  #define GMAC_CONTROL_DRCS_LSB   (16)
  #define GMAC_CONTROL_DRCS_MASK    (0x00010000)
  #define GMAC_CONTROL_DRCS_SET(x)  (((x) << GMAC_CONTROL_DRCS_LSB) & GMAC_CONTROL_DRCS_MASK)
  #define GMAC_CONTROL_DRCS_GET(x)  (((x) & GMAC_CONTROL_DRCS_MASK) >> GMAC_CONTROL_DRCS_LSB)
  #define GMAC_CONTROL_PS_MSB     (15)
  #define GMAC_CONTROL_PS_LSB     (15)
  #define GMAC_CONTROL_PS_MASK    (0x00008000)
  #define GMAC_CONTROL_PS_SET(x)    (((x) << GMAC_CONTROL_PS_LSB) & GMAC_CONTROL_PS_MASK)
  #define GMAC_CONTROL_PS_GET(x)    (((x) & GMAC_CONTROL_PS_MASK) >> GMAC_CONTROL_PS_LSB)
  #define GMAC_CONTROL_FES_MSB    (14)
  #define GMAC_CONTROL_FES_LSB    (14)
  #define GMAC_CONTROL_FES_MASK   (0x00004000)
  #define GMAC_CONTROL_FES_SET(x)   (((x) << GMAC_CONTROL_FES_LSB) & GMAC_CONTROL_FES_MASK)
  #define GMAC_CONTROL_FES_GET(x)   (((x) & GMAC_CONTROL_FES_MASK) >> GMAC_CONTROL_FES_LSB)
  #define GMAC_CONTROL_DO_MSB     (13)
  #define GMAC_CONTROL_DO_LSB     (13)
  #define GMAC_CONTROL_DO_MASK    (0x00002000)
  #define GMAC_CONTROL_DO_SET(x)    (((x) << GMAC_CONTROL_DO_LSB) & GMAC_CONTROL_DO_MASK)
  #define GMAC_CONTROL_DO_GET(x)    (((x) & GMAC_CONTROL_DO_MASK) >> GMAC_CONTROL_DO_LSB)
  #define GMAC_CONTROL_LM_MSB     (12)
  #define GMAC_CONTROL_LM_LSB     (12)
  #define GMAC_CONTROL_LM_MASK    (0x00001000)
  #define GMAC_CONTROL_LM_SET(x)    (((x) << GMAC_CONTROL_LM_LSB) & GMAC_CONTROL_LM_MASK)
  #define GMAC_CONTROL_LM_GET(x)    (((x) & GMAC_CONTROL_LM_MASK) >> GMAC_CONTROL_LM_LSB)
  #define GMAC_CONTROL_DM_MSB     (11)
  #define GMAC_CONTROL_DM_LSB     (11)
  #define GMAC_CONTROL_DM_MASK    (0x00000800)
  #define GMAC_CONTROL_DM_SET(x)    (((x) << GMAC_CONTROL_DM_LSB) & GMAC_CONTROL_DM_MASK)
  #define GMAC_CONTROL_DM_GET(x)    (((x) & GMAC_CONTROL_DM_MASK) >> GMAC_CONTROL_DM_LSB)

  #define GMAC_CONTROL_IPC_MSB    (10)
  #define GMAC_CONTROL_IPC_LSB    (10)
  #define GMAC_CONTROL_IPC_MASK   (0x00000400)
  #define GMAC_CONTROL_IPC_SET(x)   (((x) << GMAC_CONTROL_IPC_LSB) & GMAC_CONTROL_IPC_MASK)
  #define GMAC_CONTROL_IPC_GET(x)   (((x) & GMAC_CONTROL_IPC_MASK) >> GMAC_CONTROL_IPC_LSB)

  #define GMAC_CONTROL_DR_MSB     (9)
  #define GMAC_CONTROL_DR_LSB     (9)
  #define GMAC_CONTROL_DR_MASK    (0x00000200)
  #define GMAC_CONTROL_DR_SET(x)    (((x) << GMAC_CONTROL_DR_LSB) & GMAC_CONTROL_DR_MASK)
  #define GMAC_CONTROL_DR_GET(x)    (((x) & GMAC_CONTROL_DR_MASK) >> GMAC_CONTROL_DR_LSB)
  #define GMAC_CONTROL_LUD_MSB    (8)
  #define GMAC_CONTROL_LUD_LSB    (8)
  #define GMAC_CONTROL_LUD_MASK   (0x00000100)
  #define GMAC_CONTROL_LUD_SET(x)   (((x) << GMAC_CONTROL_LUD_LSB) & GMAC_CONTROL_LUD_MASK)
  #define GMAC_CONTROL_LUD_GET(x)   (((x) & GMAC_CONTROL_LUD_MASK) >> GMAC_CONTROL_LUD_LSB)
  #define GMAC_CONTROL_ACS_MSB    (7)
  #define GMAC_CONTROL_ACS_LSB    (7)
  #define GMAC_CONTROL_ACS_MASK   (0x00000080)
  #define GMAC_CONTROL_ACS_SET(x)   (((x) << GMAC_CONTROL_ACS_LSB) & GMAC_CONTROL_ACS_MASK)
  #define GMAC_CONTROL_ACS_GET(x)   (((x) & GMAC_CONTROL_ACS_MASK) >> GMAC_CONTROL_ACS_LSB)
  #define GMAC_CONTROL_BL_MSB     (6)
  #define GMAC_CONTROL_BL_LSB     (5)
  #define GMAC_CONTROL_BL_MASK    (0x00000060)
  #define GMAC_CONTROL_BL_SET(x)    (((x) << GMAC_CONTROL_BL_LSB) & GMAC_CONTROL_BL_MASK)
  #define GMAC_CONTROL_BL_GET(x)    (((x) & GMAC_CONTROL_BL_MASK) >> GMAC_CONTROL_BL_LSB)
  #define GMAC_CONTROL_DC_MSB     (4)
  #define GMAC_CONTROL_DC_LSB     (4)
  #define GMAC_CONTROL_DC_MASK    (0x00000010)
  #define GMAC_CONTROL_DC_SET(x)    (((x) << GMAC_CONTROL_DC_LSB) & GMAC_CONTROL_DC_MASK)
  #define GMAC_CONTROL_DC_GET(x)    (((x) & GMAC_CONTROL_DC_MASK) >> GMAC_CONTROL_DC_LSB)
  #define GMAC_CONTROL_TE_MSB     (3)
  #define GMAC_CONTROL_TE_LSB     (3)
  #define GMAC_CONTROL_TE_MASK    (0x00000008)
  #define GMAC_CONTROL_TE_SET(x)    (((x) << GMAC_CONTROL_TE_LSB) & GMAC_CONTROL_TE_MASK)
  #define GMAC_CONTROL_TE_GET(x)    (((x) & GMAC_CONTROL_TE_MASK) >> GMAC_CONTROL_TE_LSB)
  #define GMAC_CONTROL_RE_MSB     (2)
  #define GMAC_CONTROL_RE_LSB     (2)
  #define GMAC_CONTROL_RE_MASK    (0x00000004)
  #define GMAC_CONTROL_RE_SET(x)    (((x) << GMAC_CONTROL_RE_LSB) & GMAC_CONTROL_RE_MASK)
  #define GMAC_CONTROL_RE_GET(x)    (((x) & GMAC_CONTROL_RE_MASK) >> GMAC_CONTROL_RE_LSB)

#define GMAC_FRAME_FILTER_REG       (EMAC_BASE_ADDR + 0x04)
  #define GMAC_FRAME_FILTER_DEF_VAL (0x0)
  #define GMAC_FRAME_FILTER_RA_MSB  (31)
  #define GMAC_FRAME_FILTER_RA_LSB  (31)
  #define GMAC_FRAME_FILTER_RA_MASK (0x80000000)
  #define GMAC_FRAME_FILTER_RA_SET(x) (((x) << GMAC_FRAME_FILTER_RA_LSB) & GMAC_FRAME_FILTER_RA_MASK)
  #define GMAC_FRAME_FILTER_RA_GET(x) (((x) & GMAC_FRAME_FILTER_RA_MASK) >> GMAC_FRAME_FILTER_RA_LSB)
  #define GMAC_FRAME_FILTER_HPF_MSB   (10)
  #define GMAC_FRAME_FILTER_HPF_LSB   (10)
  #define GMAC_FRAME_FILTER_HPF_MASK    (0x00000400)
  #define GMAC_FRAME_FILTER_HPF_SET(x)  (((x) << GMAC_FRAME_FILTER_HPF_LSB) & GMAC_FRAME_FILTER_HPF_MASK)
  #define GMAC_FRAME_FILTER_HPF_GET(x)  (((x) & GMAC_FRAME_FILTER_HPF_MASK) >> GMAC_FRAME_FILTER_HPF_LSB)
  #define GMAC_FRAME_FILTER_SAF_MSB   (9)
  #define GMAC_FRAME_FILTER_SAF_LSB   (9)
  #define GMAC_FRAME_FILTER_SAF_MASK    (0x00000200)
  #define GMAC_FRAME_FILTER_SAF_SET(x)  (((x) << GMAC_FRAME_FILTER_SAF_LSB) & GMAC_FRAME_FILTER_SAF_MASK)
  #define GMAC_FRAME_FILTER_SAF_GET(x)  (((x) & GMAC_FRAME_FILTER_SAF_MASK) >> GMAC_FRAME_FILTER_SAF_LSB)
  #define GMAC_FRAME_FILTER_SAIF_MSB    (8)
  #define GMAC_FRAME_FILTER_SAIF_LSB    (8)
  #define GMAC_FRAME_FILTER_SAIF_MASK   (0x00000100)
  #define GMAC_FRAME_FILTER_SAIF_SET(x)   (((x) << GMAC_FRAME_FILTER_SAIF_LSB) & GMAC_FRAME_FILTER_SAIF_MASK)
  #define GMAC_FRAME_FILTER_SAIF_GET(x)   (((x) & GMAC_FRAME_FILTER_SAIF_MASK) >> GMAC_FRAME_FILTER_SAIF_LSB)
  #define GMAC_FRAME_FILTER_PCF_MSB   (7)
  #define GMAC_FRAME_FILTER_PCF_LSB   (6)
  #define GMAC_FRAME_FILTER_PCF_MASK    (0x000000C0)
  #define GMAC_FRAME_FILTER_PCF_SET(x)  (((x) << GMAC_FRAME_FILTER_PCF_LSB) & GMAC_FRAME_FILTER_PCF_MASK)
  #define GMAC_FRAME_FILTER_PCF_GET(x)  (((x) & GMAC_FRAME_FILTER_PCF_MASK) >> GMAC_FRAME_FILTER_PCF_LSB)
  #define GMAC_FRAME_FILTER_DBF_MSB   (5)
  #define GMAC_FRAME_FILTER_DBF_LSB   (5)
  #define GMAC_FRAME_FILTER_DBF_MASK    (0x00000020)
  #define GMAC_FRAME_FILTER_DBF_SET(x)  (((x) << GMAC_FRAME_FILTER_DBF_LSB) & GMAC_FRAME_FILTER_DBF_MASK)
  #define GMAC_FRAME_FILTER_DBF_GET(x)  (((x) & GMAC_FRAME_FILTER_DBF_MASK) >> GMAC_FRAME_FILTER_DBF_LSB)
  #define GMAC_FRAME_FILTER_PM_MSB    (4)
  #define GMAC_FRAME_FILTER_PM_LSB    (4)
  #define GMAC_FRAME_FILTER_PM_MASK   (0x00000010)
  #define GMAC_FRAME_FILTER_PM_SET(x)   (((x) << GMAC_FRAME_FILTER_PM_LSB) & GMAC_FRAME_FILTER_PM_MASK)
  #define GMAC_FRAME_FILTER_PM_GET(x)   (((x) & GMAC_FRAME_FILTER_PM_MASK) >> GMAC_FRAME_FILTER_PM_LSB)
  #define GMAC_FRAME_FILTER_DAIF_MSB    (3)
  #define GMAC_FRAME_FILTER_DAIF_LSB    (3)
  #define GMAC_FRAME_FILTER_DAIF_MASK   (0x00000008)
  #define GMAC_FRAME_FILTER_DAIF_SET(x)   (((x) << GMAC_FRAME_FILTER_DAIF_LSB) & GMAC_FRAME_FILTER_DAIF_MASK)
  #define GMAC_FRAME_FILTER_DAIF_GET(x)   (((x) & GMAC_FRAME_FILTER_DAIF_MASK) >> GMAC_FRAME_FILTER_DAIF_LSB)
  #define GMAC_FRAME_FILTER_HMC_MSB   (2)
  #define GMAC_FRAME_FILTER_HMC_LSB   (2)
  #define GMAC_FRAME_FILTER_HMC_MASK    (0x00000004)
  #define GMAC_FRAME_FILTER_HMC_SET(x)  (((x) << GMAC_FRAME_FILTER_HMC_LSB) & GMAC_FRAME_FILTER_HMC_MASK)
  #define GMAC_FRAME_FILTER_HMC_GET(x)  (((x) & GMAC_FRAME_FILTER_HMC_MASK) >> GMAC_FRAME_FILTER_HMC_LSB)
  #define GMAC_FRAME_FILTER_HUC_MSB   (1)
  #define GMAC_FRAME_FILTER_HUC_LSB   (1)
  #define GMAC_FRAME_FILTER_HUC_MASK    (0x00000002)
  #define GMAC_FRAME_FILTER_HUC_SET(x)  (((x) << GMAC_FRAME_FILTER_HUC_LSB) & GMAC_FRAME_FILTER_HUC_MASK)
  #define GMAC_FRAME_FILTER_HUC_GET(x)  (((x) & GMAC_FRAME_FILTER_HUC_MASK) >> GMAC_FRAME_FILTER_HUC_LSB)
  #define GMAC_FRAME_FILTER_PR_MSB    (0)
  #define GMAC_FRAME_FILTER_PR_LSB    (0)
  #define GMAC_FRAME_FILTER_PR_MASK   (0x00000001)
  #define GMAC_FRAME_FILTER_PR_SET(x)   (((x) << GMAC_FRAME_FILTER_PR_LSB) & GMAC_FRAME_FILTER_PR_MASK)
  #define GMAC_FRAME_FILTER_PR_GET(x)   (((x) & GMAC_FRAME_FILTER_PR_MASK) >> GMAC_FRAME_FILTER_PR_LSB)

#define GMAC_HASH_HIGH_REG        (EMAC_BASE_ADDR + 0x08)
  #define GMAC_HASH_HIGH_DEF_VAL    (0)

#define GMAC_HASH_LOW_REG         (EMAC_BASE_ADDR + 0x0C)
  #define GMAC_HASH_LOW_DEF_VAL   (0)

#define GMAC_GMII_ADDR_REG        (EMAC_BASE_ADDR + 0x10)
  #define GMAC_GMII_ADDR_DEF_VAL    (0)
  #define GMAC_GMII_ADDR_PA_MSB   (15)
  #define GMAC_GMII_ADDR_PA_LSB   (11)
  #define GMAC_GMII_ADDR_PA_MASK    (0x0000F800)
  #define GMAC_GMII_ADDR_PA_SET(x)  (((x) << GMAC_GMII_ADDR_PA_LSB) & GMAC_GMII_ADDR_PA_MASK)
  #define GMAC_GMII_ADDR_PA_GET(x)  (((x) & GMAC_GMII_ADDR_PA_MASK) >> GMAC_GMII_ADDR_PA_LSB)
  #define GMAC_GMII_ADDR_GR_MSB   (10)
  #define GMAC_GMII_ADDR_GR_LSB   (6)
  #define GMAC_GMII_ADDR_GR_MASK    (0x000007C0)
  #define GMAC_GMII_ADDR_GR_SET(x)  (((x) << GMAC_GMII_ADDR_GR_LSB) & GMAC_GMII_ADDR_GR_MASK)
  #define GMAC_GMII_ADDR_GR_GET(x)  (((x) & GMAC_GMII_ADDR_GR_MASK) >> GMAC_GMII_ADDR_GR_LSB)
  #define GMAC_GMII_ADDR_CR_MSB   (4)
  #define GMAC_GMII_ADDR_CR_LSB   (2)
  #define GMAC_GMII_ADDR_CR_MASK    (0x0000001C)
  #define GMAC_GMII_ADDR_CR_SET(x)  (((x) << GMAC_GMII_ADDR_CR_LSB) & GMAC_GMII_ADDR_CR_MASK)
  #define GMAC_GMII_ADDR_CR_GET(x)  (((x) & GMAC_GMII_ADDR_CR_MASK) >> GMAC_GMII_ADDR_CR_LSB)
  #define GMAC_GMII_ADDR_GW_MSB   (1)
  #define GMAC_GMII_ADDR_GW_LSB   (1)
  #define GMAC_GMII_ADDR_GW_MASK    (0x00000002)
  #define GMAC_GMII_ADDR_GW_SET(x)  (((x) << GMAC_GMII_ADDR_GW_LSB) & GMAC_GMII_ADDR_GW_MASK)
  #define GMAC_GMII_ADDR_GW_GET(x)  (((x) & GMAC_GMII_ADDR_GW_MASK) >> GMAC_GMII_ADDR_GW_LSB)
  #define GMAC_GMII_ADDR_GB_MSB   (0)
  #define GMAC_GMII_ADDR_GB_LSB   (0)
  #define GMAC_GMII_ADDR_GB_MASK    (0x00000001)
  #define GMAC_GMII_ADDR_GB_SET(x)  (((x) << GMAC_GMII_ADDR_GB_LSB) & GMAC_GMII_ADDR_GB_MASK)
  #define GMAC_GMII_ADDR_GB_GET(x)  (((x) & GMAC_GMII_ADDR_GB_MASK) >> GMAC_GMII_ADDR_GB_LSB)

#define GMAC_GMII_DATA_REG        (EMAC_BASE_ADDR + 0x14)
  #define GMAC_GMII_DATA_DEF_VAL    (0x0)
  #define GMAC_GMII_DATA_GD_MSB   (15)
  #define GMAC_GMII_DATA_GD_LSB   (0)
  #define GMAC_GMII_DATA_GD_MASK    (0x0000FFFF)
  #define GMAC_GMII_DATA_GD_SET(x)  (((x) << GMAC_GMII_DATA_GD_LSB) & GMAC_GMII_DATA_GD_MASK)
  #define GMAC_GMII_DATA_GD_GET(x)  (((x) & GMAC_GMII_DATA_GD_MASK) >> GMAC_GMII_DATA_GD_LSB)

#define GMAC_FLOW_CTRL_REG        (EMAC_BASE_ADDR + 0x18)
  #define GMAC_FLOW_CTRL_DEF_VAL    (0x0)
  #define GMAC_FLOW_CTRL_PT_MSB   (31)
  #define GMAC_FLOW_CTRL_PT_LSB   (16)
  #define GMAC_FLOW_CTRL_PT_MASK    (0xFFFF0000)
  #define GMAC_FLOW_CTRL_PT_SET(x)  (((x) << GMAC_FLOW_CTRL_PT_LSB) & GMAC_FLOW_CTRL_PT_MASK)
  #define GMAC_FLOW_CTRL_PT_GET(x)  (((x) & GMAC_FLOW_CTRL_PT_MASK) >> GMAC_FLOW_CTRL_PT_LSB)
  #define GMAC_FLOW_CTRL_DZPQ_MSB   (7)
  #define GMAC_FLOW_CTRL_DZPQ_LSB   (7)
  #define GMAC_FLOW_CTRL_DZPQ_MASK  (0x00000080)
  #define GMAC_FLOW_CTRL_DZPQ_SET(x)  (((x) << GMAC_FLOW_CTRL_DZPQ_LSB) & GMAC_FLOW_CTRL_DZPQ_MASK)
  #define GMAC_FLOW_CTRL_DZPQ_GET(x)  (((x) & GMAC_FLOW_CTRL_DZPQ_MASK) >> GMAC_FLOW_CTRL_DZPQ_LSB)
  #define GMAC_FLOW_CTRL_PLT_MSB    (5)
  #define GMAC_FLOW_CTRL_PLT_LSB    (4)
  #define GMAC_FLOW_CTRL_PLT_MASK   (0x00000030)
  #define GMAC_FLOW_CTRL_PLT_SET(x)   (((x) << GMAC_FLOW_CTRL_PLT_LSB) & GMAC_FLOW_CTRL_PLT_MASK)
  #define GMAC_FLOW_CTRL_PLT_GET(x)   (((x) & GMAC_FLOW_CTRL_PLT_MASK) >> GMAC_FLOW_CTRL_PLT_LSB)
  #define GMAC_FLOW_CTRL_UP_MSB   (3)
  #define GMAC_FLOW_CTRL_UP_LSB   (3)
  #define GMAC_FLOW_CTRL_UP_MASK    (0x00000008)
  #define GMAC_FLOW_CTRL_UP_SET(x)  (((x) << GMAC_FLOW_CTRL_UP_LSB) & GMAC_FLOW_CTRL_UP_MASK)
  #define GMAC_FLOW_CTRL_UP_GET(x)  (((x) & GMAC_FLOW_CTRL_UP_MASK) >> GMAC_FLOW_CTRL_UP_LSB)
  #define GMAC_FLOW_CTRL_RFE_MSB    (2)
  #define GMAC_FLOW_CTRL_RFE_LSB    (2)
  #define GMAC_FLOW_CTRL_RFE_MASK   (0x00000004)
  #define GMAC_FLOW_CTRL_RFE_SET(x)   (((x) << GMAC_FLOW_CTRL_RFE_LSB) & GMAC_FLOW_CTRL_RFE_MASK)
  #define GMAC_FLOW_CTRL_RFE_GET(x)   (((x) & GMAC_FLOW_CTRL_RFE_MASK) >> GMAC_FLOW_CTRL_RFE_LSB)
  #define GMAC_FLOW_CTRL_TFE_MSB    (1)
  #define GMAC_FLOW_CTRL_TFE_LSB    (1)
  #define GMAC_FLOW_CTRL_TFE_MASK   (0x00000002)
  #define GMAC_FLOW_CTRL_TFE_SET(x)   (((x) << GMAC_FLOW_CTRL_TFE_LSB) & GMAC_FLOW_CTRL_TFE_MASK)
  #define GMAC_FLOW_CTRL_TFE_GET(x)   (((x) & GMAC_FLOW_CTRL_TFE_MASK) >> GMAC_FLOW_CTRL_TFE_LSB)
  #define GMAC_FLOW_CTRL_FCB_BPA_MSB    (0)
  #define GMAC_FLOW_CTRL_FCB_BPA_LSB    (0)
  #define GMAC_FLOW_CTRL_FCB_BPA_MASK   (0x00000001)
  #define GMAC_FLOW_CTRL_FCB_BPA_SET(x)   (((x) << GMAC_FLOW_CTRL_FCB_BPA_LSB) & GMAC_FLOW_CTRL_FCB_BPA_MASK)
  #define GMAC_FLOW_CTRL_FCB_BPA_GET(x)   (((x) & GMAC_FLOW_CTRL_FCB_BPA_MASK) >> GMAC_FLOW_CTRL_FCB_BPA_LSB)

#define GMAC_INT_STATUS_REG       (EMAC_BASE_ADDR + 0x38)
  #define GMAC_INT_STATUS_DEF_VAL   (0x0)
  #define GMAC_INT_STATUS_RIS_MSB   (0)
  #define GMAC_INT_STATUS_RIS_LSB   (0)
  #define GMAC_INT_STATUS_RIS_MASK  (0x00000001)
  #define GMAC_INT_STATUS_RIS_SET(x)  (((x) << GMAC_INT_STATUS_RIS_LSB) & GMAC_INT_STATUS_RIS_MASK)
  #define GMAC_INT_STATUS_RIS_GET(x)  (((x) & GMAC_INT_STATUS_RIS_MASK) >> GMAC_INT_STATUS_RIS_LSB)

#define GMAC_INT_MASK_REG         (EMAC_BASE_ADDR + 0x3C)
  #define GMAC_INT_MASK_DEF_VAL   (0x0)
  #define GMAC_INT_MASK_RIM_MSB   (0)
  #define GMAC_INT_MASK_RIM_LSB   (0)
  #define GMAC_INT_MASK_RIM_MASK    (0x00000001)
  #define GMAC_INT_MASK_RIM_SET(x)  (((x) << GMAC_INT_MASK_RIM_LSB) & GMAC_INT_MASK_RIM_MASK)
  #define GMAC_INT_MASK_RIM_GET(x)  (((x) & GMAC_INT_MASK_RIM_MASK) >> GMAC_INT_MASK_RIM_LSB)

#define GMAC_ADDR_TBL0_HIGH_BASE_REG  (EMAC_BASE_ADDR + 0x40)
#define GMAC_ADDR_TBL0_LOW_BASE_REG   (EMAC_BASE_ADDR + 0x44)
/*#define GMAC_ADDR_TBL1_BASE_REG   (EMAC_BASE_ADDR + 0x0800)*/
#define GMAC_RGMII_STATUS_REG     (EMAC_BASE_ADDR + 0xD8)
  #define GMAC_RGMII_STATUS_DEF_VAL (0)
  #define GMAC_RGMII_STATUS_LST_MSB   (3)
  #define GMAC_RGMII_STATUS_LST_LSB   (3)
  #define GMAC_RGMII_STATUS_LST_MASK    (0x00000008)
  #define GMAC_RGMII_STATUS_LST_SET(x)  (((x) << GMAC_RGMII_STATUS_LST_LSB) & GMAC_RGMII_STATUS_LST_MASK)
  #define GMAC_RGMII_STATUS_LST_GET(x)  (((x) & GMAC_RGMII_STATUS_LST_MASK) >> GMAC_RGMII_STATUS_LST_LSB)
  #define GMAC_RGMII_STATUS_LSP_MSB   (2)
  #define GMAC_RGMII_STATUS_LSP_LSB   (1)
  #define GMAC_RGMII_STATUS_LSP_MASK    (0x00000006)
  #define GMAC_RGMII_STATUS_LSP_SET(x)  (((x) << GMAC_RGMII_STATUS_LSP_LSB) & GMAC_RGMII_STATUS_LSP_MASK)
  #define GMAC_RGMII_STATUS_LSP_GET(x)  (((x) & GMAC_RGMII_STATUS_LSP_MASK) >> GMAC_RGMII_STATUS_LSP_LSB)
  #define GMAC_RGMII_STATUS_LM_MSB    (0)
  #define GMAC_RGMII_STATUS_LM_LSB    (0)
  #define GMAC_RGMII_STATUS_LM_MASK   (0x00000001)
  #define GMAC_RGMII_STATUS_LM_SET(x)   (((x) << GMAC_RGMII_STATUS_LM_LSB) & GMAC_RGMII_STATUS_LM_MASK)
  #define GMAC_RGMII_STATUS_LM_GET(x)   (((x) & GMAC_RGMII_STATUS_LM_MASK) >> GMAC_RGMII_STATUS_LM_LSB)


//#ifdef EN_TX_RX_TIME_STAMP
#define TSTP_CTRL_REG           (EMAC_BASE_ADDR+0x700)
  #define ADDEND_REG_UPDATE_CTRL      (0x1<<5)
  #define TSTP_INT_EN_CTL         (0x1<<4)
  #define TSTP_UPDATE_CTL         (0x1<<3)
  #define TSTP_INIT_CTL         (0x1<<2)
  #define TSTP_FINE_UPDATE_CTL      (0x1<<1)
  #define TSTP_EN_CTL           (0x1<<0)

#define SUB_SEC_INC_REG           (EMAC_BASE_ADDR+0x704)
#define TSTP_HIGH_REG           (EMAC_BASE_ADDR+0x708)
#define TSTP_LOW_REG            (EMAC_BASE_ADDR+0x70C)
#define TSTP_HIGH_UPDATE_REG        (EMAC_BASE_ADDR+0x710)
#define TSTP_LOW_UPDATE_REG         (EMAC_BASE_ADDR+0x714)
#define TSTP_ADDEND_REG           (EMAC_BASE_ADDR+0x718)
#define TGT_TIME_HIGH_REG         (EMAC_BASE_ADDR+0x71C)
#define TGT_TIME_LOW_REG          (EMAC_BASE_ADDR+0x720)
//#endif


/**
 * GMAC DMA Registers
 */
#define GDMA_BUS_MODE_REG       (GDMA_BASE_ADDR + 0x0000)
  #define GDMA_BUS_MODE_DEF_VAL   (0x0)
  #define GDMA_BUS_MODE_AAL_LSB   (25)
  #define GDMA_BUS_MODE_AAL_MASK    (0x02000000)
  #define GDMA_BUS_MODE_AAL_SET(x)  (((x) << GDMA_BUS_MODE_AAL_LSB) & GDMA_BUS_MODE_AAL_MASK)
  #define GDMA_BUS_MODE_ALL_GET(x)  (((x) & GDMA_BUS_MODE_AAL_MASK) >> GDMA_BUS_MODE_AAL_LSB)
  #define GDMA_BUS_MODE_4xPBL_LSB   (24)
  #define GDMA_BUS_MODE_4xPBL_MASK  (0x01000000)
  #define GDMA_BUS_MODE_4xPBL_SET(x)  (((x) << GDMA_BUS_MODE_4xPBL_LSB) & GDMA_BUS_MODE_4xPBL_MASK)
  #define GDMA_BUS_MODE_4xPBL_GET(x)  (((x) & GDMA_BUS_MODE_4xPBL_MASK) >> GDMA_BUS_MODE_4xPBL_LSB)
  #define GDMA_BUS_MODE_USP_LSB   (23)
  #define GDMA_BUS_MODE_USP_MASK    (0x00800000)
  #define GDMA_BUS_MODE_USP_SET(x)  (((x) << GDMA_BUS_MODE_USP_LSB) & GDMA_BUS_MODE_USP_MASK)
  #define GDMA_BUS_MODE_USP_GET(x)  (((x) & GDMA_BUS_MODE_USP_MASK) >> GDMA_BUS_MODE_USP_LSB)
  #define GDMA_BUS_MODE_RPBL_MSB    (22)
  #define GDMA_BUS_MODE_RPBL_LSB    (17)
  #define GDMA_BUS_MODE_RPBL_MASK   (0x007E0000)
  #define GDMA_BUS_MODE_RPBL_SET(x)   (((x) << GDMA_BUS_MODE_RPBL_LSB) & GDMA_BUS_MODE_RPBL_MASK)
  #define GDMA_BUS_MODE_RPBL_GET(x)   (((x) & GDMA_BUS_MODE_RPBL_MASK) >> GDMA_BUS_MODE_RPBL_LSB)
  #define GDMA_BUS_MODE_FB_LSB    (16)
  #define GDMA_BUS_MODE_FB_MASK   (0x00010000)
  #define GDMA_BUS_MODE_FB_SET(x)   (((x) << GDMA_BUS_MODE_FB_LSB) & GDMA_BUS_MODE_FB_MASK)
  #define GDMA_BUS_MODE_FB_GET(x)   (((x) & GDMA_BUS_MODE_FB_MASK) >> GDMA_BUS_MODE_FB_LSB)
  #define GDMA_BUS_MODE_PR_MSB    (15)
  #define GDMA_BUS_MODE_PR_LSB    (14)
  #define GDMA_BUS_MODE_PR_MASK   (0x0000C000)
  #define GDMA_BUS_MODE_PR_SET(x)   (((x) << GDMA_BUS_MODE_PR_LSB) & GDMA_BUS_MODE_PR_MASK)
  #define GDMA_BUS_MODE_PR_GET(x)   (((x) & GDMA_BUS_MODE_PR_MASK) >> GDMA_BUS_MODE_PR_LSB)
  #define GDMA_BUS_MODE_PBL_MSB   (13)
  #define GDMA_BUS_MODE_PBL_LSB   (8)
  #define GDMA_BUS_MODE_PBL_MASK    (0x00003F00)
  #define GDMA_BUS_MODE_PBL_SET(x)  (((x) << GDMA_BUS_MODE_PBL_LSB) & GDMA_BUS_MODE_PBL_MASK)
  #define GDMA_BUS_MODE_PBL_GET(x)  (((x) & GDMA_BUS_MODE_PBL_MASK) >> GDMA_BUS_MODE_PBL_LSB)
  #define GDMA_BUS_MODE_DSL_MSB   (6)
  #define GDMA_BUS_MODE_DSL_LSB   (2)
  #define GDMA_BUS_MODE_DSL_MASK    (0x0000007C)
  #define GDMA_BUS_MODE_DSL_SET(x)  (((x) << GDMA_BUS_MODE_DSL_LSB) & GDMA_BUS_MODE_DSL_MASK)
  #define GDMA_BUS_MODE_DSL_GET(x)  (((x) & GDMA_BUS_MODE_DSL_MASK) >> GDMA_BUS_MODE_DSL_LSB)
  #define GDMA_BUS_MODE_DA_MSB    (1)
  #define GDMA_BUS_MODE_DA_LSB    (1)
  #define GDMA_BUS_MODE_DA_MASK   (0x00000002)
  #define GDMA_BUS_MODE_DA_SET(x)   (((x) << GDMA_BUS_MODE_DA_LSB) & GDMA_BUS_MODE_DA_MASK)
  #define GDMA_BUS_MODE_DA_GET(x)   (((x) & GDMA_BUS_MODE_DA_MASK) >> GDMA_BUS_MODE_DA_LSB)
  #define GDMA_BUS_MODE_SWR_MSB   (0)
  #define GDMA_BUS_MODE_SWR_LSB   (0)
  #define GDMA_BUS_MODE_SWR_MASK    (0x00000001)
  #define GDMA_BUS_MODE_SWR_SET(x)  (((x) << GDMA_BUS_MODE_SWR_LSB) & GDMA_BUS_MODE_SWR_MASK)
  #define GDMA_BUS_MODE_SWR_GET(x)  (((x) & GDMA_BUS_MODE_SWR_MASK) >> GDMA_BUS_MODE_SWR_LSB)

#define GDMA_XMT_POLL_REG       (GDMA_BASE_ADDR + 0x0004)
  #define GDMA_XMT_POLL_DEF_VAL   (0x0)
  #define GDMA_XMT_POLL_MSB     (31)
  #define GDMA_XMT_POLL_LSB     (0)
  #define GDMA_XMT_POLL_MASK      (0xFFFFFFFF)
  #define GDMA_XMT_POLL_SET(x)    (((x) << GDMA_XMT_POLL_LSB) & GDMA_XMT_POLL_MASK)
  #define GDMA_XMT_POLL_GET(x)    (((x) & GDMA_XMT_POLL_MASK) >> GDMA_XMT_POLL_LSB)

#define GDMA_RCV_POLL_REG       (GDMA_BASE_ADDR + 0x0008)
  #define GDMA_RCV_POLL_DEF_VAL   (0x0)
  #define GDMA_RCV_POLL_DEF_VAL   (0x0)
  #define GDMA_RCV_POLL_MSB     (31)
  #define GDMA_RCV_POLL_LSB     (0)
  #define GDMA_RCV_POLL_MASK      (0xFFFFFFFF)
  #define GDMA_RCV_POLL_SET(x)    (((x) << GDMA_RCV_POLL_LSB) & GDMA_RCV_POLL_MASK)
  #define GDMA_RCV_POLL_GET(x)    (((x) & GDMA_RCV_POLL_MASK) >> GDMA_RCV_POLL_LSB)

#define GDMA_RCV_LIST_REG       (GDMA_BASE_ADDR + 0x000C)
  #define GDMA_RCV_LIST_DEF_VAL   (0x0)
  #define GDMA_RCV_LIST_MSB     (31)
  #define GDMA_RCV_LIST_LSB     (0)
  #define GDMA_RCV_LIST_MASK      (0xFFFFFFFF)
  #define GDMA_RCV_LIST_SET(x)    (((x) << GDMA_RCV_LIST_LSB) & GDMA_RCV_LIST_MASK)
  #define GDMA_RCV_LIST_GET(x)    (((x) & GDMA_RCV_LIST_MASK) >> GDMA_RCV_LIST_LSB)

#define GDMA_XMT_LIST_REG       (GDMA_BASE_ADDR + 0x0010)
  #define GDMA_XMT_LIST_DEF_VAL   (0x0)
  #define GDMA_XMT_LIST_MSB     (31)
  #define GDMA_XMT_LIST_LSB     (0)
  #define GDMA_XMT_LIST_MASK      (0xFFFFFFFF)
  #define GDMA_XMT_LIST_SET(x)    (((x) << GDMA_XMT_LIST_LSB) & GDMA_XMT_LIST_MASK)
  #define GDMA_XMT_LIST_GET(x)    (((x) & GDMA_XMT_LIST_MASK) >> GDMA_XMT_LIST_LSB)

#define GDMA_STATUS_REG         (GDMA_BASE_ADDR + 0x0014)
  #define GDMA_STATUS_DEF_VAL     (0x0)
  #define GDMA_STATUS_GLI_MSB     (26)
  #define GDMA_STATUS_GLI_LSB     (26)
  #define GDMA_STATUS_GLI_MASK    (0x04000000)
  #define GDMA_STATUS_GLI_SET(x)    (((x) << GDMA_STATUS_GLI_LSB) & GDMA_STATUS_GLI_MASK)
  #define GDMA_STATUS_GLI_GET(x)    (((x) & GDMA_STATUS_GLI_MASK) >> GDMA_STATUS_GLI_LSB)
  #define GDMA_STATUS_EB_MSB      (25)
  #define GDMA_STATUS_EB_LSB      (23)
  #define GDMA_STATUS_EB_MASK     (0x03800000)
  #define GDMA_STATUS_EB_SET(x)     (((x) << GDMA_STATUS_EB_LSB) & GDMA_STATUS_EB_MASK)
  #define GDMA_STATUS_EB_GET(x)     (((x) & GDMA_STATUS_EB_MASK) >> GDMA_STATUS_EB_LSB)
  #define GDMA_STATUS_TS_MSB      (22)
  #define GDMA_STATUS_TS_LSB      (20)
  #define GDMA_STATUS_TS_MASK     (0x00700000)
  #define GDMA_STATUS_TS_SET(x)     (((x) << GDMA_STATUS_TS_LSB) & GDMA_STATUS_TS_MASK)
  #define GDMA_STATUS_TS_GET(x)     (((x) & GDMA_STATUS_TS_MASK) >> GDMA_STATUS_TS_LSB)
  #define GDMA_STATUS_RS_MSB      (19)
  #define GDMA_STATUS_RS_LSB      (17)
  #define GDMA_STATUS_RS_MASK     (0x000E0000)
  #define GDMA_STATUS_RS_SET(x)     (((x) << GDMA_STATUS_RS_LSB) & GDMA_STATUS_RS_MASK)
  #define GDMA_STATUS_RS_GET(x)     (((x) & GDMA_STATUS_RS_MASK) >> GDMA_STATUS_RS_LSB)
  #define GDMA_STATUS_NIS_MSB     (16)
  #define GDMA_STATUS_NIS_LSB     (16)
  #define GDMA_STATUS_NIS_MASK    (0x00010000)
  #define GDMA_STATUS_NIS_SET(x)    (((x) << GDMA_STATUS_NIS_LSB) & GDMA_STATUS_NIS_MASK)
  #define GDMA_STATUS_NIS_GET(x)    (((x) & GDMA_STATUS_NIS_MASK) >> GDMA_STATUS_NIS_LSB)
  #define GDMA_STATUS_AIS_MSB     (15)
  #define GDMA_STATUS_AIS_LSB     (15)
  #define GDMA_STATUS_AIS_MASK    (0x00008000)
  #define GDMA_STATUS_AIS_SET(x)    (((x) << GDMA_STATUS_AIS_LSB) & GDMA_STATUS_AIS_MASK)
  #define GDMA_STATUS_AIS_GET(x)    (((x) & GDMA_STATUS_AIS_MASK) >> GDMA_STATUS_AIS_LSB)
  #define GDMA_STATUS_ERI_MSB     (14)
  #define GDMA_STATUS_ERI_LSB     (14)
  #define GDMA_STATUS_ERI_MASK    (0x00004000)
  #define GDMA_STATUS_ERI_SET(x)    (((x) << GDMA_STATUS_ERI_LSB) & GDMA_STATUS_ERI_MASK)
  #define GDMA_STATUS_ERI_GET(x)    (((x) & GDMA_STATUS_ERI_MASK) >> GDMA_STATUS_ERI_LSB)
  #define GDMA_STATUS_FBI_MSB     (13)
  #define GDMA_STATUS_FBI_LSB     (13)
  #define GDMA_STATUS_FBI_MASK    (0x00002000)
  #define GDMA_STATUS_FBI_SET(x)    (((x) << GDMA_STATUS_FBI_LSB) & GDMA_STATUS_FBI_MASK)
  #define GDMA_STATUS_FBI_GET(x)    (((x) & GDMA_STATUS_FBI_MASK) >> GDMA_STATUS_FBI_LSB)
  #define GDMA_STATUS_ETI_MSB     (10)
  #define GDMA_STATUS_ETI_LSB     (10)
  #define GDMA_STATUS_ETI_MASK    (0x00000400)
  #define GDMA_STATUS_ETI_SET(x)    (((x) << GDMA_STATUS_ETI_LSB) & GDMA_STATUS_ETI_MASK)
  #define GDMA_STATUS_ETI_GET(x)    (((x) & GDMA_STATUS_ETI_MASK) >> GDMA_STATUS_ETI_LSB)
  #define GDMA_STATUS_RWT_MSB     (9)
  #define GDMA_STATUS_RWT_LSB     (9)
  #define GDMA_STATUS_RWT_MASK    (0x00000200)
  #define GDMA_STATUS_RWT_SET(x)    (((x) << GDMA_STATUS_RWT_LSB) & GDMA_STATUS_RWT_MASK)
  #define GDMA_STATUS_RWT_GET(x)    (((x) & GDMA_STATUS_RWT_MASK) >> GDMA_STATUS_RWT_LSB)
  #define GDMA_STATUS_RPS_MSB     (8)
  #define GDMA_STATUS_RPS_LSB     (8)
  #define GDMA_STATUS_RPS_MASK    (0x00000100)
  #define GDMA_STATUS_RPS_SET(x)    (((x) << GDMA_STATUS_RPS_LSB) & GDMA_STATUS_RPS_MASK)
  #define GDMA_STATUS_RPS_GET(x)    (((x) & GDMA_STATUS_RPS_MASK) >> GDMA_STATUS_RPS_LSB)
  #define GDMA_STATUS_RU_MSB      (7)
  #define GDMA_STATUS_RU_LSB      (7)
  #define GDMA_STATUS_RU_MASK     (0x00000080)
  #define GDMA_STATUS_RU_SET(x)     (((x) << GDMA_STATUS_RU_LSB) & GDMA_STATUS_RU_MASK)
  #define GDMA_STATUS_RU_GET(x)     (((x) & GDMA_STATUS_RU_MASK) >> GDMA_STATUS_RU_LSB)
  #define GDMA_STATUS_RI_MSB      (6)
  #define GDMA_STATUS_RI_LSB      (6)
  #define GDMA_STATUS_RI_MASK     (0x00000040)
  #define GDMA_STATUS_RI_SET(x)     (((x) << GDMA_STATUS_RI_LSB) & GDMA_STATUS_RI_MASK)
  #define GDMA_STATUS_RI_GET(x)     (((x) & GDMA_STATUS_RI_MASK) >> GDMA_STATUS_RI_LSB)
  #define GDMA_STATUS_UNF_MSB     (5)
  #define GDMA_STATUS_UNF_LSB     (5)
  #define GDMA_STATUS_UNF_MASK    (0x00000020)
  #define GDMA_STATUS_UNF_SET(x)    (((x) << GDMA_STATUS_UNF_LSB) & GDMA_STATUS_UNF_MASK)
  #define GDMA_STATUS_UNF_GET(x)    (((x) & GDMA_STATUS_UNF_MASK) >> GDMA_STATUS_UNF_LSB)
  #define GDMA_STATUS_OVF_MSB     (4)
  #define GDMA_STATUS_OVF_LSB     (4)
  #define GDMA_STATUS_OVF_MASK    (0x00000010)
  #define GDMA_STATUS_OVF_SET(x)    (((x) << GDMA_STATUS_OVF_LSB) & GDMA_STATUS_OVF_MASK)
  #define GDMA_STATUS_OVF_GET(x)    (((x) & GDMA_STATUS_OVF_MASK) >> GDMA_STATUS_OVF_LSB)
  #define GDMA_STATUS_TJT_MSB     (3)
  #define GDMA_STATUS_TJT_LSB     (3)
  #define GDMA_STATUS_TJT_MASK    (0x00000008)
  #define GDMA_STATUS_TJT_SET(x)    (((x) << GDMA_STATUS_TJT_LSB) & GDMA_STATUS_TJT_MASK)
  #define GDMA_STATUS_TJT_GET(x)    (((x) & GDMA_STATUS_TJT_MASK) >> GDMA_STATUS_TJT_LSB)
  #define GDMA_STATUS_TU_MSB      (2)
  #define GDMA_STATUS_TU_LSB      (2)
  #define GDMA_STATUS_TU_MASK     (0x00000004)
  #define GDMA_STATUS_TU_SET(x)     (((x) << GDMA_STATUS_TU_LSB) & GDMA_STATUS_TU_MASK)
  #define GDMA_STATUS_TU_GET(x)     (((x) & GDMA_STATUS_TU_MASK) >> GDMA_STATUS_TU_LSB)
  #define GDMA_STATUS_TPS_MSB     (1)
  #define GDMA_STATUS_TPS_LSB     (1)
  #define GDMA_STATUS_TPS_MASK    (0x00000002)
  #define GDMA_STATUS_TPS_SET(x)    (((x) << GDMA_STATUS_TPS_LSB) & GDMA_STATUS_TPS_MASK)
  #define GDMA_STATUS_TPS_GET(x)    (((x) & GDMA_STATUS_TPS_MASK) >> GDMA_STATUS_TPS_LSB)
  #define GDMA_STATUS_TI_MSB      (0)
  #define GDMA_STATUS_TI_LSB      (0)
  #define GDMA_STATUS_TI_MASK     (0x00000001)
  #define GDMA_STATUS_TI_SET(x)     (((x) << GDMA_STATUS_TI_LSB) & GDMA_STATUS_TI_MASK)
  #define GDMA_STATUS_TI_GET(x)     (((x) & GDMA_STATUS_TI_MASK) >> GDMA_STATUS_TI_LSB)

#define GDMA_OP_MODE_REG        (GDMA_BASE_ADDR + 0x0018)
  #define GDMA_OP_MODE_DEF_VAL    (0x0)
  #define GDMA_OP_MODE_RSF_MSB    (25)
  #define GDMA_OP_MODE_RSF_LSB    (25)
  #define GDMA_OP_MODE_RSF_MASK     (0x02000000)
  #define GDMA_OP_MODE_RSF_SET(x)   (((x) << GDMA_OP_MODE_RSF_LSB) & GDMA_OP_MODE_RSF_MASK)
  #define GDMA_OP_MODE_RSF_GET(x)   (((x) & GDMA_OP_MODE_RSF_MASK) >> GDMA_OP_MODE_RSF_LSB)
  #define GDMA_OP_MODE_DFF_MSB    (24)
  #define GDMA_OP_MODE_DFF_LSB    (24)
  #define GDMA_OP_MODE_DFF_MASK     (0x01000000)
  #define GDMA_OP_MODE_DFF_SET(x)   (((x) << GDMA_OP_MODE_DFF_LSB) & GDMA_OP_MODE_DFF_MASK)
  #define GDMA_OP_MODE_DFF_GET(x)   (((x) & GDMA_OP_MODE_DFF_MASK) >> GDMA_OP_MODE_DFF_LSB)
  #define GDMA_OP_MODE_DFF_MSB    (24)
  #define GDMA_OP_MODE_DFF_LSB    (24)
  #define GDMA_OP_MODE_DFF_MASK     (0x01000000)
  #define GDMA_OP_MODE_DFF_SET(x)   (((x) << GDMA_OP_MODE_DFF_LSB) & GDMA_OP_MODE_DFF_MASK)
  #define GDMA_OP_MODE_DFF_GET(x)   (((x) & GDMA_OP_MODE_DFF_MASK) >> GDMA_OP_MODE_DFF_LSB)
  #define GDMA_OP_MODE_RFA2_MSB     (23)
  #define GDMA_OP_MODE_RFA2_LSB     (23)
  #define GDMA_OP_MODE_RFA2_MASK    (0x00800000)
  #define GDMA_OP_MODE_RFA2_SET(x)  (((x) << GDMA_OP_MODE_RFA2_LSB) & GDMA_OP_MODE_RFA2_MASK)
  #define GDMA_OP_MODE_RFA2_GET(x)  (((x) & GDMA_OP_MODE_RFA2_MASK) >> GDMA_OP_MODE_RFA2_LSB)
  #define GDMA_OP_MODE_RFD2_MSB     (22)
  #define GDMA_OP_MODE_RFD2_LSB     (22)
  #define GDMA_OP_MODE_RFD2_MASK    (0x00400000)
  #define GDMA_OP_MODE_RFD2_SET(x)  (((x) << GDMA_OP_MODE_RFD2_LSB) & GDMA_OP_MODE_RFD2_MASK)
  #define GDMA_OP_MODE_RFD2_GET(x)  (((x) & GDMA_OP_MODE_RFD2_MASK) >> GDMA_OP_MODE_RFD2_LSB)
  #define GDMA_OP_MODE_TSF_MSB    (21)
  #define GDMA_OP_MODE_TSF_LSB    (21)
  #define GDMA_OP_MODE_TSF_MASK     (0x00200000)
  #define GDMA_OP_MODE_TSF_SET(x)   (((x) << GDMA_OP_MODE_TSF_LSB) & GDMA_OP_MODE_TSF_MASK)
  #define GDMA_OP_MODE_TSF_GET(x)   (((x) & GDMA_OP_MODE_TSF_MASK) >> GDMA_OP_MODE_TSF_LSB)
  #define GDMA_OP_MODE_FTF_MSB    (20)
  #define GDMA_OP_MODE_FTF_LSB    (20)
  #define GDMA_OP_MODE_FTF_MASK     (0x00100000)
  #define GDMA_OP_MODE_FTF_SET(x)   (((x) << GDMA_OP_MODE_FTF_LSB) & GDMA_OP_MODE_FTF_MASK)
  #define GDMA_OP_MODE_FTF_GET(x)   (((x) & GDMA_OP_MODE_FTF_MASK) >> GDMA_OP_MODE_FTF_LSB)
  #define GDMA_OP_MODE_TTC_MSB    (16)
  #define GDMA_OP_MODE_TTC_LSB    (14)
  #define GDMA_OP_MODE_TTC_MASK     (0x0001C000)
  #define GDMA_OP_MODE_TTC_SET(x)   (((x) << GDMA_OP_MODE_TTC_LSB) & GDMA_OP_MODE_TTC_MASK)
  #define GDMA_OP_MODE_TTC_GET(x)   (((x) & GDMA_OP_MODE_TTC_MASK) >> GDMA_OP_MODE_TTC_LSB)
  #define GDMA_OP_MODE_ST_MSB     (13)
  #define GDMA_OP_MODE_ST_LSB     (13)
  #define GDMA_OP_MODE_ST_MASK    (0x00002000)
  #define GDMA_OP_MODE_ST_SET(x)    (((x) << GDMA_OP_MODE_ST_LSB) & GDMA_OP_MODE_ST_MASK)
  #define GDMA_OP_MODE_ST_GET(x)    (((x) & GDMA_OP_MODE_ST_MASK) >> GDMA_OP_MODE_ST_LSB)
  #define GDMA_OP_MODE_RFD_MSB    (12)
  #define GDMA_OP_MODE_RFD_LSB    (11)
  #define GDMA_OP_MODE_RFD_MASK     (0x00001800)
  #define GDMA_OP_MODE_RFD_SET(x)   (((x) << GDMA_OP_MODE_RFD_LSB) & GDMA_OP_MODE_RFD_MASK)
  #define GDMA_OP_MODE_RFD_GET(x)   (((x) & GDMA_OP_MODE_RFD_MASK) >> GDMA_OP_MODE_RFD_LSB)
  #define GDMA_OP_MODE_RFA_MSB    (10)
  #define GDMA_OP_MODE_RFA_LSB    (9)
  #define GDMA_OP_MODE_RFA_MASK     (0x00000600)
  #define GDMA_OP_MODE_RFA_SET(x)   (((x) << GDMA_OP_MODE_RFA_LSB) & GDMA_OP_MODE_RFA_MASK)
  #define GDMA_OP_MODE_RFA_GET(x)   (((x) & GDMA_OP_MODE_RFA_MASK) >> GDMA_OP_MODE_RFA_LSB)
  #define GDMA_OP_MODE_EFC_MSB    (8)
  #define GDMA_OP_MODE_EFC_LSB    (8)
  #define GDMA_OP_MODE_EFC_MASK     (0x00000100)
  #define GDMA_OP_MODE_EFC_SET(x)   (((x) << GDMA_OP_MODE_EFC_LSB) & GDMA_OP_MODE_EFC_MASK)
  #define GDMA_OP_MODE_EFC_GET(x)   (((x) & GDMA_OP_MODE_EFC_MASK) >> GDMA_OP_MODE_EFC_LSB)
  #define GDMA_OP_MODE_FEF_MSB    (7)
  #define GDMA_OP_MODE_FEF_LSB    (7)
  #define GDMA_OP_MODE_FEF_MASK     (0x00000080)
  #define GDMA_OP_MODE_FEF_SET(x)   (((x) << GDMA_OP_MODE_FEF_LSB) & GDMA_OP_MODE_FEF_MASK)
  #define GDMA_OP_MODE_FEF_GET(x)   (((x) & GDMA_OP_MODE_FEF_MASK) >> GDMA_OP_MODE_FEF_LSB)
  #define GDMA_OP_MODE_FUF_MSB    (6)
  #define GDMA_OP_MODE_FUF_LSB    (6)
  #define GDMA_OP_MODE_FUF_MASK     (0x00000040)
  #define GDMA_OP_MODE_FUF_SET(x)   (((x) << GDMA_OP_MODE_FUF_LSB) & GDMA_OP_MODE_FUF_MASK)
  #define GDMA_OP_MODE_FUF_GET(x)   (((x) & GDMA_OP_MODE_FUF_MASK) >> GDMA_OP_MODE_FUF_LSB)
  #define GDMA_OP_MODE_RTC_MSB    (4)
  #define GDMA_OP_MODE_RTC_LSB    (3)
  #define GDMA_OP_MODE_RTC_MASK     (0x00000018)
  #define GDMA_OP_MODE_RTC_SET(x)   (((x) << GDMA_OP_MODE_RTC_LSB) & GDMA_OP_MODE_RTC_MASK)
  #define GDMA_OP_MODE_RTC_GET(x)   (((x) & GDMA_OP_MODE_RTC_MASK) >> GDMA_OP_MODE_RTC_LSB)
  #define GDMA_OP_MODE_OSF_MSB    (2)
  #define GDMA_OP_MODE_OSF_LSB    (2)
  #define GDMA_OP_MODE_OSF_MASK     (0x00000004)
  #define GDMA_OP_MODE_OSF_SET(x)   (((x) << GDMA_OP_MODE_OSF_LSB) & GDMA_OP_MODE_OSF_MASK)
  #define GDMA_OP_MODE_OSF_GET(x)   (((x) & GDMA_OP_MODE_OSF_MASK) >> GDMA_OP_MODE_OSF_LSB)
  #define GDMA_OP_MODE_SR_MSB     (1)
  #define GDMA_OP_MODE_SR_LSB     (1)
  #define GDMA_OP_MODE_SR_MASK    (0x00000002)
  #define GDMA_OP_MODE_SR_SET(x)    (((x) << GDMA_OP_MODE_SR_LSB) & GDMA_OP_MODE_SR_MASK)
  #define GDMA_OP_MODE_SR_GET(x)    (((x) & GDMA_OP_MODE_SR_MASK) >> GDMA_OP_MODE_SR_LSB)

#define GDMA_INTR_ENA_REG       (GDMA_BASE_ADDR + 0x001C)
  #define GDMA_INTR_ENA_DEF_VAL   (0x0)
  #define GDMA_INTR_ENA_NIE_MSB     (16)
  #define GDMA_INTR_ENA_NIE_LSB     (16)
  #define GDMA_INTR_ENA_NIE_MASK    (0x00010000)
  #define GDMA_INTR_ENA_NIE_SET(x)  (((x) << GDMA_INTR_ENA_NIE_LSB) & GDMA_INTR_ENA_NIE_MASK)
  #define GDMA_INTR_ENA_NIE_GET(x)  (((x) & GDMA_INTR_ENA_NIE_MASK) >> GDMA_INTR_ENA_NIE_LSB)
  #define GDMA_INTR_ENA_AIE_MSB     (15)
  #define GDMA_INTR_ENA_AIE_LSB     (15)
  #define GDMA_INTR_ENA_AIE_MASK    (0x00008000)
  #define GDMA_INTR_ENA_AIE_SET(x)  (((x) << GDMA_INTR_ENA_AIE_LSB) & GDMA_INTR_ENA_AIE_MASK)
  #define GDMA_INTR_ENA_AIE_GET(x)  (((x) & GDMA_INTR_ENA_AIE_MASK) >> GDMA_INTR_ENA_AIE_LSB)
  #define GDMA_INTR_ENA_ERE_MSB     (14)
  #define GDMA_INTR_ENA_ERE_LSB     (14)
  #define GDMA_INTR_ENA_ERE_MASK    (0x00004000)
  #define GDMA_INTR_ENA_ERE_SET(x)  (((x) << GDMA_INTR_ENA_ERE_LSB) & GDMA_INTR_ENA_ERE_MASK)
  #define GDMA_INTR_ENA_ERE_GET(x)  (((x) & GDMA_INTR_ENA_ERE_MASK) >> GDMA_INTR_ENA_ERE_LSB)
  #define GDMA_INTR_ENA_FBE_MSB     (13)
  #define GDMA_INTR_ENA_FBE_LSB     (13)
  #define GDMA_INTR_ENA_FBE_MASK    (0x00002000)
  #define GDMA_INTR_ENA_FBE_SET(x)  (((x) << GDMA_INTR_ENA_FBE_LSB) & GDMA_INTR_ENA_FBE_MASK)
  #define GDMA_INTR_ENA_FBE_GET(x)  (((x) & GDMA_INTR_ENA_FBE_MASK) >> GDMA_INTR_ENA_FBE_LSB)
  #define GDMA_INTR_ENA_ETE_MSB     (10)
  #define GDMA_INTR_ENA_ETE_LSB     (10)
  #define GDMA_INTR_ENA_ETE_MASK    (0x00000400)
  #define GDMA_INTR_ENA_ETE_SET(x)  (((x) << GDMA_INTR_ENA_ETE_LSB) & GDMA_INTR_ENA_ETE_MASK)
  #define GDMA_INTR_ENA_ETE_GET(x)  (((x) & GDMA_INTR_ENA_ETE_MASK) >> GDMA_INTR_ENA_ETE_LSB)
  #define GDMA_INTR_ENA_RWE_MSB     (9)
  #define GDMA_INTR_ENA_RWE_LSB     (9)
  #define GDMA_INTR_ENA_RWE_MASK    (0x00000200)
  #define GDMA_INTR_ENA_RWE_SET(x)  (((x) << GDMA_INTR_ENA_RWE_LSB) & GDMA_INTR_ENA_RWE_MASK)
  #define GDMA_INTR_ENA_RWE_GET(x)  (((x) & GDMA_INTR_ENA_RWE_MASK) >> GDMA_INTR_ENA_RWE_LSB)
  #define GDMA_INTR_ENA_RSE_MSB     (8)
  #define GDMA_INTR_ENA_RSE_LSB     (8)
  #define GDMA_INTR_ENA_RSE_MASK    (0x00000100)
  #define GDMA_INTR_ENA_RSE_SET(x)  (((x) << GDMA_INTR_ENA_RSE_LSB) & GDMA_INTR_ENA_RSE_MASK)
  #define GDMA_INTR_ENA_RSE_GET(x)  (((x) & GDMA_INTR_ENA_RSE_MASK) >> GDMA_INTR_ENA_RSE_LSB)
  #define GDMA_INTR_ENA_RUE_MSB     (7)
  #define GDMA_INTR_ENA_RUE_LSB     (7)
  #define GDMA_INTR_ENA_RUE_MASK    (0x00000080)
  #define GDMA_INTR_ENA_RUE_SET(x)  (((x) << GDMA_INTR_ENA_RUE_LSB) & GDMA_INTR_ENA_RUE_MASK)
  #define GDMA_INTR_ENA_RUE_GET(x)  (((x) & GDMA_INTR_ENA_RUE_MASK) >> GDMA_INTR_ENA_RUE_LSB)
  #define GDMA_INTR_ENA_RIE_MSB     (6)
  #define GDMA_INTR_ENA_RIE_LSB     (6)
  #define GDMA_INTR_ENA_RIE_MASK    (0x00000040)
  #define GDMA_INTR_ENA_RIE_SET(x)  (((x) << GDMA_INTR_ENA_RIE_LSB) & GDMA_INTR_ENA_RIE_MASK)
  #define GDMA_INTR_ENA_RIE_GET(x)  (((x) & GDMA_INTR_ENA_RIE_MASK) >> GDMA_INTR_ENA_RIE_LSB)
  #define GDMA_INTR_ENA_UNE_MSB     (5)
  #define GDMA_INTR_ENA_UNE_LSB     (5)
  #define GDMA_INTR_ENA_UNE_MASK    (0x00000020)
  #define GDMA_INTR_ENA_UNE_SET(x)  (((x) << GDMA_INTR_ENA_UNE_LSB) & GDMA_INTR_ENA_UNE_MASK)
  #define GDMA_INTR_ENA_UNE_GET(x)  (((x) & GDMA_INTR_ENA_UNE_MASK) >> GDMA_INTR_ENA_UNE_LSB)
  #define GDMA_INTR_ENA_OVE_MSB     (4)
  #define GDMA_INTR_ENA_OVE_LSB     (4)
  #define GDMA_INTR_ENA_OVE_MASK    (0x00000010)
  #define GDMA_INTR_ENA_OVE_SET(x)  (((x) << GDMA_INTR_ENA_OVE_LSB) & GDMA_INTR_ENA_OVE_MASK)
  #define GDMA_INTR_ENA_OVE_GET(x)  (((x) & GDMA_INTR_ENA_OVE_MASK) >> GDMA_INTR_ENA_OVE_LSB)
  #define GDMA_INTR_ENA_TJE_MSB     (3)
  #define GDMA_INTR_ENA_TJE_LSB     (3)
  #define GDMA_INTR_ENA_TJE_MASK    (0x00000008)
  #define GDMA_INTR_ENA_TJE_SET(x)  (((x) << GDMA_INTR_ENA_TJE_LSB) & GDMA_INTR_ENA_TJE_MASK)
  #define GDMA_INTR_ENA_TJE_GET(x)  (((x) & GDMA_INTR_ENA_TJE_MASK) >> GDMA_INTR_ENA_TJE_LSB)
  #define GDMA_INTR_ENA_TUE_MSB     (2)
  #define GDMA_INTR_ENA_TUE_LSB     (2)
  #define GDMA_INTR_ENA_TUE_MASK    (0x00000004)
  #define GDMA_INTR_ENA_TUE_SET(x)  (((x) << GDMA_INTR_ENA_TUE_LSB) & GDMA_INTR_ENA_TUE_MASK)
  #define GDMA_INTR_ENA_TUE_GET(x)  (((x) & GDMA_INTR_ENA_TUE_MASK) >> GDMA_INTR_ENA_TUE_LSB)
  #define GDMA_INTR_ENA_TSE_MSB     (1)
  #define GDMA_INTR_ENA_TSE_LSB     (1)
  #define GDMA_INTR_ENA_TSE_MASK    (0x00000002)
  #define GDMA_INTR_ENA_TSE_SET(x)  (((x) << GDMA_INTR_ENA_TSE_LSB) & GDMA_INTR_ENA_TSE_MASK)
  #define GDMA_INTR_ENA_TSE_GET(x)  (((x) & GDMA_INTR_ENA_TSE_MASK) >> GDMA_INTR_ENA_TSE_LSB)
  #define GDMA_INTR_ENA_TIE_MSB     (0)
  #define GDMA_INTR_ENA_TIE_LSB     (0)
  #define GDMA_INTR_ENA_TIE_MASK    (0x00000001)
  #define GDMA_INTR_ENA_TIE_SET(x)  (((x) << GDMA_INTR_ENA_TIE_LSB) & GDMA_INTR_ENA_TIE_MASK)
  #define GDMA_INTR_ENA_TIE_GET(x)  (((x) & GDMA_INTR_ENA_TIE_MASK) >> GDMA_INTR_ENA_TIE_LSB)

#define GDMA_MF_BO_CNT_REG        (GDMA_BASE_ADDR + 0x0020)
  #define GDMA_MF_BO_CNT_DEF_VAL    (0x0)
  #define GDMA_MF_BO_CNT_FOCF_MSB   (28) /*Overflow bit for FIFO Overflow Counter*/
  #define GDMA_MF_BO_CNT_FOCF_LSB   (28)
  #define GDMA_MF_BO_CNT_FOCF_MASK  (0x10000000)
  #define GDMA_MF_BO_CNT_FOCF_SET(x)  (((x) << GDMA_MF_BO_CNT_FOCF_LSB) & GDMA_MF_BO_CNT_FOCF_MASK)
  #define GDMA_MF_BO_CNT_FOCF_GET(x)  (((x) & GDMA_MF_BO_CNT_FOCF_MASK) >> GDMA_MF_BO_CNT_FOCF_LSB)
  #define GDMA_MF_BO_CNT_FOC_MSB    (27) /*FIFO Overflow Counter*/
  #define GDMA_MF_BO_CNT_FOC_LSB    (17)
  #define GDMA_MF_BO_CNT_FOC_MASK   (0x0FFE0000)
  #define GDMA_MF_BO_CNT_FOC_SET(x)   (((x) << GDMA_MF_BO_CNT_FOC_LSB) & GDMA_MF_BO_CNT_FOC_MASK)
  #define GDMA_MF_BO_CNT_FOC_GET(x)   (((x) & GDMA_MF_BO_CNT_FOC_MASK) >> GDMA_MF_BO_CNT_FOC_LSB)
  #define GDMA_MF_BO_CNT_MFCF_MSB   (16) /*Overflow bit for Missed Frame Counter*/
  #define GDMA_MF_BO_CNT_MFCF_LSB   (16)
  #define GDMA_MF_BO_CNT_MFCF_MASK  (0x00010000)
  #define GDMA_MF_BO_CNT_MFCF_SET(x)  (((x) << GDMA_MF_BO_CNT_MFCF_LSB) & GDMA_MF_BO_CNT_MFCF_MASK)
  #define GDMA_MF_BO_CNT_MFCF_GET(x)  (((x) & GDMA_MF_BO_CNT_MFCF_MASK) >> GDMA_MF_BO_CNT_MFCF_LSB)
  #define GDMA_MF_BO_CNT_MFC_MSB    (15) /*Missed Frame Counter*/
  #define GDMA_MF_BO_CNT_MFC_LSB    (0)
  #define GDMA_MF_BO_CNT_MFC_MASK   (0x0000FFFF)
  #define GDMA_MF_BO_CNT_MFC_SET(x)   (((x) << GDMA_MF_BO_CNT_MFC_LSB) & GDMA_MF_BO_CNT_MFC_MASK)
  #define GDMA_MF_BO_CNT_MFC_GET(x)   (((x) & GDMA_MF_BO_CNT_MFC_MASK) >> GDMA_MF_BO_CNT_MFC_LSB)

#define GDMA_CUR_TX_DESC_REG      (GDMA_BASE_ADDR + 0x0048)
  #define GDMA_CUR_TX_DESC_DEF_VAL  (0x0)
  #define GDMA_CUR_TX_DESC_MSB    (31)
  #define GDMA_CUR_TX_DESC_LSB    (0)
  #define GDMA_CUR_TX_DESC_MASK     (0xFFFFFFFF)
  #define GDMA_CUR_TX_DESC_SET(x)   (((x) << GDMA_CUR_TX_DESC_LSB) & GDMA_CUR_TX_DESC_MASK)
  #define GDMA_CUR_TX_DESC_GET(x)   (((x) & GDMA_CUR_TX_DESC_MASK) >> GDMA_CUR_TX_DESC_LSB)


#define GDMA_CUR_RX_DESC_REG      (GDMA_BASE_ADDR + 0x004C)
  #define GDMA_CUR_RX_DESC_DEF_VAL  (0x0)
  #define GDMA_CUR_RX_DESC_MSB    (31)
  #define GDMA_CUR_RX_DESC_LSB    (0)
  #define GDMA_CUR_RX_DESC_MASK     (0xFFFFFFFF)
  #define GDMA_CUR_RX_DESC_SET(x)   (((x) << GDMA_CUR_RX_DESC_LSB) & GDMA_CUR_RX_DESC_MASK)
  #define GDMA_CUR_RX_DESC_GET(x)   (((x) & GDMA_CUR_RX_DESC_MASK) >> GDMA_CUR_RX_DESC_LSB)

#define GDMA_CUR_TX_BUF_REG       (GDMA_BASE_ADDR + 0x0050)
  #define GDMA_CUR_TX_BUF_DEF_VAL   (0x0)
  #define GDMA_CUR_TX_BUF_MSB     (31)
  #define GDMA_CUR_TX_BUF_LSB     (0)
  #define GDMA_CUR_TX_BUF_MASK    (0xFFFFFFFF)
  #define GDMA_CUR_TX_BUF_SET(x)    (((x) << GDMA_CUR_TX_BUF_LSB) & GDMA_CUR_TX_BUF_MASK)
  #define GDMA_CUR_TX_BUF_GET(x)    (((x) & GDMA_CUR_TX_BUF_MASK) >> GDMA_CUR_TX_BUF_LSB)

#define GDMA_CUR_RX_BUF_REG       (GDMA_BASE_ADDR + 0x0054)
  #define GDMA_CUR_RX_BUF_DEF_VAL   (0x0)
  #define GDMA_CUR_RX_BUF_MSB     (31)
  #define GDMA_CUR_RX_BUF_LSB     (0)
  #define GDMA_CUR_RX_BUF_MASK    (0xFFFFFFFF)
  #define GDMA_CUR_RX_BUF_SET(x)    (((x) << GDMA_CUR_RX_BUF_LSB) & GDMA_CUR_RX_BUF_MASK)
  #define GDMA_CUR_RX_BUF_GET(x)    (((x) & GDMA_CUR_RX_BUF_MASK) >> GDMA_CUR_RX_BUF_LSB)


#define GMAC_REG_GET_W(addr)      (*((volatile u32 *)(addr)))
#define GMAC_REG_SET_W(addr, val)     (*((volatile u32 *)(addr))) = (val)

#endif


#endif /*_GMAC_REG_H_*/

