// Seed: 2776023590
module module_0 (
    input tri0 id_0,
    input wire id_1,
    output wire id_2,
    output tri0 id_3,
    output supply1 id_4,
    input tri id_5,
    output tri1 id_6,
    input wire id_7,
    output wor id_8,
    input supply1 id_9,
    input tri0 id_10,
    output uwire id_11,
    output supply0 id_12,
    input tri1 id_13,
    output uwire id_14,
    output wor id_15,
    input wor id_16,
    input wire id_17
);
  logic [-1 : -1  -  1] id_19;
  assign id_12.id_19 = 1'h0 & id_19;
endmodule
module module_1 #(
    parameter id_2 = 32'd43,
    parameter id_9 = 32'd98
) (
    output wor id_0[id_9 : -1],
    input tri id_1[1 : id_2  !==  -1 'b0 ==  -1],
    input tri1 _id_2,
    input tri0 id_3,
    output wor id_4,
    input wire id_5,
    input supply0 id_6,
    input tri1 id_7,
    input supply1 id_8,
    input uwire _id_9,
    input wand id_10,
    input supply0 id_11
);
  module_0 modCall_1 (
      id_10,
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_4,
      id_0,
      id_7,
      id_11
  );
  assign modCall_1.id_6 = 0;
  logic id_13 = -1;
  wire  id_14;
  assign id_14 = -1'b0;
  assign id_4  = id_10;
  wire id_15;
endmodule
