set_directive_pipeline -II 1 "cpu_hls/L0"

# set_directive_interface -mode m_axi -bundle mst0 "cpu_hls"
