LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE IEEE.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;
ENTITY BCD IS
 PORT( input : in std_logic_vector(6 downto 0));
END L1_T10;

ARCHITECTURE Structure OF BCD IS

BEGIN
	
END Structure;