/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* dynports =  1  *)
(* src = "dut.sv:2.1-145.10" *)
(* top =  1  *)
module many_functions(a, b, c, sel, out_arith, out_bool, out_case, out_nested, out_loop, out_mixed);
  (* src = "dut.sv:6.30-6.31" *)
  input [7:0] a;
  wire [7:0] a;
  (* src = "dut.sv:7.30-7.31" *)
  input [7:0] b;
  wire [7:0] b;
  (* src = "dut.sv:8.30-8.31" *)
  input [7:0] c;
  wire [7:0] c;
  (* src = "dut.sv:9.24-9.27" *)
  input [1:0] sel;
  wire [1:0] sel;
  (* src = "dut.sv:10.30-10.39" *)
  output [7:0] out_arith;
  wire [7:0] out_arith;
  (* src = "dut.sv:11.30-11.38" *)
  output [7:0] out_bool;
  wire [7:0] out_bool;
  (* src = "dut.sv:12.30-12.38" *)
  output [7:0] out_case;
  wire [7:0] out_case;
  (* src = "dut.sv:13.30-13.40" *)
  output [7:0] out_nested;
  wire [7:0] out_nested;
  (* src = "dut.sv:14.30-14.38" *)
  output [7:0] out_loop;
  wire [7:0] out_loop;
  (* src = "dut.sv:15.30-15.39" *)
  output [7:0] out_mixed;
  wire [7:0] out_mixed;
  (* nosync = 32'd1 *)
  (* src = "dut.sv:138.24-138.43" *)
  wire [7:0] \func_arith$func$dut.sv:138$2.x ;
  (* nosync = 32'd1 *)
  (* src = "dut.sv:138.24-138.43" *)
  wire [7:0] \func_arith$func$dut.sv:138$2.y ;
  (* nosync = 32'd1 *)
  (* src = "dut.sv:138.24-138.43" *)
  wire [7:0] \func_arith$func$dut.sv:138$2.z ;
  (* nosync = 32'd1 *)
  (* src = "dut.sv:139.23-139.43" *)
  wire [1:0] \func_bool$func$dut.sv:139$2.mode ;
  (* nosync = 32'd1 *)
  (* src = "dut.sv:139.23-139.43" *)
  wire [7:0] \func_bool$func$dut.sv:139$2.x ;
  (* nosync = 32'd1 *)
  (* src = "dut.sv:139.23-139.43" *)
  wire [7:0] \func_bool$func$dut.sv:139$2.y ;
  (* nosync = 32'd1 *)
  (* src = "dut.sv:140.23-140.40" *)
  wire [1:0] \func_case$func$dut.sv:140$2.sel ;
  (* nosync = 32'd1 *)
  (* src = "dut.sv:140.23-140.40" *)
  wire [7:0] \func_case$func$dut.sv:140$2.x ;
  (* nosync = 32'd1 *)
  (* src = "dut.sv:142.23-142.35" *)
  wire [7:0] \func_loop$func$dut.sv:142$2.x ;
  (* nosync = 32'd1 *)
  (* src = "dut.sv:143.24-143.45" *)
  wire [1:0] \func_mixed$func$dut.sv:143$2.mode ;
  (* nosync = 32'd1 *)
  (* src = "dut.sv:143.24-143.45" *)
  wire [7:0] \func_mixed$func$dut.sv:143$2.x ;
  (* nosync = 32'd1 *)
  (* src = "dut.sv:143.24-143.45" *)
  wire [7:0] \func_mixed$func$dut.sv:143$2.y ;
  (* nosync = 32'd1 *)
  (* src = "dut.sv:141.25-141.45" *)
  wire [7:0] \func_nested$func$dut.sv:141$2.x ;
  (* nosync = 32'd1 *)
  (* src = "dut.sv:141.25-141.45" *)
  wire [7:0] \func_nested$func$dut.sv:141$2.y ;
  (* nosync = 32'd1 *)
  (* src = "dut.sv:141.25-141.45" *)
  wire [7:0] \func_nested$func$dut.sv:141$2.z ;
  wire mode;
  wire temp;
  wire x;
  wire y;
  wire z;
  assign \func_arith$func$dut.sv:138$2.x  = 8'hxx;
  assign \func_arith$func$dut.sv:138$2.y  = 8'hxx;
  assign \func_arith$func$dut.sv:138$2.z  = 8'hxx;
  assign \func_bool$func$dut.sv:139$2.mode  = 2'hx;
  assign \func_bool$func$dut.sv:139$2.x  = 8'hxx;
  assign \func_bool$func$dut.sv:139$2.y  = 8'hxx;
  assign \func_case$func$dut.sv:140$2.sel  = 2'hx;
  assign \func_case$func$dut.sv:140$2.x  = 8'hxx;
  assign \func_loop$func$dut.sv:142$2.x  = 8'hxx;
  assign \func_mixed$func$dut.sv:143$2.mode  = 2'hx;
  assign \func_mixed$func$dut.sv:143$2.x  = 8'hxx;
  assign \func_mixed$func$dut.sv:143$2.y  = 8'hxx;
  assign \func_nested$func$dut.sv:141$2.x  = 8'hxx;
  assign \func_nested$func$dut.sv:141$2.y  = 8'hxx;
  assign \func_nested$func$dut.sv:141$2.z  = 8'hxx;
  assign mode = 1'hx;
  assign out_arith = 8'h00;
  assign out_bool = 8'b0000000x;
  assign out_case = 8'h00;
  assign out_loop = 8'h00;
  assign out_mixed = 8'hxx;
  assign out_nested = 8'b0000000x;
  assign temp = 1'hx;
  assign x = 1'hx;
  assign y = 1'hx;
  assign z = 1'hx;
endmodule
