{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560221974714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560221974719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 09:59:34 2019 " "Processing started: Tue Jun 11 09:59:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560221974719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221974719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off assignment -c assignment " "Command: quartus_map --read_settings_files=on --write_settings_files=off assignment -c assignment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221974719 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560221975136 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560221975137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiply " "Found entity 1: Multiply" {  } { { "Multiply.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file lcdencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCDencoder " "Found entity 1: LCDencoder" {  } { { "LCDencoder.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/LCDencoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_complement.v 1 1 " "Found 1 design units, including 1 entities, in source file two_complement.v" { { "Info" "ISGN_ENTITY_NAME" "1 Two_Complement " "Found entity 1: Two_Complement" {  } { { "Two_Complement.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Two_Complement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend " "Found entity 1: Sign_Extend" {  } { { "Sign_Extend.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Sign_Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_register.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Register " "Found entity 1: Mux_Register" {  } { { "Mux_Register.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_PC " "Found entity 1: Mux_PC" {  } { { "Mux_PC.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Memory " "Found entity 1: Mux_Memory" {  } { { "Mux_Memory.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Jump " "Found entity 1: Mux_Jump" {  } { { "Mux_Jump.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_Jump.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_ALU " "Found entity 1: Mux_ALU" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984044 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Main_Control Main_Control.v(3) " "Verilog Module Declaration warning at Main_Control.v(3): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Main_Control\"" {  } { { "Main_Control.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Main_Control.v" 3 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_control.v 1 1 " "Found 1 design units, including 1 entities, in source file main_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Control " "Found entity 1: Main_Control" {  } { { "Main_Control.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Main_Control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jumpaddressing.v 1 1 " "Found 1 design units, including 1 entities, in source file jumpaddressing.v" { { "Info" "ISGN_ENTITY_NAME" "1 JumpAddressing " "Found entity 1: JumpAddressing" {  } { { "JumpAddressing.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/JumpAddressing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Mem " "Found entity 1: Instruction_Mem" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exception_handle.v 1 1 " "Found 1 design units, including 1 entities, in source file exception_handle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Exception_Handle " "Found entity 1: Exception_Handle" {  } { { "Exception_Handle.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Exception_Handle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "epc.v 2 2 " "Found 2 design units, including 2 entities, in source file epc.v" { { "Info" "ISGN_ENTITY_NAME" "1 EPC " "Found entity 1: EPC" {  } { { "EPC.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/EPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984049 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_EPC " "Found entity 2: test_EPC" {  } { { "EPC.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/EPC.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984049 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Division.v " "Can't analyze file -- file Division.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1560221984050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Data_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board.v 1 1 " "Found 1 design units, including 1 entities, in source file board.v" { { "Info" "ISGN_ENTITY_NAME" "1 Board " "Found entity 1: Board" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_7seg " "Found entity 1: binary_7seg" {  } { { "binary_7seg.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/binary_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "ALU_Control.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Cal " "Found entity 1: ALU_Cal" {  } { { "ALU_Cal.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32bit.v 3 3 " "Found 3 design units, including 3 entities, in source file adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_32bit " "Found entity 1: Adder_32bit" {  } { { "Adder_32bit.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Adder_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984058 ""} { "Info" "ISGN_ENTITY_NAME" "2 half_adder " "Found entity 2: half_adder" {  } { { "Adder_32bit.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Adder_32bit.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984058 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder " "Found entity 3: full_adder" {  } { { "Adder_32bit.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Adder_32bit.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file add_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_PC " "Found entity 1: Add_PC" {  } { { "Add_PC.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Add_PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_address_branch.v 1 1 " "Found 1 design units, including 1 entities, in source file add_address_branch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_Address_Branch " "Found entity 1: Add_Address_Branch" {  } { { "Add_Address_Branch.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Add_Address_Branch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file divide_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide_clock " "Found entity 1: divide_clock" {  } { { "divide_clock.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/divide_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.v 2 2 " "Found 2 design units, including 2 entities, in source file interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Interface " "Found entity 1: Interface" {  } { { "Interface.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984064 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_interface " "Found entity 2: test_interface" {  } { { "Interface.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560221984064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiplicant_m Multiply.v(21) " "Verilog HDL Implicit Net warning at Multiply.v(21): created implicit net for \"multiplicant_m\"" {  } { { "Multiply.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiplier_m Multiply.v(22) " "Verilog HDL Implicit Net warning at Multiply.v(22): created implicit net for \"multiplier_m\"" {  } { { "Multiply.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overflow Two_Complement.v(9) " "Verilog HDL Implicit Net warning at Two_Complement.v(9): created implicit net for \"overflow\"" {  } { { "Two_Complement.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Two_Complement.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984065 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Board " "Elaborating entity \"Board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560221984096 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Board.v(50) " "Verilog HDL Case Statement warning at Board.v(50): incomplete case statement has no default case item" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560221984097 "|Board"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Board.v(50) " "Verilog HDL Always Construct warning at Board.v(50): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560221984097 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Board.v(50) " "Inferred latch for \"out\[0\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984099 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Board.v(50) " "Inferred latch for \"out\[1\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984099 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Board.v(50) " "Inferred latch for \"out\[2\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984099 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Board.v(50) " "Inferred latch for \"out\[3\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984099 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Board.v(50) " "Inferred latch for \"out\[4\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984099 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Board.v(50) " "Inferred latch for \"out\[5\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984099 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Board.v(50) " "Inferred latch for \"out\[6\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984099 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Board.v(50) " "Inferred latch for \"out\[7\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984100 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] Board.v(50) " "Inferred latch for \"out\[8\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984100 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] Board.v(50) " "Inferred latch for \"out\[9\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984100 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] Board.v(50) " "Inferred latch for \"out\[10\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984100 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] Board.v(50) " "Inferred latch for \"out\[11\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984100 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] Board.v(50) " "Inferred latch for \"out\[12\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984100 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] Board.v(50) " "Inferred latch for \"out\[13\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984100 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] Board.v(50) " "Inferred latch for \"out\[14\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984100 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] Board.v(50) " "Inferred latch for \"out\[15\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984100 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] Board.v(50) " "Inferred latch for \"out\[16\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984100 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] Board.v(50) " "Inferred latch for \"out\[17\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984100 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] Board.v(50) " "Inferred latch for \"out\[18\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984101 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] Board.v(50) " "Inferred latch for \"out\[19\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984101 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] Board.v(50) " "Inferred latch for \"out\[20\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984101 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] Board.v(50) " "Inferred latch for \"out\[21\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984101 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] Board.v(50) " "Inferred latch for \"out\[22\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984101 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] Board.v(50) " "Inferred latch for \"out\[23\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984101 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] Board.v(50) " "Inferred latch for \"out\[24\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984101 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] Board.v(50) " "Inferred latch for \"out\[25\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984101 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] Board.v(50) " "Inferred latch for \"out\[26\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984101 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] Board.v(50) " "Inferred latch for \"out\[27\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984101 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] Board.v(50) " "Inferred latch for \"out\[28\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984101 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] Board.v(50) " "Inferred latch for \"out\[29\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984101 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] Board.v(50) " "Inferred latch for \"out\[30\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984102 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] Board.v(50) " "Inferred latch for \"out\[31\]\" at Board.v(50)" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221984102 "|Board"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_clock divide_clock:m " "Elaborating entity \"divide_clock\" for hierarchy \"divide_clock:m\"" {  } { { "Board.v" "m" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Interface Interface:module_interface " "Elaborating entity \"Interface\" for hierarchy \"Interface:module_interface\"" {  } { { "Board.v" "module_interface" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EPC Interface:module_interface\|EPC:epc " "Elaborating entity \"EPC\" for hierarchy \"Interface:module_interface\|EPC:epc\"" {  } { { "Interface.v" "epc" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Exception_Handle Interface:module_interface\|Exception_Handle:Exception " "Elaborating entity \"Exception_Handle\" for hierarchy \"Interface:module_interface\|Exception_Handle:Exception\"" {  } { { "Interface.v" "Exception" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984127 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Exception_Handle.v(10) " "Verilog HDL assignment warning at Exception_Handle.v(10): truncated value with size 32 to match size of target (1)" {  } { { "Exception_Handle.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Exception_Handle.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560221984127 "|Board|Interface:module_interface|Exception_Handle:Exception"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Interface:module_interface\|PC:module_PC " "Elaborating entity \"PC\" for hierarchy \"Interface:module_interface\|PC:module_PC\"" {  } { { "Interface.v" "module_PC" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_PC Interface:module_interface\|Add_PC:module_Add_PC " "Elaborating entity \"Add_PC\" for hierarchy \"Interface:module_interface\|Add_PC:module_Add_PC\"" {  } { { "Interface.v" "module_Add_PC" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_Address_Branch Interface:module_interface\|Add_Address_Branch:module_Add_Address_Branch " "Elaborating entity \"Add_Address_Branch\" for hierarchy \"Interface:module_interface\|Add_Address_Branch:module_Add_Address_Branch\"" {  } { { "Interface.v" "module_Add_Address_Branch" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_PC Interface:module_interface\|Mux_PC:module_Mux_PC " "Elaborating entity \"Mux_PC\" for hierarchy \"Interface:module_interface\|Mux_PC:module_Mux_PC\"" {  } { { "Interface.v" "module_Mux_PC" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JumpAddressing Interface:module_interface\|JumpAddressing:module_JumpAddressing " "Elaborating entity \"JumpAddressing\" for hierarchy \"Interface:module_interface\|JumpAddressing:module_JumpAddressing\"" {  } { { "Interface.v" "module_JumpAddressing" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Jump Interface:module_interface\|Mux_Jump:module_MUX_Jump " "Elaborating entity \"Mux_Jump\" for hierarchy \"Interface:module_interface\|Mux_Jump:module_MUX_Jump\"" {  } { { "Interface.v" "module_MUX_Jump" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Mem Interface:module_interface\|Instruction_Mem:module_Instruction_Mem " "Elaborating entity \"Instruction_Mem\" for hierarchy \"Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\"" {  } { { "Interface.v" "module_Instruction_Mem" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984134 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_mem.data_a 0 Instruction_Mem.v(6) " "Net \"instruction_mem.data_a\" at Instruction_Mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560221984134 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_mem.waddr_a 0 Instruction_Mem.v(6) " "Net \"instruction_mem.waddr_a\" at Instruction_Mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560221984134 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_mem.we_a 0 Instruction_Mem.v(6) " "Net \"instruction_mem.we_a\" at Instruction_Mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560221984134 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_Control Interface:module_interface\|Main_Control:module_Main_Control " "Elaborating entity \"Main_Control\" for hierarchy \"Interface:module_interface\|Main_Control:module_Main_Control\"" {  } { { "Interface.v" "module_Main_Control" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Register Interface:module_interface\|Mux_Register:module_Mux_Register " "Elaborating entity \"Mux_Register\" for hierarchy \"Interface:module_interface\|Mux_Register:module_Mux_Register\"" {  } { { "Interface.v" "module_Mux_Register" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Interface:module_interface\|Register_File:module_Register_File " "Elaborating entity \"Register_File\" for hierarchy \"Interface:module_interface\|Register_File:module_Register_File\"" {  } { { "Interface.v" "module_Register_File" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extend Interface:module_interface\|Sign_Extend:module_Sign_Extend " "Elaborating entity \"Sign_Extend\" for hierarchy \"Interface:module_interface\|Sign_Extend:module_Sign_Extend\"" {  } { { "Interface.v" "module_Sign_Extend" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_ALU Interface:module_interface\|Mux_ALU:module_Mux_ALU " "Elaborating entity \"Mux_ALU\" for hierarchy \"Interface:module_interface\|Mux_ALU:module_Mux_ALU\"" {  } { { "Interface.v" "module_Mux_ALU" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control Interface:module_interface\|ALU_Control:module_ALU_Control " "Elaborating entity \"ALU_Control\" for hierarchy \"Interface:module_interface\|ALU_Control:module_ALU_Control\"" {  } { { "Interface.v" "module_ALU_Control" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Cal Interface:module_interface\|ALU_Cal:module_ALU_Cal " "Elaborating entity \"ALU_Cal\" for hierarchy \"Interface:module_interface\|ALU_Cal:module_ALU_Cal\"" {  } { { "Interface.v" "module_ALU_Cal" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984148 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU_Cal.v(25) " "Verilog HDL assignment warning at ALU_Cal.v(25): truncated value with size 32 to match size of target (1)" {  } { { "ALU_Cal.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560221984149 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Two_Complement Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Two_Complement:m1 " "Elaborating entity \"Two_Complement\" for hierarchy \"Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Two_Complement:m1\"" {  } { { "ALU_Cal.v" "m1" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_32bit Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Two_Complement:m1\|Adder_32bit:adder " "Elaborating entity \"Adder_32bit\" for hierarchy \"Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Two_Complement:m1\|Adder_32bit:adder\"" {  } { { "Two_Complement.v" "adder" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Two_Complement.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984150 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out Adder_32bit.v(6) " "Verilog HDL or VHDL warning at Adder_32bit.v(6): object \"carry_out\" assigned a value but never read" {  } { { "Adder_32bit.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Adder_32bit.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560221984151 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Two_Complement:m1\|Adder_32bit:adder\|half_adder:Adder_32bit\[0\].f " "Elaborating entity \"half_adder\" for hierarchy \"Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Two_Complement:m1\|Adder_32bit:adder\|half_adder:Adder_32bit\[0\].f\"" {  } { { "Adder_32bit.v" "Adder_32bit\[0\].f" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Adder_32bit.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Two_Complement:m1\|Adder_32bit:adder\|full_adder:Adder_32bit\[1\].f " "Elaborating entity \"full_adder\" for hierarchy \"Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Two_Complement:m1\|Adder_32bit:adder\|full_adder:Adder_32bit\[1\].f\"" {  } { { "Adder_32bit.v" "Adder_32bit\[1\].f" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Adder_32bit.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiply Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Multiply:m4 " "Elaborating entity \"Multiply\" for hierarchy \"Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Multiply:m4\"" {  } { { "ALU_Cal.v" "m4" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984188 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data1_m Multiply.v(16) " "Verilog HDL warning at Multiply.v(16): object data1_m used but never assigned" {  } { { "Multiply.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v" 16 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1560221984192 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data2_m Multiply.v(16) " "Verilog HDL warning at Multiply.v(16): object data2_m used but never assigned" {  } { { "Multiply.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v" 16 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1560221984192 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Multiply.v(36) " "Verilog HDL Case Statement information at Multiply.v(36): all case item expressions in this case statement are onehot" {  } { { "Multiply.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1560221984193 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data1_m 0 Multiply.v(16) " "Net \"data1_m\" at Multiply.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "Multiply.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560221984193 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data2_m 0 Multiply.v(16) " "Net \"data2_m\" at Multiply.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "Multiply.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560221984193 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Interface:module_interface\|Data_Memory:module_Data_Memory " "Elaborating entity \"Data_Memory\" for hierarchy \"Interface:module_interface\|Data_Memory:module_Data_Memory\"" {  } { { "Interface.v" "module_Data_Memory" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984248 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Data_Memory.v(14) " "Verilog HDL Always Construct warning at Data_Memory.v(14): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Data_Memory.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Data_Memory.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560221984253 "|Board|Interface:module_interface|Data_Memory:module_Data_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Memory Interface:module_interface\|Mux_Memory:module_Mux_Memory " "Elaborating entity \"Mux_Memory\" for hierarchy \"Interface:module_interface\|Mux_Memory:module_Mux_Memory\"" {  } { { "Interface.v" "module_Mux_Memory" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_7seg binary_7seg:hex_0 " "Elaborating entity \"binary_7seg\" for hierarchy \"binary_7seg:hex_0\"" {  } { { "Board.v" "hex_0" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:lcd " "Elaborating entity \"LCD\" for hierarchy \"LCD:lcd\"" {  } { { "Board.v" "lcd" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDencoder LCD:lcd\|LCDencoder:en0 " "Elaborating entity \"LCDencoder\" for hierarchy \"LCD:lcd\|LCDencoder:en0\"" {  } { { "LCD.v" "en0" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/LCD.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221984260 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[31\] " "Net \"Interface:module_interface\|write_register\[31\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[31\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[30\] " "Net \"Interface:module_interface\|write_register\[30\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[30\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[29\] " "Net \"Interface:module_interface\|write_register\[29\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[29\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[28\] " "Net \"Interface:module_interface\|write_register\[28\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[28\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[27\] " "Net \"Interface:module_interface\|write_register\[27\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[27\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[26\] " "Net \"Interface:module_interface\|write_register\[26\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[26\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[25\] " "Net \"Interface:module_interface\|write_register\[25\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[25\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[24\] " "Net \"Interface:module_interface\|write_register\[24\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[24\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[23\] " "Net \"Interface:module_interface\|write_register\[23\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[23\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[22\] " "Net \"Interface:module_interface\|write_register\[22\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[22\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[21\] " "Net \"Interface:module_interface\|write_register\[21\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[21\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[20\] " "Net \"Interface:module_interface\|write_register\[20\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[20\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[19\] " "Net \"Interface:module_interface\|write_register\[19\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[19\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[18\] " "Net \"Interface:module_interface\|write_register\[18\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[18\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[17\] " "Net \"Interface:module_interface\|write_register\[17\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[17\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[16\] " "Net \"Interface:module_interface\|write_register\[16\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[16\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[15\] " "Net \"Interface:module_interface\|write_register\[15\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[15\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[14\] " "Net \"Interface:module_interface\|write_register\[14\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[14\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[13\] " "Net \"Interface:module_interface\|write_register\[13\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[13\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[12\] " "Net \"Interface:module_interface\|write_register\[12\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[12\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[11\] " "Net \"Interface:module_interface\|write_register\[11\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[11\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[10\] " "Net \"Interface:module_interface\|write_register\[10\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[10\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[9\] " "Net \"Interface:module_interface\|write_register\[9\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[9\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[8\] " "Net \"Interface:module_interface\|write_register\[8\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[8\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[7\] " "Net \"Interface:module_interface\|write_register\[7\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[7\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[6\] " "Net \"Interface:module_interface\|write_register\[6\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[6\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Interface:module_interface\|write_register\[5\] " "Net \"Interface:module_interface\|write_register\[5\]\" is missing source, defaulting to GND" {  } { { "Interface.v" "write_register\[5\]" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560221984438 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560221984438 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out\[0\] " "Found clock multiplexer Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out\[0\]" {  } { { "ALU_Cal.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[0\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[0\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux63 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux63" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux63"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux31 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux31" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux31"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~0 " "Found clock multiplexer Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~0" {  } { { "ALU_Cal.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~1 " "Found clock multiplexer Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~1" {  } { { "ALU_Cal.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~2 " "Found clock multiplexer Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~2" {  } { { "ALU_Cal.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~3 " "Found clock multiplexer Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~3" {  } { { "ALU_Cal.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[1\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[1\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux62 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux62" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux62"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[2\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[2\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux61 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux61" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux61"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[3\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[3\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux60 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux60" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux60"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[4\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[4\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[4]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux59 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux59" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux59"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[5\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[5\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[5]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux58 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux58" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux58"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[6\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[6\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[6]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux57 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux57" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux57"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[7\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[7\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[7]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux56 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux56" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux56"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[8\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[8\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[8]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux55 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux55" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux55"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[9\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[9\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[9]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux54 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux54" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux54"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[10\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[10\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[10]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux53 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux53" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux53"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[11\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[11\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[11]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux52 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux52" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux52"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[12\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[12\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[12]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux51 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux51" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux51"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[13\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[13\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[13]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux50 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux50" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux50"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[14\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[14\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[14]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux49 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux49" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux49"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[15\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[15\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[15]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux48 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux48" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux48"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[16\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[16\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[16]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux47 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux47" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux47"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[17\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[17\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[17]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux46 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux46" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux46"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[18\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[18\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[18]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux45 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux45" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux45"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[19\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[19\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[19]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux44 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux44" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux44"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[20\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[20\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[20]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux43 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux43" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux43"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[21\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[21\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[21]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux42 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux42" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux42"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[22\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[22\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[22]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux41 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux41" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux41"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[23\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[23\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[23]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux40 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux40" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux40"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[24\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[24\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[24]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux39 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux39" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux39"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[25\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[25\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[25]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux38 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux38" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux38"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[26\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[26\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[26]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux37 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux37" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux37"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[27\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[27\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[27]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux36 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux36" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux36"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[28\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[28\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[28]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux35 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux35" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux35"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[29\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[29\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[29]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux34 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux34" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux34"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[30\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[30\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[30]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux33 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux33" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux33"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[31\] " "Found clock multiplexer Interface:module_interface\|Mux_ALU:module_Mux_ALU\|data_out\[31\]" {  } { { "Mux_ALU.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[31]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux32 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux32" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux32"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux30 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux30" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux30"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux29 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux29" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux29"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux28 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux28" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux28"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux27 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux27" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux27"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux26 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux26" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux26"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux25 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux25" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux25"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux24 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux24" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux24"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux23 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux23" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux23"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux22 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux22" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux22"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux21 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux21" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux21"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux20 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux20" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux20"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux19 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux19" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux19"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux18 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux18" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux18"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux17 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux17" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux17"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux16 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux16" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux16"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux15 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux15" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux15"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux14 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux14" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux14"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux13 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux13" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux13"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux12 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux12" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux12"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux11 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux11" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux11"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux10 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux10" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux10"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux9 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux9" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux9"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux8 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux8" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux8"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux7 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux7" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux7"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux6 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux6" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux5 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux5" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux4 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux4" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux3 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux3" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux2 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux2" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux1 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux1" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Register_File:module_Register_File\|Mux0 " "Found clock multiplexer Interface:module_interface\|Register_File:module_Register_File\|Mux0" {  } { { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|Register_File:module_Register_File|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out\[1\] " "Found clock multiplexer Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out\[1\]" {  } { { "ALU_Cal.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~4 " "Found clock multiplexer Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~4" {  } { { "ALU_Cal.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~5 " "Found clock multiplexer Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~5" {  } { { "ALU_Cal.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~6 " "Found clock multiplexer Interface:module_interface\|ALU_Cal:module_ALU_Cal\|ALU_out~6" {  } { { "ALU_Cal.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|overflow " "Found clock multiplexer Interface:module_interface\|ALU_Cal:module_ALU_Cal\|overflow" {  } { { "ALU_Cal.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|overflow"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|overflow~0 " "Found clock multiplexer Interface:module_interface\|ALU_Cal:module_ALU_Cal\|overflow~0" {  } { { "ALU_Cal.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221984760 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|overflow~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1560221984760 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Control:module_ALU_Control\|ALUControl\[2\] " "Found clock multiplexer Interface:module_interface\|ALU_Control:module_ALU_Control\|ALUControl\[2\]" {  } { { "ALU_Control.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Control.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221985433 "|Board|Interface:module_interface|ALU_Control:module_ALU_Control|ALUControl[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Adder_32bit:m2\|overflow~0 " "Found clock multiplexer Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Adder_32bit:m2\|overflow~0" {  } { { "Adder_32bit.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Adder_32bit.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221985433 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|overflow~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Adder_32bit:m3\|overflow~0 " "Found clock multiplexer Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Adder_32bit:m3\|overflow~0" {  } { { "Adder_32bit.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Adder_32bit.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221985433 "|Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|overflow~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1560221985433 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem " "RAM logic \"Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem\" is uninferred due to inappropriate RAM size" {  } { { "Instruction_Mem.v" "instruction_mem" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1560221985495 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1560221985495 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 15 E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/db/assignment.ram0_Instruction_Mem_f50985c0.hdl.mif " "Memory depth (16) in the design file differs from memory depth (15) in the Memory Initialization File \"E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/db/assignment.ram0_Instruction_Mem_f50985c0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1560221985496 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~0 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~0" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221986610 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~1 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~1" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221986610 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~2 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~2" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221986610 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~3 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~3" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221986610 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~4 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~4" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221986610 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~5 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~5" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221986610 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~6 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~6" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221986610 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~7 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~7" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221986610 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~7"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~8 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~8" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221986610 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~8"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Control:module_ALU_Control\|ALUControl~0 " "Found clock multiplexer Interface:module_interface\|ALU_Control:module_ALU_Control\|ALUControl~0" {  } { { "ALU_Control.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Control.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221986610 "|Board|Interface:module_interface|ALU_Control:module_ALU_Control|ALUControl~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Control:module_ALU_Control\|Equal8~0 " "Found clock multiplexer Interface:module_interface\|ALU_Control:module_ALU_Control\|Equal8~0" {  } { { "ALU_Control.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Control.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221986610 "|Board|Interface:module_interface|ALU_Control:module_ALU_Control|Equal8~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Control:module_ALU_Control\|Equal4~0 " "Found clock multiplexer Interface:module_interface\|ALU_Control:module_ALU_Control\|Equal4~0" {  } { { "ALU_Control.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Control.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221986610 "|Board|Interface:module_interface|ALU_Control:module_ALU_Control|Equal4~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Control:module_ALU_Control\|Equal3~0 " "Found clock multiplexer Interface:module_interface\|ALU_Control:module_ALU_Control\|Equal3~0" {  } { { "ALU_Control.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Control.v" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221986610 "|Board|Interface:module_interface|ALU_Control:module_ALU_Control|Equal3~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|ALU_Control:module_ALU_Control\|ALUControl~1 " "Found clock multiplexer Interface:module_interface\|ALU_Control:module_ALU_Control\|ALUControl~1" {  } { { "ALU_Control.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Control.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221986610 "|Board|Interface:module_interface|ALU_Control:module_ALU_Control|ALUControl~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Main_Control:module_Main_Control\|ALUOp~0 " "Found clock multiplexer Interface:module_interface\|Main_Control:module_Main_Control\|ALUOp~0" {  } { { "Main_Control.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Main_Control.v" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221986610 "|Board|Interface:module_interface|Main_Control:module_Main_Control|ALUOp~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~9 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~9" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221986610 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~9"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~10 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~10" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221986610 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~10"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~11 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~11" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221986610 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~11"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~12 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~12" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221986610 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~12"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~13 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~13" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221986610 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~13"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~14 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~14" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221986610 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~14"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Main_Control:module_Main_Control\|WideOr2~0 " "Found clock multiplexer Interface:module_interface\|Main_Control:module_Main_Control\|WideOr2~0" {  } { { "Main_Control.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Main_Control.v" 26 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221986610 "|Board|Interface:module_interface|Main_Control:module_Main_Control|WideOr2~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~15 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~15" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221986610 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~15"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~16 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~16" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221986610 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~16"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~17 " "Found clock multiplexer Interface:module_interface\|Instruction_Mem:module_Instruction_Mem\|instruction_mem~17" {  } { { "Instruction_Mem.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1560221986610 "|Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~17"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1560221986610 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1560221987428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[0\] " "Latch out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987467 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[1\] " "Latch out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987467 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[2\] " "Latch out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987467 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[3\] " "Latch out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987467 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[4\] " "Latch out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987467 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[5\] " "Latch out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987468 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[6\] " "Latch out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987468 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[7\] " "Latch out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987468 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[8\] " "Latch out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987468 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[9\] " "Latch out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987468 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[10\] " "Latch out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987468 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[11\] " "Latch out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987468 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[12\] " "Latch out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987468 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[13\] " "Latch out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987468 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[14\] " "Latch out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987469 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[15\] " "Latch out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987469 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[16\] " "Latch out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987469 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[17\] " "Latch out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987469 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[18\] " "Latch out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987469 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[19\] " "Latch out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987469 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[20\] " "Latch out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987469 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[21\] " "Latch out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987469 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[22\] " "Latch out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987469 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[23\] " "Latch out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987469 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[24\] " "Latch out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987469 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[25\] " "Latch out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987469 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[26\] " "Latch out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987470 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[27\] " "Latch out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987470 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[28\] " "Latch out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987470 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[29\] " "Latch out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987470 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[30\] " "Latch out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987470 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[31\] " "Latch out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560221987470 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560221987470 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "PC.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/PC.v" 10 -1 0 } } { "Register_File.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v" 24 -1 0 } } { "Data_Memory.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Data_Memory.v" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1560221987479 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1560221987479 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560221988852 "|Board|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1560221988852 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1560221989085 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560221992184 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560221992528 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560221992528 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560221992749 "|Board|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1560221992749 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4171 " "Implemented 4171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560221992749 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560221992749 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4084 " "Implemented 4084 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560221992749 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560221992749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 255 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 255 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560221992796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 09:59:52 2019 " "Processing ended: Tue Jun 11 09:59:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560221992796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560221992796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560221992796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560221992796 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1560221993950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560221993958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 09:59:53 2019 " "Processing started: Tue Jun 11 09:59:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560221993958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1560221993958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off assignment -c assignment " "Command: quartus_fit --read_settings_files=off --write_settings_files=off assignment -c assignment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1560221993958 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1560221994038 ""}
{ "Info" "0" "" "Project  = assignment" {  } {  } 0 0 "Project  = assignment" 0 0 "Fitter" 0 0 1560221994039 ""}
{ "Info" "0" "" "Revision = assignment" {  } {  } 0 0 "Revision = assignment" 0 0 "Fitter" 0 0 1560221994039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1560221994148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1560221994149 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "assignment EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"assignment\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1560221994174 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560221994234 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560221994234 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1560221994621 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1560221994626 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560221994717 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560221994717 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560221994717 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560221994717 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1560221994717 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/" { { 0 { 0 ""} 0 6054 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560221994726 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/" { { 0 { 0 ""} 0 6056 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560221994726 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/" { { 0 { 0 ""} 0 6058 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560221994726 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/" { { 0 { 0 ""} 0 6060 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560221994726 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/" { { 0 { 0 ""} 0 6062 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560221994726 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1560221994726 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1560221994729 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1560221997019 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "assignment.sdc " "Synopsys Design Constraints File file not found: 'assignment.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1560221997022 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1560221997022 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out\[0\]  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out\[0\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out\[1\]  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out\[1\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~0  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~1  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~2  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~3  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~4  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~5  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~6  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[10\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[10\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[10\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[10\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[11\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[11\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[11\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[11\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[11\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[11\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[13\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[13\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[13\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[13\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[14\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[14\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[14\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[14\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[14\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[14\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[16\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[16\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[16\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[16\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[17\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[17\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[17\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[17\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[17\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[17\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[19\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[19\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[19\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[19\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[20\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[20\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[20\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[20\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[20\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[20\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[22\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[22\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[22\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[22\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[23\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[23\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[23\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[23\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[23\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[23\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[25\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[25\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[25\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[25\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[26\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[26\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[26\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[26\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[26\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[26\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[28\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[28\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[28\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[28\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[29\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[29\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[29\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[29\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[29\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[29\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[2\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[2\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[2\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[2\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[2\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[2\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[4\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[4\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[4\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[4\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[5\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[5\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[5\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[5\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[5\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[5\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[7\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[7\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[7\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[7\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[8\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[8\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[8\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[8\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[8\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[8\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[31\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[31\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[31\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[31\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[31\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[31\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|overflow~0  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|overflow~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[0\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[0\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[0\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[0\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|carry_out~0  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|carry_out~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|carry_out~0  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|carry_out~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~0  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~5  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~5  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~6  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~6  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|overflow  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|overflow  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|overflow~0  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|overflow~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Control\|ALUControl\[2\]  from: datac  to: combout " "Cell: module_interface\|module_ALU_Control\|ALUControl\[2\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[0\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[0\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[10\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[10\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[11\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[11\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[12\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[12\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[13\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[13\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[14\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[14\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[15\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[15\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[16\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[16\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[17\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[17\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[18\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[18\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[19\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[19\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[1\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[1\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[20\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[20\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[21\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[21\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[22\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[22\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[23\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[23\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[24\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[24\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[25\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[25\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[26\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[26\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[27\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[27\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[28\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[28\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[29\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[29\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[2\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[2\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[30\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[30\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[31\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[31\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[3\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[3\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[4\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[4\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[5\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[5\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[6\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[6\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[7\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[7\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[8\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[8\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[9\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[9\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560221997050 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1560221997050 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1560221997071 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1560221997072 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1560221997073 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560221997318 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/" { { 0 { 0 ""} 0 6044 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560221997318 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divide_clock:m\|clk_400ns  " "Automatically promoted node divide_clock:m\|clk_400ns " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560221997318 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Multiply:m4\|overflow " "Destination node Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Multiply:m4\|overflow" {  } { { "Multiply.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/" { { 0 { 0 ""} 0 1760 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560221997318 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Multiply:m4\|out\[0\] " "Destination node Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Multiply:m4\|out\[0\]" {  } { { "Multiply.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/" { { 0 { 0 ""} 0 1686 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560221997318 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Multiply:m4\|out\[1\] " "Destination node Interface:module_interface\|ALU_Cal:module_ALU_Cal\|Multiply:m4\|out\[1\]" {  } { { "Multiply.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/" { { 0 { 0 ""} 0 1685 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560221997318 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divide_clock:m\|clk_400ns~0 " "Destination node divide_clock:m\|clk_400ns~0" {  } { { "divide_clock.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/divide_clock.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/" { { 0 { 0 ""} 0 5571 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560221997318 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560221997318 ""}  } { { "divide_clock.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/divide_clock.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/" { { 0 { 0 ""} 0 2491 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560221997318 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux1~0  " "Automatically promoted node Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560221997318 ""}  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/" { { 0 { 0 ""} 0 4796 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560221997318 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Interface:module_interface\|Exception_Handle:Exception\|Enable  " "Automatically promoted node Interface:module_interface\|Exception_Handle:Exception\|Enable " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560221997318 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Interface:module_interface\|PC:module_PC\|always0~0 " "Destination node Interface:module_interface\|PC:module_PC\|always0~0" {  } { { "temporary_test_loc" "" { Generic "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/" { { 0 { 0 ""} 0 4583 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560221997318 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDR\[7\]~output " "Destination node LEDR\[7\]~output" {  } { { "Board.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/" { { 0 { 0 ""} 0 5971 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560221997318 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560221997318 ""}  } { { "Exception_Handle.v" "" { Text "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Exception_Handle.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/" { { 0 { 0 ""} 0 2452 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560221997318 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1560221997811 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560221997815 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560221997816 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560221997820 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560221997828 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1560221997835 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1560221997835 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1560221997838 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1560221998152 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1560221998155 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1560221998155 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_GTX_CLK " "Node \"ENET_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT_N " "Node \"ENET_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_LINK100 " "Node \"ENET_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_MDC " "Node \"ENET_MDC\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_MDIO " "Node \"ENET_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_CLK " "Node \"ENET_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_COL " "Node \"ENET_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_CRS " "Node \"ENET_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DATA\[0\] " "Node \"ENET_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DATA\[1\] " "Node \"ENET_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DATA\[2\] " "Node \"ENET_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DATA\[3\] " "Node \"ENET_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DV " "Node \"ENET_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_ER " "Node \"ENET_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_CLK " "Node \"ENET_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_DATA\[0\] " "Node \"ENET_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_DATA\[1\] " "Node \"ENET_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_DATA\[2\] " "Node \"ENET_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_DATA\[3\] " "Node \"ENET_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_EN " "Node \"ENET_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_ER " "Node \"ENET_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[10\] " "Node \"FS_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[11\] " "Node \"FS_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[12\] " "Node \"FS_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[13\] " "Node \"FS_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[14\] " "Node \"FS_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[15\] " "Node \"FS_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[16\] " "Node \"FS_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[17\] " "Node \"FS_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[18\] " "Node \"FS_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[19\] " "Node \"FS_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[1\] " "Node \"FS_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[20\] " "Node \"FS_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[21\] " "Node \"FS_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[22\] " "Node \"FS_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[23\] " "Node \"FS_ADDR\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[24\] " "Node \"FS_ADDR\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[25\] " "Node \"FS_ADDR\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[26\] " "Node \"FS_ADDR\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[2\] " "Node \"FS_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[3\] " "Node \"FS_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[4\] " "Node \"FS_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[5\] " "Node \"FS_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[6\] " "Node \"FS_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[7\] " "Node \"FS_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[8\] " "Node \"FS_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[9\] " "Node \"FS_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[0\] " "Node \"FS_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[10\] " "Node \"FS_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[11\] " "Node \"FS_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[12\] " "Node \"FS_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[13\] " "Node \"FS_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[14\] " "Node \"FS_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[15\] " "Node \"FS_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[16\] " "Node \"FS_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[17\] " "Node \"FS_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[18\] " "Node \"FS_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[19\] " "Node \"FS_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[1\] " "Node \"FS_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[20\] " "Node \"FS_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[21\] " "Node \"FS_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[22\] " "Node \"FS_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[23\] " "Node \"FS_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[24\] " "Node \"FS_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[25\] " "Node \"FS_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[26\] " "Node \"FS_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[27\] " "Node \"FS_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[28\] " "Node \"FS_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[29\] " "Node \"FS_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[2\] " "Node \"FS_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[30\] " "Node \"FS_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[31\] " "Node \"FS_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[3\] " "Node \"FS_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[4\] " "Node \"FS_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[5\] " "Node \"FS_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[6\] " "Node \"FS_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[7\] " "Node \"FS_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[8\] " "Node \"FS_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[9\] " "Node \"FS_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM0_CE_N " "Node \"SSRAM0_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM0_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM1_CE_N " "Node \"SSRAM1_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM1_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_ADSC_N " "Node \"SSRAM_ADSC_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_ADSC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_ADSP_N " "Node \"SSRAM_ADSP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_ADSP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_ADV_N " "Node \"SSRAM_ADV_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_ADV_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_BE\[0\] " "Node \"SSRAM_BE\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_BE\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_BE\[1\] " "Node \"SSRAM_BE\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_BE\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_BE\[2\] " "Node \"SSRAM_BE\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_BE\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_BE\[3\] " "Node \"SSRAM_BE\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_BE\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_CLK " "Node \"SSRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_GW_N " "Node \"SSRAM_GW_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_GW_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_OE_N " "Node \"SSRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_WE_N " "Node \"SSRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560221998833 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1560221998833 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560221998846 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1560221998855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1560222002098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560222003155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1560222003221 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1560222014787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560222014787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1560222015540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X106_Y11 X117_Y22 " "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X106_Y11 to location X117_Y22" {  } { { "loc" "" { Generic "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/" { { 1 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X106_Y11 to location X117_Y22"} { { 12 { 0 ""} 106 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1560222026146 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1560222026146 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1560222067268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1560222091038 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1560222091038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:12 " "Fitter routing operations ending: elapsed time is 00:01:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560222091051 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.06 " "Total time spent on timing analysis during the Fitter is 9.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1560222091268 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560222091297 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560222091790 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560222091792 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560222092285 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560222093945 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1560222094999 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/output_files/assignment.fit.smsg " "Generated suppressed messages file E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/output_files/assignment.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1560222095276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 371 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 371 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6005 " "Peak virtual memory: 6005 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560222096338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 10:01:36 2019 " "Processing ended: Tue Jun 11 10:01:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560222096338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:43 " "Elapsed time: 00:01:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560222096338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:13 " "Total CPU time (on all processors): 00:02:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560222096338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560222096338 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1560222097369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560222097375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 10:01:37 2019 " "Processing started: Tue Jun 11 10:01:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560222097375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1560222097375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off assignment -c assignment " "Command: quartus_asm --read_settings_files=off --write_settings_files=off assignment -c assignment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1560222097375 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1560222097708 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1560222100939 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1560222101072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560222101463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 10:01:41 2019 " "Processing ended: Tue Jun 11 10:01:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560222101463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560222101463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560222101463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1560222101463 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1560222102083 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1560222102568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560222102574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 10:01:42 2019 " "Processing started: Tue Jun 11 10:01:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560222102574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222102574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta assignment -c assignment " "Command: quartus_sta assignment -c assignment" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222102574 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1560222102667 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222102842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222102842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222102906 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222102906 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222103431 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "assignment.sdc " "Synopsys Design Constraints File file not found: 'assignment.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222103517 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222103517 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[3\] KEY\[3\] " "create_clock -period 1.000 -name KEY\[3\] KEY\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560222103531 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divide_clock:m\|clk_400ns divide_clock:m\|clk_400ns " "create_clock -period 1.000 -name divide_clock:m\|clk_400ns divide_clock:m\|clk_400ns" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560222103531 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560222103531 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[1\] SW\[1\] " "create_clock -period 1.000 -name SW\[1\] SW\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560222103531 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560222103531 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222103531 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out\[0\]  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out\[0\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out\[1\]  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out\[1\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~0  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~1  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~2  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~3  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~4  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~5  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~6  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[10\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[10\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[10\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[10\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[11\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[11\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[11\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[11\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[11\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[11\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[13\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[13\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[13\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[13\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[14\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[14\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[14\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[14\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[14\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[14\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[16\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[16\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[16\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[16\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[17\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[17\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[17\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[17\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[17\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[17\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[19\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[19\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[19\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[19\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[20\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[20\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[20\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[20\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[20\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[20\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[22\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[22\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[22\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[22\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[23\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[23\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[23\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[23\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[23\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[23\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[25\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[25\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[25\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[25\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[26\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[26\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[26\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[26\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[26\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[26\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[28\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[28\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[28\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[28\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[29\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[29\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[29\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[29\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[29\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[29\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[2\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[2\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[2\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[2\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[2\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[2\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[4\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[4\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[4\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[4\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[5\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[5\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[5\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[5\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[5\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[5\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[7\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[7\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[7\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[7\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[8\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[8\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[8\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[8\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[8\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[8\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[31\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[31\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[31\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[31\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[31\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[31\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|overflow~0  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|overflow~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[0\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[0\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[0\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[0\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|carry_out~0  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|carry_out~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|carry_out~0  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|carry_out~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~0  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~5  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~5  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~6  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~6  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|overflow  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|overflow  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|overflow~0  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|overflow~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Control\|ALUControl\[2\]  from: datab  to: combout " "Cell: module_interface\|module_ALU_Control\|ALUControl\[2\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[0\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[0\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[10\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[10\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[11\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[11\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[12\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[12\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[13\]  from: dataa  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[13\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[14\]  from: dataa  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[14\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[15\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[15\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[16\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[16\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[17\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[17\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[18\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[18\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[19\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[19\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[1\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[1\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[20\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[20\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[21\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[21\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[22\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[22\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[23\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[23\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[24\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[24\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[25\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[25\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[26\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[26\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[27\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[27\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[28\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[28\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[29\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[29\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[2\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[2\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[30\]  from: dataa  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[30\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[31\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[31\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[3\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[3\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[4\]  from: dataa  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[4\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[5\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[5\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[6\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[6\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[7\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[7\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[8\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[8\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[9\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[9\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222103549 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222103549 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222103560 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222103561 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1560222103562 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1560222103576 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1560222104519 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222104519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.366 " "Worst-case setup slack is -28.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.366          -19641.575 KEY\[3\]  " "  -28.366          -19641.575 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.138            -813.162 SW\[1\]  " "  -26.138            -813.162 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.631           -1164.878 divide_clock:m\|clk_400ns  " "  -18.631           -1164.878 divide_clock:m\|clk_400ns " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.517            -487.925 KEY\[0\]  " "  -16.517            -487.925 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.294            -172.477 CLOCK_50  " "   -5.294            -172.477 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222104526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.466 " "Worst-case hold slack is -1.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.466             -31.071 KEY\[0\]  " "   -1.466             -31.071 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.980              -5.449 KEY\[3\]  " "   -0.980              -5.449 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 SW\[1\]  " "    0.225               0.000 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 divide_clock:m\|clk_400ns  " "    0.393               0.000 divide_clock:m\|clk_400ns " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 CLOCK_50  " "    0.395               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222104634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.913 " "Worst-case recovery slack is -1.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.913             -81.162 CLOCK_50  " "   -1.913             -81.162 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.825            -703.331 KEY\[3\]  " "   -1.825            -703.331 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.753            -128.296 divide_clock:m\|clk_400ns  " "   -1.753            -128.296 divide_clock:m\|clk_400ns " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222104649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.821 " "Worst-case removal slack is -0.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.821             -67.804 KEY\[3\]  " "   -0.821             -67.804 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.271               0.000 divide_clock:m\|clk_400ns  " "    1.271               0.000 divide_clock:m\|clk_400ns " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.482               0.000 CLOCK_50  " "    1.482               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222104663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -15.614 " "Worst-case minimum pulse width slack is -15.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.614           -7238.978 KEY\[0\]  " "  -15.614           -7238.978 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1488.000 KEY\[3\]  " "   -3.000           -1488.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -96.000 CLOCK_50  " "   -3.000             -96.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[1\]  " "   -3.000              -3.000 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.500            -166.500 divide_clock:m\|clk_400ns  " "   -1.500            -166.500 divide_clock:m\|clk_400ns " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222104669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222104669 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1560222105400 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222105429 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222105977 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out\[0\]  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out\[0\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out\[1\]  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out\[1\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~0  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~1  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~2  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~3  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~4  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~5  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~6  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[10\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[10\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[10\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[10\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[11\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[11\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[11\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[11\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[11\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[11\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[13\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[13\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[13\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[13\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[14\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[14\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[14\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[14\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[14\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[14\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[16\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[16\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[16\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[16\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[17\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[17\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[17\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[17\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[17\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[17\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[19\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[19\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[19\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[19\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[20\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[20\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[20\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[20\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[20\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[20\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[22\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[22\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[22\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[22\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[23\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[23\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[23\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[23\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[23\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[23\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[25\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[25\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[25\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[25\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[26\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[26\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[26\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[26\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[26\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[26\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[28\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[28\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[28\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[28\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[29\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[29\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[29\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[29\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[29\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[29\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[2\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[2\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[2\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[2\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[2\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[2\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[4\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[4\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[4\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[4\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[5\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[5\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[5\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[5\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[5\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[5\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[7\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[7\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[7\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[7\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[8\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[8\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[8\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[8\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[8\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[8\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[31\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[31\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[31\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[31\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[31\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[31\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|overflow~0  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|overflow~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[0\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[0\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[0\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[0\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|carry_out~0  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|carry_out~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|carry_out~0  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|carry_out~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~0  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~5  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~5  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~6  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~6  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|overflow  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|overflow  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|overflow~0  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|overflow~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Control\|ALUControl\[2\]  from: datab  to: combout " "Cell: module_interface\|module_ALU_Control\|ALUControl\[2\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[0\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[0\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[10\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[10\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[11\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[11\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[12\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[12\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[13\]  from: dataa  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[13\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[14\]  from: dataa  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[14\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[15\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[15\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[16\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[16\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[17\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[17\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[18\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[18\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[19\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[19\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[1\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[1\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[20\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[20\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[21\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[21\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[22\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[22\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[23\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[23\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[24\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[24\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[25\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[25\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[26\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[26\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[27\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[27\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[28\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[28\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[29\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[29\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[2\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[2\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[30\]  from: dataa  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[30\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[31\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[31\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[3\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[3\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[4\]  from: dataa  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[4\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[5\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[5\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[6\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[6\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[7\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[7\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[8\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[8\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[9\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[9\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222106182 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222106182 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222106186 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1560222106430 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222106430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -25.994 " "Worst-case setup slack is -25.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.994          -18032.448 KEY\[3\]  " "  -25.994          -18032.448 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.965            -746.645 SW\[1\]  " "  -23.965            -746.645 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.149           -1072.962 divide_clock:m\|clk_400ns  " "  -17.149           -1072.962 divide_clock:m\|clk_400ns " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.234            -449.090 KEY\[0\]  " "  -15.234            -449.090 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.767            -152.302 CLOCK_50  " "   -4.767            -152.302 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222106439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.450 " "Worst-case hold slack is -1.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.450             -32.428 KEY\[0\]  " "   -1.450             -32.428 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.910              -5.087 KEY\[3\]  " "   -0.910              -5.087 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 SW\[1\]  " "    0.283               0.000 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 divide_clock:m\|clk_400ns  " "    0.345               0.000 divide_clock:m\|clk_400ns " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 CLOCK_50  " "    0.346               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222106561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.722 " "Worst-case recovery slack is -1.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.722             -73.046 CLOCK_50  " "   -1.722             -73.046 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.493            -109.623 divide_clock:m\|clk_400ns  " "   -1.493            -109.623 divide_clock:m\|clk_400ns " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.488            -563.612 KEY\[3\]  " "   -1.488            -563.612 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222106592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.771 " "Worst-case removal slack is -0.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.771             -63.973 KEY\[3\]  " "   -0.771             -63.973 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.289               0.000 divide_clock:m\|clk_400ns  " "    1.289               0.000 divide_clock:m\|clk_400ns " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.405               0.000 CLOCK_50  " "    1.405               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222106614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -14.637 " "Worst-case minimum pulse width slack is -14.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.637           -6541.070 KEY\[0\]  " "  -14.637           -6541.070 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1488.000 KEY\[3\]  " "   -3.000           -1488.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -96.000 CLOCK_50  " "   -3.000             -96.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[1\]  " "   -3.000              -3.000 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.500            -166.500 divide_clock:m\|clk_400ns  " "   -1.500            -166.500 divide_clock:m\|clk_400ns " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222106627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222106627 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1560222107392 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out\[0\]  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out\[0\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out\[1\]  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out\[1\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~0  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~1  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~2  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~3  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~4  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~5  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|ALU_out~6  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|ALU_out~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[10\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[10\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[10\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[10\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[11\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[11\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[11\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[11\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[11\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[11\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[12\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[13\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[13\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[13\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[13\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[14\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[14\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[14\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[14\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[14\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[14\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[15\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[16\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[16\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[16\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[16\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[17\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[17\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[17\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[17\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[17\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[17\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[18\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[19\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[19\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[19\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[19\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[20\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[20\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[20\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[20\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[20\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[20\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[21\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[22\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[22\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[22\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[22\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[23\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[23\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[23\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[23\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[23\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[23\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[24\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[25\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[25\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[25\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[25\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[26\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[26\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[26\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[26\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[26\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[26\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[27\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[28\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[28\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[28\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[28\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[29\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[29\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[29\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[29\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[29\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[29\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[2\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[2\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[2\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[2\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[2\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[2\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[30\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[3\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[4\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[4\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[4\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[4\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[5\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[5\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[5\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[5\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[5\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[5\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[6\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[7\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[7\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[7\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[7\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[8\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[8\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[8\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[8\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[8\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[8\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m1\|adder\|Adder_32bit\[9\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[1\].f\|out~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[31\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[31\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[31\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[31\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[31\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|Adder_32bit\[31\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m2\|overflow~0  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m2\|overflow~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[0\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[0\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[0\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[0\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|carry_out~0  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|carry_out~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|carry_out~0  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|carry_out~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[1\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: datab  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: datad  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|Adder_32bit\[31\].f\|out  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~0  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~5  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~5  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~6  from: dataa  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~6  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|m3\|overflow~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|overflow  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|overflow  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Cal\|overflow~0  from: datac  to: combout " "Cell: module_interface\|module_ALU_Cal\|overflow~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_ALU_Control\|ALUControl\[2\]  from: datab  to: combout " "Cell: module_interface\|module_ALU_Control\|ALUControl\[2\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[0\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[0\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[10\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[10\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[11\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[11\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[12\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[12\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[13\]  from: dataa  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[13\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[14\]  from: dataa  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[14\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[15\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[15\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[16\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[16\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[17\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[17\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[18\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[18\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[19\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[19\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[1\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[1\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[20\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[20\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[21\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[21\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[22\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[22\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[23\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[23\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[24\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[24\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[25\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[25\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[26\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[26\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[27\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[27\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[28\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[28\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[29\]  from: datad  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[29\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[2\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[2\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[30\]  from: dataa  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[30\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[31\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[31\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[3\]  from: datac  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[3\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[4\]  from: dataa  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[4\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[5\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[5\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[6\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[6\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[7\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[7\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[8\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[8\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: module_interface\|module_Mux_ALU\|data_out\[9\]  from: datab  to: combout " "Cell: module_interface\|module_Mux_ALU\|data_out\[9\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560222107558 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222107557 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222107562 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1560222107654 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222107654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.416 " "Worst-case setup slack is -13.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.416           -9304.330 KEY\[3\]  " "  -13.416           -9304.330 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.167            -378.366 SW\[1\]  " "  -12.167            -378.366 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.471            -248.055 KEY\[0\]  " "   -8.471            -248.055 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.428            -521.470 divide_clock:m\|clk_400ns  " "   -8.428            -521.470 divide_clock:m\|clk_400ns " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.245             -54.300 CLOCK_50  " "   -2.245             -54.300 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222107692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.528 " "Worst-case hold slack is -0.528" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.528              -2.954 KEY\[3\]  " "   -0.528              -2.954 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106              -0.106 SW\[1\]  " "   -0.106              -0.106 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 divide_clock:m\|clk_400ns  " "    0.176               0.000 divide_clock:m\|clk_400ns " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 CLOCK_50  " "    0.177               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.696               0.000 KEY\[0\]  " "    0.696               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222107800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.257 " "Worst-case recovery slack is -1.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.257            -495.690 KEY\[3\]  " "   -1.257            -495.690 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.163             -87.211 divide_clock:m\|clk_400ns  " "   -1.163             -87.211 divide_clock:m\|clk_400ns " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.010             -43.190 CLOCK_50  " "   -1.010             -43.190 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222107820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.445 " "Worst-case removal slack is -0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445             -37.925 KEY\[3\]  " "   -0.445             -37.925 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 divide_clock:m\|clk_400ns  " "    0.505               0.000 divide_clock:m\|clk_400ns " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.679               0.000 CLOCK_50  " "    0.679               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222107840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -8.052 " "Worst-case minimum pulse width slack is -8.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.052           -3295.069 KEY\[0\]  " "   -8.052           -3295.069 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1136.481 KEY\[3\]  " "   -3.000           -1136.481 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -65.623 CLOCK_50  " "   -3.000             -65.623 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[1\]  " "   -3.000              -3.000 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -111.000 divide_clock:m\|clk_400ns  " "   -1.000            -111.000 divide_clock:m\|clk_400ns " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560222107852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222107852 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222109188 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222109204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4945 " "Peak virtual memory: 4945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560222109395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 10:01:49 2019 " "Processing ended: Tue Jun 11 10:01:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560222109395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560222109395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560222109395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222109395 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 633 s " "Quartus Prime Full Compilation was successful. 0 errors, 633 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560222110171 ""}
