 Timing Path to alarm_buzzer 
  
 Path Start Point : state_holder/Q_reg[0] (DFFR_X2) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : alarm_buzzer 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 1.05251  4.70919  5.7617            4       130      c    K        | 
|    state_holder/clk                     Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                            | 
|    state_holder/Q_reg[0]/CK    DFFR_X2  Rise  0.0000 0.0000 0.0000          0.965663                                    F             | 
|    state_holder/Q_reg[0]/Q     DFFR_X2  Rise  0.1500 0.1500 0.0320 3.31858  21.4981  24.8166           7       99.1254  F             | 
|    state_holder/Q[0]                    Rise  0.1500 0.0000                                                                           | 
|    output_decoder/A[0]                  Rise  0.1500 0.0000                                                                           | 
|    output_decoder/i_2_0/A1     NAND2_X1 Rise  0.1500 0.0000 0.0320          1.59903                                                   | 
|    output_decoder/i_2_0/ZN     NAND2_X1 Fall  0.1760 0.0260 0.0160 1.29114  3.29331  4.58444           1       99.1254                | 
|    output_decoder/i_2_1/A1     NOR2_X2  Fall  0.1760 0.0000 0.0160          2.69887                                                   | 
|    output_decoder/i_2_1/ZN     NOR2_X2  Rise  0.2200 0.0440 0.0320 0.388915 10       10.3889           1       99.1254                | 
|    output_decoder/alarm_buzzer          Rise  0.2200 0.0000                                                                           | 
|    alarm_buzzer                         Rise  0.2200 0.0000 0.0320          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.2200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     | -0.0200        | 
--------------------------------------------------------------


 Timing Path to cooler 
  
 Path Start Point : state_holder/Q_reg[1] (DFFR_X2) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : cooler 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 1.05251  4.70919  5.7617            4       130      c    K        | 
|    state_holder/clk                  Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                         | 
|    state_holder/Q_reg[1]/CK DFFR_X2  Rise  0.0000 0.0000 0.0000          0.965663                                    F             | 
|    state_holder/Q_reg[1]/Q  DFFR_X2  Rise  0.1500 0.1500 0.0330 3.41145  21.6239  25.0353           7       99.1254  F             | 
|    state_holder/Q[1]                 Rise  0.1500 0.0000                                                                           | 
|    output_decoder/A[1]               Rise  0.1500 0.0000                                                                           | 
|    output_decoder/i_5_0/A1  NAND2_X1 Rise  0.1500 0.0000 0.0330          1.59903                                                   | 
|    output_decoder/i_5_0/ZN  NAND2_X1 Fall  0.1760 0.0260 0.0160 1.0743   3.29331  4.36761           1       99.1254                | 
|    output_decoder/i_5_1/A1  NOR2_X2  Fall  0.1760 0.0000 0.0160          2.69887                                                   | 
|    output_decoder/i_5_1/ZN  NOR2_X2  Rise  0.2200 0.0440 0.0320 0.393824 10       10.3938           1       99.1254                | 
|    output_decoder/cooler             Rise  0.2200 0.0000                                                                           | 
|    cooler                            Rise  0.2200 0.0000 0.0320          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.2200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     | -0.0200        | 
--------------------------------------------------------------


 Timing Path to heater 
  
 Path Start Point : state_holder/Q_reg[0] (DFFR_X2) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : heater 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 1.05251  4.70919  5.7617            4       130      c    K        | 
|    state_holder/clk                  Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                         | 
|    state_holder/Q_reg[0]/CK DFFR_X2  Rise  0.0000 0.0000 0.0000          0.965663                                    F             | 
|    state_holder/Q_reg[0]/Q  DFFR_X2  Rise  0.1500 0.1500 0.0320 3.31858  21.4981  24.8166           7       99.1254  F             | 
|    state_holder/Q[0]                 Rise  0.1500 0.0000                                                                           | 
|    output_decoder/A[0]               Rise  0.1500 0.0000                                                                           | 
|    output_decoder/i_4_0/A1  NAND2_X1 Rise  0.1500 0.0000 0.0320          1.59903                                                   | 
|    output_decoder/i_4_0/ZN  NAND2_X1 Fall  0.1740 0.0240 0.0150 0.472589 3.29331  3.7659            1       99.1254                | 
|    output_decoder/i_4_1/A1  NOR2_X2  Fall  0.1740 0.0000 0.0150          2.69887                                                   | 
|    output_decoder/i_4_1/ZN  NOR2_X2  Rise  0.2180 0.0440 0.0320 0.373428 10       10.3734           1       99.1254                | 
|    output_decoder/heater             Rise  0.2180 0.0000                                                                           | 
|    heater                            Rise  0.2180 0.0000 0.0320          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.2180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     | -0.0180        | 
--------------------------------------------------------------


 Timing Path to rear_door 
  
 Path Start Point : state_holder/Q_reg[1] (DFFR_X2) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : rear_door 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 1.05251  4.70919  5.7617            4       130      c    K        | 
|    state_holder/clk                  Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                         | 
|    state_holder/Q_reg[1]/CK DFFR_X2  Rise  0.0000 0.0000 0.0000          0.965663                                    F             | 
|    state_holder/Q_reg[1]/Q  DFFR_X2  Rise  0.1500 0.1500 0.0330 3.41145  21.6239  25.0353           7       99.1254  F             | 
|    state_holder/Q[1]                 Rise  0.1500 0.0000                                                                           | 
|    output_decoder/A[1]               Rise  0.1500 0.0000                                                                           | 
|    output_decoder/i_1_1/A1  NAND2_X1 Rise  0.1500 0.0000 0.0330          1.59903                                                   | 
|    output_decoder/i_1_1/ZN  NAND2_X1 Fall  0.1710 0.0210 0.0140 1.22106  1.70023  2.92129           1       99.1254                | 
|    output_decoder/i_1_0/A   INV_X1   Fall  0.1710 0.0000 0.0140          1.54936                                                   | 
|    output_decoder/i_1_0/ZN  INV_X1   Rise  0.2090 0.0380 0.0270 0.89342  10       10.8934           1       99.1254                | 
|    output_decoder/rear_door          Rise  0.2090 0.0000                                                                           | 
|    rear_door                         Rise  0.2090 0.0000 0.0270          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     | -0.0090        | 
--------------------------------------------------------------


 Timing Path to front_door 
  
 Path Start Point : state_holder/Q_reg[0] (DFFR_X2) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : front_door 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000 0.0000 0.1000 1.05251  4.70919  5.7617            4       130      c    K        | 
|    state_holder/clk                   Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                          | 
|    state_holder/Q_reg[0]/CK  DFFR_X2  Rise  0.0000 0.0000 0.0000          0.965663                                    F             | 
|    state_holder/Q_reg[0]/Q   DFFR_X2  Rise  0.1500 0.1500 0.0320 3.31858  21.4981  24.8166           7       99.1254  F             | 
|    state_holder/Q[0]                  Rise  0.1500 0.0000                                                                           | 
|    output_decoder/A[0]                Rise  0.1500 0.0000                                                                           | 
|    output_decoder/i_0_1/A3   NAND3_X1 Rise  0.1500 0.0000 0.0320          1.65038                                                   | 
|    output_decoder/i_0_1/ZN   NAND3_X1 Fall  0.1820 0.0320 0.0170 0.754903 3.25089  4.00579           1       99.1254                | 
|    output_decoder/i_0_0/A    INV_X2   Fall  0.1820 0.0000 0.0170          2.94332                                                   | 
|    output_decoder/i_0_0/ZN   INV_X2   Rise  0.2080 0.0260 0.0150 0.357733 10       10.3577           1       99.1254                | 
|    output_decoder/front_door          Rise  0.2080 0.0000                                                                           | 
|    front_door                         Rise  0.2080 0.0000 0.0150          10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.2080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     | -0.0080        | 
--------------------------------------------------------------


 Timing Path to window_buzzer 
  
 Path Start Point : state_holder/Q_reg[2] (DFFR_X2) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : window_buzzer 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 1.05251  4.70919  5.7617            4       130      c    K        | 
|    state_holder/clk                      Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                             | 
|    state_holder/Q_reg[2]/CK     DFFR_X2  Rise  0.0000 0.0000 0.0000          0.965663                                    F             | 
|    state_holder/Q_reg[2]/Q      DFFR_X2  Rise  0.1490 0.1490 0.0320 2.64403  21.6891  24.3331           7       99.1254  F             | 
|    state_holder/Q[2]                     Rise  0.1490 0.0000                                                                           | 
|    output_decoder/A[2]                   Rise  0.1490 0.0000                                                                           | 
|    output_decoder/i_3_1/A1      NAND2_X1 Rise  0.1500 0.0010 0.0320          1.59903                                                   | 
|    output_decoder/i_3_1/ZN      NAND2_X1 Fall  0.1700 0.0200 0.0130 0.855669 1.70023  2.5559            1       99.1254                | 
|    output_decoder/i_3_0/A       INV_X1   Fall  0.1700 0.0000 0.0130          1.54936                                                   | 
|    output_decoder/i_3_0/ZN      INV_X1   Rise  0.2080 0.0380 0.0280 1.19421  10       11.1942           1       99.1254                | 
|    output_decoder/window_buzzer          Rise  0.2080 0.0000                                                                           | 
|    window_buzzer                         Rise  0.2080 0.0000 0.0280          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.2080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     | -0.0080        | 
--------------------------------------------------------------


 Timing Path to display[1] 
  
 Path Start Point : state_holder/Q_reg[1] (DFFR_X2) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : display[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 1.05251  4.70919  5.7617            4       130      c    K        | 
|    state_holder/clk                 Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                        | 
|    state_holder/Q_reg[1]/CK DFFR_X2 Rise  0.0000 0.0000 0.0000          0.965663                                    F             | 
|    state_holder/Q_reg[1]/Q  DFFR_X2 Rise  0.1500 0.1500 0.0330 3.41145  21.6239  25.0353           7       99.1254  F             | 
|    state_holder/Q[1]                Rise  0.1500 0.0000                                                                           | 
|    display[1]                       Rise  0.1510 0.0010 0.0330          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1510        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0490        | 
--------------------------------------------------------------


 Timing Path to display[2] 
  
 Path Start Point : state_holder/Q_reg[2] (DFFR_X2) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : display[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 1.05251  4.70919  5.7617            4       130      c    K        | 
|    state_holder/clk                 Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                        | 
|    state_holder/Q_reg[2]/CK DFFR_X2 Rise  0.0000 0.0000 0.0000          0.965663                                    F             | 
|    state_holder/Q_reg[2]/Q  DFFR_X2 Rise  0.1490 0.1490 0.0320 2.64403  21.6891  24.3331           7       99.1254  F             | 
|    state_holder/Q[2]                Rise  0.1490 0.0000                                                                           | 
|    display[2]                       Rise  0.1500 0.0010 0.0320          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1500        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0500        | 
--------------------------------------------------------------


 Timing Path to display[0] 
  
 Path Start Point : state_holder/Q_reg[0] (DFFR_X2) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : display[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 1.05251  4.70919  5.7617            4       130      c    K        | 
|    state_holder/clk                 Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                        | 
|    state_holder/Q_reg[0]/CK DFFR_X2 Rise  0.0000 0.0000 0.0000          0.965663                                    F             | 
|    state_holder/Q_reg[0]/Q  DFFR_X2 Rise  0.1500 0.1500 0.0320 3.31858  21.4981  24.8166           7       99.1254  F             | 
|    state_holder/Q[0]                Rise  0.1500 0.0000                                                                           | 
|    display[0]                       Rise  0.1500 0.0000 0.0320          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1500        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0500        | 
--------------------------------------------------------------


 Timing Path to state_holder/Q_reg[0]/D 
  
 Path Start Point : temperature[1] 
 Path End Point   : state_holder/Q_reg[0] (DFFR_X2) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    temperature[1]                            Fall  0.7000 0.0000 0.1000 1.10247  2.6      3.70248           2       130      c             | 
|    priority_encoder/temperature[1]           Fall  0.7000 0.0000                                                                           | 
|    priority_encoder/i_0_18/A2      OR3_X1    Fall  0.7000 0.0000 0.1000          0.849985                                                  | 
|    priority_encoder/i_0_18/ZN      OR3_X1    Fall  0.8110 0.1110 0.0150 0.340264 1.6552   1.99547           1       99.1254                | 
|    priority_encoder/i_0_17/C1      AOI211_X1 Fall  0.8110 0.0000 0.0150          1.40282                                                   | 
|    priority_encoder/i_0_17/ZN      AOI211_X1 Rise  0.8580 0.0470 0.0510 0.825096 1.86008  2.68518           2       99.1254                | 
|    priority_encoder/i_0_5/A1       AND2_X1   Rise  0.8580 0.0000 0.0510          0.918145                                                  | 
|    priority_encoder/i_0_5/ZN       AND2_X1   Rise  0.9080 0.0500 0.0150 1.15386  3.29871  4.45256           2       99.1254                | 
|    priority_encoder/i_0_1/A1       NOR2_X1   Rise  0.9080 0.0000 0.0150          1.71447                                                   | 
|    priority_encoder/i_0_1/ZN       NOR2_X1   Fall  0.9200 0.0120 0.0140 1.32745  1.6283   2.95574           1       99.1254                | 
|    priority_encoder/i_0_0/B2       AOI221_X1 Fall  0.9200 0.0000 0.0140          1.55148                                                   | 
|    priority_encoder/i_0_0/ZN       AOI221_X1 Rise  0.9980 0.0780 0.0460 0.351405 1.12837  1.47978           1       99.1254                | 
|    priority_encoder/A[0]                     Rise  0.9980 0.0000                                                                           | 
|    state_holder/D[0]                         Rise  0.9980 0.0000                                                                           | 
|    state_holder/Q_reg[0]/D         DFFR_X2   Rise  0.9980 0.0000 0.0460          1.12837                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to state_holder/Q_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 1.05251  4.27334  5.32585           4       130      c    K        | 
|    state_holder/clk                 Rise  0.0000 0.0000                                                                           | 
|    state_holder/Q_reg[0]/CK DFFR_X2 Rise  0.0000 0.0000 0.0000          0.965663                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0420 1.4580 | 
| data required time                       |  1.4580        | 
|                                          |                | 
| data required time                       |  1.4580        | 
| data arrival time                        | -0.9980        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4600        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 273M, CVMEM - 1761M, PVMEM - 1992M)
