# Â© Copyright 2021 Xilinx, Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

set_property PACKAGE_PIN F2 [get_ports reset_rtl_0]
set_property IOSTANDARD LVCMOS12 [get_ports reset_rtl_0]

set_property IOSTANDARD DIFF_SSTL12 [get_ports diff_clock_rtl_0_clk_n]

set_property PACKAGE_PIN AM6 [get_ports diff_clock_rtl_0_clk_p]
set_property PACKAGE_PIN AN6 [get_ports diff_clock_rtl_0_clk_n]
set_property IOSTANDARD DIFF_SSTL12 [get_ports diff_clock_rtl_0_clk_p]

set_property PACKAGE_PIN AJ16 [get_ports {ddr4_rtl_0_dq[0]}]
set_property PACKAGE_PIN AJ17 [get_ports {ddr4_rtl_0_dq[1]}]
set_property PACKAGE_PIN AM15 [get_ports {ddr4_rtl_0_dq[2]}]
set_property PACKAGE_PIN AM14 [get_ports {ddr4_rtl_0_dq[3]}]
set_property PACKAGE_PIN AJ19 [get_ports {ddr4_rtl_0_dq[4]}]
set_property PACKAGE_PIN AK19 [get_ports {ddr4_rtl_0_dq[5]}]
set_property PACKAGE_PIN AL15 [get_ports {ddr4_rtl_0_dq[6]}]
set_property PACKAGE_PIN AL16 [get_ports {ddr4_rtl_0_dq[7]}]
set_property PACKAGE_PIN AK18 [get_ports {ddr4_rtl_0_dqs_t[0]}]
set_property PACKAGE_PIN AL18 [get_ports {ddr4_rtl_0_dqs_c[0]}]

set_property PACKAGE_PIN AV4 [get_ports {ddr4_rtl_0_dq[8]}]
set_property PACKAGE_PIN AU4 [get_ports {ddr4_rtl_0_dq[9]}]
set_property PACKAGE_PIN AV3 [get_ports {ddr4_rtl_0_dq[10]}]
set_property PACKAGE_PIN AW3 [get_ports {ddr4_rtl_0_dq[11]}]
set_property PACKAGE_PIN AR2 [get_ports {ddr4_rtl_0_dq[12]}]
set_property PACKAGE_PIN AT2 [get_ports {ddr4_rtl_0_dq[13]}]
set_property PACKAGE_PIN AU2 [get_ports {ddr4_rtl_0_dq[14]}]
set_property PACKAGE_PIN AV2 [get_ports {ddr4_rtl_0_dq[15]}]
set_property PACKAGE_PIN AR3 [get_ports {ddr4_rtl_0_dqs_t[1]}]
set_property PACKAGE_PIN AT3 [get_ports {ddr4_rtl_0_dqs_c[1]}]

set_property PACKAGE_PIN AU5 [get_ports {ddr4_rtl_0_dq[16]}]
set_property PACKAGE_PIN AT5 [get_ports {ddr4_rtl_0_dq[17]}]
set_property PACKAGE_PIN AT6 [get_ports {ddr4_rtl_0_dq[18]}]
set_property PACKAGE_PIN AU6 [get_ports {ddr4_rtl_0_dq[19]}]
set_property PACKAGE_PIN AR4 [get_ports {ddr4_rtl_0_dq[20]}]
set_property PACKAGE_PIN AR5 [get_ports {ddr4_rtl_0_dq[21]}]
set_property PACKAGE_PIN AV6 [get_ports {ddr4_rtl_0_dq[22]}]
set_property PACKAGE_PIN AW5 [get_ports {ddr4_rtl_0_dq[23]}]
set_property PACKAGE_PIN AR7 [get_ports {ddr4_rtl_0_dqs_t[2]}]
set_property PACKAGE_PIN AT7 [get_ports {ddr4_rtl_0_dqs_c[2]}]

set_property PACKAGE_PIN AR9 [get_ports {ddr4_rtl_0_dq[24]}]
set_property PACKAGE_PIN AR8 [get_ports {ddr4_rtl_0_dq[25]}]
set_property PACKAGE_PIN AV9 [get_ports {ddr4_rtl_0_dq[26]}]
set_property PACKAGE_PIN AW9 [get_ports {ddr4_rtl_0_dq[27]}]
set_property PACKAGE_PIN AT10 [get_ports {ddr4_rtl_0_dq[28]}]
set_property PACKAGE_PIN AU10 [get_ports {ddr4_rtl_0_dq[29]}]
set_property PACKAGE_PIN AV7 [get_ports {ddr4_rtl_0_dq[30]}]
set_property PACKAGE_PIN AV8 [get_ports {ddr4_rtl_0_dq[31]}]
set_property PACKAGE_PIN AW11 [get_ports {ddr4_rtl_0_dqs_t[3]}]
set_property PACKAGE_PIN AW10 [get_ports {ddr4_rtl_0_dqs_c[3]}]

set_property PACKAGE_PIN P37 [get_ports {ddr4_rtl_0_dq[32]}]
set_property PACKAGE_PIN R37 [get_ports {ddr4_rtl_0_dq[33]}]
set_property PACKAGE_PIN T37 [get_ports {ddr4_rtl_0_dq[34]}]
set_property PACKAGE_PIN R38 [get_ports {ddr4_rtl_0_dq[35]}]
set_property PACKAGE_PIN N39 [get_ports {ddr4_rtl_0_dq[36]}]
set_property PACKAGE_PIN N38 [get_ports {ddr4_rtl_0_dq[37]}]
set_property PACKAGE_PIN U39 [get_ports {ddr4_rtl_0_dq[38]}]
set_property PACKAGE_PIN V39 [get_ports {ddr4_rtl_0_dq[39]}]
set_property PACKAGE_PIN U38 [get_ports {ddr4_rtl_0_dqs_t[4]}]
set_property PACKAGE_PIN T38 [get_ports {ddr4_rtl_0_dqs_c[4]}]

set_property PACKAGE_PIN AW16 [get_ports {ddr4_rtl_0_dq[40]}]
set_property PACKAGE_PIN AW17 [get_ports {ddr4_rtl_0_dq[41]}]
set_property PACKAGE_PIN AW19 [get_ports {ddr4_rtl_0_dq[42]}]
set_property PACKAGE_PIN AW20 [get_ports {ddr4_rtl_0_dq[43]}]
set_property PACKAGE_PIN AW14 [get_ports {ddr4_rtl_0_dq[44]}]
set_property PACKAGE_PIN AW15 [get_ports {ddr4_rtl_0_dq[45]}]
set_property PACKAGE_PIN AU16 [get_ports {ddr4_rtl_0_dq[46]}]
set_property PACKAGE_PIN AV16 [get_ports {ddr4_rtl_0_dq[47]}]
set_property PACKAGE_PIN AV19 [get_ports {ddr4_rtl_0_dqs_t[5]}]
set_property PACKAGE_PIN AV18 [get_ports {ddr4_rtl_0_dqs_c[5]}]

set_property PACKAGE_PIN AU18 [get_ports {ddr4_rtl_0_dq[48]}]
set_property PACKAGE_PIN AU19 [get_ports {ddr4_rtl_0_dq[49]}]
set_property PACKAGE_PIN AU20 [get_ports {ddr4_rtl_0_dq[50]}]
set_property PACKAGE_PIN AT20 [get_ports {ddr4_rtl_0_dq[51]}]
set_property PACKAGE_PIN AT15 [get_ports {ddr4_rtl_0_dq[52]}]
set_property PACKAGE_PIN AU15 [get_ports {ddr4_rtl_0_dq[53]}]
set_property PACKAGE_PIN AR18 [get_ports {ddr4_rtl_0_dq[54]}]
set_property PACKAGE_PIN AR17 [get_ports {ddr4_rtl_0_dq[55]}]
set_property PACKAGE_PIN AR19 [get_ports {ddr4_rtl_0_dqs_t[6]}]
set_property PACKAGE_PIN AT18 [get_ports {ddr4_rtl_0_dqs_c[6]}]

set_property PACKAGE_PIN AP15 [get_ports {ddr4_rtl_0_dq[56]}]
set_property PACKAGE_PIN AR15 [get_ports {ddr4_rtl_0_dq[57]}]
set_property PACKAGE_PIN AP17 [get_ports {ddr4_rtl_0_dq[58]}]
set_property PACKAGE_PIN AP16 [get_ports {ddr4_rtl_0_dq[59]}]
set_property PACKAGE_PIN AN14 [get_ports {ddr4_rtl_0_dq[60]}]
set_property PACKAGE_PIN AP14 [get_ports {ddr4_rtl_0_dq[61]}]
set_property PACKAGE_PIN AM18 [get_ports {ddr4_rtl_0_dq[62]}]
set_property PACKAGE_PIN AM19 [get_ports {ddr4_rtl_0_dq[63]}]
set_property PACKAGE_PIN AN19 [get_ports {ddr4_rtl_0_dqs_t[7]}]
set_property PACKAGE_PIN AN18 [get_ports {ddr4_rtl_0_dqs_c[7]}]

set_property PACKAGE_PIN AU11 [get_ports {ddr4_rtl_0_dq[64]}]
set_property PACKAGE_PIN AV11 [get_ports {ddr4_rtl_0_dq[65]}]
set_property PACKAGE_PIN AR12 [get_ports {ddr4_rtl_0_dq[66]}]
set_property PACKAGE_PIN AR13 [get_ports {ddr4_rtl_0_dq[67]}]
set_property PACKAGE_PIN AR10 [get_ports {ddr4_rtl_0_dq[68]}]
set_property PACKAGE_PIN AP11 [get_ports {ddr4_rtl_0_dq[69]}]
set_property PACKAGE_PIN AV13 [get_ports {ddr4_rtl_0_dq[70]}]
set_property PACKAGE_PIN AU13 [get_ports {ddr4_rtl_0_dq[71]}]
set_property PACKAGE_PIN AV12 [get_ports {ddr4_rtl_0_dqs_t[8]}]
set_property PACKAGE_PIN AW12 [get_ports {ddr4_rtl_0_dqs_c[8]}]

set_property PACKAGE_PIN AK9 [get_ports {ddr4_rtl_0_adr[0]}]
set_property PACKAGE_PIN AK8 [get_ports {ddr4_rtl_0_adr[1]}]
set_property PACKAGE_PIN AP10 [get_ports {ddr4_rtl_0_adr[2]}]
set_property PACKAGE_PIN AM9 [get_ports {ddr4_rtl_0_adr[3]}]
set_property PACKAGE_PIN AP9 [get_ports {ddr4_rtl_0_adr[4]}]
set_property PACKAGE_PIN AM8 [get_ports {ddr4_rtl_0_adr[5]}]
set_property PACKAGE_PIN AN9 [get_ports {ddr4_rtl_0_adr[6]}]
set_property PACKAGE_PIN AN7 [get_ports {ddr4_rtl_0_adr[7]}]
set_property PACKAGE_PIN AN8 [get_ports {ddr4_rtl_0_adr[8]}]

set_property PACKAGE_PIN AK6 [get_ports {ddr4_rtl_0_adr[9]}]
set_property PACKAGE_PIN AL8 [get_ports {ddr4_rtl_0_adr[10]}]
set_property PACKAGE_PIN AL7 [get_ports {ddr4_rtl_0_adr[11]}]
set_property PACKAGE_PIN AK7 [get_ports {ddr4_rtl_0_adr[12]}]
set_property PACKAGE_PIN AM4 [get_ports {ddr4_rtl_0_adr[13]}]
set_property PACKAGE_PIN AP4 [get_ports {ddr4_rtl_0_adr[14]}]
set_property PACKAGE_PIN AM5 [get_ports {ddr4_rtl_0_adr[15]}]
set_property PACKAGE_PIN AL6 [get_ports {ddr4_rtl_0_adr[16]}]

set_property PACKAGE_PIN AK17 [get_ports {ddr4_rtl_0_dm_n[0]}]
set_property PACKAGE_PIN AT1 [get_ports {ddr4_rtl_0_dm_n[1]}]
set_property PACKAGE_PIN AW7 [get_ports {ddr4_rtl_0_dm_n[2]}]
set_property PACKAGE_PIN AT8 [get_ports {ddr4_rtl_0_dm_n[3]}]
set_property PACKAGE_PIN R39 [get_ports {ddr4_rtl_0_dm_n[4]}]
set_property PACKAGE_PIN AU14 [get_ports {ddr4_rtl_0_dm_n[5]}]
set_property PACKAGE_PIN AT17 [get_ports {ddr4_rtl_0_dm_n[6]}]
set_property PACKAGE_PIN AN17 [get_ports {ddr4_rtl_0_dm_n[7]}]
set_property PACKAGE_PIN AT13 [get_ports {ddr4_rtl_0_dm_n[8]}]

set_property PACKAGE_PIN AJ11 [get_ports {ddr4_rtl_0_ck_t[0]}]
set_property PACKAGE_PIN AJ10 [get_ports {ddr4_rtl_0_ck_c[0]}]
set_property PACKAGE_PIN AM13 [get_ports {ddr4_rtl_0_odt[0]}]
set_property PACKAGE_PIN AL12 [get_ports {ddr4_rtl_0_cs_n[0]}]
set_property PACKAGE_PIN AN11 [get_ports {ddr4_rtl_0_cke[0]}]

set_property PACKAGE_PIN AL5 [get_ports {ddr4_rtl_0_bg[0]}]
set_property PACKAGE_PIN AK5 [get_ports {ddr4_rtl_0_bg[1]}]
set_property PACKAGE_PIN AP7 [get_ports {ddr4_rtl_0_ba[0]}]
set_property PACKAGE_PIN AK3 [get_ports {ddr4_rtl_0_ba[1]}]
set_property PACKAGE_PIN AW4 [get_ports ddr4_rtl_0_reset_n]
set_property PACKAGE_PIN AP6 [get_ports ddr4_rtl_0_act_n]


create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 3 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_awqos[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awqos[1]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awqos[2]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awqos[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 3 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_awprot[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awprot[1]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awprot[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_awlock[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 64 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[0]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[1]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[2]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[3]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[4]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[5]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[6]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[7]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[8]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[9]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[10]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[11]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[12]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[13]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[14]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[15]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[16]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[17]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[18]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[19]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[20]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[21]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[22]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[23]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[24]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[25]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[26]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[27]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[28]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[29]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[30]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[31]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[32]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[33]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[34]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[35]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[36]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[37]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[38]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[39]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[40]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[41]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[42]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[43]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[44]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[45]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[46]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[47]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[48]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[49]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[50]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[51]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[52]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[53]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[54]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[55]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[56]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[57]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[58]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[59]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[60]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[61]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[62]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_mask[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_awlen[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awlen[1]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awlen[2]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awlen[3]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awlen[4]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awlen[5]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awlen[6]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awlen[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 3 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_awid[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awid[1]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awid[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 2 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_awburst[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awburst[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 33 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[1]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[2]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[3]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[4]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[5]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[6]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[7]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[8]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[9]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[10]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[11]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[12]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[13]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[14]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[15]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[16]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[17]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[18]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[19]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[20]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[21]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[22]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[23]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[24]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[25]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[26]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[27]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[28]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[29]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[30]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[31]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awaddr[32]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 3 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_arsize[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_arsize[1]} {design_1_i/ddr4_0/c0_ddr4_s_axi_arsize[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 4 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_arqos[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_arqos[1]} {design_1_i/ddr4_0/c0_ddr4_s_axi_arqos[2]} {design_1_i/ddr4_0/c0_ddr4_s_axi_arqos[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 3 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_arprot[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_arprot[1]} {design_1_i/ddr4_0/c0_ddr4_s_axi_arprot[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_arlock[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 8 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_arlen[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_arlen[1]} {design_1_i/ddr4_0/c0_ddr4_s_axi_arlen[2]} {design_1_i/ddr4_0/c0_ddr4_s_axi_arlen[3]} {design_1_i/ddr4_0/c0_ddr4_s_axi_arlen[4]} {design_1_i/ddr4_0/c0_ddr4_s_axi_arlen[5]} {design_1_i/ddr4_0/c0_ddr4_s_axi_arlen[6]} {design_1_i/ddr4_0/c0_ddr4_s_axi_arlen[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 4 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_arcache[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_arcache[1]} {design_1_i/ddr4_0/c0_ddr4_s_axi_arcache[2]} {design_1_i/ddr4_0/c0_ddr4_s_axi_arcache[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 2 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_arburst[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_arburst[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 33 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[1]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[2]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[3]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[4]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[5]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[6]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[7]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[8]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[9]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[10]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[11]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[12]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[13]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[14]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[15]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[16]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[17]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[18]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[19]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[20]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[21]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[22]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[23]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[24]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[25]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[26]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[27]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[28]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[29]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[30]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[31]} {design_1_i/ddr4_0/c0_ddr4_s_axi_araddr[32]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 27 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[3]} {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[4]} {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[5]} {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[6]} {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[7]} {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[8]} {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[9]} {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[10]} {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[11]} {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[12]} {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[13]} {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[14]} {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[15]} {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[16]} {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[17]} {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[18]} {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[19]} {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[20]} {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[21]} {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[22]} {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[23]} {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[24]} {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[25]} {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[26]} {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[27]} {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[28]} {design_1_i/ddr4_0/inst/c0_ddr4_app_addr[29]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 512 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[0]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[1]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[2]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[3]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[4]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[5]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[6]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[7]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[8]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[9]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[10]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[11]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[12]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[13]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[14]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[15]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[16]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[17]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[18]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[19]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[20]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[21]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[22]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[23]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[24]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[25]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[26]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[27]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[28]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[29]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[30]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[31]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[32]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[33]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[34]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[35]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[36]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[37]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[38]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[39]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[40]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[41]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[42]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[43]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[44]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[45]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[46]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[47]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[48]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[49]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[50]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[51]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[52]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[53]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[54]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[55]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[56]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[57]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[58]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[59]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[60]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[61]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[62]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[63]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[64]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[65]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[66]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[67]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[68]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[69]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[70]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[71]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[72]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[73]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[74]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[75]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[76]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[77]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[78]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[79]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[80]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[81]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[82]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[83]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[84]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[85]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[86]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[87]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[88]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[89]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[90]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[91]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[92]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[93]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[94]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[95]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[96]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[97]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[98]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[99]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[100]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[101]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[102]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[103]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[104]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[105]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[106]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[107]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[108]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[109]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[110]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[111]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[112]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[113]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[114]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[115]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[116]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[117]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[118]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[119]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[120]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[121]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[122]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[123]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[124]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[125]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[126]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[127]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[128]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[129]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[130]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[131]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[132]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[133]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[134]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[135]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[136]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[137]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[138]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[139]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[140]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[141]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[142]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[143]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[144]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[145]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[146]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[147]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[148]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[149]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[150]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[151]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[152]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[153]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[154]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[155]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[156]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[157]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[158]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[159]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[160]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[161]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[162]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[163]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[164]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[165]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[166]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[167]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[168]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[169]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[170]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[171]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[172]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[173]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[174]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[175]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[176]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[177]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[178]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[179]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[180]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[181]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[182]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[183]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[184]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[185]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[186]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[187]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[188]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[189]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[190]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[191]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[192]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[193]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[194]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[195]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[196]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[197]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[198]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[199]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[200]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[201]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[202]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[203]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[204]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[205]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[206]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[207]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[208]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[209]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[210]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[211]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[212]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[213]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[214]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[215]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[216]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[217]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[218]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[219]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[220]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[221]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[222]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[223]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[224]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[225]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[226]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[227]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[228]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[229]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[230]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[231]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[232]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[233]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[234]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[235]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[236]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[237]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[238]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[239]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[240]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[241]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[242]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[243]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[244]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[245]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[246]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[247]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[248]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[249]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[250]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[251]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[252]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[253]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[254]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[255]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[256]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[257]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[258]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[259]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[260]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[261]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[262]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[263]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[264]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[265]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[266]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[267]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[268]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[269]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[270]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[271]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[272]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[273]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[274]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[275]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[276]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[277]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[278]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[279]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[280]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[281]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[282]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[283]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[284]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[285]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[286]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[287]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[288]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[289]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[290]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[291]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[292]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[293]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[294]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[295]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[296]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[297]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[298]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[299]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[300]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[301]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[302]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[303]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[304]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[305]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[306]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[307]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[308]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[309]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[310]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[311]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[312]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[313]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[314]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[315]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[316]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[317]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[318]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[319]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[320]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[321]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[322]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[323]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[324]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[325]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[326]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[327]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[328]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[329]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[330]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[331]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[332]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[333]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[334]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[335]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[336]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[337]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[338]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[339]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[340]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[341]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[342]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[343]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[344]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[345]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[346]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[347]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[348]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[349]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[350]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[351]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[352]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[353]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[354]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[355]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[356]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[357]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[358]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[359]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[360]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[361]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[362]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[363]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[364]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[365]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[366]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[367]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[368]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[369]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[370]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[371]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[372]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[373]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[374]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[375]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[376]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[377]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[378]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[379]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[380]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[381]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[382]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[383]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[384]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[385]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[386]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[387]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[388]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[389]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[390]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[391]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[392]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[393]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[394]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[395]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[396]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[397]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[398]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[399]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[400]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[401]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[402]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[403]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[404]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[405]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[406]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[407]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[408]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[409]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[410]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[411]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[412]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[413]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[414]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[415]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[416]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[417]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[418]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[419]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[420]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[421]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[422]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[423]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[424]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[425]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[426]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[427]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[428]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[429]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[430]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[431]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[432]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[433]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[434]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[435]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[436]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[437]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[438]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[439]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[440]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[441]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[442]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[443]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[444]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[445]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[446]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[447]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[448]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[449]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[450]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[451]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[452]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[453]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[454]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[455]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[456]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[457]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[458]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[459]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[460]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[461]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[462]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[463]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[464]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[465]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[466]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[467]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[468]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[469]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[470]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[471]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[472]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[473]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[474]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[475]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[476]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[477]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[478]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[479]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[480]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[481]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[482]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[483]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[484]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[485]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[486]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[487]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[488]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[489]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[490]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[491]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[492]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[493]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[494]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[495]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[496]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[497]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[498]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[499]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[500]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[501]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[502]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[503]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[504]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[505]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[506]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[507]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[508]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[509]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[510]} {design_1_i/ddr4_0/inst/c0_ddr4_app_wdf_data[511]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 2 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/ddr4_0/inst/c0_ddr4_app_cmd[0]} {design_1_i/ddr4_0/inst/c0_ddr4_app_cmd[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 8 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/ddr4_0/inst/c0_ddr4_app_ecc_multiple_err[0]} {design_1_i/ddr4_0/inst/c0_ddr4_app_ecc_multiple_err[1]} {design_1_i/ddr4_0/inst/c0_ddr4_app_ecc_multiple_err[2]} {design_1_i/ddr4_0/inst/c0_ddr4_app_ecc_multiple_err[3]} {design_1_i/ddr4_0/inst/c0_ddr4_app_ecc_multiple_err[4]} {design_1_i/ddr4_0/inst/c0_ddr4_app_ecc_multiple_err[5]} {design_1_i/ddr4_0/inst/c0_ddr4_app_ecc_multiple_err[6]} {design_1_i/ddr4_0/inst/c0_ddr4_app_ecc_multiple_err[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 512 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[0]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[1]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[2]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[3]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[4]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[5]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[6]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[7]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[8]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[9]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[10]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[11]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[12]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[13]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[14]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[15]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[16]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[17]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[18]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[19]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[20]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[21]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[22]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[23]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[24]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[25]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[26]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[27]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[28]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[29]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[30]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[31]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[32]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[33]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[34]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[35]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[36]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[37]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[38]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[39]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[40]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[41]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[42]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[43]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[44]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[45]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[46]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[47]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[48]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[49]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[50]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[51]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[52]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[53]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[54]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[55]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[56]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[57]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[58]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[59]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[60]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[61]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[62]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[63]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[64]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[65]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[66]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[67]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[68]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[69]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[70]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[71]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[72]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[73]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[74]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[75]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[76]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[77]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[78]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[79]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[80]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[81]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[82]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[83]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[84]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[85]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[86]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[87]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[88]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[89]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[90]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[91]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[92]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[93]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[94]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[95]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[96]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[97]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[98]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[99]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[100]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[101]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[102]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[103]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[104]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[105]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[106]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[107]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[108]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[109]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[110]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[111]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[112]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[113]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[114]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[115]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[116]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[117]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[118]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[119]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[120]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[121]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[122]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[123]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[124]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[125]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[126]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[127]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[128]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[129]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[130]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[131]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[132]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[133]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[134]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[135]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[136]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[137]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[138]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[139]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[140]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[141]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[142]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[143]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[144]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[145]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[146]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[147]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[148]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[149]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[150]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[151]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[152]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[153]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[154]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[155]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[156]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[157]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[158]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[159]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[160]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[161]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[162]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[163]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[164]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[165]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[166]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[167]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[168]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[169]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[170]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[171]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[172]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[173]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[174]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[175]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[176]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[177]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[178]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[179]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[180]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[181]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[182]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[183]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[184]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[185]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[186]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[187]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[188]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[189]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[190]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[191]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[192]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[193]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[194]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[195]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[196]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[197]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[198]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[199]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[200]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[201]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[202]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[203]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[204]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[205]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[206]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[207]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[208]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[209]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[210]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[211]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[212]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[213]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[214]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[215]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[216]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[217]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[218]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[219]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[220]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[221]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[222]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[223]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[224]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[225]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[226]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[227]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[228]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[229]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[230]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[231]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[232]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[233]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[234]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[235]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[236]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[237]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[238]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[239]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[240]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[241]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[242]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[243]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[244]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[245]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[246]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[247]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[248]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[249]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[250]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[251]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[252]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[253]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[254]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[255]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[256]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[257]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[258]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[259]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[260]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[261]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[262]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[263]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[264]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[265]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[266]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[267]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[268]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[269]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[270]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[271]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[272]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[273]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[274]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[275]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[276]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[277]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[278]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[279]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[280]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[281]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[282]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[283]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[284]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[285]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[286]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[287]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[288]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[289]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[290]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[291]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[292]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[293]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[294]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[295]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[296]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[297]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[298]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[299]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[300]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[301]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[302]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[303]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[304]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[305]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[306]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[307]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[308]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[309]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[310]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[311]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[312]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[313]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[314]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[315]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[316]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[317]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[318]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[319]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[320]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[321]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[322]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[323]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[324]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[325]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[326]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[327]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[328]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[329]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[330]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[331]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[332]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[333]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[334]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[335]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[336]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[337]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[338]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[339]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[340]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[341]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[342]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[343]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[344]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[345]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[346]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[347]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[348]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[349]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[350]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[351]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[352]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[353]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[354]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[355]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[356]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[357]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[358]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[359]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[360]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[361]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[362]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[363]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[364]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[365]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[366]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[367]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[368]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[369]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[370]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[371]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[372]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[373]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[374]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[375]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[376]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[377]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[378]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[379]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[380]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[381]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[382]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[383]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[384]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[385]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[386]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[387]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[388]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[389]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[390]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[391]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[392]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[393]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[394]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[395]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[396]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[397]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[398]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[399]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[400]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[401]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[402]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[403]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[404]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[405]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[406]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[407]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[408]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[409]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[410]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[411]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[412]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[413]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[414]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[415]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[416]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[417]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[418]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[419]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[420]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[421]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[422]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[423]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[424]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[425]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[426]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[427]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[428]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[429]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[430]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[431]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[432]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[433]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[434]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[435]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[436]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[437]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[438]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[439]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[440]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[441]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[442]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[443]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[444]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[445]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[446]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[447]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[448]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[449]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[450]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[451]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[452]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[453]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[454]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[455]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[456]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[457]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[458]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[459]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[460]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[461]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[462]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[463]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[464]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[465]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[466]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[467]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[468]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[469]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[470]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[471]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[472]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[473]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[474]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[475]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[476]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[477]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[478]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[479]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[480]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[481]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[482]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[483]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[484]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[485]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[486]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[487]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[488]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[489]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[490]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[491]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[492]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[493]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[494]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[495]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[496]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[497]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[498]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[499]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[500]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[501]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[502]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[503]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[504]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[505]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[506]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[507]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[508]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[509]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[510]} {design_1_i/ddr4_0/inst/c0_ddr4_app_rd_data[511]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 3 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_awsize[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awsize[1]} {design_1_i/ddr4_0/c0_ddr4_s_axi_awsize[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 3 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_bid[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_bid[1]} {design_1_i/ddr4_0/c0_ddr4_s_axi_bid[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 2 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_bresp[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_bresp[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 32 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[1]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[2]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[3]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[4]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[5]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[6]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[7]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[8]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[9]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[10]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[11]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[12]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[13]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[14]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[15]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[16]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[17]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[18]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[19]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[20]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[21]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[22]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[23]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[24]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[25]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[26]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[27]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[28]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[29]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[30]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_araddr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 32 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[1]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[2]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[3]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[4]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[5]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[6]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[7]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[8]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[9]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[10]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[11]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[12]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[13]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[14]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[15]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[16]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[17]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[18]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[19]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[20]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[21]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[22]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[23]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[24]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[25]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[26]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[27]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[28]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[29]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[30]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awaddr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 2 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_bresp[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_bresp[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 32 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[1]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[2]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[3]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[4]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[5]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[6]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[7]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[8]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[9]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[10]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[11]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[12]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[13]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[14]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[15]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[16]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[17]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[18]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[19]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[20]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[21]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[22]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[23]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[24]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[25]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[26]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[27]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[28]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[29]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[30]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 2 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rresp[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rresp[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 32 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[1]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[2]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[3]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[4]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[5]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[6]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[7]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[8]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[9]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[10]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[11]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[12]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[13]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[14]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[15]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[16]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[17]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[18]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[19]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[20]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[21]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[22]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[23]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[24]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[25]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[26]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[27]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[28]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[29]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[30]} {design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 128 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[1]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[2]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[3]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[4]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[5]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[6]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[7]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[8]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[9]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[10]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[11]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[12]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[13]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[14]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[15]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[16]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[17]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[18]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[19]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[20]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[21]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[22]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[23]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[24]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[25]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[26]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[27]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[28]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[29]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[30]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[31]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[32]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[33]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[34]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[35]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[36]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[37]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[38]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[39]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[40]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[41]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[42]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[43]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[44]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[45]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[46]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[47]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[48]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[49]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[50]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[51]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[52]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[53]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[54]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[55]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[56]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[57]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[58]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[59]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[60]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[61]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[62]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[63]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[64]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[65]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[66]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[67]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[68]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[69]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[70]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[71]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[72]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[73]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[74]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[75]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[76]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[77]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[78]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[79]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[80]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[81]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[82]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[83]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[84]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[85]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[86]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[87]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[88]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[89]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[90]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[91]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[92]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[93]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[94]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[95]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[96]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[97]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[98]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[99]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[100]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[101]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[102]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[103]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[104]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[105]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[106]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[107]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[108]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[109]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[110]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[111]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[112]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[113]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[114]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[115]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[116]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[117]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[118]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[119]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[120]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[121]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[122]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[123]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[124]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[125]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[126]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rdata[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 3 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_rid[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rid[1]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rid[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 2 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_rresp[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_rresp[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 128 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[1]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[2]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[3]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[4]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[5]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[6]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[7]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[8]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[9]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[10]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[11]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[12]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[13]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[14]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[15]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[16]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[17]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[18]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[19]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[20]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[21]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[22]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[23]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[24]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[25]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[26]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[27]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[28]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[29]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[30]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[31]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[32]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[33]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[34]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[35]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[36]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[37]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[38]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[39]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[40]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[41]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[42]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[43]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[44]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[45]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[46]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[47]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[48]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[49]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[50]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[51]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[52]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[53]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[54]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[55]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[56]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[57]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[58]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[59]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[60]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[61]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[62]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[63]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[64]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[65]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[66]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[67]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[68]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[69]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[70]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[71]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[72]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[73]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[74]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[75]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[76]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[77]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[78]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[79]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[80]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[81]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[82]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[83]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[84]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[85]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[86]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[87]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[88]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[89]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[90]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[91]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[92]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[93]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[94]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[95]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[96]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[97]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[98]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[99]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[100]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[101]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[102]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[103]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[104]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[105]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[106]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[107]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[108]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[109]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[110]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[111]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[112]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[113]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[114]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[115]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[116]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[117]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[118]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[119]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[120]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[121]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[122]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[123]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[124]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[125]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[126]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wdata[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 16 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {design_1_i/ddr4_0/c0_ddr4_s_axi_wstrb[0]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wstrb[1]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wstrb[2]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wstrb[3]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wstrb[4]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wstrb[5]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wstrb[6]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wstrb[7]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wstrb[8]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wstrb[9]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wstrb[10]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wstrb[11]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wstrb[12]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wstrb[13]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wstrb[14]} {design_1_i/ddr4_0/c0_ddr4_s_axi_wstrb[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list design_1_i/ddr4_0/c0_ddr4_s_axi_arready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list design_1_i/ddr4_0/c0_ddr4_s_axi_arvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list design_1_i/ddr4_0/c0_ddr4_s_axi_awready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list design_1_i/ddr4_0/c0_ddr4_s_axi_awvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list design_1_i/ddr4_0/c0_ddr4_s_axi_bready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list design_1_i/ddr4_0/c0_ddr4_s_axi_bvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_arready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_arvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_awvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_bready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_bvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_rvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list design_1_i/ddr4_0/c0_ddr4_s_axi_ctrl_wvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list design_1_i/ddr4_0/c0_ddr4_s_axi_rlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list design_1_i/ddr4_0/c0_ddr4_s_axi_rready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list design_1_i/ddr4_0/c0_ddr4_s_axi_rvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list design_1_i/ddr4_0/c0_ddr4_s_axi_wlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list design_1_i/ddr4_0/c0_ddr4_s_axi_wready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list design_1_i/ddr4_0/c0_ddr4_s_axi_wvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list design_1_i/ddr4_0/c0_init_calib_complete]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
