// Seed: 2478146479
module module_0 ();
  wor id_1;
  logic [7:0] id_2;
  wire id_3;
  parameter id_4 = !1;
  parameter id_5 = (id_4 * -1);
  assign id_2[-1'b0] = id_2;
  assign id_1 = id_4 <-> 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    output tri0 id_2,
    input wor id_3,
    input tri1 id_4,
    input supply0 id_5,
    output tri0 id_6,
    input wand id_7,
    input tri0 id_8,
    output wor id_9,
    output supply0 id_10,
    input tri0 id_11,
    output tri0 id_12,
    output wand id_13,
    output uwire id_14,
    output supply1 id_15,
    input tri id_16,
    input supply1 id_17,
    input wire id_18,
    input wire id_19,
    input tri0 id_20,
    input tri1 id_21,
    input uwire id_22
);
  module_0 modCall_1 ();
endmodule
