; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx1100 -O0 -stop-after=finalize-isel < %s | FileCheck %s

; Test edge cases for divergent debug value lane offset transformation.

; Test 1: i8 type - on AMDGPU, i8 is promoted to i16, but both fit in VGPR_32
; so the lane stride is 4 bytes (register width), not 1 or 2 bytes (type size).
; Note: DIOpArg has i8 (original IR type) while DIOpByteOffset has i16 (EVT after
; target promotion), because the byte offset is computed from the register-level type.
; CHECK-LABEL: name: test_vgpr_dbg_value_i8
; CHECK: DBG_VALUE %{{[0-9]+}}, $noreg, !{{[0-9]+}}, !DIExpression(DIOpArg(0, i8), DIOpPushLane(i32), DIOpConstant(i32 4), DIOpMul(), DIOpByteOffset(i16))

define amdgpu_kernel void @test_vgpr_dbg_value_i8(ptr addrspace(1) %out) #0 !dbg !5 {
entry:
  %tid = call i32 @llvm.amdgcn.workitem.id.x(), !dbg !11
  %tid8 = trunc i32 %tid to i8, !dbg !12
  %val = add i8 %tid8, 1, !dbg !13
    #dbg_value(i8 %val, !9, !DIExpression(DIOpArg(0, i8)), !13)
  store i8 %val, ptr addrspace(1) %out, align 1, !dbg !14
  ret void, !dbg !15
}

; Test 2: double type (64-bit float) - size is 8 bytes
; CHECK-LABEL: name: test_vgpr_dbg_value_double
; CHECK: DBG_VALUE %{{[0-9]+}}, $noreg, !{{[0-9]+}}, !DIExpression(DIOpArg(0, double), DIOpPushLane(i32), DIOpConstant(i32 8), DIOpMul(), DIOpByteOffset(double))

define amdgpu_kernel void @test_vgpr_dbg_value_double(ptr addrspace(1) %out) #0 !dbg !16 {
entry:
  %tid = call i32 @llvm.amdgcn.workitem.id.x(), !dbg !21
  %tidf = uitofp i32 %tid to double, !dbg !22
  %val = fmul double %tidf, 2.0, !dbg !22
    #dbg_value(double %val, !19, !DIExpression(DIOpArg(0, double)), !22)
  store double %val, ptr addrspace(1) %out, align 8, !dbg !24
  ret void, !dbg !25
}

; Test 3: v2i32 vector type (64-bit) - size is 8 bytes
; CHECK-LABEL: name: test_vgpr_dbg_value_v2i32
; CHECK: DBG_VALUE %{{[0-9]+}}, $noreg, !{{[0-9]+}}, !DIExpression(DIOpArg(0, <2 x i32>), DIOpPushLane(i32), DIOpConstant(i32 8), DIOpMul(), DIOpByteOffset(<2 x i32>))

define amdgpu_kernel void @test_vgpr_dbg_value_v2i32(ptr addrspace(1) %out) #0 !dbg !26 {
entry:
  %tid = call i32 @llvm.amdgcn.workitem.id.x(), !dbg !31
  %v1 = insertelement <2 x i32> undef, i32 %tid, i32 0, !dbg !32
  %val = insertelement <2 x i32> %v1, i32 %tid, i32 1, !dbg !33
    #dbg_value(<2 x i32> %val, !29, !DIExpression(DIOpArg(0, <2 x i32>)), !33)
  store <2 x i32> %val, ptr addrspace(1) %out, align 8, !dbg !34
  ret void, !dbg !35
}

; Test 4: half type (16-bit float) - fits in VGPR_32, so lane stride is 4 bytes
; CHECK-LABEL: name: test_vgpr_dbg_value_half
; CHECK: DBG_VALUE %{{[0-9]+}}, $noreg, !{{[0-9]+}}, !DIExpression(DIOpArg(0, half), DIOpPushLane(i32), DIOpConstant(i32 4), DIOpMul(), DIOpByteOffset(half))

define amdgpu_kernel void @test_vgpr_dbg_value_half(ptr addrspace(1) %out) #0 !dbg !36 {
entry:
  %tid = call i32 @llvm.amdgcn.workitem.id.x(), !dbg !41
  %tidf = uitofp i32 %tid to half, !dbg !42
  %val = fmul half %tidf, 2.0, !dbg !43
    #dbg_value(half %val, !39, !DIExpression(DIOpArg(0, half)), !43)
  store half %val, ptr addrspace(1) %out, align 2, !dbg !44
  ret void, !dbg !45
}

; Test 5: v3i32 vector type (96-bit = 12 bytes) - NOT power of 2, tests DIOpMul correctness
; CHECK-LABEL: name: test_vgpr_dbg_value_v3i32
; CHECK: DBG_VALUE %{{[0-9]+}}, $noreg, !{{[0-9]+}}, !DIExpression(DIOpArg(0, <3 x i32>), DIOpPushLane(i32), DIOpConstant(i32 12), DIOpMul(), DIOpByteOffset(<3 x i32>))

define amdgpu_kernel void @test_vgpr_dbg_value_v3i32(ptr addrspace(1) %out) #0 !dbg !46 {
entry:
  %tid = call i32 @llvm.amdgcn.workitem.id.x(), !dbg !51
  %v1 = insertelement <3 x i32> undef, i32 %tid, i32 0, !dbg !52
  %v2 = insertelement <3 x i32> %v1, i32 %tid, i32 1, !dbg !52
  %val = insertelement <3 x i32> %v2, i32 %tid, i32 2, !dbg !53
    #dbg_value(<3 x i32> %val, !49, !DIExpression(DIOpArg(0, <3 x i32>)), !53)
  store <3 x i32> %val, ptr addrspace(1) %out, align 16, !dbg !54
  ret void, !dbg !55
}

; Test 6: Idempotency — if the DIExpression already contains DIOpPushLane,
; getExpressionForDivergentDebugValue must NOT add a second set of lane ops.
; This tests the early-return guard at the top of the function.
; CHECK-LABEL: name: test_vgpr_dbg_value_existing_pushlane
; The expression must be preserved exactly as written — no second PushLane added.
; The closing "))" after DIOpByteOffset(i32) ensures the expression ends there;
; a doubled expression would have ", DIOpPushLane(...)" before the close.
; CHECK: DBG_VALUE %{{[0-9]+}}, $noreg, !{{[0-9]+}}, !DIExpression(DIOpArg(0, i32), DIOpPushLane(i32), DIOpConstant(i32 4), DIOpMul(), DIOpByteOffset(i32)), debug-location

define amdgpu_kernel void @test_vgpr_dbg_value_existing_pushlane(ptr addrspace(1) %out) #0 !dbg !56 {
entry:
  %tid = call i32 @llvm.amdgcn.workitem.id.x(), !dbg !60
  %val = shl i32 %tid, 2, !dbg !61
    #dbg_value(i32 %val, !58, !DIExpression(DIOpArg(0, i32), DIOpPushLane(i32), DIOpConstant(i32 4), DIOpMul(), DIOpByteOffset(i32)), !61)
  store i32 %val, ptr addrspace(1) %out, align 4, !dbg !62
  ret void, !dbg !63
}

declare i32 @llvm.amdgcn.workitem.id.x() #1

attributes #0 = { nounwind "target-features"="+wavefrontsize32" }
attributes #1 = { nounwind readnone speculatable }

!llvm.dbg.cu = !{!0}
!llvm.module.flags = !{!3, !4}

!0 = distinct !DICompileUnit(language: DW_LANG_C99, file: !1, producer: "clang", isOptimized: false, runtimeVersion: 0, emissionKind: FullDebug, enums: !2)
!1 = !DIFile(filename: "test_edge.cl", directory: "/tmp")
!2 = !{}
!3 = !{i32 7, !"Dwarf Version", i32 5}
!4 = !{i32 2, !"Debug Info Version", i32 3}

; Function 1: test_vgpr_dbg_value_i8
!5 = distinct !DISubprogram(name: "test_vgpr_dbg_value_i8", scope: !1, file: !1, line: 1, type: !6, isLocal: false, isDefinition: true, scopeLine: 1, flags: DIFlagPrototyped, isOptimized: false, unit: !0, retainedNodes: !8)
!6 = !DISubroutineType(types: !7)
!7 = !{null}
!8 = !{!9}
!9 = !DILocalVariable(name: "val8", scope: !5, file: !1, line: 2, type: !10)
!10 = !DIBasicType(name: "char", size: 8, encoding: DW_ATE_signed_char)
!11 = !DILocation(line: 1, column: 1, scope: !5)
!12 = !DILocation(line: 2, column: 1, scope: !5)
!13 = !DILocation(line: 3, column: 1, scope: !5)
!14 = !DILocation(line: 4, column: 1, scope: !5)
!15 = !DILocation(line: 5, column: 1, scope: !5)

; Function 2: test_vgpr_dbg_value_double
!16 = distinct !DISubprogram(name: "test_vgpr_dbg_value_double", scope: !1, file: !1, line: 10, type: !6, isLocal: false, isDefinition: true, scopeLine: 10, flags: DIFlagPrototyped, isOptimized: false, unit: !0, retainedNodes: !17)
!17 = !{!19}
!18 = !DIBasicType(name: "double", size: 64, encoding: DW_ATE_float)
!19 = !DILocalVariable(name: "vald", scope: !16, file: !1, line: 11, type: !18)
!21 = !DILocation(line: 10, column: 1, scope: !16)
!22 = !DILocation(line: 11, column: 1, scope: !16)
!23 = !DILocation(line: 12, column: 1, scope: !16)
!24 = !DILocation(line: 13, column: 1, scope: !16)
!25 = !DILocation(line: 14, column: 1, scope: !16)

; Function 3: test_vgpr_dbg_value_v2i32
!26 = distinct !DISubprogram(name: "test_vgpr_dbg_value_v2i32", scope: !1, file: !1, line: 20, type: !6, isLocal: false, isDefinition: true, scopeLine: 20, flags: DIFlagPrototyped, isOptimized: false, unit: !0, retainedNodes: !27)
!27 = !{!29}
!28 = !DICompositeType(tag: DW_TAG_array_type, baseType: !10, size: 64, elements: !2)
!29 = !DILocalVariable(name: "valv", scope: !26, file: !1, line: 21, type: !28)
!31 = !DILocation(line: 20, column: 1, scope: !26)
!32 = !DILocation(line: 21, column: 1, scope: !26)
!33 = !DILocation(line: 22, column: 1, scope: !26)
!34 = !DILocation(line: 23, column: 1, scope: !26)
!35 = !DILocation(line: 24, column: 1, scope: !26)

; Function 4: test_vgpr_dbg_value_half
!36 = distinct !DISubprogram(name: "test_vgpr_dbg_value_half", scope: !1, file: !1, line: 30, type: !6, isLocal: false, isDefinition: true, scopeLine: 30, flags: DIFlagPrototyped, isOptimized: false, unit: !0, retainedNodes: !37)
!37 = !{!39}
!38 = !DIBasicType(name: "half", size: 16, encoding: DW_ATE_float)
!39 = !DILocalVariable(name: "valh", scope: !36, file: !1, line: 31, type: !38)
!41 = !DILocation(line: 30, column: 1, scope: !36)
!42 = !DILocation(line: 31, column: 1, scope: !36)
!43 = !DILocation(line: 32, column: 1, scope: !36)
!44 = !DILocation(line: 33, column: 1, scope: !36)
!45 = !DILocation(line: 34, column: 1, scope: !36)

; Function 5: test_vgpr_dbg_value_v3i32 (non-power-of-2 size: 12 bytes)
!46 = distinct !DISubprogram(name: "test_vgpr_dbg_value_v3i32", scope: !1, file: !1, line: 40, type: !6, isLocal: false, isDefinition: true, scopeLine: 40, flags: DIFlagPrototyped, isOptimized: false, unit: !0, retainedNodes: !47)
!47 = !{!49}
!48 = !DICompositeType(tag: DW_TAG_array_type, baseType: !10, size: 96, elements: !2)
!49 = !DILocalVariable(name: "valv3", scope: !46, file: !1, line: 41, type: !48)
!51 = !DILocation(line: 40, column: 1, scope: !46)
!52 = !DILocation(line: 41, column: 1, scope: !46)
!53 = !DILocation(line: 42, column: 1, scope: !46)
!54 = !DILocation(line: 43, column: 1, scope: !46)
!55 = !DILocation(line: 44, column: 1, scope: !46)

; Function 6: test_vgpr_dbg_value_existing_pushlane (idempotency test)
!56 = distinct !DISubprogram(name: "test_vgpr_dbg_value_existing_pushlane", scope: !1, file: !1, line: 50, type: !6, isLocal: false, isDefinition: true, scopeLine: 50, flags: DIFlagPrototyped, isOptimized: false, unit: !0, retainedNodes: !57)
!57 = !{!58}
!58 = !DILocalVariable(name: "val_idempotent", scope: !56, file: !1, line: 51, type: !10)
!60 = !DILocation(line: 50, column: 1, scope: !56)
!61 = !DILocation(line: 51, column: 1, scope: !56)
!62 = !DILocation(line: 52, column: 1, scope: !56)
!63 = !DILocation(line: 53, column: 1, scope: !56)
