
timer_OC_PWM_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005dfc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  08005fd0  08005fd0  00015fd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080063cc  080063cc  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080063cc  080063cc  000163cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080063d4  080063d4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080063d4  080063d4  000163d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080063d8  080063d8  000163d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080063dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c8  200001dc  080065b8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002a4  080065b8  000202a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e308  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a0d  00000000  00000000  0002e514  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b88  00000000  00000000  0002ff28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000af0  00000000  00000000  00030ab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021ae2  00000000  00000000  000315a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dcde  00000000  00000000  00053082  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d0904  00000000  00000000  00060d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00131664  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004230  00000000  00000000  001316b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  001358e8  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  001359b4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005fb4 	.word	0x08005fb4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	08005fb4 	.word	0x08005fb4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96e 	b.w	8000edc <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468c      	mov	ip, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f040 8083 	bne.w	8000d2e <__udivmoddi4+0x116>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d947      	bls.n	8000cbe <__udivmoddi4+0xa6>
 8000c2e:	fab2 f282 	clz	r2, r2
 8000c32:	b142      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	f1c2 0020 	rsb	r0, r2, #32
 8000c38:	fa24 f000 	lsr.w	r0, r4, r0
 8000c3c:	4091      	lsls	r1, r2
 8000c3e:	4097      	lsls	r7, r2
 8000c40:	ea40 0c01 	orr.w	ip, r0, r1
 8000c44:	4094      	lsls	r4, r2
 8000c46:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c4a:	0c23      	lsrs	r3, r4, #16
 8000c4c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c50:	fa1f fe87 	uxth.w	lr, r7
 8000c54:	fb08 c116 	mls	r1, r8, r6, ip
 8000c58:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c60:	4299      	cmp	r1, r3
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x60>
 8000c64:	18fb      	adds	r3, r7, r3
 8000c66:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6a:	f080 8119 	bcs.w	8000ea0 <__udivmoddi4+0x288>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 8116 	bls.w	8000ea0 <__udivmoddi4+0x288>
 8000c74:	3e02      	subs	r6, #2
 8000c76:	443b      	add	r3, r7
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c80:	fb08 3310 	mls	r3, r8, r0, r3
 8000c84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c88:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c8c:	45a6      	cmp	lr, r4
 8000c8e:	d909      	bls.n	8000ca4 <__udivmoddi4+0x8c>
 8000c90:	193c      	adds	r4, r7, r4
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c96:	f080 8105 	bcs.w	8000ea4 <__udivmoddi4+0x28c>
 8000c9a:	45a6      	cmp	lr, r4
 8000c9c:	f240 8102 	bls.w	8000ea4 <__udivmoddi4+0x28c>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	443c      	add	r4, r7
 8000ca4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ca8:	eba4 040e 	sub.w	r4, r4, lr
 8000cac:	2600      	movs	r6, #0
 8000cae:	b11d      	cbz	r5, 8000cb8 <__udivmoddi4+0xa0>
 8000cb0:	40d4      	lsrs	r4, r2
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cb8:	4631      	mov	r1, r6
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	b902      	cbnz	r2, 8000cc2 <__udivmoddi4+0xaa>
 8000cc0:	deff      	udf	#255	; 0xff
 8000cc2:	fab2 f282 	clz	r2, r2
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	d150      	bne.n	8000d6c <__udivmoddi4+0x154>
 8000cca:	1bcb      	subs	r3, r1, r7
 8000ccc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd0:	fa1f f887 	uxth.w	r8, r7
 8000cd4:	2601      	movs	r6, #1
 8000cd6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cda:	0c21      	lsrs	r1, r4, #16
 8000cdc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ce0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0xe4>
 8000cec:	1879      	adds	r1, r7, r1
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0xe2>
 8000cf4:	428b      	cmp	r3, r1
 8000cf6:	f200 80e9 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1ac9      	subs	r1, r1, r3
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d08:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x10c>
 8000d14:	193c      	adds	r4, r7, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x10a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80d9 	bhi.w	8000ed4 <__udivmoddi4+0x2bc>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e7bf      	b.n	8000cae <__udivmoddi4+0x96>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x12e>
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	f000 80b1 	beq.w	8000e9a <__udivmoddi4+0x282>
 8000d38:	2600      	movs	r6, #0
 8000d3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3e:	4630      	mov	r0, r6
 8000d40:	4631      	mov	r1, r6
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f683 	clz	r6, r3
 8000d4a:	2e00      	cmp	r6, #0
 8000d4c:	d14a      	bne.n	8000de4 <__udivmoddi4+0x1cc>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0x140>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80b8 	bhi.w	8000ec8 <__udivmoddi4+0x2b0>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	468c      	mov	ip, r1
 8000d62:	2d00      	cmp	r5, #0
 8000d64:	d0a8      	beq.n	8000cb8 <__udivmoddi4+0xa0>
 8000d66:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d6a:	e7a5      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000d6c:	f1c2 0320 	rsb	r3, r2, #32
 8000d70:	fa20 f603 	lsr.w	r6, r0, r3
 8000d74:	4097      	lsls	r7, r2
 8000d76:	fa01 f002 	lsl.w	r0, r1, r2
 8000d7a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7e:	40d9      	lsrs	r1, r3
 8000d80:	4330      	orrs	r0, r6
 8000d82:	0c03      	lsrs	r3, r0, #16
 8000d84:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d88:	fa1f f887 	uxth.w	r8, r7
 8000d8c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb06 f108 	mul.w	r1, r6, r8
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x19c>
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000da6:	f080 808d 	bcs.w	8000ec4 <__udivmoddi4+0x2ac>
 8000daa:	4299      	cmp	r1, r3
 8000dac:	f240 808a 	bls.w	8000ec4 <__udivmoddi4+0x2ac>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	443b      	add	r3, r7
 8000db4:	1a5b      	subs	r3, r3, r1
 8000db6:	b281      	uxth	r1, r0
 8000db8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dbc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dc4:	fb00 f308 	mul.w	r3, r0, r8
 8000dc8:	428b      	cmp	r3, r1
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x1c4>
 8000dcc:	1879      	adds	r1, r7, r1
 8000dce:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dd2:	d273      	bcs.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd4:	428b      	cmp	r3, r1
 8000dd6:	d971      	bls.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd8:	3802      	subs	r0, #2
 8000dda:	4439      	add	r1, r7
 8000ddc:	1acb      	subs	r3, r1, r3
 8000dde:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000de2:	e778      	b.n	8000cd6 <__udivmoddi4+0xbe>
 8000de4:	f1c6 0c20 	rsb	ip, r6, #32
 8000de8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dec:	fa22 f30c 	lsr.w	r3, r2, ip
 8000df0:	431c      	orrs	r4, r3
 8000df2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000df6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dfe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e02:	431f      	orrs	r7, r3
 8000e04:	0c3b      	lsrs	r3, r7, #16
 8000e06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e0a:	fa1f f884 	uxth.w	r8, r4
 8000e0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e12:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e16:	fb09 fa08 	mul.w	sl, r9, r8
 8000e1a:	458a      	cmp	sl, r1
 8000e1c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e20:	fa00 f306 	lsl.w	r3, r0, r6
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x220>
 8000e26:	1861      	adds	r1, r4, r1
 8000e28:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e2c:	d248      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e2e:	458a      	cmp	sl, r1
 8000e30:	d946      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4421      	add	r1, r4
 8000e38:	eba1 010a 	sub.w	r1, r1, sl
 8000e3c:	b2bf      	uxth	r7, r7
 8000e3e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e42:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e46:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e4a:	fb00 f808 	mul.w	r8, r0, r8
 8000e4e:	45b8      	cmp	r8, r7
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x24a>
 8000e52:	19e7      	adds	r7, r4, r7
 8000e54:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e58:	d22e      	bcs.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5a:	45b8      	cmp	r8, r7
 8000e5c:	d92c      	bls.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4427      	add	r7, r4
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	eba7 0708 	sub.w	r7, r7, r8
 8000e6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6e:	454f      	cmp	r7, r9
 8000e70:	46c6      	mov	lr, r8
 8000e72:	4649      	mov	r1, r9
 8000e74:	d31a      	bcc.n	8000eac <__udivmoddi4+0x294>
 8000e76:	d017      	beq.n	8000ea8 <__udivmoddi4+0x290>
 8000e78:	b15d      	cbz	r5, 8000e92 <__udivmoddi4+0x27a>
 8000e7a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e7e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e82:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e86:	40f2      	lsrs	r2, r6
 8000e88:	ea4c 0202 	orr.w	r2, ip, r2
 8000e8c:	40f7      	lsrs	r7, r6
 8000e8e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e92:	2600      	movs	r6, #0
 8000e94:	4631      	mov	r1, r6
 8000e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e70b      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0x60>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6fd      	b.n	8000ca4 <__udivmoddi4+0x8c>
 8000ea8:	4543      	cmp	r3, r8
 8000eaa:	d2e5      	bcs.n	8000e78 <__udivmoddi4+0x260>
 8000eac:	ebb8 0e02 	subs.w	lr, r8, r2
 8000eb0:	eb69 0104 	sbc.w	r1, r9, r4
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7df      	b.n	8000e78 <__udivmoddi4+0x260>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e7d2      	b.n	8000e62 <__udivmoddi4+0x24a>
 8000ebc:	4660      	mov	r0, ip
 8000ebe:	e78d      	b.n	8000ddc <__udivmoddi4+0x1c4>
 8000ec0:	4681      	mov	r9, r0
 8000ec2:	e7b9      	b.n	8000e38 <__udivmoddi4+0x220>
 8000ec4:	4666      	mov	r6, ip
 8000ec6:	e775      	b.n	8000db4 <__udivmoddi4+0x19c>
 8000ec8:	4630      	mov	r0, r6
 8000eca:	e74a      	b.n	8000d62 <__udivmoddi4+0x14a>
 8000ecc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed0:	4439      	add	r1, r7
 8000ed2:	e713      	b.n	8000cfc <__udivmoddi4+0xe4>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	443c      	add	r4, r7
 8000ed8:	e724      	b.n	8000d24 <__udivmoddi4+0x10c>
 8000eda:	bf00      	nop

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <SysTick_Handler>:
 */

#include "main.h"
extern TIM_HandleTypeDef htim2;

void SysTick_Handler(void) {
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0

	HAL_IncTick();
 8000ee4:	f000 fb0e 	bl	8001504 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8000ee8:	f000 fc5a 	bl	80017a0 <HAL_SYSTICK_IRQHandler>
}
 8000eec:	bf00      	nop
 8000eee:	bd80      	pop	{r7, pc}

08000ef0 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void) {
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0

	HAL_TIM_IRQHandler(&htim2);
 8000ef4:	4802      	ldr	r0, [pc, #8]	; (8000f00 <TIM2_IRQHandler+0x10>)
 8000ef6:	f001 fc77 	bl	80027e8 <HAL_TIM_IRQHandler>
}
 8000efa:	bf00      	nop
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	20000204 	.word	0x20000204

08000f04 <main>:
void Error_handler(void);

UART_HandleTypeDef huart2;
TIM_HandleTypeDef htim2;

int main(void) {
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0

	HAL_Init();
 8000f08:	f000 faaa 	bl	8001460 <HAL_Init>
	SystemClock_Config_HSE(SYS_CLOCK_FREQ_50MHZ);
 8000f0c:	2032      	movs	r0, #50	; 0x32
 8000f0e:	f000 f82d 	bl	8000f6c <SystemClock_Config_HSE>
	GPIO_Init();
 8000f12:	f000 f8cb 	bl	80010ac <GPIO_Init>
	UART2_Init();
 8000f16:	f000 f8ed 	bl	80010f4 <UART2_Init>
	TIM2_Init();
 8000f1a:	f000 f911 	bl	8001140 <TIM2_Init>

	//25% duty cycle
	if(HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1) != HAL_OK) {
 8000f1e:	2100      	movs	r1, #0
 8000f20:	4811      	ldr	r0, [pc, #68]	; (8000f68 <main+0x64>)
 8000f22:	f001 fb99 	bl	8002658 <HAL_TIM_PWM_Start>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d001      	beq.n	8000f30 <main+0x2c>
		Error_handler();
 8000f2c:	f000 f98c 	bl	8001248 <Error_handler>
	}
	//45% duty cycle
	if(HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2) != HAL_OK) {
 8000f30:	2104      	movs	r1, #4
 8000f32:	480d      	ldr	r0, [pc, #52]	; (8000f68 <main+0x64>)
 8000f34:	f001 fb90 	bl	8002658 <HAL_TIM_PWM_Start>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <main+0x3e>
		Error_handler();
 8000f3e:	f000 f983 	bl	8001248 <Error_handler>
	}
	//75% duty cycle
	if(HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3) != HAL_OK) {
 8000f42:	2108      	movs	r1, #8
 8000f44:	4808      	ldr	r0, [pc, #32]	; (8000f68 <main+0x64>)
 8000f46:	f001 fb87 	bl	8002658 <HAL_TIM_PWM_Start>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <main+0x50>
		Error_handler();
 8000f50:	f000 f97a 	bl	8001248 <Error_handler>
	}
	//90% duty cycle
	if(HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4) != HAL_OK) {
 8000f54:	210c      	movs	r1, #12
 8000f56:	4804      	ldr	r0, [pc, #16]	; (8000f68 <main+0x64>)
 8000f58:	f001 fb7e 	bl	8002658 <HAL_TIM_PWM_Start>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d001      	beq.n	8000f66 <main+0x62>
		Error_handler();
 8000f62:	f000 f971 	bl	8001248 <Error_handler>
	}

	while(1);
 8000f66:	e7fe      	b.n	8000f66 <main+0x62>
 8000f68:	20000204 	.word	0x20000204

08000f6c <SystemClock_Config_HSE>:

	return 0;
}

void SystemClock_Config_HSE(uint8_t clock_freq) {
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b096      	sub	sp, #88	; 0x58
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	4603      	mov	r3, r0
 8000f74:	71fb      	strb	r3, [r7, #7]

	RCC_OscInitTypeDef osc_init;
	RCC_ClkInitTypeDef clk_init;
	uint8_t flash_latency = 0;
 8000f76:	2300      	movs	r3, #0
 8000f78:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	//Using HSE to derive PLL
	//Activate LSE Crystal Oscillator on Nucleo Board
	osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_HSI;
 8000f7c:	2307      	movs	r3, #7
 8000f7e:	623b      	str	r3, [r7, #32]
	osc_init.HSEState = RCC_HSE_ON;
 8000f80:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f84:	627b      	str	r3, [r7, #36]	; 0x24
	osc_init.LSEState = RCC_LSE_ON;
 8000f86:	2301      	movs	r3, #1
 8000f88:	62bb      	str	r3, [r7, #40]	; 0x28
	osc_init.HSIState = RCC_HSI_ON;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc_init.PLL.PLLState = RCC_PLL_ON;
 8000f8e:	2302      	movs	r3, #2
 8000f90:	63bb      	str	r3, [r7, #56]	; 0x38
	osc_init.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f92:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f96:	63fb      	str	r3, [r7, #60]	; 0x3c

	switch(clock_freq) {
 8000f98:	79fb      	ldrb	r3, [r7, #7]
 8000f9a:	2b78      	cmp	r3, #120	; 0x78
 8000f9c:	d03a      	beq.n	8001014 <SystemClock_Config_HSE+0xa8>
 8000f9e:	2b78      	cmp	r3, #120	; 0x78
 8000fa0:	dc7d      	bgt.n	800109e <SystemClock_Config_HSE+0x132>
 8000fa2:	2b32      	cmp	r3, #50	; 0x32
 8000fa4:	d002      	beq.n	8000fac <SystemClock_Config_HSE+0x40>
 8000fa6:	2b54      	cmp	r3, #84	; 0x54
 8000fa8:	d01a      	beq.n	8000fe0 <SystemClock_Config_HSE+0x74>
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
			flash_latency = 3;
			break;
		}
		default:
			return;
 8000faa:	e078      	b.n	800109e <SystemClock_Config_HSE+0x132>
			osc_init.PLL.PLLM = 16;
 8000fac:	2310      	movs	r3, #16
 8000fae:	643b      	str	r3, [r7, #64]	; 0x40
			osc_init.PLL.PLLN = 100;
 8000fb0:	2364      	movs	r3, #100	; 0x64
 8000fb2:	647b      	str	r3, [r7, #68]	; 0x44
			osc_init.PLL.PLLP = RCC_PLLP_DIV2;
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	64bb      	str	r3, [r7, #72]	; 0x48
			osc_init.PLL.PLLQ = 2;
 8000fb8:	2302      	movs	r3, #2
 8000fba:	64fb      	str	r3, [r7, #76]	; 0x4c
			osc_init.PLL.PLLR = 2;
 8000fbc:	2302      	movs	r3, #2
 8000fbe:	653b      	str	r3, [r7, #80]	; 0x50
			clk_init.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 8000fc0:	230f      	movs	r3, #15
 8000fc2:	60fb      	str	r3, [r7, #12]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	613b      	str	r3, [r7, #16]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	617b      	str	r3, [r7, #20]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fcc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fd0:	61bb      	str	r3, [r7, #24]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 8000fd2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fd6:	61fb      	str	r3, [r7, #28]
			flash_latency = 1;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			break;
 8000fde:	e033      	b.n	8001048 <SystemClock_Config_HSE+0xdc>
			osc_init.PLL.PLLM = 16;
 8000fe0:	2310      	movs	r3, #16
 8000fe2:	643b      	str	r3, [r7, #64]	; 0x40
			osc_init.PLL.PLLN = 168;
 8000fe4:	23a8      	movs	r3, #168	; 0xa8
 8000fe6:	647b      	str	r3, [r7, #68]	; 0x44
			osc_init.PLL.PLLP = RCC_PLLP_DIV2;
 8000fe8:	2302      	movs	r3, #2
 8000fea:	64bb      	str	r3, [r7, #72]	; 0x48
			osc_init.PLL.PLLQ = 2;
 8000fec:	2302      	movs	r3, #2
 8000fee:	64fb      	str	r3, [r7, #76]	; 0x4c
			osc_init.PLL.PLLR = 2;
 8000ff0:	2302      	movs	r3, #2
 8000ff2:	653b      	str	r3, [r7, #80]	; 0x50
			clk_init.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 8000ff4:	230f      	movs	r3, #15
 8000ff6:	60fb      	str	r3, [r7, #12]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	613b      	str	r3, [r7, #16]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	617b      	str	r3, [r7, #20]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 8001000:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001004:	61bb      	str	r3, [r7, #24]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 8001006:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800100a:	61fb      	str	r3, [r7, #28]
			flash_latency = 2;
 800100c:	2302      	movs	r3, #2
 800100e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			break;
 8001012:	e019      	b.n	8001048 <SystemClock_Config_HSE+0xdc>
			osc_init.PLL.PLLM = 16;
 8001014:	2310      	movs	r3, #16
 8001016:	643b      	str	r3, [r7, #64]	; 0x40
			osc_init.PLL.PLLN = 240;
 8001018:	23f0      	movs	r3, #240	; 0xf0
 800101a:	647b      	str	r3, [r7, #68]	; 0x44
			osc_init.PLL.PLLP = RCC_PLLP_DIV2;
 800101c:	2302      	movs	r3, #2
 800101e:	64bb      	str	r3, [r7, #72]	; 0x48
			osc_init.PLL.PLLQ = 2;
 8001020:	2302      	movs	r3, #2
 8001022:	64fb      	str	r3, [r7, #76]	; 0x4c
			osc_init.PLL.PLLR = 2;
 8001024:	2302      	movs	r3, #2
 8001026:	653b      	str	r3, [r7, #80]	; 0x50
			clk_init.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 8001028:	230f      	movs	r3, #15
 800102a:	60fb      	str	r3, [r7, #12]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800102c:	2302      	movs	r3, #2
 800102e:	613b      	str	r3, [r7, #16]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001030:	2300      	movs	r3, #0
 8001032:	617b      	str	r3, [r7, #20]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV4;
 8001034:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001038:	61bb      	str	r3, [r7, #24]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 800103a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800103e:	61fb      	str	r3, [r7, #28]
			flash_latency = 3;
 8001040:	2303      	movs	r3, #3
 8001042:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			break;
 8001046:	bf00      	nop
	}

	if(HAL_RCC_OscConfig(&osc_init) != HAL_OK) {
 8001048:	f107 0320 	add.w	r3, r7, #32
 800104c:	4618      	mov	r0, r3
 800104e:	f001 f815 	bl	800207c <HAL_RCC_OscConfig>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <SystemClock_Config_HSE+0xf0>
		Error_handler();
 8001058:	f000 f8f6 	bl	8001248 <Error_handler>
	}

	if(HAL_RCC_ClockConfig(&clk_init, flash_latency) != HAL_OK) {
 800105c:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8001060:	f107 030c 	add.w	r3, r7, #12
 8001064:	4611      	mov	r1, r2
 8001066:	4618      	mov	r0, r3
 8001068:	f000 fd3c 	bl	8001ae4 <HAL_RCC_ClockConfig>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d001      	beq.n	8001076 <SystemClock_Config_HSE+0x10a>
		Error_handler();
 8001072:	f000 f8e9 	bl	8001248 <Error_handler>
	}

	//Configure the SYSTICK timer interrupt frequency for every 1ms
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 8001076:	f000 fe1b 	bl	8001cb0 <HAL_RCC_GetHCLKFreq>
 800107a:	4603      	mov	r3, r0
 800107c:	4a0a      	ldr	r2, [pc, #40]	; (80010a8 <SystemClock_Config_HSE+0x13c>)
 800107e:	fba2 2303 	umull	r2, r3, r2, r3
 8001082:	099b      	lsrs	r3, r3, #6
 8001084:	4618      	mov	r0, r3
 8001086:	f000 fb62 	bl	800174e <HAL_SYSTICK_Config>
	//Configure SYSTICK
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800108a:	2004      	movs	r0, #4
 800108c:	f000 fb6c 	bl	8001768 <HAL_SYSTICK_CLKSourceConfig>
	//SYSTICK IRQn interrupt configuration
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001090:	2200      	movs	r2, #0
 8001092:	2100      	movs	r1, #0
 8001094:	f04f 30ff 	mov.w	r0, #4294967295
 8001098:	f000 fb2f 	bl	80016fa <HAL_NVIC_SetPriority>
 800109c:	e000      	b.n	80010a0 <SystemClock_Config_HSE+0x134>
			return;
 800109e:	bf00      	nop

}
 80010a0:	3758      	adds	r7, #88	; 0x58
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	10624dd3 	.word	0x10624dd3

080010ac <GPIO_Init>:

void GPIO_Init(void) {
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b086      	sub	sp, #24
 80010b0:	af00      	add	r7, sp, #0

	__HAL_RCC_GPIOA_CLK_ENABLE();
 80010b2:	2300      	movs	r3, #0
 80010b4:	603b      	str	r3, [r7, #0]
 80010b6:	4b0d      	ldr	r3, [pc, #52]	; (80010ec <GPIO_Init+0x40>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ba:	4a0c      	ldr	r2, [pc, #48]	; (80010ec <GPIO_Init+0x40>)
 80010bc:	f043 0301 	orr.w	r3, r3, #1
 80010c0:	6313      	str	r3, [r2, #48]	; 0x30
 80010c2:	4b0a      	ldr	r3, [pc, #40]	; (80010ec <GPIO_Init+0x40>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c6:	f003 0301 	and.w	r3, r3, #1
 80010ca:	603b      	str	r3, [r7, #0]
 80010cc:	683b      	ldr	r3, [r7, #0]

	GPIO_InitTypeDef ledgpio;
	ledgpio.Pin = GPIO_PIN_5;
 80010ce:	2320      	movs	r3, #32
 80010d0:	607b      	str	r3, [r7, #4]
	ledgpio.Mode = GPIO_MODE_OUTPUT_PP;
 80010d2:	2301      	movs	r3, #1
 80010d4:	60bb      	str	r3, [r7, #8]
	ledgpio.Pull = GPIO_NOPULL;
 80010d6:	2300      	movs	r3, #0
 80010d8:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &ledgpio);
 80010da:	1d3b      	adds	r3, r7, #4
 80010dc:	4619      	mov	r1, r3
 80010de:	4804      	ldr	r0, [pc, #16]	; (80010f0 <GPIO_Init+0x44>)
 80010e0:	f000 fb6c 	bl	80017bc <HAL_GPIO_Init>
}
 80010e4:	bf00      	nop
 80010e6:	3718      	adds	r7, #24
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	40023800 	.word	0x40023800
 80010f0:	40020000 	.word	0x40020000

080010f4 <UART2_Init>:

void UART2_Init(void) {
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0

	huart2.Instance = USART2; //linking
 80010f8:	4b0f      	ldr	r3, [pc, #60]	; (8001138 <UART2_Init+0x44>)
 80010fa:	4a10      	ldr	r2, [pc, #64]	; (800113c <UART2_Init+0x48>)
 80010fc:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80010fe:	4b0e      	ldr	r3, [pc, #56]	; (8001138 <UART2_Init+0x44>)
 8001100:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001104:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001106:	4b0c      	ldr	r3, [pc, #48]	; (8001138 <UART2_Init+0x44>)
 8001108:	2200      	movs	r2, #0
 800110a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 800110c:	4b0a      	ldr	r3, [pc, #40]	; (8001138 <UART2_Init+0x44>)
 800110e:	2200      	movs	r2, #0
 8001110:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001112:	4b09      	ldr	r3, [pc, #36]	; (8001138 <UART2_Init+0x44>)
 8001114:	2200      	movs	r2, #0
 8001116:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001118:	4b07      	ldr	r3, [pc, #28]	; (8001138 <UART2_Init+0x44>)
 800111a:	2200      	movs	r2, #0
 800111c:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800111e:	4b06      	ldr	r3, [pc, #24]	; (8001138 <UART2_Init+0x44>)
 8001120:	220c      	movs	r2, #12
 8001122:	615a      	str	r2, [r3, #20]

	if(HAL_UART_Init(&huart2) != HAL_OK) {
 8001124:	4804      	ldr	r0, [pc, #16]	; (8001138 <UART2_Init+0x44>)
 8001126:	f001 ffe4 	bl	80030f2 <HAL_UART_Init>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <UART2_Init+0x40>

		//There is a problem
		Error_handler();
 8001130:	f000 f88a 	bl	8001248 <Error_handler>
	}
}
 8001134:	bf00      	nop
 8001136:	bd80      	pop	{r7, pc}
 8001138:	2000024c 	.word	0x2000024c
 800113c:	40004400 	.word	0x40004400

08001140 <TIM2_Init>:

void TIM2_Init(void) {
 8001140:	b580      	push	{r7, lr}
 8001142:	b088      	sub	sp, #32
 8001144:	af00      	add	r7, sp, #0
	TIM_OC_InitTypeDef tim2PWM_Config;
	memset(&tim2PWM_Config, 0, sizeof(tim2PWM_Config));
 8001146:	1d3b      	adds	r3, r7, #4
 8001148:	221c      	movs	r2, #28
 800114a:	2100      	movs	r1, #0
 800114c:	4618      	mov	r0, r3
 800114e:	f002 fa09 	bl	8003564 <memset>

	htim2.Instance = TIM2;
 8001152:	4b3b      	ldr	r3, [pc, #236]	; (8001240 <TIM2_Init+0x100>)
 8001154:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001158:	601a      	str	r2, [r3, #0]
	htim2.Init.Period = 10000-1; 				//32-bit timer (TIM2)
 800115a:	4b39      	ldr	r3, [pc, #228]	; (8001240 <TIM2_Init+0x100>)
 800115c:	f242 720f 	movw	r2, #9999	; 0x270f
 8001160:	60da      	str	r2, [r3, #12]
	htim2.Init.Prescaler = 4999;  				//SYSCLK = 50MHZ, so prescaler of 4999 makes the timer CNT_CLK 10kHz
 8001162:	4b37      	ldr	r3, [pc, #220]	; (8001240 <TIM2_Init+0x100>)
 8001164:	f241 3287 	movw	r2, #4999	; 0x1387
 8001168:	605a      	str	r2, [r3, #4]
	if(HAL_TIM_PWM_Init(&htim2) != HAL_OK) { 	//Initializes timer PWM time base with period 1 second.
 800116a:	4835      	ldr	r0, [pc, #212]	; (8001240 <TIM2_Init+0x100>)
 800116c:	f001 fa24 	bl	80025b8 <HAL_TIM_PWM_Init>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <TIM2_Init+0x3a>
		Error_handler();
 8001176:	f000 f867 	bl	8001248 <Error_handler>
	}

	//Channel 1 - PWM 25% duty cycle
	tim2PWM_Config.OCMode = TIM_OCMODE_PWM1;
 800117a:	2360      	movs	r3, #96	; 0x60
 800117c:	607b      	str	r3, [r7, #4]
	tim2PWM_Config.OCPolarity = TIM_OCPOLARITY_HIGH; //CC1P bit field of TIM2_CCER register. signal path: oc1ref -> (here) mux selection -> OE Circuit -> OC1
 800117e:	2300      	movs	r3, #0
 8001180:	60fb      	str	r3, [r7, #12]
													 //polarity high -> ON (25%) then OFF (75%).   polarity low -> OFF (25%) then ON (75%)
	tim2PWM_Config.Pulse = ((htim2.Init.Period * 25) / 100);
 8001182:	4b2f      	ldr	r3, [pc, #188]	; (8001240 <TIM2_Init+0x100>)
 8001184:	68da      	ldr	r2, [r3, #12]
 8001186:	4613      	mov	r3, r2
 8001188:	009b      	lsls	r3, r3, #2
 800118a:	4413      	add	r3, r2
 800118c:	009a      	lsls	r2, r3, #2
 800118e:	4413      	add	r3, r2
 8001190:	4a2c      	ldr	r2, [pc, #176]	; (8001244 <TIM2_Init+0x104>)
 8001192:	fba2 2303 	umull	r2, r3, r2, r3
 8001196:	095b      	lsrs	r3, r3, #5
 8001198:	60bb      	str	r3, [r7, #8]
	if(HAL_TIM_PWM_ConfigChannel(&htim2, &tim2PWM_Config, TIM_CHANNEL_1) != HAL_OK) {
 800119a:	1d3b      	adds	r3, r7, #4
 800119c:	2200      	movs	r2, #0
 800119e:	4619      	mov	r1, r3
 80011a0:	4827      	ldr	r0, [pc, #156]	; (8001240 <TIM2_Init+0x100>)
 80011a2:	f001 fc29 	bl	80029f8 <HAL_TIM_PWM_ConfigChannel>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d001      	beq.n	80011b0 <TIM2_Init+0x70>
		Error_handler();
 80011ac:	f000 f84c 	bl	8001248 <Error_handler>
	}

	//Channel 2 - PWM 45% duty cycle
	tim2PWM_Config.Pulse = ((htim2.Init.Period * 45) / 100);
 80011b0:	4b23      	ldr	r3, [pc, #140]	; (8001240 <TIM2_Init+0x100>)
 80011b2:	68da      	ldr	r2, [r3, #12]
 80011b4:	4613      	mov	r3, r2
 80011b6:	005b      	lsls	r3, r3, #1
 80011b8:	4413      	add	r3, r2
 80011ba:	011a      	lsls	r2, r3, #4
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	4a21      	ldr	r2, [pc, #132]	; (8001244 <TIM2_Init+0x104>)
 80011c0:	fba2 2303 	umull	r2, r3, r2, r3
 80011c4:	095b      	lsrs	r3, r3, #5
 80011c6:	60bb      	str	r3, [r7, #8]
	if(HAL_TIM_PWM_ConfigChannel(&htim2, &tim2PWM_Config, TIM_CHANNEL_2) != HAL_OK) {
 80011c8:	1d3b      	adds	r3, r7, #4
 80011ca:	2204      	movs	r2, #4
 80011cc:	4619      	mov	r1, r3
 80011ce:	481c      	ldr	r0, [pc, #112]	; (8001240 <TIM2_Init+0x100>)
 80011d0:	f001 fc12 	bl	80029f8 <HAL_TIM_PWM_ConfigChannel>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <TIM2_Init+0x9e>
		Error_handler();
 80011da:	f000 f835 	bl	8001248 <Error_handler>
	}

	//Channel 3 - PWM 75% duty cycle
	tim2PWM_Config.Pulse = ((htim2.Init.Period * 75) / 100);
 80011de:	4b18      	ldr	r3, [pc, #96]	; (8001240 <TIM2_Init+0x100>)
 80011e0:	68da      	ldr	r2, [r3, #12]
 80011e2:	4613      	mov	r3, r2
 80011e4:	009b      	lsls	r3, r3, #2
 80011e6:	4413      	add	r3, r2
 80011e8:	011a      	lsls	r2, r3, #4
 80011ea:	1ad3      	subs	r3, r2, r3
 80011ec:	4a15      	ldr	r2, [pc, #84]	; (8001244 <TIM2_Init+0x104>)
 80011ee:	fba2 2303 	umull	r2, r3, r2, r3
 80011f2:	095b      	lsrs	r3, r3, #5
 80011f4:	60bb      	str	r3, [r7, #8]
	if(HAL_TIM_PWM_ConfigChannel(&htim2, &tim2PWM_Config, TIM_CHANNEL_3) != HAL_OK) {
 80011f6:	1d3b      	adds	r3, r7, #4
 80011f8:	2208      	movs	r2, #8
 80011fa:	4619      	mov	r1, r3
 80011fc:	4810      	ldr	r0, [pc, #64]	; (8001240 <TIM2_Init+0x100>)
 80011fe:	f001 fbfb 	bl	80029f8 <HAL_TIM_PWM_ConfigChannel>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <TIM2_Init+0xcc>
		Error_handler();
 8001208:	f000 f81e 	bl	8001248 <Error_handler>
	}

	//Channel 4 - PWM 90% duty cycle
	tim2PWM_Config.Pulse = ((htim2.Init.Period * 90) / 100);
 800120c:	4b0c      	ldr	r3, [pc, #48]	; (8001240 <TIM2_Init+0x100>)
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	225a      	movs	r2, #90	; 0x5a
 8001212:	fb02 f303 	mul.w	r3, r2, r3
 8001216:	4a0b      	ldr	r2, [pc, #44]	; (8001244 <TIM2_Init+0x104>)
 8001218:	fba2 2303 	umull	r2, r3, r2, r3
 800121c:	095b      	lsrs	r3, r3, #5
 800121e:	60bb      	str	r3, [r7, #8]
	if(HAL_TIM_PWM_ConfigChannel(&htim2, &tim2PWM_Config, TIM_CHANNEL_4) != HAL_OK) {
 8001220:	1d3b      	adds	r3, r7, #4
 8001222:	220c      	movs	r2, #12
 8001224:	4619      	mov	r1, r3
 8001226:	4806      	ldr	r0, [pc, #24]	; (8001240 <TIM2_Init+0x100>)
 8001228:	f001 fbe6 	bl	80029f8 <HAL_TIM_PWM_ConfigChannel>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <TIM2_Init+0xf6>
		Error_handler();
 8001232:	f000 f809 	bl	8001248 <Error_handler>
	}
}
 8001236:	bf00      	nop
 8001238:	3720      	adds	r7, #32
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	20000204 	.word	0x20000204
 8001244:	51eb851f 	.word	0x51eb851f

08001248 <Error_handler>:

void Error_handler(void) {
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
	while(1);
 800124c:	e7fe      	b.n	800124c <Error_handler+0x4>
	...

08001250 <HAL_MspInit>:
 *      Author: Oliver
 */

#include "main.h"

void HAL_MspInit(void) {
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
	/* Low level processor specific inits */

	//1. Set up the priority grouping of the arm cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4); //not required, as this will set to default setting
 8001254:	2003      	movs	r0, #3
 8001256:	f000 fa45 	bl	80016e4 <HAL_NVIC_SetPriorityGrouping>

	//2. Enable the required system exceptions of the arm cortex mx processor
	//System Control Block (SCB) -> System Handler Control and State Register (SHCSR)
	SCB->SHCSR |= (0x7 << 16);  //Set bits 16,17,18 (MEMFAULTENA, BUSFAULTENA, USGFAULTENA)
 800125a:	4b0d      	ldr	r3, [pc, #52]	; (8001290 <HAL_MspInit+0x40>)
 800125c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800125e:	4a0c      	ldr	r2, [pc, #48]	; (8001290 <HAL_MspInit+0x40>)
 8001260:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8001264:	6253      	str	r3, [r2, #36]	; 0x24

	//3. Configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001266:	2200      	movs	r2, #0
 8001268:	2100      	movs	r1, #0
 800126a:	f06f 000b 	mvn.w	r0, #11
 800126e:	f000 fa44 	bl	80016fa <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001272:	2200      	movs	r2, #0
 8001274:	2100      	movs	r1, #0
 8001276:	f06f 000a 	mvn.w	r0, #10
 800127a:	f000 fa3e 	bl	80016fa <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800127e:	2200      	movs	r2, #0
 8001280:	2100      	movs	r1, #0
 8001282:	f06f 0009 	mvn.w	r0, #9
 8001286:	f000 fa38 	bl	80016fa <HAL_NVIC_SetPriority>
	//HAL_Init() in main.c already takes care of SysTick_IRQn priority setting
}
 800128a:	bf00      	nop
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	e000ed00 	.word	0xe000ed00

08001294 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *huart) {
 8001294:	b580      	push	{r7, lr}
 8001296:	b08a      	sub	sp, #40	; 0x28
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef gpio_uart;

	/* Low level inits of the USART2 peripheral */

	//1. Enable the required peripheral clock for the USART2 and GPIOA peripherals
	__HAL_RCC_USART2_CLK_ENABLE();
 800129c:	2300      	movs	r3, #0
 800129e:	613b      	str	r3, [r7, #16]
 80012a0:	4b1e      	ldr	r3, [pc, #120]	; (800131c <HAL_UART_MspInit+0x88>)
 80012a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a4:	4a1d      	ldr	r2, [pc, #116]	; (800131c <HAL_UART_MspInit+0x88>)
 80012a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012aa:	6413      	str	r3, [r2, #64]	; 0x40
 80012ac:	4b1b      	ldr	r3, [pc, #108]	; (800131c <HAL_UART_MspInit+0x88>)
 80012ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012b4:	613b      	str	r3, [r7, #16]
 80012b6:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80012b8:	2300      	movs	r3, #0
 80012ba:	60fb      	str	r3, [r7, #12]
 80012bc:	4b17      	ldr	r3, [pc, #92]	; (800131c <HAL_UART_MspInit+0x88>)
 80012be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c0:	4a16      	ldr	r2, [pc, #88]	; (800131c <HAL_UART_MspInit+0x88>)
 80012c2:	f043 0301 	orr.w	r3, r3, #1
 80012c6:	6313      	str	r3, [r2, #48]	; 0x30
 80012c8:	4b14      	ldr	r3, [pc, #80]	; (800131c <HAL_UART_MspInit+0x88>)
 80012ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012cc:	f003 0301 	and.w	r3, r3, #1
 80012d0:	60fb      	str	r3, [r7, #12]
 80012d2:	68fb      	ldr	r3, [r7, #12]

	//2. Pin muxing configurations
	gpio_uart.Pin = GPIO_PIN_2; //USART2_TX
 80012d4:	2304      	movs	r3, #4
 80012d6:	617b      	str	r3, [r7, #20]
	gpio_uart.Mode = GPIO_MODE_AF_PP;
 80012d8:	2302      	movs	r3, #2
 80012da:	61bb      	str	r3, [r7, #24]
	gpio_uart.Pull = GPIO_PULLUP;
 80012dc:	2301      	movs	r3, #1
 80012de:	61fb      	str	r3, [r7, #28]
	gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 80012e0:	2300      	movs	r3, #0
 80012e2:	623b      	str	r3, [r7, #32]
	gpio_uart.Alternate = GPIO_AF7_USART2;
 80012e4:	2307      	movs	r3, #7
 80012e6:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 80012e8:	f107 0314 	add.w	r3, r7, #20
 80012ec:	4619      	mov	r1, r3
 80012ee:	480c      	ldr	r0, [pc, #48]	; (8001320 <HAL_UART_MspInit+0x8c>)
 80012f0:	f000 fa64 	bl	80017bc <HAL_GPIO_Init>

	gpio_uart.Pin = GPIO_PIN_3; //USART2_RX
 80012f4:	2308      	movs	r3, #8
 80012f6:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 80012f8:	f107 0314 	add.w	r3, r7, #20
 80012fc:	4619      	mov	r1, r3
 80012fe:	4808      	ldr	r0, [pc, #32]	; (8001320 <HAL_UART_MspInit+0x8c>)
 8001300:	f000 fa5c 	bl	80017bc <HAL_GPIO_Init>

	//3. Enable the peripheral IRQ in the NVIC
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001304:	2026      	movs	r0, #38	; 0x26
 8001306:	f000 fa14 	bl	8001732 <HAL_NVIC_EnableIRQ>

	//4. Set the priorities based on application needs
	HAL_NVIC_SetPriority(USART2_IRQn, 15, 0);
 800130a:	2200      	movs	r2, #0
 800130c:	210f      	movs	r1, #15
 800130e:	2026      	movs	r0, #38	; 0x26
 8001310:	f000 f9f3 	bl	80016fa <HAL_NVIC_SetPriority>
}
 8001314:	bf00      	nop
 8001316:	3728      	adds	r7, #40	; 0x28
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	40023800 	.word	0x40023800
 8001320:	40020000 	.word	0x40020000

08001324 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim) {
 8001324:	b580      	push	{r7, lr}
 8001326:	b08a      	sub	sp, #40	; 0x28
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef tim2PWM_ch_gpios;

	//1. Enable TIM2 and GPIOA peripheral clocks
	__HAL_RCC_TIM2_CLK_ENABLE();
 800132c:	2300      	movs	r3, #0
 800132e:	613b      	str	r3, [r7, #16]
 8001330:	4b2a      	ldr	r3, [pc, #168]	; (80013dc <HAL_TIM_PWM_MspInit+0xb8>)
 8001332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001334:	4a29      	ldr	r2, [pc, #164]	; (80013dc <HAL_TIM_PWM_MspInit+0xb8>)
 8001336:	f043 0301 	orr.w	r3, r3, #1
 800133a:	6413      	str	r3, [r2, #64]	; 0x40
 800133c:	4b27      	ldr	r3, [pc, #156]	; (80013dc <HAL_TIM_PWM_MspInit+0xb8>)
 800133e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001340:	f003 0301 	and.w	r3, r3, #1
 8001344:	613b      	str	r3, [r7, #16]
 8001346:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001348:	2300      	movs	r3, #0
 800134a:	60fb      	str	r3, [r7, #12]
 800134c:	4b23      	ldr	r3, [pc, #140]	; (80013dc <HAL_TIM_PWM_MspInit+0xb8>)
 800134e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001350:	4a22      	ldr	r2, [pc, #136]	; (80013dc <HAL_TIM_PWM_MspInit+0xb8>)
 8001352:	f043 0301 	orr.w	r3, r3, #1
 8001356:	6313      	str	r3, [r2, #48]	; 0x30
 8001358:	4b20      	ldr	r3, [pc, #128]	; (80013dc <HAL_TIM_PWM_MspInit+0xb8>)
 800135a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135c:	f003 0301 	and.w	r3, r3, #1
 8001360:	60fb      	str	r3, [r7, #12]
 8001362:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001364:	2300      	movs	r3, #0
 8001366:	60bb      	str	r3, [r7, #8]
 8001368:	4b1c      	ldr	r3, [pc, #112]	; (80013dc <HAL_TIM_PWM_MspInit+0xb8>)
 800136a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136c:	4a1b      	ldr	r2, [pc, #108]	; (80013dc <HAL_TIM_PWM_MspInit+0xb8>)
 800136e:	f043 0302 	orr.w	r3, r3, #2
 8001372:	6313      	str	r3, [r2, #48]	; 0x30
 8001374:	4b19      	ldr	r3, [pc, #100]	; (80013dc <HAL_TIM_PWM_MspInit+0xb8>)
 8001376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001378:	f003 0302 	and.w	r3, r3, #2
 800137c:	60bb      	str	r3, [r7, #8]
 800137e:	68bb      	ldr	r3, [r7, #8]

	//2. Configure gpios PA0,1 to behave as TIM2 Channel 1,2 with AF1 mode
	tim2PWM_ch_gpios.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8001380:	2303      	movs	r3, #3
 8001382:	617b      	str	r3, [r7, #20]
	tim2PWM_ch_gpios.Mode = GPIO_MODE_AF_PP;
 8001384:	2302      	movs	r3, #2
 8001386:	61bb      	str	r3, [r7, #24]
	tim2PWM_ch_gpios.Pull = GPIO_NOPULL;
 8001388:	2300      	movs	r3, #0
 800138a:	61fb      	str	r3, [r7, #28]
	tim2PWM_ch_gpios.Speed = GPIO_SPEED_FREQ_LOW;
 800138c:	2300      	movs	r3, #0
 800138e:	623b      	str	r3, [r7, #32]
	tim2PWM_ch_gpios.Alternate = GPIO_AF1_TIM2;
 8001390:	2301      	movs	r3, #1
 8001392:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &tim2PWM_ch_gpios);
 8001394:	f107 0314 	add.w	r3, r7, #20
 8001398:	4619      	mov	r1, r3
 800139a:	4811      	ldr	r0, [pc, #68]	; (80013e0 <HAL_TIM_PWM_MspInit+0xbc>)
 800139c:	f000 fa0e 	bl	80017bc <HAL_GPIO_Init>

	//**Conflict with PA2 and PA3 as they are already used by USART2 peripheral**
	//So we'll use PB10 and PB2 for TIM2 Channel 3,4 with AF1 mode
	tim2PWM_ch_gpios.Pin = GPIO_PIN_2 | GPIO_PIN_10;
 80013a0:	f240 4304 	movw	r3, #1028	; 0x404
 80013a4:	617b      	str	r3, [r7, #20]
	tim2PWM_ch_gpios.Mode = GPIO_MODE_AF_PP;
 80013a6:	2302      	movs	r3, #2
 80013a8:	61bb      	str	r3, [r7, #24]
	tim2PWM_ch_gpios.Pull = GPIO_NOPULL;
 80013aa:	2300      	movs	r3, #0
 80013ac:	61fb      	str	r3, [r7, #28]
	tim2PWM_ch_gpios.Speed = GPIO_SPEED_FREQ_LOW;
 80013ae:	2300      	movs	r3, #0
 80013b0:	623b      	str	r3, [r7, #32]
	tim2PWM_ch_gpios.Alternate = GPIO_AF1_TIM2;
 80013b2:	2301      	movs	r3, #1
 80013b4:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOB, &tim2PWM_ch_gpios);
 80013b6:	f107 0314 	add.w	r3, r7, #20
 80013ba:	4619      	mov	r1, r3
 80013bc:	4809      	ldr	r0, [pc, #36]	; (80013e4 <HAL_TIM_PWM_MspInit+0xc0>)
 80013be:	f000 f9fd 	bl	80017bc <HAL_GPIO_Init>

	//3. Enable the IRQ of TIM2
	HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80013c2:	201c      	movs	r0, #28
 80013c4:	f000 f9b5 	bl	8001732 <HAL_NVIC_EnableIRQ>

	//4. Configure the priority for the IRQ of TIM2
	HAL_NVIC_SetPriority(TIM2_IRQn, 15, 0);
 80013c8:	2200      	movs	r2, #0
 80013ca:	210f      	movs	r1, #15
 80013cc:	201c      	movs	r0, #28
 80013ce:	f000 f994 	bl	80016fa <HAL_NVIC_SetPriority>
}
 80013d2:	bf00      	nop
 80013d4:	3728      	adds	r7, #40	; 0x28
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	40023800 	.word	0x40023800
 80013e0:	40020000 	.word	0x40020000
 80013e4:	40020400 	.word	0x40020400

080013e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013ec:	4b06      	ldr	r3, [pc, #24]	; (8001408 <SystemInit+0x20>)
 80013ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80013f2:	4a05      	ldr	r2, [pc, #20]	; (8001408 <SystemInit+0x20>)
 80013f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80013f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013fc:	bf00      	nop
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	e000ed00 	.word	0xe000ed00

0800140c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800140c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001444 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001410:	480d      	ldr	r0, [pc, #52]	; (8001448 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001412:	490e      	ldr	r1, [pc, #56]	; (800144c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001414:	4a0e      	ldr	r2, [pc, #56]	; (8001450 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001416:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001418:	e002      	b.n	8001420 <LoopCopyDataInit>

0800141a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800141a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800141c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800141e:	3304      	adds	r3, #4

08001420 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001420:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001422:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001424:	d3f9      	bcc.n	800141a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001426:	4a0b      	ldr	r2, [pc, #44]	; (8001454 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001428:	4c0b      	ldr	r4, [pc, #44]	; (8001458 <LoopFillZerobss+0x26>)
  movs r3, #0
 800142a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800142c:	e001      	b.n	8001432 <LoopFillZerobss>

0800142e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800142e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001430:	3204      	adds	r2, #4

08001432 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001432:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001434:	d3fb      	bcc.n	800142e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001436:	f7ff ffd7 	bl	80013e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800143a:	f002 f86f 	bl	800351c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800143e:	f7ff fd61 	bl	8000f04 <main>
  bx  lr    
 8001442:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001444:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001448:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800144c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001450:	080063dc 	.word	0x080063dc
  ldr r2, =_sbss
 8001454:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001458:	200002a4 	.word	0x200002a4

0800145c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800145c:	e7fe      	b.n	800145c <ADC_IRQHandler>
	...

08001460 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001464:	4b0e      	ldr	r3, [pc, #56]	; (80014a0 <HAL_Init+0x40>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a0d      	ldr	r2, [pc, #52]	; (80014a0 <HAL_Init+0x40>)
 800146a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800146e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001470:	4b0b      	ldr	r3, [pc, #44]	; (80014a0 <HAL_Init+0x40>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a0a      	ldr	r2, [pc, #40]	; (80014a0 <HAL_Init+0x40>)
 8001476:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800147a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800147c:	4b08      	ldr	r3, [pc, #32]	; (80014a0 <HAL_Init+0x40>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a07      	ldr	r2, [pc, #28]	; (80014a0 <HAL_Init+0x40>)
 8001482:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001486:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001488:	2003      	movs	r0, #3
 800148a:	f000 f92b 	bl	80016e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800148e:	2000      	movs	r0, #0
 8001490:	f000 f808 	bl	80014a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001494:	f7ff fedc 	bl	8001250 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001498:	2300      	movs	r3, #0
}
 800149a:	4618      	mov	r0, r3
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	40023c00 	.word	0x40023c00

080014a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014ac:	4b12      	ldr	r3, [pc, #72]	; (80014f8 <HAL_InitTick+0x54>)
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	4b12      	ldr	r3, [pc, #72]	; (80014fc <HAL_InitTick+0x58>)
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	4619      	mov	r1, r3
 80014b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80014be:	fbb2 f3f3 	udiv	r3, r2, r3
 80014c2:	4618      	mov	r0, r3
 80014c4:	f000 f943 	bl	800174e <HAL_SYSTICK_Config>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014ce:	2301      	movs	r3, #1
 80014d0:	e00e      	b.n	80014f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2b0f      	cmp	r3, #15
 80014d6:	d80a      	bhi.n	80014ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014d8:	2200      	movs	r2, #0
 80014da:	6879      	ldr	r1, [r7, #4]
 80014dc:	f04f 30ff 	mov.w	r0, #4294967295
 80014e0:	f000 f90b 	bl	80016fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014e4:	4a06      	ldr	r2, [pc, #24]	; (8001500 <HAL_InitTick+0x5c>)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014ea:	2300      	movs	r3, #0
 80014ec:	e000      	b.n	80014f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	3708      	adds	r7, #8
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	20000000 	.word	0x20000000
 80014fc:	20000008 	.word	0x20000008
 8001500:	20000004 	.word	0x20000004

08001504 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001508:	4b06      	ldr	r3, [pc, #24]	; (8001524 <HAL_IncTick+0x20>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	461a      	mov	r2, r3
 800150e:	4b06      	ldr	r3, [pc, #24]	; (8001528 <HAL_IncTick+0x24>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4413      	add	r3, r2
 8001514:	4a04      	ldr	r2, [pc, #16]	; (8001528 <HAL_IncTick+0x24>)
 8001516:	6013      	str	r3, [r2, #0]
}
 8001518:	bf00      	nop
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	20000008 	.word	0x20000008
 8001528:	20000290 	.word	0x20000290

0800152c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  return uwTick;
 8001530:	4b03      	ldr	r3, [pc, #12]	; (8001540 <HAL_GetTick+0x14>)
 8001532:	681b      	ldr	r3, [r3, #0]
}
 8001534:	4618      	mov	r0, r3
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	20000290 	.word	0x20000290

08001544 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001544:	b480      	push	{r7}
 8001546:	b085      	sub	sp, #20
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	f003 0307 	and.w	r3, r3, #7
 8001552:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001554:	4b0c      	ldr	r3, [pc, #48]	; (8001588 <__NVIC_SetPriorityGrouping+0x44>)
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800155a:	68ba      	ldr	r2, [r7, #8]
 800155c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001560:	4013      	ands	r3, r2
 8001562:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800156c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001570:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001574:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001576:	4a04      	ldr	r2, [pc, #16]	; (8001588 <__NVIC_SetPriorityGrouping+0x44>)
 8001578:	68bb      	ldr	r3, [r7, #8]
 800157a:	60d3      	str	r3, [r2, #12]
}
 800157c:	bf00      	nop
 800157e:	3714      	adds	r7, #20
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr
 8001588:	e000ed00 	.word	0xe000ed00

0800158c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001590:	4b04      	ldr	r3, [pc, #16]	; (80015a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	0a1b      	lsrs	r3, r3, #8
 8001596:	f003 0307 	and.w	r3, r3, #7
}
 800159a:	4618      	mov	r0, r3
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr
 80015a4:	e000ed00 	.word	0xe000ed00

080015a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b083      	sub	sp, #12
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	4603      	mov	r3, r0
 80015b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	db0b      	blt.n	80015d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015ba:	79fb      	ldrb	r3, [r7, #7]
 80015bc:	f003 021f 	and.w	r2, r3, #31
 80015c0:	4907      	ldr	r1, [pc, #28]	; (80015e0 <__NVIC_EnableIRQ+0x38>)
 80015c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c6:	095b      	lsrs	r3, r3, #5
 80015c8:	2001      	movs	r0, #1
 80015ca:	fa00 f202 	lsl.w	r2, r0, r2
 80015ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015d2:	bf00      	nop
 80015d4:	370c      	adds	r7, #12
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	e000e100 	.word	0xe000e100

080015e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	4603      	mov	r3, r0
 80015ec:	6039      	str	r1, [r7, #0]
 80015ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	db0a      	blt.n	800160e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	b2da      	uxtb	r2, r3
 80015fc:	490c      	ldr	r1, [pc, #48]	; (8001630 <__NVIC_SetPriority+0x4c>)
 80015fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001602:	0112      	lsls	r2, r2, #4
 8001604:	b2d2      	uxtb	r2, r2
 8001606:	440b      	add	r3, r1
 8001608:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800160c:	e00a      	b.n	8001624 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	b2da      	uxtb	r2, r3
 8001612:	4908      	ldr	r1, [pc, #32]	; (8001634 <__NVIC_SetPriority+0x50>)
 8001614:	79fb      	ldrb	r3, [r7, #7]
 8001616:	f003 030f 	and.w	r3, r3, #15
 800161a:	3b04      	subs	r3, #4
 800161c:	0112      	lsls	r2, r2, #4
 800161e:	b2d2      	uxtb	r2, r2
 8001620:	440b      	add	r3, r1
 8001622:	761a      	strb	r2, [r3, #24]
}
 8001624:	bf00      	nop
 8001626:	370c      	adds	r7, #12
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr
 8001630:	e000e100 	.word	0xe000e100
 8001634:	e000ed00 	.word	0xe000ed00

08001638 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001638:	b480      	push	{r7}
 800163a:	b089      	sub	sp, #36	; 0x24
 800163c:	af00      	add	r7, sp, #0
 800163e:	60f8      	str	r0, [r7, #12]
 8001640:	60b9      	str	r1, [r7, #8]
 8001642:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	f003 0307 	and.w	r3, r3, #7
 800164a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800164c:	69fb      	ldr	r3, [r7, #28]
 800164e:	f1c3 0307 	rsb	r3, r3, #7
 8001652:	2b04      	cmp	r3, #4
 8001654:	bf28      	it	cs
 8001656:	2304      	movcs	r3, #4
 8001658:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	3304      	adds	r3, #4
 800165e:	2b06      	cmp	r3, #6
 8001660:	d902      	bls.n	8001668 <NVIC_EncodePriority+0x30>
 8001662:	69fb      	ldr	r3, [r7, #28]
 8001664:	3b03      	subs	r3, #3
 8001666:	e000      	b.n	800166a <NVIC_EncodePriority+0x32>
 8001668:	2300      	movs	r3, #0
 800166a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800166c:	f04f 32ff 	mov.w	r2, #4294967295
 8001670:	69bb      	ldr	r3, [r7, #24]
 8001672:	fa02 f303 	lsl.w	r3, r2, r3
 8001676:	43da      	mvns	r2, r3
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	401a      	ands	r2, r3
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001680:	f04f 31ff 	mov.w	r1, #4294967295
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	fa01 f303 	lsl.w	r3, r1, r3
 800168a:	43d9      	mvns	r1, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001690:	4313      	orrs	r3, r2
         );
}
 8001692:	4618      	mov	r0, r3
 8001694:	3724      	adds	r7, #36	; 0x24
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
	...

080016a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	3b01      	subs	r3, #1
 80016ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016b0:	d301      	bcc.n	80016b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016b2:	2301      	movs	r3, #1
 80016b4:	e00f      	b.n	80016d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016b6:	4a0a      	ldr	r2, [pc, #40]	; (80016e0 <SysTick_Config+0x40>)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	3b01      	subs	r3, #1
 80016bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016be:	210f      	movs	r1, #15
 80016c0:	f04f 30ff 	mov.w	r0, #4294967295
 80016c4:	f7ff ff8e 	bl	80015e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016c8:	4b05      	ldr	r3, [pc, #20]	; (80016e0 <SysTick_Config+0x40>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016ce:	4b04      	ldr	r3, [pc, #16]	; (80016e0 <SysTick_Config+0x40>)
 80016d0:	2207      	movs	r2, #7
 80016d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016d4:	2300      	movs	r3, #0
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3708      	adds	r7, #8
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	e000e010 	.word	0xe000e010

080016e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016ec:	6878      	ldr	r0, [r7, #4]
 80016ee:	f7ff ff29 	bl	8001544 <__NVIC_SetPriorityGrouping>
}
 80016f2:	bf00      	nop
 80016f4:	3708      	adds	r7, #8
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}

080016fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016fa:	b580      	push	{r7, lr}
 80016fc:	b086      	sub	sp, #24
 80016fe:	af00      	add	r7, sp, #0
 8001700:	4603      	mov	r3, r0
 8001702:	60b9      	str	r1, [r7, #8]
 8001704:	607a      	str	r2, [r7, #4]
 8001706:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001708:	2300      	movs	r3, #0
 800170a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800170c:	f7ff ff3e 	bl	800158c <__NVIC_GetPriorityGrouping>
 8001710:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	68b9      	ldr	r1, [r7, #8]
 8001716:	6978      	ldr	r0, [r7, #20]
 8001718:	f7ff ff8e 	bl	8001638 <NVIC_EncodePriority>
 800171c:	4602      	mov	r2, r0
 800171e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001722:	4611      	mov	r1, r2
 8001724:	4618      	mov	r0, r3
 8001726:	f7ff ff5d 	bl	80015e4 <__NVIC_SetPriority>
}
 800172a:	bf00      	nop
 800172c:	3718      	adds	r7, #24
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}

08001732 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001732:	b580      	push	{r7, lr}
 8001734:	b082      	sub	sp, #8
 8001736:	af00      	add	r7, sp, #0
 8001738:	4603      	mov	r3, r0
 800173a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800173c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001740:	4618      	mov	r0, r3
 8001742:	f7ff ff31 	bl	80015a8 <__NVIC_EnableIRQ>
}
 8001746:	bf00      	nop
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}

0800174e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800174e:	b580      	push	{r7, lr}
 8001750:	b082      	sub	sp, #8
 8001752:	af00      	add	r7, sp, #0
 8001754:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f7ff ffa2 	bl	80016a0 <SysTick_Config>
 800175c:	4603      	mov	r3, r0
}
 800175e:	4618      	mov	r0, r3
 8001760:	3708      	adds	r7, #8
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
	...

08001768 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001768:	b480      	push	{r7}
 800176a:	b083      	sub	sp, #12
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2b04      	cmp	r3, #4
 8001774:	d106      	bne.n	8001784 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001776:	4b09      	ldr	r3, [pc, #36]	; (800179c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a08      	ldr	r2, [pc, #32]	; (800179c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800177c:	f043 0304 	orr.w	r3, r3, #4
 8001780:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001782:	e005      	b.n	8001790 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001784:	4b05      	ldr	r3, [pc, #20]	; (800179c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4a04      	ldr	r2, [pc, #16]	; (800179c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800178a:	f023 0304 	bic.w	r3, r3, #4
 800178e:	6013      	str	r3, [r2, #0]
}
 8001790:	bf00      	nop
 8001792:	370c      	adds	r7, #12
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr
 800179c:	e000e010 	.word	0xe000e010

080017a0 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80017a4:	f000 f802 	bl	80017ac <HAL_SYSTICK_Callback>
}
 80017a8:	bf00      	nop
 80017aa:	bd80      	pop	{r7, pc}

080017ac <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80017b0:	bf00      	nop
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr
	...

080017bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017bc:	b480      	push	{r7}
 80017be:	b089      	sub	sp, #36	; 0x24
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
 80017c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80017c6:	2300      	movs	r3, #0
 80017c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80017ca:	2300      	movs	r3, #0
 80017cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80017ce:	2300      	movs	r3, #0
 80017d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017d2:	2300      	movs	r3, #0
 80017d4:	61fb      	str	r3, [r7, #28]
 80017d6:	e165      	b.n	8001aa4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80017d8:	2201      	movs	r2, #1
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	fa02 f303 	lsl.w	r3, r2, r3
 80017e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	697a      	ldr	r2, [r7, #20]
 80017e8:	4013      	ands	r3, r2
 80017ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80017ec:	693a      	ldr	r2, [r7, #16]
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	429a      	cmp	r2, r3
 80017f2:	f040 8154 	bne.w	8001a9e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	f003 0303 	and.w	r3, r3, #3
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d005      	beq.n	800180e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800180a:	2b02      	cmp	r3, #2
 800180c:	d130      	bne.n	8001870 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	689b      	ldr	r3, [r3, #8]
 8001812:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001814:	69fb      	ldr	r3, [r7, #28]
 8001816:	005b      	lsls	r3, r3, #1
 8001818:	2203      	movs	r2, #3
 800181a:	fa02 f303 	lsl.w	r3, r2, r3
 800181e:	43db      	mvns	r3, r3
 8001820:	69ba      	ldr	r2, [r7, #24]
 8001822:	4013      	ands	r3, r2
 8001824:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	68da      	ldr	r2, [r3, #12]
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	005b      	lsls	r3, r3, #1
 800182e:	fa02 f303 	lsl.w	r3, r2, r3
 8001832:	69ba      	ldr	r2, [r7, #24]
 8001834:	4313      	orrs	r3, r2
 8001836:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	69ba      	ldr	r2, [r7, #24]
 800183c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001844:	2201      	movs	r2, #1
 8001846:	69fb      	ldr	r3, [r7, #28]
 8001848:	fa02 f303 	lsl.w	r3, r2, r3
 800184c:	43db      	mvns	r3, r3
 800184e:	69ba      	ldr	r2, [r7, #24]
 8001850:	4013      	ands	r3, r2
 8001852:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	091b      	lsrs	r3, r3, #4
 800185a:	f003 0201 	and.w	r2, r3, #1
 800185e:	69fb      	ldr	r3, [r7, #28]
 8001860:	fa02 f303 	lsl.w	r3, r2, r3
 8001864:	69ba      	ldr	r2, [r7, #24]
 8001866:	4313      	orrs	r3, r2
 8001868:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	69ba      	ldr	r2, [r7, #24]
 800186e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	f003 0303 	and.w	r3, r3, #3
 8001878:	2b03      	cmp	r3, #3
 800187a:	d017      	beq.n	80018ac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	68db      	ldr	r3, [r3, #12]
 8001880:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	005b      	lsls	r3, r3, #1
 8001886:	2203      	movs	r2, #3
 8001888:	fa02 f303 	lsl.w	r3, r2, r3
 800188c:	43db      	mvns	r3, r3
 800188e:	69ba      	ldr	r2, [r7, #24]
 8001890:	4013      	ands	r3, r2
 8001892:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	689a      	ldr	r2, [r3, #8]
 8001898:	69fb      	ldr	r3, [r7, #28]
 800189a:	005b      	lsls	r3, r3, #1
 800189c:	fa02 f303 	lsl.w	r3, r2, r3
 80018a0:	69ba      	ldr	r2, [r7, #24]
 80018a2:	4313      	orrs	r3, r2
 80018a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	69ba      	ldr	r2, [r7, #24]
 80018aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	f003 0303 	and.w	r3, r3, #3
 80018b4:	2b02      	cmp	r3, #2
 80018b6:	d123      	bne.n	8001900 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018b8:	69fb      	ldr	r3, [r7, #28]
 80018ba:	08da      	lsrs	r2, r3, #3
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	3208      	adds	r2, #8
 80018c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018c6:	69fb      	ldr	r3, [r7, #28]
 80018c8:	f003 0307 	and.w	r3, r3, #7
 80018cc:	009b      	lsls	r3, r3, #2
 80018ce:	220f      	movs	r2, #15
 80018d0:	fa02 f303 	lsl.w	r3, r2, r3
 80018d4:	43db      	mvns	r3, r3
 80018d6:	69ba      	ldr	r2, [r7, #24]
 80018d8:	4013      	ands	r3, r2
 80018da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	691a      	ldr	r2, [r3, #16]
 80018e0:	69fb      	ldr	r3, [r7, #28]
 80018e2:	f003 0307 	and.w	r3, r3, #7
 80018e6:	009b      	lsls	r3, r3, #2
 80018e8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ec:	69ba      	ldr	r2, [r7, #24]
 80018ee:	4313      	orrs	r3, r2
 80018f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	08da      	lsrs	r2, r3, #3
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	3208      	adds	r2, #8
 80018fa:	69b9      	ldr	r1, [r7, #24]
 80018fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001906:	69fb      	ldr	r3, [r7, #28]
 8001908:	005b      	lsls	r3, r3, #1
 800190a:	2203      	movs	r2, #3
 800190c:	fa02 f303 	lsl.w	r3, r2, r3
 8001910:	43db      	mvns	r3, r3
 8001912:	69ba      	ldr	r2, [r7, #24]
 8001914:	4013      	ands	r3, r2
 8001916:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	f003 0203 	and.w	r2, r3, #3
 8001920:	69fb      	ldr	r3, [r7, #28]
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	fa02 f303 	lsl.w	r3, r2, r3
 8001928:	69ba      	ldr	r2, [r7, #24]
 800192a:	4313      	orrs	r3, r2
 800192c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	69ba      	ldr	r2, [r7, #24]
 8001932:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800193c:	2b00      	cmp	r3, #0
 800193e:	f000 80ae 	beq.w	8001a9e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001942:	2300      	movs	r3, #0
 8001944:	60fb      	str	r3, [r7, #12]
 8001946:	4b5d      	ldr	r3, [pc, #372]	; (8001abc <HAL_GPIO_Init+0x300>)
 8001948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800194a:	4a5c      	ldr	r2, [pc, #368]	; (8001abc <HAL_GPIO_Init+0x300>)
 800194c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001950:	6453      	str	r3, [r2, #68]	; 0x44
 8001952:	4b5a      	ldr	r3, [pc, #360]	; (8001abc <HAL_GPIO_Init+0x300>)
 8001954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001956:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800195a:	60fb      	str	r3, [r7, #12]
 800195c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800195e:	4a58      	ldr	r2, [pc, #352]	; (8001ac0 <HAL_GPIO_Init+0x304>)
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	089b      	lsrs	r3, r3, #2
 8001964:	3302      	adds	r3, #2
 8001966:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800196a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800196c:	69fb      	ldr	r3, [r7, #28]
 800196e:	f003 0303 	and.w	r3, r3, #3
 8001972:	009b      	lsls	r3, r3, #2
 8001974:	220f      	movs	r2, #15
 8001976:	fa02 f303 	lsl.w	r3, r2, r3
 800197a:	43db      	mvns	r3, r3
 800197c:	69ba      	ldr	r2, [r7, #24]
 800197e:	4013      	ands	r3, r2
 8001980:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4a4f      	ldr	r2, [pc, #316]	; (8001ac4 <HAL_GPIO_Init+0x308>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d025      	beq.n	80019d6 <HAL_GPIO_Init+0x21a>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	4a4e      	ldr	r2, [pc, #312]	; (8001ac8 <HAL_GPIO_Init+0x30c>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d01f      	beq.n	80019d2 <HAL_GPIO_Init+0x216>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4a4d      	ldr	r2, [pc, #308]	; (8001acc <HAL_GPIO_Init+0x310>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d019      	beq.n	80019ce <HAL_GPIO_Init+0x212>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4a4c      	ldr	r2, [pc, #304]	; (8001ad0 <HAL_GPIO_Init+0x314>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d013      	beq.n	80019ca <HAL_GPIO_Init+0x20e>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4a4b      	ldr	r2, [pc, #300]	; (8001ad4 <HAL_GPIO_Init+0x318>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d00d      	beq.n	80019c6 <HAL_GPIO_Init+0x20a>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	4a4a      	ldr	r2, [pc, #296]	; (8001ad8 <HAL_GPIO_Init+0x31c>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d007      	beq.n	80019c2 <HAL_GPIO_Init+0x206>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4a49      	ldr	r2, [pc, #292]	; (8001adc <HAL_GPIO_Init+0x320>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d101      	bne.n	80019be <HAL_GPIO_Init+0x202>
 80019ba:	2306      	movs	r3, #6
 80019bc:	e00c      	b.n	80019d8 <HAL_GPIO_Init+0x21c>
 80019be:	2307      	movs	r3, #7
 80019c0:	e00a      	b.n	80019d8 <HAL_GPIO_Init+0x21c>
 80019c2:	2305      	movs	r3, #5
 80019c4:	e008      	b.n	80019d8 <HAL_GPIO_Init+0x21c>
 80019c6:	2304      	movs	r3, #4
 80019c8:	e006      	b.n	80019d8 <HAL_GPIO_Init+0x21c>
 80019ca:	2303      	movs	r3, #3
 80019cc:	e004      	b.n	80019d8 <HAL_GPIO_Init+0x21c>
 80019ce:	2302      	movs	r3, #2
 80019d0:	e002      	b.n	80019d8 <HAL_GPIO_Init+0x21c>
 80019d2:	2301      	movs	r3, #1
 80019d4:	e000      	b.n	80019d8 <HAL_GPIO_Init+0x21c>
 80019d6:	2300      	movs	r3, #0
 80019d8:	69fa      	ldr	r2, [r7, #28]
 80019da:	f002 0203 	and.w	r2, r2, #3
 80019de:	0092      	lsls	r2, r2, #2
 80019e0:	4093      	lsls	r3, r2
 80019e2:	69ba      	ldr	r2, [r7, #24]
 80019e4:	4313      	orrs	r3, r2
 80019e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019e8:	4935      	ldr	r1, [pc, #212]	; (8001ac0 <HAL_GPIO_Init+0x304>)
 80019ea:	69fb      	ldr	r3, [r7, #28]
 80019ec:	089b      	lsrs	r3, r3, #2
 80019ee:	3302      	adds	r3, #2
 80019f0:	69ba      	ldr	r2, [r7, #24]
 80019f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019f6:	4b3a      	ldr	r3, [pc, #232]	; (8001ae0 <HAL_GPIO_Init+0x324>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	43db      	mvns	r3, r3
 8001a00:	69ba      	ldr	r2, [r7, #24]
 8001a02:	4013      	ands	r3, r2
 8001a04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d003      	beq.n	8001a1a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001a12:	69ba      	ldr	r2, [r7, #24]
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	4313      	orrs	r3, r2
 8001a18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a1a:	4a31      	ldr	r2, [pc, #196]	; (8001ae0 <HAL_GPIO_Init+0x324>)
 8001a1c:	69bb      	ldr	r3, [r7, #24]
 8001a1e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001a20:	4b2f      	ldr	r3, [pc, #188]	; (8001ae0 <HAL_GPIO_Init+0x324>)
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	43db      	mvns	r3, r3
 8001a2a:	69ba      	ldr	r2, [r7, #24]
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d003      	beq.n	8001a44 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001a3c:	69ba      	ldr	r2, [r7, #24]
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	4313      	orrs	r3, r2
 8001a42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a44:	4a26      	ldr	r2, [pc, #152]	; (8001ae0 <HAL_GPIO_Init+0x324>)
 8001a46:	69bb      	ldr	r3, [r7, #24]
 8001a48:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a4a:	4b25      	ldr	r3, [pc, #148]	; (8001ae0 <HAL_GPIO_Init+0x324>)
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	43db      	mvns	r3, r3
 8001a54:	69ba      	ldr	r2, [r7, #24]
 8001a56:	4013      	ands	r3, r2
 8001a58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d003      	beq.n	8001a6e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001a66:	69ba      	ldr	r2, [r7, #24]
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a6e:	4a1c      	ldr	r2, [pc, #112]	; (8001ae0 <HAL_GPIO_Init+0x324>)
 8001a70:	69bb      	ldr	r3, [r7, #24]
 8001a72:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a74:	4b1a      	ldr	r3, [pc, #104]	; (8001ae0 <HAL_GPIO_Init+0x324>)
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	43db      	mvns	r3, r3
 8001a7e:	69ba      	ldr	r2, [r7, #24]
 8001a80:	4013      	ands	r3, r2
 8001a82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d003      	beq.n	8001a98 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001a90:	69ba      	ldr	r2, [r7, #24]
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	4313      	orrs	r3, r2
 8001a96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a98:	4a11      	ldr	r2, [pc, #68]	; (8001ae0 <HAL_GPIO_Init+0x324>)
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	61fb      	str	r3, [r7, #28]
 8001aa4:	69fb      	ldr	r3, [r7, #28]
 8001aa6:	2b0f      	cmp	r3, #15
 8001aa8:	f67f ae96 	bls.w	80017d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001aac:	bf00      	nop
 8001aae:	bf00      	nop
 8001ab0:	3724      	adds	r7, #36	; 0x24
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	40023800 	.word	0x40023800
 8001ac0:	40013800 	.word	0x40013800
 8001ac4:	40020000 	.word	0x40020000
 8001ac8:	40020400 	.word	0x40020400
 8001acc:	40020800 	.word	0x40020800
 8001ad0:	40020c00 	.word	0x40020c00
 8001ad4:	40021000 	.word	0x40021000
 8001ad8:	40021400 	.word	0x40021400
 8001adc:	40021800 	.word	0x40021800
 8001ae0:	40013c00 	.word	0x40013c00

08001ae4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
 8001aec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d101      	bne.n	8001af8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	e0cc      	b.n	8001c92 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001af8:	4b68      	ldr	r3, [pc, #416]	; (8001c9c <HAL_RCC_ClockConfig+0x1b8>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f003 030f 	and.w	r3, r3, #15
 8001b00:	683a      	ldr	r2, [r7, #0]
 8001b02:	429a      	cmp	r2, r3
 8001b04:	d90c      	bls.n	8001b20 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b06:	4b65      	ldr	r3, [pc, #404]	; (8001c9c <HAL_RCC_ClockConfig+0x1b8>)
 8001b08:	683a      	ldr	r2, [r7, #0]
 8001b0a:	b2d2      	uxtb	r2, r2
 8001b0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b0e:	4b63      	ldr	r3, [pc, #396]	; (8001c9c <HAL_RCC_ClockConfig+0x1b8>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 030f 	and.w	r3, r3, #15
 8001b16:	683a      	ldr	r2, [r7, #0]
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d001      	beq.n	8001b20 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	e0b8      	b.n	8001c92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f003 0302 	and.w	r3, r3, #2
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d020      	beq.n	8001b6e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f003 0304 	and.w	r3, r3, #4
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d005      	beq.n	8001b44 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b38:	4b59      	ldr	r3, [pc, #356]	; (8001ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	4a58      	ldr	r2, [pc, #352]	; (8001ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8001b3e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001b42:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f003 0308 	and.w	r3, r3, #8
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d005      	beq.n	8001b5c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b50:	4b53      	ldr	r3, [pc, #332]	; (8001ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	4a52      	ldr	r2, [pc, #328]	; (8001ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8001b56:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001b5a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b5c:	4b50      	ldr	r3, [pc, #320]	; (8001ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	494d      	ldr	r1, [pc, #308]	; (8001ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 0301 	and.w	r3, r3, #1
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d044      	beq.n	8001c04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d107      	bne.n	8001b92 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b82:	4b47      	ldr	r3, [pc, #284]	; (8001ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d119      	bne.n	8001bc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e07f      	b.n	8001c92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	2b02      	cmp	r3, #2
 8001b98:	d003      	beq.n	8001ba2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b9e:	2b03      	cmp	r3, #3
 8001ba0:	d107      	bne.n	8001bb2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ba2:	4b3f      	ldr	r3, [pc, #252]	; (8001ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d109      	bne.n	8001bc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e06f      	b.n	8001c92 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bb2:	4b3b      	ldr	r3, [pc, #236]	; (8001ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 0302 	and.w	r3, r3, #2
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d101      	bne.n	8001bc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e067      	b.n	8001c92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bc2:	4b37      	ldr	r3, [pc, #220]	; (8001ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	f023 0203 	bic.w	r2, r3, #3
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	4934      	ldr	r1, [pc, #208]	; (8001ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bd4:	f7ff fcaa 	bl	800152c <HAL_GetTick>
 8001bd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bda:	e00a      	b.n	8001bf2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bdc:	f7ff fca6 	bl	800152c <HAL_GetTick>
 8001be0:	4602      	mov	r2, r0
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d901      	bls.n	8001bf2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	e04f      	b.n	8001c92 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bf2:	4b2b      	ldr	r3, [pc, #172]	; (8001ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	f003 020c 	and.w	r2, r3, #12
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d1eb      	bne.n	8001bdc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c04:	4b25      	ldr	r3, [pc, #148]	; (8001c9c <HAL_RCC_ClockConfig+0x1b8>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f003 030f 	and.w	r3, r3, #15
 8001c0c:	683a      	ldr	r2, [r7, #0]
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d20c      	bcs.n	8001c2c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c12:	4b22      	ldr	r3, [pc, #136]	; (8001c9c <HAL_RCC_ClockConfig+0x1b8>)
 8001c14:	683a      	ldr	r2, [r7, #0]
 8001c16:	b2d2      	uxtb	r2, r2
 8001c18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c1a:	4b20      	ldr	r3, [pc, #128]	; (8001c9c <HAL_RCC_ClockConfig+0x1b8>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 030f 	and.w	r3, r3, #15
 8001c22:	683a      	ldr	r2, [r7, #0]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d001      	beq.n	8001c2c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e032      	b.n	8001c92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f003 0304 	and.w	r3, r3, #4
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d008      	beq.n	8001c4a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c38:	4b19      	ldr	r3, [pc, #100]	; (8001ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	4916      	ldr	r1, [pc, #88]	; (8001ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c46:	4313      	orrs	r3, r2
 8001c48:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f003 0308 	and.w	r3, r3, #8
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d009      	beq.n	8001c6a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c56:	4b12      	ldr	r3, [pc, #72]	; (8001ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	691b      	ldr	r3, [r3, #16]
 8001c62:	00db      	lsls	r3, r3, #3
 8001c64:	490e      	ldr	r1, [pc, #56]	; (8001ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c66:	4313      	orrs	r3, r2
 8001c68:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c6a:	f000 f855 	bl	8001d18 <HAL_RCC_GetSysClockFreq>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	4b0b      	ldr	r3, [pc, #44]	; (8001ca0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c72:	689b      	ldr	r3, [r3, #8]
 8001c74:	091b      	lsrs	r3, r3, #4
 8001c76:	f003 030f 	and.w	r3, r3, #15
 8001c7a:	490a      	ldr	r1, [pc, #40]	; (8001ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8001c7c:	5ccb      	ldrb	r3, [r1, r3]
 8001c7e:	fa22 f303 	lsr.w	r3, r2, r3
 8001c82:	4a09      	ldr	r2, [pc, #36]	; (8001ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8001c84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001c86:	4b09      	ldr	r3, [pc, #36]	; (8001cac <HAL_RCC_ClockConfig+0x1c8>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7ff fc0a 	bl	80014a4 <HAL_InitTick>

  return HAL_OK;
 8001c90:	2300      	movs	r3, #0
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3710      	adds	r7, #16
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	40023c00 	.word	0x40023c00
 8001ca0:	40023800 	.word	0x40023800
 8001ca4:	08005fd0 	.word	0x08005fd0
 8001ca8:	20000000 	.word	0x20000000
 8001cac:	20000004 	.word	0x20000004

08001cb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cb4:	4b03      	ldr	r3, [pc, #12]	; (8001cc4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	20000000 	.word	0x20000000

08001cc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001ccc:	f7ff fff0 	bl	8001cb0 <HAL_RCC_GetHCLKFreq>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	4b05      	ldr	r3, [pc, #20]	; (8001ce8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	0a9b      	lsrs	r3, r3, #10
 8001cd8:	f003 0307 	and.w	r3, r3, #7
 8001cdc:	4903      	ldr	r1, [pc, #12]	; (8001cec <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cde:	5ccb      	ldrb	r3, [r1, r3]
 8001ce0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	40023800 	.word	0x40023800
 8001cec:	08005fe0 	.word	0x08005fe0

08001cf0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001cf4:	f7ff ffdc 	bl	8001cb0 <HAL_RCC_GetHCLKFreq>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	4b05      	ldr	r3, [pc, #20]	; (8001d10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	0b5b      	lsrs	r3, r3, #13
 8001d00:	f003 0307 	and.w	r3, r3, #7
 8001d04:	4903      	ldr	r1, [pc, #12]	; (8001d14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d06:	5ccb      	ldrb	r3, [r1, r3]
 8001d08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	40023800 	.word	0x40023800
 8001d14:	08005fe0 	.word	0x08005fe0

08001d18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d1c:	b088      	sub	sp, #32
 8001d1e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001d20:	2300      	movs	r3, #0
 8001d22:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8001d24:	2300      	movs	r3, #0
 8001d26:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8001d30:	2300      	movs	r3, #0
 8001d32:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d34:	4bce      	ldr	r3, [pc, #824]	; (8002070 <HAL_RCC_GetSysClockFreq+0x358>)
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	f003 030c 	and.w	r3, r3, #12
 8001d3c:	2b0c      	cmp	r3, #12
 8001d3e:	f200 818d 	bhi.w	800205c <HAL_RCC_GetSysClockFreq+0x344>
 8001d42:	a201      	add	r2, pc, #4	; (adr r2, 8001d48 <HAL_RCC_GetSysClockFreq+0x30>)
 8001d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d48:	08001d7d 	.word	0x08001d7d
 8001d4c:	0800205d 	.word	0x0800205d
 8001d50:	0800205d 	.word	0x0800205d
 8001d54:	0800205d 	.word	0x0800205d
 8001d58:	08001d83 	.word	0x08001d83
 8001d5c:	0800205d 	.word	0x0800205d
 8001d60:	0800205d 	.word	0x0800205d
 8001d64:	0800205d 	.word	0x0800205d
 8001d68:	08001d89 	.word	0x08001d89
 8001d6c:	0800205d 	.word	0x0800205d
 8001d70:	0800205d 	.word	0x0800205d
 8001d74:	0800205d 	.word	0x0800205d
 8001d78:	08001efd 	.word	0x08001efd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d7c:	4bbd      	ldr	r3, [pc, #756]	; (8002074 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001d7e:	61bb      	str	r3, [r7, #24]
       break;
 8001d80:	e16f      	b.n	8002062 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001d82:	4bbd      	ldr	r3, [pc, #756]	; (8002078 <HAL_RCC_GetSysClockFreq+0x360>)
 8001d84:	61bb      	str	r3, [r7, #24]
      break;
 8001d86:	e16c      	b.n	8002062 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d88:	4bb9      	ldr	r3, [pc, #740]	; (8002070 <HAL_RCC_GetSysClockFreq+0x358>)
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001d90:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d92:	4bb7      	ldr	r3, [pc, #732]	; (8002070 <HAL_RCC_GetSysClockFreq+0x358>)
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d053      	beq.n	8001e46 <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d9e:	4bb4      	ldr	r3, [pc, #720]	; (8002070 <HAL_RCC_GetSysClockFreq+0x358>)
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	099b      	lsrs	r3, r3, #6
 8001da4:	461a      	mov	r2, r3
 8001da6:	f04f 0300 	mov.w	r3, #0
 8001daa:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001dae:	f04f 0100 	mov.w	r1, #0
 8001db2:	ea02 0400 	and.w	r4, r2, r0
 8001db6:	603c      	str	r4, [r7, #0]
 8001db8:	400b      	ands	r3, r1
 8001dba:	607b      	str	r3, [r7, #4]
 8001dbc:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001dc0:	4620      	mov	r0, r4
 8001dc2:	4629      	mov	r1, r5
 8001dc4:	f04f 0200 	mov.w	r2, #0
 8001dc8:	f04f 0300 	mov.w	r3, #0
 8001dcc:	014b      	lsls	r3, r1, #5
 8001dce:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001dd2:	0142      	lsls	r2, r0, #5
 8001dd4:	4610      	mov	r0, r2
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	4623      	mov	r3, r4
 8001dda:	1ac0      	subs	r0, r0, r3
 8001ddc:	462b      	mov	r3, r5
 8001dde:	eb61 0103 	sbc.w	r1, r1, r3
 8001de2:	f04f 0200 	mov.w	r2, #0
 8001de6:	f04f 0300 	mov.w	r3, #0
 8001dea:	018b      	lsls	r3, r1, #6
 8001dec:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001df0:	0182      	lsls	r2, r0, #6
 8001df2:	1a12      	subs	r2, r2, r0
 8001df4:	eb63 0301 	sbc.w	r3, r3, r1
 8001df8:	f04f 0000 	mov.w	r0, #0
 8001dfc:	f04f 0100 	mov.w	r1, #0
 8001e00:	00d9      	lsls	r1, r3, #3
 8001e02:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001e06:	00d0      	lsls	r0, r2, #3
 8001e08:	4602      	mov	r2, r0
 8001e0a:	460b      	mov	r3, r1
 8001e0c:	4621      	mov	r1, r4
 8001e0e:	1852      	adds	r2, r2, r1
 8001e10:	4629      	mov	r1, r5
 8001e12:	eb43 0101 	adc.w	r1, r3, r1
 8001e16:	460b      	mov	r3, r1
 8001e18:	f04f 0000 	mov.w	r0, #0
 8001e1c:	f04f 0100 	mov.w	r1, #0
 8001e20:	0259      	lsls	r1, r3, #9
 8001e22:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001e26:	0250      	lsls	r0, r2, #9
 8001e28:	4602      	mov	r2, r0
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	4610      	mov	r0, r2
 8001e2e:	4619      	mov	r1, r3
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	461a      	mov	r2, r3
 8001e34:	f04f 0300 	mov.w	r3, #0
 8001e38:	f7fe fed6 	bl	8000be8 <__aeabi_uldivmod>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	460b      	mov	r3, r1
 8001e40:	4613      	mov	r3, r2
 8001e42:	61fb      	str	r3, [r7, #28]
 8001e44:	e04c      	b.n	8001ee0 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e46:	4b8a      	ldr	r3, [pc, #552]	; (8002070 <HAL_RCC_GetSysClockFreq+0x358>)
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	099b      	lsrs	r3, r3, #6
 8001e4c:	461a      	mov	r2, r3
 8001e4e:	f04f 0300 	mov.w	r3, #0
 8001e52:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001e56:	f04f 0100 	mov.w	r1, #0
 8001e5a:	ea02 0a00 	and.w	sl, r2, r0
 8001e5e:	ea03 0b01 	and.w	fp, r3, r1
 8001e62:	4650      	mov	r0, sl
 8001e64:	4659      	mov	r1, fp
 8001e66:	f04f 0200 	mov.w	r2, #0
 8001e6a:	f04f 0300 	mov.w	r3, #0
 8001e6e:	014b      	lsls	r3, r1, #5
 8001e70:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001e74:	0142      	lsls	r2, r0, #5
 8001e76:	4610      	mov	r0, r2
 8001e78:	4619      	mov	r1, r3
 8001e7a:	ebb0 000a 	subs.w	r0, r0, sl
 8001e7e:	eb61 010b 	sbc.w	r1, r1, fp
 8001e82:	f04f 0200 	mov.w	r2, #0
 8001e86:	f04f 0300 	mov.w	r3, #0
 8001e8a:	018b      	lsls	r3, r1, #6
 8001e8c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001e90:	0182      	lsls	r2, r0, #6
 8001e92:	1a12      	subs	r2, r2, r0
 8001e94:	eb63 0301 	sbc.w	r3, r3, r1
 8001e98:	f04f 0000 	mov.w	r0, #0
 8001e9c:	f04f 0100 	mov.w	r1, #0
 8001ea0:	00d9      	lsls	r1, r3, #3
 8001ea2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001ea6:	00d0      	lsls	r0, r2, #3
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	460b      	mov	r3, r1
 8001eac:	eb12 020a 	adds.w	r2, r2, sl
 8001eb0:	eb43 030b 	adc.w	r3, r3, fp
 8001eb4:	f04f 0000 	mov.w	r0, #0
 8001eb8:	f04f 0100 	mov.w	r1, #0
 8001ebc:	0299      	lsls	r1, r3, #10
 8001ebe:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001ec2:	0290      	lsls	r0, r2, #10
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	4610      	mov	r0, r2
 8001eca:	4619      	mov	r1, r3
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	461a      	mov	r2, r3
 8001ed0:	f04f 0300 	mov.w	r3, #0
 8001ed4:	f7fe fe88 	bl	8000be8 <__aeabi_uldivmod>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	460b      	mov	r3, r1
 8001edc:	4613      	mov	r3, r2
 8001ede:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001ee0:	4b63      	ldr	r3, [pc, #396]	; (8002070 <HAL_RCC_GetSysClockFreq+0x358>)
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	0c1b      	lsrs	r3, r3, #16
 8001ee6:	f003 0303 	and.w	r3, r3, #3
 8001eea:	3301      	adds	r3, #1
 8001eec:	005b      	lsls	r3, r3, #1
 8001eee:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8001ef0:	69fa      	ldr	r2, [r7, #28]
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ef8:	61bb      	str	r3, [r7, #24]
      break;
 8001efa:	e0b2      	b.n	8002062 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001efc:	4b5c      	ldr	r3, [pc, #368]	; (8002070 <HAL_RCC_GetSysClockFreq+0x358>)
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f04:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f06:	4b5a      	ldr	r3, [pc, #360]	; (8002070 <HAL_RCC_GetSysClockFreq+0x358>)
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d04d      	beq.n	8001fae <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f12:	4b57      	ldr	r3, [pc, #348]	; (8002070 <HAL_RCC_GetSysClockFreq+0x358>)
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	099b      	lsrs	r3, r3, #6
 8001f18:	461a      	mov	r2, r3
 8001f1a:	f04f 0300 	mov.w	r3, #0
 8001f1e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001f22:	f04f 0100 	mov.w	r1, #0
 8001f26:	ea02 0800 	and.w	r8, r2, r0
 8001f2a:	ea03 0901 	and.w	r9, r3, r1
 8001f2e:	4640      	mov	r0, r8
 8001f30:	4649      	mov	r1, r9
 8001f32:	f04f 0200 	mov.w	r2, #0
 8001f36:	f04f 0300 	mov.w	r3, #0
 8001f3a:	014b      	lsls	r3, r1, #5
 8001f3c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001f40:	0142      	lsls	r2, r0, #5
 8001f42:	4610      	mov	r0, r2
 8001f44:	4619      	mov	r1, r3
 8001f46:	ebb0 0008 	subs.w	r0, r0, r8
 8001f4a:	eb61 0109 	sbc.w	r1, r1, r9
 8001f4e:	f04f 0200 	mov.w	r2, #0
 8001f52:	f04f 0300 	mov.w	r3, #0
 8001f56:	018b      	lsls	r3, r1, #6
 8001f58:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001f5c:	0182      	lsls	r2, r0, #6
 8001f5e:	1a12      	subs	r2, r2, r0
 8001f60:	eb63 0301 	sbc.w	r3, r3, r1
 8001f64:	f04f 0000 	mov.w	r0, #0
 8001f68:	f04f 0100 	mov.w	r1, #0
 8001f6c:	00d9      	lsls	r1, r3, #3
 8001f6e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001f72:	00d0      	lsls	r0, r2, #3
 8001f74:	4602      	mov	r2, r0
 8001f76:	460b      	mov	r3, r1
 8001f78:	eb12 0208 	adds.w	r2, r2, r8
 8001f7c:	eb43 0309 	adc.w	r3, r3, r9
 8001f80:	f04f 0000 	mov.w	r0, #0
 8001f84:	f04f 0100 	mov.w	r1, #0
 8001f88:	0259      	lsls	r1, r3, #9
 8001f8a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001f8e:	0250      	lsls	r0, r2, #9
 8001f90:	4602      	mov	r2, r0
 8001f92:	460b      	mov	r3, r1
 8001f94:	4610      	mov	r0, r2
 8001f96:	4619      	mov	r1, r3
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	461a      	mov	r2, r3
 8001f9c:	f04f 0300 	mov.w	r3, #0
 8001fa0:	f7fe fe22 	bl	8000be8 <__aeabi_uldivmod>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	460b      	mov	r3, r1
 8001fa8:	4613      	mov	r3, r2
 8001faa:	61fb      	str	r3, [r7, #28]
 8001fac:	e04a      	b.n	8002044 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001fae:	4b30      	ldr	r3, [pc, #192]	; (8002070 <HAL_RCC_GetSysClockFreq+0x358>)
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	099b      	lsrs	r3, r3, #6
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	f04f 0300 	mov.w	r3, #0
 8001fba:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001fbe:	f04f 0100 	mov.w	r1, #0
 8001fc2:	ea02 0400 	and.w	r4, r2, r0
 8001fc6:	ea03 0501 	and.w	r5, r3, r1
 8001fca:	4620      	mov	r0, r4
 8001fcc:	4629      	mov	r1, r5
 8001fce:	f04f 0200 	mov.w	r2, #0
 8001fd2:	f04f 0300 	mov.w	r3, #0
 8001fd6:	014b      	lsls	r3, r1, #5
 8001fd8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001fdc:	0142      	lsls	r2, r0, #5
 8001fde:	4610      	mov	r0, r2
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	1b00      	subs	r0, r0, r4
 8001fe4:	eb61 0105 	sbc.w	r1, r1, r5
 8001fe8:	f04f 0200 	mov.w	r2, #0
 8001fec:	f04f 0300 	mov.w	r3, #0
 8001ff0:	018b      	lsls	r3, r1, #6
 8001ff2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001ff6:	0182      	lsls	r2, r0, #6
 8001ff8:	1a12      	subs	r2, r2, r0
 8001ffa:	eb63 0301 	sbc.w	r3, r3, r1
 8001ffe:	f04f 0000 	mov.w	r0, #0
 8002002:	f04f 0100 	mov.w	r1, #0
 8002006:	00d9      	lsls	r1, r3, #3
 8002008:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800200c:	00d0      	lsls	r0, r2, #3
 800200e:	4602      	mov	r2, r0
 8002010:	460b      	mov	r3, r1
 8002012:	1912      	adds	r2, r2, r4
 8002014:	eb45 0303 	adc.w	r3, r5, r3
 8002018:	f04f 0000 	mov.w	r0, #0
 800201c:	f04f 0100 	mov.w	r1, #0
 8002020:	0299      	lsls	r1, r3, #10
 8002022:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002026:	0290      	lsls	r0, r2, #10
 8002028:	4602      	mov	r2, r0
 800202a:	460b      	mov	r3, r1
 800202c:	4610      	mov	r0, r2
 800202e:	4619      	mov	r1, r3
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	461a      	mov	r2, r3
 8002034:	f04f 0300 	mov.w	r3, #0
 8002038:	f7fe fdd6 	bl	8000be8 <__aeabi_uldivmod>
 800203c:	4602      	mov	r2, r0
 800203e:	460b      	mov	r3, r1
 8002040:	4613      	mov	r3, r2
 8002042:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002044:	4b0a      	ldr	r3, [pc, #40]	; (8002070 <HAL_RCC_GetSysClockFreq+0x358>)
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	0f1b      	lsrs	r3, r3, #28
 800204a:	f003 0307 	and.w	r3, r3, #7
 800204e:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8002050:	69fa      	ldr	r2, [r7, #28]
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	fbb2 f3f3 	udiv	r3, r2, r3
 8002058:	61bb      	str	r3, [r7, #24]
      break;
 800205a:	e002      	b.n	8002062 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800205c:	4b05      	ldr	r3, [pc, #20]	; (8002074 <HAL_RCC_GetSysClockFreq+0x35c>)
 800205e:	61bb      	str	r3, [r7, #24]
      break;
 8002060:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002062:	69bb      	ldr	r3, [r7, #24]
}
 8002064:	4618      	mov	r0, r3
 8002066:	3720      	adds	r7, #32
 8002068:	46bd      	mov	sp, r7
 800206a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800206e:	bf00      	nop
 8002070:	40023800 	.word	0x40023800
 8002074:	00f42400 	.word	0x00f42400
 8002078:	007a1200 	.word	0x007a1200

0800207c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b086      	sub	sp, #24
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d101      	bne.n	800208e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e28d      	b.n	80025aa <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	2b00      	cmp	r3, #0
 8002098:	f000 8083 	beq.w	80021a2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800209c:	4b94      	ldr	r3, [pc, #592]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	f003 030c 	and.w	r3, r3, #12
 80020a4:	2b04      	cmp	r3, #4
 80020a6:	d019      	beq.n	80020dc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80020a8:	4b91      	ldr	r3, [pc, #580]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80020b0:	2b08      	cmp	r3, #8
 80020b2:	d106      	bne.n	80020c2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80020b4:	4b8e      	ldr	r3, [pc, #568]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80020c0:	d00c      	beq.n	80020dc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020c2:	4b8b      	ldr	r3, [pc, #556]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80020ca:	2b0c      	cmp	r3, #12
 80020cc:	d112      	bne.n	80020f4 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020ce:	4b88      	ldr	r3, [pc, #544]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80020da:	d10b      	bne.n	80020f4 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020dc:	4b84      	ldr	r3, [pc, #528]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d05b      	beq.n	80021a0 <HAL_RCC_OscConfig+0x124>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d157      	bne.n	80021a0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	e25a      	b.n	80025aa <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020fc:	d106      	bne.n	800210c <HAL_RCC_OscConfig+0x90>
 80020fe:	4b7c      	ldr	r3, [pc, #496]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a7b      	ldr	r2, [pc, #492]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 8002104:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002108:	6013      	str	r3, [r2, #0]
 800210a:	e01d      	b.n	8002148 <HAL_RCC_OscConfig+0xcc>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002114:	d10c      	bne.n	8002130 <HAL_RCC_OscConfig+0xb4>
 8002116:	4b76      	ldr	r3, [pc, #472]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a75      	ldr	r2, [pc, #468]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 800211c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002120:	6013      	str	r3, [r2, #0]
 8002122:	4b73      	ldr	r3, [pc, #460]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a72      	ldr	r2, [pc, #456]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 8002128:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800212c:	6013      	str	r3, [r2, #0]
 800212e:	e00b      	b.n	8002148 <HAL_RCC_OscConfig+0xcc>
 8002130:	4b6f      	ldr	r3, [pc, #444]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a6e      	ldr	r2, [pc, #440]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 8002136:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800213a:	6013      	str	r3, [r2, #0]
 800213c:	4b6c      	ldr	r3, [pc, #432]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a6b      	ldr	r2, [pc, #428]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 8002142:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002146:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d013      	beq.n	8002178 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002150:	f7ff f9ec 	bl	800152c <HAL_GetTick>
 8002154:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002156:	e008      	b.n	800216a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002158:	f7ff f9e8 	bl	800152c <HAL_GetTick>
 800215c:	4602      	mov	r2, r0
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	2b64      	cmp	r3, #100	; 0x64
 8002164:	d901      	bls.n	800216a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002166:	2303      	movs	r3, #3
 8002168:	e21f      	b.n	80025aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800216a:	4b61      	ldr	r3, [pc, #388]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d0f0      	beq.n	8002158 <HAL_RCC_OscConfig+0xdc>
 8002176:	e014      	b.n	80021a2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002178:	f7ff f9d8 	bl	800152c <HAL_GetTick>
 800217c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800217e:	e008      	b.n	8002192 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002180:	f7ff f9d4 	bl	800152c <HAL_GetTick>
 8002184:	4602      	mov	r2, r0
 8002186:	693b      	ldr	r3, [r7, #16]
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	2b64      	cmp	r3, #100	; 0x64
 800218c:	d901      	bls.n	8002192 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800218e:	2303      	movs	r3, #3
 8002190:	e20b      	b.n	80025aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002192:	4b57      	ldr	r3, [pc, #348]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800219a:	2b00      	cmp	r3, #0
 800219c:	d1f0      	bne.n	8002180 <HAL_RCC_OscConfig+0x104>
 800219e:	e000      	b.n	80021a2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 0302 	and.w	r3, r3, #2
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d06f      	beq.n	800228e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80021ae:	4b50      	ldr	r3, [pc, #320]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	f003 030c 	and.w	r3, r3, #12
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d017      	beq.n	80021ea <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80021ba:	4b4d      	ldr	r3, [pc, #308]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80021c2:	2b08      	cmp	r3, #8
 80021c4:	d105      	bne.n	80021d2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80021c6:	4b4a      	ldr	r3, [pc, #296]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d00b      	beq.n	80021ea <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021d2:	4b47      	ldr	r3, [pc, #284]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 80021d4:	689b      	ldr	r3, [r3, #8]
 80021d6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80021da:	2b0c      	cmp	r3, #12
 80021dc:	d11c      	bne.n	8002218 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021de:	4b44      	ldr	r3, [pc, #272]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d116      	bne.n	8002218 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021ea:	4b41      	ldr	r3, [pc, #260]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 0302 	and.w	r3, r3, #2
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d005      	beq.n	8002202 <HAL_RCC_OscConfig+0x186>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	68db      	ldr	r3, [r3, #12]
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	d001      	beq.n	8002202 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80021fe:	2301      	movs	r3, #1
 8002200:	e1d3      	b.n	80025aa <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002202:	4b3b      	ldr	r3, [pc, #236]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	691b      	ldr	r3, [r3, #16]
 800220e:	00db      	lsls	r3, r3, #3
 8002210:	4937      	ldr	r1, [pc, #220]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 8002212:	4313      	orrs	r3, r2
 8002214:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002216:	e03a      	b.n	800228e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	68db      	ldr	r3, [r3, #12]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d020      	beq.n	8002262 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002220:	4b34      	ldr	r3, [pc, #208]	; (80022f4 <HAL_RCC_OscConfig+0x278>)
 8002222:	2201      	movs	r2, #1
 8002224:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002226:	f7ff f981 	bl	800152c <HAL_GetTick>
 800222a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800222c:	e008      	b.n	8002240 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800222e:	f7ff f97d 	bl	800152c <HAL_GetTick>
 8002232:	4602      	mov	r2, r0
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	1ad3      	subs	r3, r2, r3
 8002238:	2b02      	cmp	r3, #2
 800223a:	d901      	bls.n	8002240 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800223c:	2303      	movs	r3, #3
 800223e:	e1b4      	b.n	80025aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002240:	4b2b      	ldr	r3, [pc, #172]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 0302 	and.w	r3, r3, #2
 8002248:	2b00      	cmp	r3, #0
 800224a:	d0f0      	beq.n	800222e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800224c:	4b28      	ldr	r3, [pc, #160]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	691b      	ldr	r3, [r3, #16]
 8002258:	00db      	lsls	r3, r3, #3
 800225a:	4925      	ldr	r1, [pc, #148]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 800225c:	4313      	orrs	r3, r2
 800225e:	600b      	str	r3, [r1, #0]
 8002260:	e015      	b.n	800228e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002262:	4b24      	ldr	r3, [pc, #144]	; (80022f4 <HAL_RCC_OscConfig+0x278>)
 8002264:	2200      	movs	r2, #0
 8002266:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002268:	f7ff f960 	bl	800152c <HAL_GetTick>
 800226c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800226e:	e008      	b.n	8002282 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002270:	f7ff f95c 	bl	800152c <HAL_GetTick>
 8002274:	4602      	mov	r2, r0
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	2b02      	cmp	r3, #2
 800227c:	d901      	bls.n	8002282 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800227e:	2303      	movs	r3, #3
 8002280:	e193      	b.n	80025aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002282:	4b1b      	ldr	r3, [pc, #108]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f003 0302 	and.w	r3, r3, #2
 800228a:	2b00      	cmp	r3, #0
 800228c:	d1f0      	bne.n	8002270 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f003 0308 	and.w	r3, r3, #8
 8002296:	2b00      	cmp	r3, #0
 8002298:	d036      	beq.n	8002308 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	695b      	ldr	r3, [r3, #20]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d016      	beq.n	80022d0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022a2:	4b15      	ldr	r3, [pc, #84]	; (80022f8 <HAL_RCC_OscConfig+0x27c>)
 80022a4:	2201      	movs	r2, #1
 80022a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022a8:	f7ff f940 	bl	800152c <HAL_GetTick>
 80022ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022ae:	e008      	b.n	80022c2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022b0:	f7ff f93c 	bl	800152c <HAL_GetTick>
 80022b4:	4602      	mov	r2, r0
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d901      	bls.n	80022c2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80022be:	2303      	movs	r3, #3
 80022c0:	e173      	b.n	80025aa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022c2:	4b0b      	ldr	r3, [pc, #44]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 80022c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022c6:	f003 0302 	and.w	r3, r3, #2
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d0f0      	beq.n	80022b0 <HAL_RCC_OscConfig+0x234>
 80022ce:	e01b      	b.n	8002308 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022d0:	4b09      	ldr	r3, [pc, #36]	; (80022f8 <HAL_RCC_OscConfig+0x27c>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022d6:	f7ff f929 	bl	800152c <HAL_GetTick>
 80022da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022dc:	e00e      	b.n	80022fc <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022de:	f7ff f925 	bl	800152c <HAL_GetTick>
 80022e2:	4602      	mov	r2, r0
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	1ad3      	subs	r3, r2, r3
 80022e8:	2b02      	cmp	r3, #2
 80022ea:	d907      	bls.n	80022fc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80022ec:	2303      	movs	r3, #3
 80022ee:	e15c      	b.n	80025aa <HAL_RCC_OscConfig+0x52e>
 80022f0:	40023800 	.word	0x40023800
 80022f4:	42470000 	.word	0x42470000
 80022f8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022fc:	4b8a      	ldr	r3, [pc, #552]	; (8002528 <HAL_RCC_OscConfig+0x4ac>)
 80022fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002300:	f003 0302 	and.w	r3, r3, #2
 8002304:	2b00      	cmp	r3, #0
 8002306:	d1ea      	bne.n	80022de <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f003 0304 	and.w	r3, r3, #4
 8002310:	2b00      	cmp	r3, #0
 8002312:	f000 8097 	beq.w	8002444 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002316:	2300      	movs	r3, #0
 8002318:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800231a:	4b83      	ldr	r3, [pc, #524]	; (8002528 <HAL_RCC_OscConfig+0x4ac>)
 800231c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002322:	2b00      	cmp	r3, #0
 8002324:	d10f      	bne.n	8002346 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002326:	2300      	movs	r3, #0
 8002328:	60bb      	str	r3, [r7, #8]
 800232a:	4b7f      	ldr	r3, [pc, #508]	; (8002528 <HAL_RCC_OscConfig+0x4ac>)
 800232c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232e:	4a7e      	ldr	r2, [pc, #504]	; (8002528 <HAL_RCC_OscConfig+0x4ac>)
 8002330:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002334:	6413      	str	r3, [r2, #64]	; 0x40
 8002336:	4b7c      	ldr	r3, [pc, #496]	; (8002528 <HAL_RCC_OscConfig+0x4ac>)
 8002338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800233e:	60bb      	str	r3, [r7, #8]
 8002340:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002342:	2301      	movs	r3, #1
 8002344:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002346:	4b79      	ldr	r3, [pc, #484]	; (800252c <HAL_RCC_OscConfig+0x4b0>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800234e:	2b00      	cmp	r3, #0
 8002350:	d118      	bne.n	8002384 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002352:	4b76      	ldr	r3, [pc, #472]	; (800252c <HAL_RCC_OscConfig+0x4b0>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a75      	ldr	r2, [pc, #468]	; (800252c <HAL_RCC_OscConfig+0x4b0>)
 8002358:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800235c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800235e:	f7ff f8e5 	bl	800152c <HAL_GetTick>
 8002362:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002364:	e008      	b.n	8002378 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002366:	f7ff f8e1 	bl	800152c <HAL_GetTick>
 800236a:	4602      	mov	r2, r0
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	1ad3      	subs	r3, r2, r3
 8002370:	2b02      	cmp	r3, #2
 8002372:	d901      	bls.n	8002378 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002374:	2303      	movs	r3, #3
 8002376:	e118      	b.n	80025aa <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002378:	4b6c      	ldr	r3, [pc, #432]	; (800252c <HAL_RCC_OscConfig+0x4b0>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002380:	2b00      	cmp	r3, #0
 8002382:	d0f0      	beq.n	8002366 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	2b01      	cmp	r3, #1
 800238a:	d106      	bne.n	800239a <HAL_RCC_OscConfig+0x31e>
 800238c:	4b66      	ldr	r3, [pc, #408]	; (8002528 <HAL_RCC_OscConfig+0x4ac>)
 800238e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002390:	4a65      	ldr	r2, [pc, #404]	; (8002528 <HAL_RCC_OscConfig+0x4ac>)
 8002392:	f043 0301 	orr.w	r3, r3, #1
 8002396:	6713      	str	r3, [r2, #112]	; 0x70
 8002398:	e01c      	b.n	80023d4 <HAL_RCC_OscConfig+0x358>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	2b05      	cmp	r3, #5
 80023a0:	d10c      	bne.n	80023bc <HAL_RCC_OscConfig+0x340>
 80023a2:	4b61      	ldr	r3, [pc, #388]	; (8002528 <HAL_RCC_OscConfig+0x4ac>)
 80023a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023a6:	4a60      	ldr	r2, [pc, #384]	; (8002528 <HAL_RCC_OscConfig+0x4ac>)
 80023a8:	f043 0304 	orr.w	r3, r3, #4
 80023ac:	6713      	str	r3, [r2, #112]	; 0x70
 80023ae:	4b5e      	ldr	r3, [pc, #376]	; (8002528 <HAL_RCC_OscConfig+0x4ac>)
 80023b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023b2:	4a5d      	ldr	r2, [pc, #372]	; (8002528 <HAL_RCC_OscConfig+0x4ac>)
 80023b4:	f043 0301 	orr.w	r3, r3, #1
 80023b8:	6713      	str	r3, [r2, #112]	; 0x70
 80023ba:	e00b      	b.n	80023d4 <HAL_RCC_OscConfig+0x358>
 80023bc:	4b5a      	ldr	r3, [pc, #360]	; (8002528 <HAL_RCC_OscConfig+0x4ac>)
 80023be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023c0:	4a59      	ldr	r2, [pc, #356]	; (8002528 <HAL_RCC_OscConfig+0x4ac>)
 80023c2:	f023 0301 	bic.w	r3, r3, #1
 80023c6:	6713      	str	r3, [r2, #112]	; 0x70
 80023c8:	4b57      	ldr	r3, [pc, #348]	; (8002528 <HAL_RCC_OscConfig+0x4ac>)
 80023ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023cc:	4a56      	ldr	r2, [pc, #344]	; (8002528 <HAL_RCC_OscConfig+0x4ac>)
 80023ce:	f023 0304 	bic.w	r3, r3, #4
 80023d2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	689b      	ldr	r3, [r3, #8]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d015      	beq.n	8002408 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023dc:	f7ff f8a6 	bl	800152c <HAL_GetTick>
 80023e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023e2:	e00a      	b.n	80023fa <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023e4:	f7ff f8a2 	bl	800152c <HAL_GetTick>
 80023e8:	4602      	mov	r2, r0
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d901      	bls.n	80023fa <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e0d7      	b.n	80025aa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023fa:	4b4b      	ldr	r3, [pc, #300]	; (8002528 <HAL_RCC_OscConfig+0x4ac>)
 80023fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023fe:	f003 0302 	and.w	r3, r3, #2
 8002402:	2b00      	cmp	r3, #0
 8002404:	d0ee      	beq.n	80023e4 <HAL_RCC_OscConfig+0x368>
 8002406:	e014      	b.n	8002432 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002408:	f7ff f890 	bl	800152c <HAL_GetTick>
 800240c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800240e:	e00a      	b.n	8002426 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002410:	f7ff f88c 	bl	800152c <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	f241 3288 	movw	r2, #5000	; 0x1388
 800241e:	4293      	cmp	r3, r2
 8002420:	d901      	bls.n	8002426 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002422:	2303      	movs	r3, #3
 8002424:	e0c1      	b.n	80025aa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002426:	4b40      	ldr	r3, [pc, #256]	; (8002528 <HAL_RCC_OscConfig+0x4ac>)
 8002428:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800242a:	f003 0302 	and.w	r3, r3, #2
 800242e:	2b00      	cmp	r3, #0
 8002430:	d1ee      	bne.n	8002410 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002432:	7dfb      	ldrb	r3, [r7, #23]
 8002434:	2b01      	cmp	r3, #1
 8002436:	d105      	bne.n	8002444 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002438:	4b3b      	ldr	r3, [pc, #236]	; (8002528 <HAL_RCC_OscConfig+0x4ac>)
 800243a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243c:	4a3a      	ldr	r2, [pc, #232]	; (8002528 <HAL_RCC_OscConfig+0x4ac>)
 800243e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002442:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	699b      	ldr	r3, [r3, #24]
 8002448:	2b00      	cmp	r3, #0
 800244a:	f000 80ad 	beq.w	80025a8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800244e:	4b36      	ldr	r3, [pc, #216]	; (8002528 <HAL_RCC_OscConfig+0x4ac>)
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	f003 030c 	and.w	r3, r3, #12
 8002456:	2b08      	cmp	r3, #8
 8002458:	d060      	beq.n	800251c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	699b      	ldr	r3, [r3, #24]
 800245e:	2b02      	cmp	r3, #2
 8002460:	d145      	bne.n	80024ee <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002462:	4b33      	ldr	r3, [pc, #204]	; (8002530 <HAL_RCC_OscConfig+0x4b4>)
 8002464:	2200      	movs	r2, #0
 8002466:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002468:	f7ff f860 	bl	800152c <HAL_GetTick>
 800246c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800246e:	e008      	b.n	8002482 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002470:	f7ff f85c 	bl	800152c <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	2b02      	cmp	r3, #2
 800247c:	d901      	bls.n	8002482 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800247e:	2303      	movs	r3, #3
 8002480:	e093      	b.n	80025aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002482:	4b29      	ldr	r3, [pc, #164]	; (8002528 <HAL_RCC_OscConfig+0x4ac>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d1f0      	bne.n	8002470 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	69da      	ldr	r2, [r3, #28]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a1b      	ldr	r3, [r3, #32]
 8002496:	431a      	orrs	r2, r3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800249c:	019b      	lsls	r3, r3, #6
 800249e:	431a      	orrs	r2, r3
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024a4:	085b      	lsrs	r3, r3, #1
 80024a6:	3b01      	subs	r3, #1
 80024a8:	041b      	lsls	r3, r3, #16
 80024aa:	431a      	orrs	r2, r3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024b0:	061b      	lsls	r3, r3, #24
 80024b2:	431a      	orrs	r2, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024b8:	071b      	lsls	r3, r3, #28
 80024ba:	491b      	ldr	r1, [pc, #108]	; (8002528 <HAL_RCC_OscConfig+0x4ac>)
 80024bc:	4313      	orrs	r3, r2
 80024be:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024c0:	4b1b      	ldr	r3, [pc, #108]	; (8002530 <HAL_RCC_OscConfig+0x4b4>)
 80024c2:	2201      	movs	r2, #1
 80024c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c6:	f7ff f831 	bl	800152c <HAL_GetTick>
 80024ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024cc:	e008      	b.n	80024e0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024ce:	f7ff f82d 	bl	800152c <HAL_GetTick>
 80024d2:	4602      	mov	r2, r0
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	1ad3      	subs	r3, r2, r3
 80024d8:	2b02      	cmp	r3, #2
 80024da:	d901      	bls.n	80024e0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80024dc:	2303      	movs	r3, #3
 80024de:	e064      	b.n	80025aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024e0:	4b11      	ldr	r3, [pc, #68]	; (8002528 <HAL_RCC_OscConfig+0x4ac>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d0f0      	beq.n	80024ce <HAL_RCC_OscConfig+0x452>
 80024ec:	e05c      	b.n	80025a8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024ee:	4b10      	ldr	r3, [pc, #64]	; (8002530 <HAL_RCC_OscConfig+0x4b4>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024f4:	f7ff f81a 	bl	800152c <HAL_GetTick>
 80024f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024fa:	e008      	b.n	800250e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024fc:	f7ff f816 	bl	800152c <HAL_GetTick>
 8002500:	4602      	mov	r2, r0
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	2b02      	cmp	r3, #2
 8002508:	d901      	bls.n	800250e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800250a:	2303      	movs	r3, #3
 800250c:	e04d      	b.n	80025aa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800250e:	4b06      	ldr	r3, [pc, #24]	; (8002528 <HAL_RCC_OscConfig+0x4ac>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002516:	2b00      	cmp	r3, #0
 8002518:	d1f0      	bne.n	80024fc <HAL_RCC_OscConfig+0x480>
 800251a:	e045      	b.n	80025a8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	699b      	ldr	r3, [r3, #24]
 8002520:	2b01      	cmp	r3, #1
 8002522:	d107      	bne.n	8002534 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	e040      	b.n	80025aa <HAL_RCC_OscConfig+0x52e>
 8002528:	40023800 	.word	0x40023800
 800252c:	40007000 	.word	0x40007000
 8002530:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002534:	4b1f      	ldr	r3, [pc, #124]	; (80025b4 <HAL_RCC_OscConfig+0x538>)
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	699b      	ldr	r3, [r3, #24]
 800253e:	2b01      	cmp	r3, #1
 8002540:	d030      	beq.n	80025a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800254c:	429a      	cmp	r2, r3
 800254e:	d129      	bne.n	80025a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800255a:	429a      	cmp	r2, r3
 800255c:	d122      	bne.n	80025a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800255e:	68fa      	ldr	r2, [r7, #12]
 8002560:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002564:	4013      	ands	r3, r2
 8002566:	687a      	ldr	r2, [r7, #4]
 8002568:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800256a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800256c:	4293      	cmp	r3, r2
 800256e:	d119      	bne.n	80025a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800257a:	085b      	lsrs	r3, r3, #1
 800257c:	3b01      	subs	r3, #1
 800257e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002580:	429a      	cmp	r2, r3
 8002582:	d10f      	bne.n	80025a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800258e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002590:	429a      	cmp	r2, r3
 8002592:	d107      	bne.n	80025a4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d001      	beq.n	80025a8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	e000      	b.n	80025aa <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80025a8:	2300      	movs	r3, #0
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3718      	adds	r7, #24
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	40023800 	.word	0x40023800

080025b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d101      	bne.n	80025ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e041      	b.n	800264e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d106      	bne.n	80025e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80025de:	6878      	ldr	r0, [r7, #4]
 80025e0:	f7fe fea0 	bl	8001324 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2202      	movs	r2, #2
 80025e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	3304      	adds	r3, #4
 80025f4:	4619      	mov	r1, r3
 80025f6:	4610      	mov	r0, r2
 80025f8:	f000 faf2 	bl	8002be0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2201      	movs	r2, #1
 8002600:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2201      	movs	r2, #1
 8002608:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2201      	movs	r2, #1
 8002610:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2201      	movs	r2, #1
 8002618:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2201      	movs	r2, #1
 8002620:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2201      	movs	r2, #1
 8002628:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2201      	movs	r2, #1
 8002630:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2201      	movs	r2, #1
 8002638:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2201      	movs	r2, #1
 8002640:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2201      	movs	r2, #1
 8002648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800264c:	2300      	movs	r3, #0
}
 800264e:	4618      	mov	r0, r3
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
	...

08002658 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d109      	bne.n	800267c <HAL_TIM_PWM_Start+0x24>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800266e:	b2db      	uxtb	r3, r3
 8002670:	2b01      	cmp	r3, #1
 8002672:	bf14      	ite	ne
 8002674:	2301      	movne	r3, #1
 8002676:	2300      	moveq	r3, #0
 8002678:	b2db      	uxtb	r3, r3
 800267a:	e022      	b.n	80026c2 <HAL_TIM_PWM_Start+0x6a>
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	2b04      	cmp	r3, #4
 8002680:	d109      	bne.n	8002696 <HAL_TIM_PWM_Start+0x3e>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002688:	b2db      	uxtb	r3, r3
 800268a:	2b01      	cmp	r3, #1
 800268c:	bf14      	ite	ne
 800268e:	2301      	movne	r3, #1
 8002690:	2300      	moveq	r3, #0
 8002692:	b2db      	uxtb	r3, r3
 8002694:	e015      	b.n	80026c2 <HAL_TIM_PWM_Start+0x6a>
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	2b08      	cmp	r3, #8
 800269a:	d109      	bne.n	80026b0 <HAL_TIM_PWM_Start+0x58>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	bf14      	ite	ne
 80026a8:	2301      	movne	r3, #1
 80026aa:	2300      	moveq	r3, #0
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	e008      	b.n	80026c2 <HAL_TIM_PWM_Start+0x6a>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80026b6:	b2db      	uxtb	r3, r3
 80026b8:	2b01      	cmp	r3, #1
 80026ba:	bf14      	ite	ne
 80026bc:	2301      	movne	r3, #1
 80026be:	2300      	moveq	r3, #0
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d001      	beq.n	80026ca <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	e07c      	b.n	80027c4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d104      	bne.n	80026da <HAL_TIM_PWM_Start+0x82>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2202      	movs	r2, #2
 80026d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80026d8:	e013      	b.n	8002702 <HAL_TIM_PWM_Start+0xaa>
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	2b04      	cmp	r3, #4
 80026de:	d104      	bne.n	80026ea <HAL_TIM_PWM_Start+0x92>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2202      	movs	r2, #2
 80026e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80026e8:	e00b      	b.n	8002702 <HAL_TIM_PWM_Start+0xaa>
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	2b08      	cmp	r3, #8
 80026ee:	d104      	bne.n	80026fa <HAL_TIM_PWM_Start+0xa2>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2202      	movs	r2, #2
 80026f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80026f8:	e003      	b.n	8002702 <HAL_TIM_PWM_Start+0xaa>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2202      	movs	r2, #2
 80026fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	2201      	movs	r2, #1
 8002708:	6839      	ldr	r1, [r7, #0]
 800270a:	4618      	mov	r0, r3
 800270c:	f000 fcb8 	bl	8003080 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a2d      	ldr	r2, [pc, #180]	; (80027cc <HAL_TIM_PWM_Start+0x174>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d004      	beq.n	8002724 <HAL_TIM_PWM_Start+0xcc>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a2c      	ldr	r2, [pc, #176]	; (80027d0 <HAL_TIM_PWM_Start+0x178>)
 8002720:	4293      	cmp	r3, r2
 8002722:	d101      	bne.n	8002728 <HAL_TIM_PWM_Start+0xd0>
 8002724:	2301      	movs	r3, #1
 8002726:	e000      	b.n	800272a <HAL_TIM_PWM_Start+0xd2>
 8002728:	2300      	movs	r3, #0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d007      	beq.n	800273e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800273c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a22      	ldr	r2, [pc, #136]	; (80027cc <HAL_TIM_PWM_Start+0x174>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d022      	beq.n	800278e <HAL_TIM_PWM_Start+0x136>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002750:	d01d      	beq.n	800278e <HAL_TIM_PWM_Start+0x136>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a1f      	ldr	r2, [pc, #124]	; (80027d4 <HAL_TIM_PWM_Start+0x17c>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d018      	beq.n	800278e <HAL_TIM_PWM_Start+0x136>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a1d      	ldr	r2, [pc, #116]	; (80027d8 <HAL_TIM_PWM_Start+0x180>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d013      	beq.n	800278e <HAL_TIM_PWM_Start+0x136>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a1c      	ldr	r2, [pc, #112]	; (80027dc <HAL_TIM_PWM_Start+0x184>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d00e      	beq.n	800278e <HAL_TIM_PWM_Start+0x136>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a16      	ldr	r2, [pc, #88]	; (80027d0 <HAL_TIM_PWM_Start+0x178>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d009      	beq.n	800278e <HAL_TIM_PWM_Start+0x136>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a18      	ldr	r2, [pc, #96]	; (80027e0 <HAL_TIM_PWM_Start+0x188>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d004      	beq.n	800278e <HAL_TIM_PWM_Start+0x136>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a16      	ldr	r2, [pc, #88]	; (80027e4 <HAL_TIM_PWM_Start+0x18c>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d111      	bne.n	80027b2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f003 0307 	and.w	r3, r3, #7
 8002798:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	2b06      	cmp	r3, #6
 800279e:	d010      	beq.n	80027c2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f042 0201 	orr.w	r2, r2, #1
 80027ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027b0:	e007      	b.n	80027c2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f042 0201 	orr.w	r2, r2, #1
 80027c0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80027c2:	2300      	movs	r3, #0
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	3710      	adds	r7, #16
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	40010000 	.word	0x40010000
 80027d0:	40010400 	.word	0x40010400
 80027d4:	40000400 	.word	0x40000400
 80027d8:	40000800 	.word	0x40000800
 80027dc:	40000c00 	.word	0x40000c00
 80027e0:	40014000 	.word	0x40014000
 80027e4:	40001800 	.word	0x40001800

080027e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b082      	sub	sp, #8
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	691b      	ldr	r3, [r3, #16]
 80027f6:	f003 0302 	and.w	r3, r3, #2
 80027fa:	2b02      	cmp	r3, #2
 80027fc:	d122      	bne.n	8002844 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	68db      	ldr	r3, [r3, #12]
 8002804:	f003 0302 	and.w	r3, r3, #2
 8002808:	2b02      	cmp	r3, #2
 800280a:	d11b      	bne.n	8002844 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f06f 0202 	mvn.w	r2, #2
 8002814:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2201      	movs	r2, #1
 800281a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	699b      	ldr	r3, [r3, #24]
 8002822:	f003 0303 	and.w	r3, r3, #3
 8002826:	2b00      	cmp	r3, #0
 8002828:	d003      	beq.n	8002832 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f000 f9ba 	bl	8002ba4 <HAL_TIM_IC_CaptureCallback>
 8002830:	e005      	b.n	800283e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002832:	6878      	ldr	r0, [r7, #4]
 8002834:	f000 f9ac 	bl	8002b90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002838:	6878      	ldr	r0, [r7, #4]
 800283a:	f000 f9bd 	bl	8002bb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2200      	movs	r2, #0
 8002842:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	691b      	ldr	r3, [r3, #16]
 800284a:	f003 0304 	and.w	r3, r3, #4
 800284e:	2b04      	cmp	r3, #4
 8002850:	d122      	bne.n	8002898 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	68db      	ldr	r3, [r3, #12]
 8002858:	f003 0304 	and.w	r3, r3, #4
 800285c:	2b04      	cmp	r3, #4
 800285e:	d11b      	bne.n	8002898 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f06f 0204 	mvn.w	r2, #4
 8002868:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2202      	movs	r2, #2
 800286e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	699b      	ldr	r3, [r3, #24]
 8002876:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800287a:	2b00      	cmp	r3, #0
 800287c:	d003      	beq.n	8002886 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f000 f990 	bl	8002ba4 <HAL_TIM_IC_CaptureCallback>
 8002884:	e005      	b.n	8002892 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f000 f982 	bl	8002b90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	f000 f993 	bl	8002bb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2200      	movs	r2, #0
 8002896:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	691b      	ldr	r3, [r3, #16]
 800289e:	f003 0308 	and.w	r3, r3, #8
 80028a2:	2b08      	cmp	r3, #8
 80028a4:	d122      	bne.n	80028ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	f003 0308 	and.w	r3, r3, #8
 80028b0:	2b08      	cmp	r3, #8
 80028b2:	d11b      	bne.n	80028ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f06f 0208 	mvn.w	r2, #8
 80028bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2204      	movs	r2, #4
 80028c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	69db      	ldr	r3, [r3, #28]
 80028ca:	f003 0303 	and.w	r3, r3, #3
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d003      	beq.n	80028da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f000 f966 	bl	8002ba4 <HAL_TIM_IC_CaptureCallback>
 80028d8:	e005      	b.n	80028e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f000 f958 	bl	8002b90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028e0:	6878      	ldr	r0, [r7, #4]
 80028e2:	f000 f969 	bl	8002bb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2200      	movs	r2, #0
 80028ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	691b      	ldr	r3, [r3, #16]
 80028f2:	f003 0310 	and.w	r3, r3, #16
 80028f6:	2b10      	cmp	r3, #16
 80028f8:	d122      	bne.n	8002940 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	f003 0310 	and.w	r3, r3, #16
 8002904:	2b10      	cmp	r3, #16
 8002906:	d11b      	bne.n	8002940 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f06f 0210 	mvn.w	r2, #16
 8002910:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2208      	movs	r2, #8
 8002916:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	69db      	ldr	r3, [r3, #28]
 800291e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002922:	2b00      	cmp	r3, #0
 8002924:	d003      	beq.n	800292e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f000 f93c 	bl	8002ba4 <HAL_TIM_IC_CaptureCallback>
 800292c:	e005      	b.n	800293a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f000 f92e 	bl	8002b90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002934:	6878      	ldr	r0, [r7, #4]
 8002936:	f000 f93f 	bl	8002bb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2200      	movs	r2, #0
 800293e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	691b      	ldr	r3, [r3, #16]
 8002946:	f003 0301 	and.w	r3, r3, #1
 800294a:	2b01      	cmp	r3, #1
 800294c:	d10e      	bne.n	800296c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	f003 0301 	and.w	r3, r3, #1
 8002958:	2b01      	cmp	r3, #1
 800295a:	d107      	bne.n	800296c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f06f 0201 	mvn.w	r2, #1
 8002964:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002966:	6878      	ldr	r0, [r7, #4]
 8002968:	f000 f908 	bl	8002b7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	691b      	ldr	r3, [r3, #16]
 8002972:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002976:	2b80      	cmp	r3, #128	; 0x80
 8002978:	d10e      	bne.n	8002998 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002984:	2b80      	cmp	r3, #128	; 0x80
 8002986:	d107      	bne.n	8002998 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002990:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f000 fba3 	bl	80030de <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	691b      	ldr	r3, [r3, #16]
 800299e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029a2:	2b40      	cmp	r3, #64	; 0x40
 80029a4:	d10e      	bne.n	80029c4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	68db      	ldr	r3, [r3, #12]
 80029ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029b0:	2b40      	cmp	r3, #64	; 0x40
 80029b2:	d107      	bne.n	80029c4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80029bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80029be:	6878      	ldr	r0, [r7, #4]
 80029c0:	f000 f904 	bl	8002bcc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	691b      	ldr	r3, [r3, #16]
 80029ca:	f003 0320 	and.w	r3, r3, #32
 80029ce:	2b20      	cmp	r3, #32
 80029d0:	d10e      	bne.n	80029f0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	f003 0320 	and.w	r3, r3, #32
 80029dc:	2b20      	cmp	r3, #32
 80029de:	d107      	bne.n	80029f0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f06f 0220 	mvn.w	r2, #32
 80029e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f000 fb6d 	bl	80030ca <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80029f0:	bf00      	nop
 80029f2:	3708      	adds	r7, #8
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}

080029f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b086      	sub	sp, #24
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	60f8      	str	r0, [r7, #12]
 8002a00:	60b9      	str	r1, [r7, #8]
 8002a02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a04:	2300      	movs	r3, #0
 8002a06:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	d101      	bne.n	8002a16 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002a12:	2302      	movs	r3, #2
 8002a14:	e0ae      	b.n	8002b74 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2201      	movs	r2, #1
 8002a1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2b0c      	cmp	r3, #12
 8002a22:	f200 809f 	bhi.w	8002b64 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002a26:	a201      	add	r2, pc, #4	; (adr r2, 8002a2c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a2c:	08002a61 	.word	0x08002a61
 8002a30:	08002b65 	.word	0x08002b65
 8002a34:	08002b65 	.word	0x08002b65
 8002a38:	08002b65 	.word	0x08002b65
 8002a3c:	08002aa1 	.word	0x08002aa1
 8002a40:	08002b65 	.word	0x08002b65
 8002a44:	08002b65 	.word	0x08002b65
 8002a48:	08002b65 	.word	0x08002b65
 8002a4c:	08002ae3 	.word	0x08002ae3
 8002a50:	08002b65 	.word	0x08002b65
 8002a54:	08002b65 	.word	0x08002b65
 8002a58:	08002b65 	.word	0x08002b65
 8002a5c:	08002b23 	.word	0x08002b23
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	68b9      	ldr	r1, [r7, #8]
 8002a66:	4618      	mov	r0, r3
 8002a68:	f000 f95a 	bl	8002d20 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	699a      	ldr	r2, [r3, #24]
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f042 0208 	orr.w	r2, r2, #8
 8002a7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	699a      	ldr	r2, [r3, #24]
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f022 0204 	bic.w	r2, r2, #4
 8002a8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	6999      	ldr	r1, [r3, #24]
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	691a      	ldr	r2, [r3, #16]
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	430a      	orrs	r2, r1
 8002a9c:	619a      	str	r2, [r3, #24]
      break;
 8002a9e:	e064      	b.n	8002b6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	68b9      	ldr	r1, [r7, #8]
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f000 f9aa 	bl	8002e00 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	699a      	ldr	r2, [r3, #24]
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002aba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	699a      	ldr	r2, [r3, #24]
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002aca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	6999      	ldr	r1, [r3, #24]
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	691b      	ldr	r3, [r3, #16]
 8002ad6:	021a      	lsls	r2, r3, #8
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	430a      	orrs	r2, r1
 8002ade:	619a      	str	r2, [r3, #24]
      break;
 8002ae0:	e043      	b.n	8002b6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	68b9      	ldr	r1, [r7, #8]
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f000 f9ff 	bl	8002eec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	69da      	ldr	r2, [r3, #28]
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f042 0208 	orr.w	r2, r2, #8
 8002afc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	69da      	ldr	r2, [r3, #28]
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f022 0204 	bic.w	r2, r2, #4
 8002b0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	69d9      	ldr	r1, [r3, #28]
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	691a      	ldr	r2, [r3, #16]
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	430a      	orrs	r2, r1
 8002b1e:	61da      	str	r2, [r3, #28]
      break;
 8002b20:	e023      	b.n	8002b6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	68b9      	ldr	r1, [r7, #8]
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f000 fa53 	bl	8002fd4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	69da      	ldr	r2, [r3, #28]
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002b3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	69da      	ldr	r2, [r3, #28]
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	69d9      	ldr	r1, [r3, #28]
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	691b      	ldr	r3, [r3, #16]
 8002b58:	021a      	lsls	r2, r3, #8
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	430a      	orrs	r2, r1
 8002b60:	61da      	str	r2, [r3, #28]
      break;
 8002b62:	e002      	b.n	8002b6a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	75fb      	strb	r3, [r7, #23]
      break;
 8002b68:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002b72:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3718      	adds	r7, #24
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}

08002b7c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b083      	sub	sp, #12
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002b84:	bf00      	nop
 8002b86:	370c      	adds	r7, #12
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr

08002b90 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b98:	bf00      	nop
 8002b9a:	370c      	adds	r7, #12
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr

08002ba4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002bac:	bf00      	nop
 8002bae:	370c      	adds	r7, #12
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr

08002bb8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002bc0:	bf00      	nop
 8002bc2:	370c      	adds	r7, #12
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr

08002bcc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002bd4:	bf00      	nop
 8002bd6:	370c      	adds	r7, #12
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr

08002be0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b085      	sub	sp, #20
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	4a40      	ldr	r2, [pc, #256]	; (8002cf4 <TIM_Base_SetConfig+0x114>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d013      	beq.n	8002c20 <TIM_Base_SetConfig+0x40>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bfe:	d00f      	beq.n	8002c20 <TIM_Base_SetConfig+0x40>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	4a3d      	ldr	r2, [pc, #244]	; (8002cf8 <TIM_Base_SetConfig+0x118>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d00b      	beq.n	8002c20 <TIM_Base_SetConfig+0x40>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	4a3c      	ldr	r2, [pc, #240]	; (8002cfc <TIM_Base_SetConfig+0x11c>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d007      	beq.n	8002c20 <TIM_Base_SetConfig+0x40>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	4a3b      	ldr	r2, [pc, #236]	; (8002d00 <TIM_Base_SetConfig+0x120>)
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d003      	beq.n	8002c20 <TIM_Base_SetConfig+0x40>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	4a3a      	ldr	r2, [pc, #232]	; (8002d04 <TIM_Base_SetConfig+0x124>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d108      	bne.n	8002c32 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	68fa      	ldr	r2, [r7, #12]
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	4a2f      	ldr	r2, [pc, #188]	; (8002cf4 <TIM_Base_SetConfig+0x114>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d02b      	beq.n	8002c92 <TIM_Base_SetConfig+0xb2>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c40:	d027      	beq.n	8002c92 <TIM_Base_SetConfig+0xb2>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4a2c      	ldr	r2, [pc, #176]	; (8002cf8 <TIM_Base_SetConfig+0x118>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d023      	beq.n	8002c92 <TIM_Base_SetConfig+0xb2>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a2b      	ldr	r2, [pc, #172]	; (8002cfc <TIM_Base_SetConfig+0x11c>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d01f      	beq.n	8002c92 <TIM_Base_SetConfig+0xb2>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a2a      	ldr	r2, [pc, #168]	; (8002d00 <TIM_Base_SetConfig+0x120>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d01b      	beq.n	8002c92 <TIM_Base_SetConfig+0xb2>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a29      	ldr	r2, [pc, #164]	; (8002d04 <TIM_Base_SetConfig+0x124>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d017      	beq.n	8002c92 <TIM_Base_SetConfig+0xb2>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a28      	ldr	r2, [pc, #160]	; (8002d08 <TIM_Base_SetConfig+0x128>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d013      	beq.n	8002c92 <TIM_Base_SetConfig+0xb2>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4a27      	ldr	r2, [pc, #156]	; (8002d0c <TIM_Base_SetConfig+0x12c>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d00f      	beq.n	8002c92 <TIM_Base_SetConfig+0xb2>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	4a26      	ldr	r2, [pc, #152]	; (8002d10 <TIM_Base_SetConfig+0x130>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d00b      	beq.n	8002c92 <TIM_Base_SetConfig+0xb2>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4a25      	ldr	r2, [pc, #148]	; (8002d14 <TIM_Base_SetConfig+0x134>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d007      	beq.n	8002c92 <TIM_Base_SetConfig+0xb2>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4a24      	ldr	r2, [pc, #144]	; (8002d18 <TIM_Base_SetConfig+0x138>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d003      	beq.n	8002c92 <TIM_Base_SetConfig+0xb2>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4a23      	ldr	r2, [pc, #140]	; (8002d1c <TIM_Base_SetConfig+0x13c>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d108      	bne.n	8002ca4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	68db      	ldr	r3, [r3, #12]
 8002c9e:	68fa      	ldr	r2, [r7, #12]
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	695b      	ldr	r3, [r3, #20]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	68fa      	ldr	r2, [r7, #12]
 8002cb6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	689a      	ldr	r2, [r3, #8]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	4a0a      	ldr	r2, [pc, #40]	; (8002cf4 <TIM_Base_SetConfig+0x114>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d003      	beq.n	8002cd8 <TIM_Base_SetConfig+0xf8>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	4a0c      	ldr	r2, [pc, #48]	; (8002d04 <TIM_Base_SetConfig+0x124>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d103      	bne.n	8002ce0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	691a      	ldr	r2, [r3, #16]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	615a      	str	r2, [r3, #20]
}
 8002ce6:	bf00      	nop
 8002ce8:	3714      	adds	r7, #20
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr
 8002cf2:	bf00      	nop
 8002cf4:	40010000 	.word	0x40010000
 8002cf8:	40000400 	.word	0x40000400
 8002cfc:	40000800 	.word	0x40000800
 8002d00:	40000c00 	.word	0x40000c00
 8002d04:	40010400 	.word	0x40010400
 8002d08:	40014000 	.word	0x40014000
 8002d0c:	40014400 	.word	0x40014400
 8002d10:	40014800 	.word	0x40014800
 8002d14:	40001800 	.word	0x40001800
 8002d18:	40001c00 	.word	0x40001c00
 8002d1c:	40002000 	.word	0x40002000

08002d20 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b087      	sub	sp, #28
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
 8002d28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6a1b      	ldr	r3, [r3, #32]
 8002d2e:	f023 0201 	bic.w	r2, r3, #1
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6a1b      	ldr	r3, [r3, #32]
 8002d3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	699b      	ldr	r3, [r3, #24]
 8002d46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	f023 0303 	bic.w	r3, r3, #3
 8002d56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	68fa      	ldr	r2, [r7, #12]
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	f023 0302 	bic.w	r3, r3, #2
 8002d68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	697a      	ldr	r2, [r7, #20]
 8002d70:	4313      	orrs	r3, r2
 8002d72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	4a20      	ldr	r2, [pc, #128]	; (8002df8 <TIM_OC1_SetConfig+0xd8>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d003      	beq.n	8002d84 <TIM_OC1_SetConfig+0x64>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	4a1f      	ldr	r2, [pc, #124]	; (8002dfc <TIM_OC1_SetConfig+0xdc>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d10c      	bne.n	8002d9e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	f023 0308 	bic.w	r3, r3, #8
 8002d8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	68db      	ldr	r3, [r3, #12]
 8002d90:	697a      	ldr	r2, [r7, #20]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	f023 0304 	bic.w	r3, r3, #4
 8002d9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4a15      	ldr	r2, [pc, #84]	; (8002df8 <TIM_OC1_SetConfig+0xd8>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d003      	beq.n	8002dae <TIM_OC1_SetConfig+0x8e>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	4a14      	ldr	r2, [pc, #80]	; (8002dfc <TIM_OC1_SetConfig+0xdc>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d111      	bne.n	8002dd2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002db4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002dbc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	695b      	ldr	r3, [r3, #20]
 8002dc2:	693a      	ldr	r2, [r7, #16]
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	699b      	ldr	r3, [r3, #24]
 8002dcc:	693a      	ldr	r2, [r7, #16]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	693a      	ldr	r2, [r7, #16]
 8002dd6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	68fa      	ldr	r2, [r7, #12]
 8002ddc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	685a      	ldr	r2, [r3, #4]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	697a      	ldr	r2, [r7, #20]
 8002dea:	621a      	str	r2, [r3, #32]
}
 8002dec:	bf00      	nop
 8002dee:	371c      	adds	r7, #28
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr
 8002df8:	40010000 	.word	0x40010000
 8002dfc:	40010400 	.word	0x40010400

08002e00 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b087      	sub	sp, #28
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6a1b      	ldr	r3, [r3, #32]
 8002e0e:	f023 0210 	bic.w	r2, r3, #16
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6a1b      	ldr	r3, [r3, #32]
 8002e1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	699b      	ldr	r3, [r3, #24]
 8002e26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002e2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	021b      	lsls	r3, r3, #8
 8002e3e:	68fa      	ldr	r2, [r7, #12]
 8002e40:	4313      	orrs	r3, r2
 8002e42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	f023 0320 	bic.w	r3, r3, #32
 8002e4a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	011b      	lsls	r3, r3, #4
 8002e52:	697a      	ldr	r2, [r7, #20]
 8002e54:	4313      	orrs	r3, r2
 8002e56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	4a22      	ldr	r2, [pc, #136]	; (8002ee4 <TIM_OC2_SetConfig+0xe4>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d003      	beq.n	8002e68 <TIM_OC2_SetConfig+0x68>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	4a21      	ldr	r2, [pc, #132]	; (8002ee8 <TIM_OC2_SetConfig+0xe8>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d10d      	bne.n	8002e84 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	011b      	lsls	r3, r3, #4
 8002e76:	697a      	ldr	r2, [r7, #20]
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e82:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	4a17      	ldr	r2, [pc, #92]	; (8002ee4 <TIM_OC2_SetConfig+0xe4>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d003      	beq.n	8002e94 <TIM_OC2_SetConfig+0x94>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	4a16      	ldr	r2, [pc, #88]	; (8002ee8 <TIM_OC2_SetConfig+0xe8>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d113      	bne.n	8002ebc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002e94:	693b      	ldr	r3, [r7, #16]
 8002e96:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002e9a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002ea2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	695b      	ldr	r3, [r3, #20]
 8002ea8:	009b      	lsls	r3, r3, #2
 8002eaa:	693a      	ldr	r2, [r7, #16]
 8002eac:	4313      	orrs	r3, r2
 8002eae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	699b      	ldr	r3, [r3, #24]
 8002eb4:	009b      	lsls	r3, r3, #2
 8002eb6:	693a      	ldr	r2, [r7, #16]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	693a      	ldr	r2, [r7, #16]
 8002ec0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	68fa      	ldr	r2, [r7, #12]
 8002ec6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	685a      	ldr	r2, [r3, #4]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	697a      	ldr	r2, [r7, #20]
 8002ed4:	621a      	str	r2, [r3, #32]
}
 8002ed6:	bf00      	nop
 8002ed8:	371c      	adds	r7, #28
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr
 8002ee2:	bf00      	nop
 8002ee4:	40010000 	.word	0x40010000
 8002ee8:	40010400 	.word	0x40010400

08002eec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b087      	sub	sp, #28
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6a1b      	ldr	r3, [r3, #32]
 8002efa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6a1b      	ldr	r3, [r3, #32]
 8002f06:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	69db      	ldr	r3, [r3, #28]
 8002f12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	f023 0303 	bic.w	r3, r3, #3
 8002f22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	68fa      	ldr	r2, [r7, #12]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002f34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	021b      	lsls	r3, r3, #8
 8002f3c:	697a      	ldr	r2, [r7, #20]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	4a21      	ldr	r2, [pc, #132]	; (8002fcc <TIM_OC3_SetConfig+0xe0>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d003      	beq.n	8002f52 <TIM_OC3_SetConfig+0x66>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	4a20      	ldr	r2, [pc, #128]	; (8002fd0 <TIM_OC3_SetConfig+0xe4>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d10d      	bne.n	8002f6e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002f58:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	68db      	ldr	r3, [r3, #12]
 8002f5e:	021b      	lsls	r3, r3, #8
 8002f60:	697a      	ldr	r2, [r7, #20]
 8002f62:	4313      	orrs	r3, r2
 8002f64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002f6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	4a16      	ldr	r2, [pc, #88]	; (8002fcc <TIM_OC3_SetConfig+0xe0>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d003      	beq.n	8002f7e <TIM_OC3_SetConfig+0x92>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a15      	ldr	r2, [pc, #84]	; (8002fd0 <TIM_OC3_SetConfig+0xe4>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d113      	bne.n	8002fa6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002f84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002f8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	695b      	ldr	r3, [r3, #20]
 8002f92:	011b      	lsls	r3, r3, #4
 8002f94:	693a      	ldr	r2, [r7, #16]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	699b      	ldr	r3, [r3, #24]
 8002f9e:	011b      	lsls	r3, r3, #4
 8002fa0:	693a      	ldr	r2, [r7, #16]
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	693a      	ldr	r2, [r7, #16]
 8002faa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	68fa      	ldr	r2, [r7, #12]
 8002fb0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	685a      	ldr	r2, [r3, #4]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	697a      	ldr	r2, [r7, #20]
 8002fbe:	621a      	str	r2, [r3, #32]
}
 8002fc0:	bf00      	nop
 8002fc2:	371c      	adds	r7, #28
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr
 8002fcc:	40010000 	.word	0x40010000
 8002fd0:	40010400 	.word	0x40010400

08002fd4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b087      	sub	sp, #28
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
 8002fdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6a1b      	ldr	r3, [r3, #32]
 8002fe2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6a1b      	ldr	r3, [r3, #32]
 8002fee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	69db      	ldr	r3, [r3, #28]
 8002ffa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003002:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800300a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	021b      	lsls	r3, r3, #8
 8003012:	68fa      	ldr	r2, [r7, #12]
 8003014:	4313      	orrs	r3, r2
 8003016:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003018:	693b      	ldr	r3, [r7, #16]
 800301a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800301e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	031b      	lsls	r3, r3, #12
 8003026:	693a      	ldr	r2, [r7, #16]
 8003028:	4313      	orrs	r3, r2
 800302a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	4a12      	ldr	r2, [pc, #72]	; (8003078 <TIM_OC4_SetConfig+0xa4>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d003      	beq.n	800303c <TIM_OC4_SetConfig+0x68>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	4a11      	ldr	r2, [pc, #68]	; (800307c <TIM_OC4_SetConfig+0xa8>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d109      	bne.n	8003050 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003042:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	695b      	ldr	r3, [r3, #20]
 8003048:	019b      	lsls	r3, r3, #6
 800304a:	697a      	ldr	r2, [r7, #20]
 800304c:	4313      	orrs	r3, r2
 800304e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	697a      	ldr	r2, [r7, #20]
 8003054:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	68fa      	ldr	r2, [r7, #12]
 800305a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	685a      	ldr	r2, [r3, #4]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	693a      	ldr	r2, [r7, #16]
 8003068:	621a      	str	r2, [r3, #32]
}
 800306a:	bf00      	nop
 800306c:	371c      	adds	r7, #28
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	40010000 	.word	0x40010000
 800307c:	40010400 	.word	0x40010400

08003080 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003080:	b480      	push	{r7}
 8003082:	b087      	sub	sp, #28
 8003084:	af00      	add	r7, sp, #0
 8003086:	60f8      	str	r0, [r7, #12]
 8003088:	60b9      	str	r1, [r7, #8]
 800308a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	f003 031f 	and.w	r3, r3, #31
 8003092:	2201      	movs	r2, #1
 8003094:	fa02 f303 	lsl.w	r3, r2, r3
 8003098:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	6a1a      	ldr	r2, [r3, #32]
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	43db      	mvns	r3, r3
 80030a2:	401a      	ands	r2, r3
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	6a1a      	ldr	r2, [r3, #32]
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	f003 031f 	and.w	r3, r3, #31
 80030b2:	6879      	ldr	r1, [r7, #4]
 80030b4:	fa01 f303 	lsl.w	r3, r1, r3
 80030b8:	431a      	orrs	r2, r3
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	621a      	str	r2, [r3, #32]
}
 80030be:	bf00      	nop
 80030c0:	371c      	adds	r7, #28
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr

080030ca <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80030ca:	b480      	push	{r7}
 80030cc:	b083      	sub	sp, #12
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80030d2:	bf00      	nop
 80030d4:	370c      	adds	r7, #12
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr

080030de <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80030de:	b480      	push	{r7}
 80030e0:	b083      	sub	sp, #12
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80030e6:	bf00      	nop
 80030e8:	370c      	adds	r7, #12
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr

080030f2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80030f2:	b580      	push	{r7, lr}
 80030f4:	b082      	sub	sp, #8
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d101      	bne.n	8003104 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e03f      	b.n	8003184 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800310a:	b2db      	uxtb	r3, r3
 800310c:	2b00      	cmp	r3, #0
 800310e:	d106      	bne.n	800311e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2200      	movs	r2, #0
 8003114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003118:	6878      	ldr	r0, [r7, #4]
 800311a:	f7fe f8bb 	bl	8001294 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2224      	movs	r2, #36	; 0x24
 8003122:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	68da      	ldr	r2, [r3, #12]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003134:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003136:	6878      	ldr	r0, [r7, #4]
 8003138:	f000 f828 	bl	800318c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	691a      	ldr	r2, [r3, #16]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800314a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	695a      	ldr	r2, [r3, #20]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800315a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	68da      	ldr	r2, [r3, #12]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800316a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2200      	movs	r2, #0
 8003170:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2220      	movs	r2, #32
 8003176:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2220      	movs	r2, #32
 800317e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003182:	2300      	movs	r3, #0
}
 8003184:	4618      	mov	r0, r3
 8003186:	3708      	adds	r7, #8
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}

0800318c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800318c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003190:	b09f      	sub	sp, #124	; 0x7c
 8003192:	af00      	add	r7, sp, #0
 8003194:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003196:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	691b      	ldr	r3, [r3, #16]
 800319c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80031a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031a2:	68d9      	ldr	r1, [r3, #12]
 80031a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	ea40 0301 	orr.w	r3, r0, r1
 80031ac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80031ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031b0:	689a      	ldr	r2, [r3, #8]
 80031b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031b4:	691b      	ldr	r3, [r3, #16]
 80031b6:	431a      	orrs	r2, r3
 80031b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031ba:	695b      	ldr	r3, [r3, #20]
 80031bc:	431a      	orrs	r2, r3
 80031be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031c0:	69db      	ldr	r3, [r3, #28]
 80031c2:	4313      	orrs	r3, r2
 80031c4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80031c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	68db      	ldr	r3, [r3, #12]
 80031cc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80031d0:	f021 010c 	bic.w	r1, r1, #12
 80031d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80031da:	430b      	orrs	r3, r1
 80031dc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80031de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	695b      	ldr	r3, [r3, #20]
 80031e4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80031e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031ea:	6999      	ldr	r1, [r3, #24]
 80031ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	ea40 0301 	orr.w	r3, r0, r1
 80031f4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80031f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	4bc5      	ldr	r3, [pc, #788]	; (8003510 <UART_SetConfig+0x384>)
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d004      	beq.n	800320a <UART_SetConfig+0x7e>
 8003200:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	4bc3      	ldr	r3, [pc, #780]	; (8003514 <UART_SetConfig+0x388>)
 8003206:	429a      	cmp	r2, r3
 8003208:	d103      	bne.n	8003212 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800320a:	f7fe fd71 	bl	8001cf0 <HAL_RCC_GetPCLK2Freq>
 800320e:	6778      	str	r0, [r7, #116]	; 0x74
 8003210:	e002      	b.n	8003218 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003212:	f7fe fd59 	bl	8001cc8 <HAL_RCC_GetPCLK1Freq>
 8003216:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003218:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800321a:	69db      	ldr	r3, [r3, #28]
 800321c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003220:	f040 80b6 	bne.w	8003390 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003224:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003226:	461c      	mov	r4, r3
 8003228:	f04f 0500 	mov.w	r5, #0
 800322c:	4622      	mov	r2, r4
 800322e:	462b      	mov	r3, r5
 8003230:	1891      	adds	r1, r2, r2
 8003232:	6439      	str	r1, [r7, #64]	; 0x40
 8003234:	415b      	adcs	r3, r3
 8003236:	647b      	str	r3, [r7, #68]	; 0x44
 8003238:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800323c:	1912      	adds	r2, r2, r4
 800323e:	eb45 0303 	adc.w	r3, r5, r3
 8003242:	f04f 0000 	mov.w	r0, #0
 8003246:	f04f 0100 	mov.w	r1, #0
 800324a:	00d9      	lsls	r1, r3, #3
 800324c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003250:	00d0      	lsls	r0, r2, #3
 8003252:	4602      	mov	r2, r0
 8003254:	460b      	mov	r3, r1
 8003256:	1911      	adds	r1, r2, r4
 8003258:	6639      	str	r1, [r7, #96]	; 0x60
 800325a:	416b      	adcs	r3, r5
 800325c:	667b      	str	r3, [r7, #100]	; 0x64
 800325e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	461a      	mov	r2, r3
 8003264:	f04f 0300 	mov.w	r3, #0
 8003268:	1891      	adds	r1, r2, r2
 800326a:	63b9      	str	r1, [r7, #56]	; 0x38
 800326c:	415b      	adcs	r3, r3
 800326e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003270:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003274:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003278:	f7fd fcb6 	bl	8000be8 <__aeabi_uldivmod>
 800327c:	4602      	mov	r2, r0
 800327e:	460b      	mov	r3, r1
 8003280:	4ba5      	ldr	r3, [pc, #660]	; (8003518 <UART_SetConfig+0x38c>)
 8003282:	fba3 2302 	umull	r2, r3, r3, r2
 8003286:	095b      	lsrs	r3, r3, #5
 8003288:	011e      	lsls	r6, r3, #4
 800328a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800328c:	461c      	mov	r4, r3
 800328e:	f04f 0500 	mov.w	r5, #0
 8003292:	4622      	mov	r2, r4
 8003294:	462b      	mov	r3, r5
 8003296:	1891      	adds	r1, r2, r2
 8003298:	6339      	str	r1, [r7, #48]	; 0x30
 800329a:	415b      	adcs	r3, r3
 800329c:	637b      	str	r3, [r7, #52]	; 0x34
 800329e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80032a2:	1912      	adds	r2, r2, r4
 80032a4:	eb45 0303 	adc.w	r3, r5, r3
 80032a8:	f04f 0000 	mov.w	r0, #0
 80032ac:	f04f 0100 	mov.w	r1, #0
 80032b0:	00d9      	lsls	r1, r3, #3
 80032b2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80032b6:	00d0      	lsls	r0, r2, #3
 80032b8:	4602      	mov	r2, r0
 80032ba:	460b      	mov	r3, r1
 80032bc:	1911      	adds	r1, r2, r4
 80032be:	65b9      	str	r1, [r7, #88]	; 0x58
 80032c0:	416b      	adcs	r3, r5
 80032c2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80032c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	461a      	mov	r2, r3
 80032ca:	f04f 0300 	mov.w	r3, #0
 80032ce:	1891      	adds	r1, r2, r2
 80032d0:	62b9      	str	r1, [r7, #40]	; 0x28
 80032d2:	415b      	adcs	r3, r3
 80032d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80032d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80032da:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80032de:	f7fd fc83 	bl	8000be8 <__aeabi_uldivmod>
 80032e2:	4602      	mov	r2, r0
 80032e4:	460b      	mov	r3, r1
 80032e6:	4b8c      	ldr	r3, [pc, #560]	; (8003518 <UART_SetConfig+0x38c>)
 80032e8:	fba3 1302 	umull	r1, r3, r3, r2
 80032ec:	095b      	lsrs	r3, r3, #5
 80032ee:	2164      	movs	r1, #100	; 0x64
 80032f0:	fb01 f303 	mul.w	r3, r1, r3
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	00db      	lsls	r3, r3, #3
 80032f8:	3332      	adds	r3, #50	; 0x32
 80032fa:	4a87      	ldr	r2, [pc, #540]	; (8003518 <UART_SetConfig+0x38c>)
 80032fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003300:	095b      	lsrs	r3, r3, #5
 8003302:	005b      	lsls	r3, r3, #1
 8003304:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003308:	441e      	add	r6, r3
 800330a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800330c:	4618      	mov	r0, r3
 800330e:	f04f 0100 	mov.w	r1, #0
 8003312:	4602      	mov	r2, r0
 8003314:	460b      	mov	r3, r1
 8003316:	1894      	adds	r4, r2, r2
 8003318:	623c      	str	r4, [r7, #32]
 800331a:	415b      	adcs	r3, r3
 800331c:	627b      	str	r3, [r7, #36]	; 0x24
 800331e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003322:	1812      	adds	r2, r2, r0
 8003324:	eb41 0303 	adc.w	r3, r1, r3
 8003328:	f04f 0400 	mov.w	r4, #0
 800332c:	f04f 0500 	mov.w	r5, #0
 8003330:	00dd      	lsls	r5, r3, #3
 8003332:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003336:	00d4      	lsls	r4, r2, #3
 8003338:	4622      	mov	r2, r4
 800333a:	462b      	mov	r3, r5
 800333c:	1814      	adds	r4, r2, r0
 800333e:	653c      	str	r4, [r7, #80]	; 0x50
 8003340:	414b      	adcs	r3, r1
 8003342:	657b      	str	r3, [r7, #84]	; 0x54
 8003344:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	461a      	mov	r2, r3
 800334a:	f04f 0300 	mov.w	r3, #0
 800334e:	1891      	adds	r1, r2, r2
 8003350:	61b9      	str	r1, [r7, #24]
 8003352:	415b      	adcs	r3, r3
 8003354:	61fb      	str	r3, [r7, #28]
 8003356:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800335a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800335e:	f7fd fc43 	bl	8000be8 <__aeabi_uldivmod>
 8003362:	4602      	mov	r2, r0
 8003364:	460b      	mov	r3, r1
 8003366:	4b6c      	ldr	r3, [pc, #432]	; (8003518 <UART_SetConfig+0x38c>)
 8003368:	fba3 1302 	umull	r1, r3, r3, r2
 800336c:	095b      	lsrs	r3, r3, #5
 800336e:	2164      	movs	r1, #100	; 0x64
 8003370:	fb01 f303 	mul.w	r3, r1, r3
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	00db      	lsls	r3, r3, #3
 8003378:	3332      	adds	r3, #50	; 0x32
 800337a:	4a67      	ldr	r2, [pc, #412]	; (8003518 <UART_SetConfig+0x38c>)
 800337c:	fba2 2303 	umull	r2, r3, r2, r3
 8003380:	095b      	lsrs	r3, r3, #5
 8003382:	f003 0207 	and.w	r2, r3, #7
 8003386:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4432      	add	r2, r6
 800338c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800338e:	e0b9      	b.n	8003504 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003390:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003392:	461c      	mov	r4, r3
 8003394:	f04f 0500 	mov.w	r5, #0
 8003398:	4622      	mov	r2, r4
 800339a:	462b      	mov	r3, r5
 800339c:	1891      	adds	r1, r2, r2
 800339e:	6139      	str	r1, [r7, #16]
 80033a0:	415b      	adcs	r3, r3
 80033a2:	617b      	str	r3, [r7, #20]
 80033a4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80033a8:	1912      	adds	r2, r2, r4
 80033aa:	eb45 0303 	adc.w	r3, r5, r3
 80033ae:	f04f 0000 	mov.w	r0, #0
 80033b2:	f04f 0100 	mov.w	r1, #0
 80033b6:	00d9      	lsls	r1, r3, #3
 80033b8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80033bc:	00d0      	lsls	r0, r2, #3
 80033be:	4602      	mov	r2, r0
 80033c0:	460b      	mov	r3, r1
 80033c2:	eb12 0804 	adds.w	r8, r2, r4
 80033c6:	eb43 0905 	adc.w	r9, r3, r5
 80033ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	4618      	mov	r0, r3
 80033d0:	f04f 0100 	mov.w	r1, #0
 80033d4:	f04f 0200 	mov.w	r2, #0
 80033d8:	f04f 0300 	mov.w	r3, #0
 80033dc:	008b      	lsls	r3, r1, #2
 80033de:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80033e2:	0082      	lsls	r2, r0, #2
 80033e4:	4640      	mov	r0, r8
 80033e6:	4649      	mov	r1, r9
 80033e8:	f7fd fbfe 	bl	8000be8 <__aeabi_uldivmod>
 80033ec:	4602      	mov	r2, r0
 80033ee:	460b      	mov	r3, r1
 80033f0:	4b49      	ldr	r3, [pc, #292]	; (8003518 <UART_SetConfig+0x38c>)
 80033f2:	fba3 2302 	umull	r2, r3, r3, r2
 80033f6:	095b      	lsrs	r3, r3, #5
 80033f8:	011e      	lsls	r6, r3, #4
 80033fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033fc:	4618      	mov	r0, r3
 80033fe:	f04f 0100 	mov.w	r1, #0
 8003402:	4602      	mov	r2, r0
 8003404:	460b      	mov	r3, r1
 8003406:	1894      	adds	r4, r2, r2
 8003408:	60bc      	str	r4, [r7, #8]
 800340a:	415b      	adcs	r3, r3
 800340c:	60fb      	str	r3, [r7, #12]
 800340e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003412:	1812      	adds	r2, r2, r0
 8003414:	eb41 0303 	adc.w	r3, r1, r3
 8003418:	f04f 0400 	mov.w	r4, #0
 800341c:	f04f 0500 	mov.w	r5, #0
 8003420:	00dd      	lsls	r5, r3, #3
 8003422:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003426:	00d4      	lsls	r4, r2, #3
 8003428:	4622      	mov	r2, r4
 800342a:	462b      	mov	r3, r5
 800342c:	1814      	adds	r4, r2, r0
 800342e:	64bc      	str	r4, [r7, #72]	; 0x48
 8003430:	414b      	adcs	r3, r1
 8003432:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003434:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	4618      	mov	r0, r3
 800343a:	f04f 0100 	mov.w	r1, #0
 800343e:	f04f 0200 	mov.w	r2, #0
 8003442:	f04f 0300 	mov.w	r3, #0
 8003446:	008b      	lsls	r3, r1, #2
 8003448:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800344c:	0082      	lsls	r2, r0, #2
 800344e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8003452:	f7fd fbc9 	bl	8000be8 <__aeabi_uldivmod>
 8003456:	4602      	mov	r2, r0
 8003458:	460b      	mov	r3, r1
 800345a:	4b2f      	ldr	r3, [pc, #188]	; (8003518 <UART_SetConfig+0x38c>)
 800345c:	fba3 1302 	umull	r1, r3, r3, r2
 8003460:	095b      	lsrs	r3, r3, #5
 8003462:	2164      	movs	r1, #100	; 0x64
 8003464:	fb01 f303 	mul.w	r3, r1, r3
 8003468:	1ad3      	subs	r3, r2, r3
 800346a:	011b      	lsls	r3, r3, #4
 800346c:	3332      	adds	r3, #50	; 0x32
 800346e:	4a2a      	ldr	r2, [pc, #168]	; (8003518 <UART_SetConfig+0x38c>)
 8003470:	fba2 2303 	umull	r2, r3, r2, r3
 8003474:	095b      	lsrs	r3, r3, #5
 8003476:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800347a:	441e      	add	r6, r3
 800347c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800347e:	4618      	mov	r0, r3
 8003480:	f04f 0100 	mov.w	r1, #0
 8003484:	4602      	mov	r2, r0
 8003486:	460b      	mov	r3, r1
 8003488:	1894      	adds	r4, r2, r2
 800348a:	603c      	str	r4, [r7, #0]
 800348c:	415b      	adcs	r3, r3
 800348e:	607b      	str	r3, [r7, #4]
 8003490:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003494:	1812      	adds	r2, r2, r0
 8003496:	eb41 0303 	adc.w	r3, r1, r3
 800349a:	f04f 0400 	mov.w	r4, #0
 800349e:	f04f 0500 	mov.w	r5, #0
 80034a2:	00dd      	lsls	r5, r3, #3
 80034a4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80034a8:	00d4      	lsls	r4, r2, #3
 80034aa:	4622      	mov	r2, r4
 80034ac:	462b      	mov	r3, r5
 80034ae:	eb12 0a00 	adds.w	sl, r2, r0
 80034b2:	eb43 0b01 	adc.w	fp, r3, r1
 80034b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	4618      	mov	r0, r3
 80034bc:	f04f 0100 	mov.w	r1, #0
 80034c0:	f04f 0200 	mov.w	r2, #0
 80034c4:	f04f 0300 	mov.w	r3, #0
 80034c8:	008b      	lsls	r3, r1, #2
 80034ca:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80034ce:	0082      	lsls	r2, r0, #2
 80034d0:	4650      	mov	r0, sl
 80034d2:	4659      	mov	r1, fp
 80034d4:	f7fd fb88 	bl	8000be8 <__aeabi_uldivmod>
 80034d8:	4602      	mov	r2, r0
 80034da:	460b      	mov	r3, r1
 80034dc:	4b0e      	ldr	r3, [pc, #56]	; (8003518 <UART_SetConfig+0x38c>)
 80034de:	fba3 1302 	umull	r1, r3, r3, r2
 80034e2:	095b      	lsrs	r3, r3, #5
 80034e4:	2164      	movs	r1, #100	; 0x64
 80034e6:	fb01 f303 	mul.w	r3, r1, r3
 80034ea:	1ad3      	subs	r3, r2, r3
 80034ec:	011b      	lsls	r3, r3, #4
 80034ee:	3332      	adds	r3, #50	; 0x32
 80034f0:	4a09      	ldr	r2, [pc, #36]	; (8003518 <UART_SetConfig+0x38c>)
 80034f2:	fba2 2303 	umull	r2, r3, r2, r3
 80034f6:	095b      	lsrs	r3, r3, #5
 80034f8:	f003 020f 	and.w	r2, r3, #15
 80034fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4432      	add	r2, r6
 8003502:	609a      	str	r2, [r3, #8]
}
 8003504:	bf00      	nop
 8003506:	377c      	adds	r7, #124	; 0x7c
 8003508:	46bd      	mov	sp, r7
 800350a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800350e:	bf00      	nop
 8003510:	40011000 	.word	0x40011000
 8003514:	40011400 	.word	0x40011400
 8003518:	51eb851f 	.word	0x51eb851f

0800351c <__libc_init_array>:
 800351c:	b570      	push	{r4, r5, r6, lr}
 800351e:	4d0d      	ldr	r5, [pc, #52]	; (8003554 <__libc_init_array+0x38>)
 8003520:	4c0d      	ldr	r4, [pc, #52]	; (8003558 <__libc_init_array+0x3c>)
 8003522:	1b64      	subs	r4, r4, r5
 8003524:	10a4      	asrs	r4, r4, #2
 8003526:	2600      	movs	r6, #0
 8003528:	42a6      	cmp	r6, r4
 800352a:	d109      	bne.n	8003540 <__libc_init_array+0x24>
 800352c:	4d0b      	ldr	r5, [pc, #44]	; (800355c <__libc_init_array+0x40>)
 800352e:	4c0c      	ldr	r4, [pc, #48]	; (8003560 <__libc_init_array+0x44>)
 8003530:	f002 fd40 	bl	8005fb4 <_init>
 8003534:	1b64      	subs	r4, r4, r5
 8003536:	10a4      	asrs	r4, r4, #2
 8003538:	2600      	movs	r6, #0
 800353a:	42a6      	cmp	r6, r4
 800353c:	d105      	bne.n	800354a <__libc_init_array+0x2e>
 800353e:	bd70      	pop	{r4, r5, r6, pc}
 8003540:	f855 3b04 	ldr.w	r3, [r5], #4
 8003544:	4798      	blx	r3
 8003546:	3601      	adds	r6, #1
 8003548:	e7ee      	b.n	8003528 <__libc_init_array+0xc>
 800354a:	f855 3b04 	ldr.w	r3, [r5], #4
 800354e:	4798      	blx	r3
 8003550:	3601      	adds	r6, #1
 8003552:	e7f2      	b.n	800353a <__libc_init_array+0x1e>
 8003554:	080063d4 	.word	0x080063d4
 8003558:	080063d4 	.word	0x080063d4
 800355c:	080063d4 	.word	0x080063d4
 8003560:	080063d8 	.word	0x080063d8

08003564 <memset>:
 8003564:	4402      	add	r2, r0
 8003566:	4603      	mov	r3, r0
 8003568:	4293      	cmp	r3, r2
 800356a:	d100      	bne.n	800356e <memset+0xa>
 800356c:	4770      	bx	lr
 800356e:	f803 1b01 	strb.w	r1, [r3], #1
 8003572:	e7f9      	b.n	8003568 <memset+0x4>

08003574 <__cvt>:
 8003574:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003578:	ec55 4b10 	vmov	r4, r5, d0
 800357c:	2d00      	cmp	r5, #0
 800357e:	460e      	mov	r6, r1
 8003580:	4619      	mov	r1, r3
 8003582:	462b      	mov	r3, r5
 8003584:	bfbb      	ittet	lt
 8003586:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800358a:	461d      	movlt	r5, r3
 800358c:	2300      	movge	r3, #0
 800358e:	232d      	movlt	r3, #45	; 0x2d
 8003590:	700b      	strb	r3, [r1, #0]
 8003592:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003594:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003598:	4691      	mov	r9, r2
 800359a:	f023 0820 	bic.w	r8, r3, #32
 800359e:	bfbc      	itt	lt
 80035a0:	4622      	movlt	r2, r4
 80035a2:	4614      	movlt	r4, r2
 80035a4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80035a8:	d005      	beq.n	80035b6 <__cvt+0x42>
 80035aa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80035ae:	d100      	bne.n	80035b2 <__cvt+0x3e>
 80035b0:	3601      	adds	r6, #1
 80035b2:	2102      	movs	r1, #2
 80035b4:	e000      	b.n	80035b8 <__cvt+0x44>
 80035b6:	2103      	movs	r1, #3
 80035b8:	ab03      	add	r3, sp, #12
 80035ba:	9301      	str	r3, [sp, #4]
 80035bc:	ab02      	add	r3, sp, #8
 80035be:	9300      	str	r3, [sp, #0]
 80035c0:	ec45 4b10 	vmov	d0, r4, r5
 80035c4:	4653      	mov	r3, sl
 80035c6:	4632      	mov	r2, r6
 80035c8:	f000 fcca 	bl	8003f60 <_dtoa_r>
 80035cc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80035d0:	4607      	mov	r7, r0
 80035d2:	d102      	bne.n	80035da <__cvt+0x66>
 80035d4:	f019 0f01 	tst.w	r9, #1
 80035d8:	d022      	beq.n	8003620 <__cvt+0xac>
 80035da:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80035de:	eb07 0906 	add.w	r9, r7, r6
 80035e2:	d110      	bne.n	8003606 <__cvt+0x92>
 80035e4:	783b      	ldrb	r3, [r7, #0]
 80035e6:	2b30      	cmp	r3, #48	; 0x30
 80035e8:	d10a      	bne.n	8003600 <__cvt+0x8c>
 80035ea:	2200      	movs	r2, #0
 80035ec:	2300      	movs	r3, #0
 80035ee:	4620      	mov	r0, r4
 80035f0:	4629      	mov	r1, r5
 80035f2:	f7fd fa89 	bl	8000b08 <__aeabi_dcmpeq>
 80035f6:	b918      	cbnz	r0, 8003600 <__cvt+0x8c>
 80035f8:	f1c6 0601 	rsb	r6, r6, #1
 80035fc:	f8ca 6000 	str.w	r6, [sl]
 8003600:	f8da 3000 	ldr.w	r3, [sl]
 8003604:	4499      	add	r9, r3
 8003606:	2200      	movs	r2, #0
 8003608:	2300      	movs	r3, #0
 800360a:	4620      	mov	r0, r4
 800360c:	4629      	mov	r1, r5
 800360e:	f7fd fa7b 	bl	8000b08 <__aeabi_dcmpeq>
 8003612:	b108      	cbz	r0, 8003618 <__cvt+0xa4>
 8003614:	f8cd 900c 	str.w	r9, [sp, #12]
 8003618:	2230      	movs	r2, #48	; 0x30
 800361a:	9b03      	ldr	r3, [sp, #12]
 800361c:	454b      	cmp	r3, r9
 800361e:	d307      	bcc.n	8003630 <__cvt+0xbc>
 8003620:	9b03      	ldr	r3, [sp, #12]
 8003622:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003624:	1bdb      	subs	r3, r3, r7
 8003626:	4638      	mov	r0, r7
 8003628:	6013      	str	r3, [r2, #0]
 800362a:	b004      	add	sp, #16
 800362c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003630:	1c59      	adds	r1, r3, #1
 8003632:	9103      	str	r1, [sp, #12]
 8003634:	701a      	strb	r2, [r3, #0]
 8003636:	e7f0      	b.n	800361a <__cvt+0xa6>

08003638 <__exponent>:
 8003638:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800363a:	4603      	mov	r3, r0
 800363c:	2900      	cmp	r1, #0
 800363e:	bfb8      	it	lt
 8003640:	4249      	neglt	r1, r1
 8003642:	f803 2b02 	strb.w	r2, [r3], #2
 8003646:	bfb4      	ite	lt
 8003648:	222d      	movlt	r2, #45	; 0x2d
 800364a:	222b      	movge	r2, #43	; 0x2b
 800364c:	2909      	cmp	r1, #9
 800364e:	7042      	strb	r2, [r0, #1]
 8003650:	dd2a      	ble.n	80036a8 <__exponent+0x70>
 8003652:	f10d 0407 	add.w	r4, sp, #7
 8003656:	46a4      	mov	ip, r4
 8003658:	270a      	movs	r7, #10
 800365a:	46a6      	mov	lr, r4
 800365c:	460a      	mov	r2, r1
 800365e:	fb91 f6f7 	sdiv	r6, r1, r7
 8003662:	fb07 1516 	mls	r5, r7, r6, r1
 8003666:	3530      	adds	r5, #48	; 0x30
 8003668:	2a63      	cmp	r2, #99	; 0x63
 800366a:	f104 34ff 	add.w	r4, r4, #4294967295
 800366e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003672:	4631      	mov	r1, r6
 8003674:	dcf1      	bgt.n	800365a <__exponent+0x22>
 8003676:	3130      	adds	r1, #48	; 0x30
 8003678:	f1ae 0502 	sub.w	r5, lr, #2
 800367c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003680:	1c44      	adds	r4, r0, #1
 8003682:	4629      	mov	r1, r5
 8003684:	4561      	cmp	r1, ip
 8003686:	d30a      	bcc.n	800369e <__exponent+0x66>
 8003688:	f10d 0209 	add.w	r2, sp, #9
 800368c:	eba2 020e 	sub.w	r2, r2, lr
 8003690:	4565      	cmp	r5, ip
 8003692:	bf88      	it	hi
 8003694:	2200      	movhi	r2, #0
 8003696:	4413      	add	r3, r2
 8003698:	1a18      	subs	r0, r3, r0
 800369a:	b003      	add	sp, #12
 800369c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800369e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80036a2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80036a6:	e7ed      	b.n	8003684 <__exponent+0x4c>
 80036a8:	2330      	movs	r3, #48	; 0x30
 80036aa:	3130      	adds	r1, #48	; 0x30
 80036ac:	7083      	strb	r3, [r0, #2]
 80036ae:	70c1      	strb	r1, [r0, #3]
 80036b0:	1d03      	adds	r3, r0, #4
 80036b2:	e7f1      	b.n	8003698 <__exponent+0x60>

080036b4 <_printf_float>:
 80036b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036b8:	ed2d 8b02 	vpush	{d8}
 80036bc:	b08d      	sub	sp, #52	; 0x34
 80036be:	460c      	mov	r4, r1
 80036c0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80036c4:	4616      	mov	r6, r2
 80036c6:	461f      	mov	r7, r3
 80036c8:	4605      	mov	r5, r0
 80036ca:	f001 fa35 	bl	8004b38 <_localeconv_r>
 80036ce:	f8d0 a000 	ldr.w	sl, [r0]
 80036d2:	4650      	mov	r0, sl
 80036d4:	f7fc fd9c 	bl	8000210 <strlen>
 80036d8:	2300      	movs	r3, #0
 80036da:	930a      	str	r3, [sp, #40]	; 0x28
 80036dc:	6823      	ldr	r3, [r4, #0]
 80036de:	9305      	str	r3, [sp, #20]
 80036e0:	f8d8 3000 	ldr.w	r3, [r8]
 80036e4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80036e8:	3307      	adds	r3, #7
 80036ea:	f023 0307 	bic.w	r3, r3, #7
 80036ee:	f103 0208 	add.w	r2, r3, #8
 80036f2:	f8c8 2000 	str.w	r2, [r8]
 80036f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036fa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80036fe:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003702:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003706:	9307      	str	r3, [sp, #28]
 8003708:	f8cd 8018 	str.w	r8, [sp, #24]
 800370c:	ee08 0a10 	vmov	s16, r0
 8003710:	4b9f      	ldr	r3, [pc, #636]	; (8003990 <_printf_float+0x2dc>)
 8003712:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003716:	f04f 32ff 	mov.w	r2, #4294967295
 800371a:	f7fd fa27 	bl	8000b6c <__aeabi_dcmpun>
 800371e:	bb88      	cbnz	r0, 8003784 <_printf_float+0xd0>
 8003720:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003724:	4b9a      	ldr	r3, [pc, #616]	; (8003990 <_printf_float+0x2dc>)
 8003726:	f04f 32ff 	mov.w	r2, #4294967295
 800372a:	f7fd fa01 	bl	8000b30 <__aeabi_dcmple>
 800372e:	bb48      	cbnz	r0, 8003784 <_printf_float+0xd0>
 8003730:	2200      	movs	r2, #0
 8003732:	2300      	movs	r3, #0
 8003734:	4640      	mov	r0, r8
 8003736:	4649      	mov	r1, r9
 8003738:	f7fd f9f0 	bl	8000b1c <__aeabi_dcmplt>
 800373c:	b110      	cbz	r0, 8003744 <_printf_float+0x90>
 800373e:	232d      	movs	r3, #45	; 0x2d
 8003740:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003744:	4b93      	ldr	r3, [pc, #588]	; (8003994 <_printf_float+0x2e0>)
 8003746:	4894      	ldr	r0, [pc, #592]	; (8003998 <_printf_float+0x2e4>)
 8003748:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800374c:	bf94      	ite	ls
 800374e:	4698      	movls	r8, r3
 8003750:	4680      	movhi	r8, r0
 8003752:	2303      	movs	r3, #3
 8003754:	6123      	str	r3, [r4, #16]
 8003756:	9b05      	ldr	r3, [sp, #20]
 8003758:	f023 0204 	bic.w	r2, r3, #4
 800375c:	6022      	str	r2, [r4, #0]
 800375e:	f04f 0900 	mov.w	r9, #0
 8003762:	9700      	str	r7, [sp, #0]
 8003764:	4633      	mov	r3, r6
 8003766:	aa0b      	add	r2, sp, #44	; 0x2c
 8003768:	4621      	mov	r1, r4
 800376a:	4628      	mov	r0, r5
 800376c:	f000 f9d8 	bl	8003b20 <_printf_common>
 8003770:	3001      	adds	r0, #1
 8003772:	f040 8090 	bne.w	8003896 <_printf_float+0x1e2>
 8003776:	f04f 30ff 	mov.w	r0, #4294967295
 800377a:	b00d      	add	sp, #52	; 0x34
 800377c:	ecbd 8b02 	vpop	{d8}
 8003780:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003784:	4642      	mov	r2, r8
 8003786:	464b      	mov	r3, r9
 8003788:	4640      	mov	r0, r8
 800378a:	4649      	mov	r1, r9
 800378c:	f7fd f9ee 	bl	8000b6c <__aeabi_dcmpun>
 8003790:	b140      	cbz	r0, 80037a4 <_printf_float+0xf0>
 8003792:	464b      	mov	r3, r9
 8003794:	2b00      	cmp	r3, #0
 8003796:	bfbc      	itt	lt
 8003798:	232d      	movlt	r3, #45	; 0x2d
 800379a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800379e:	487f      	ldr	r0, [pc, #508]	; (800399c <_printf_float+0x2e8>)
 80037a0:	4b7f      	ldr	r3, [pc, #508]	; (80039a0 <_printf_float+0x2ec>)
 80037a2:	e7d1      	b.n	8003748 <_printf_float+0x94>
 80037a4:	6863      	ldr	r3, [r4, #4]
 80037a6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80037aa:	9206      	str	r2, [sp, #24]
 80037ac:	1c5a      	adds	r2, r3, #1
 80037ae:	d13f      	bne.n	8003830 <_printf_float+0x17c>
 80037b0:	2306      	movs	r3, #6
 80037b2:	6063      	str	r3, [r4, #4]
 80037b4:	9b05      	ldr	r3, [sp, #20]
 80037b6:	6861      	ldr	r1, [r4, #4]
 80037b8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80037bc:	2300      	movs	r3, #0
 80037be:	9303      	str	r3, [sp, #12]
 80037c0:	ab0a      	add	r3, sp, #40	; 0x28
 80037c2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80037c6:	ab09      	add	r3, sp, #36	; 0x24
 80037c8:	ec49 8b10 	vmov	d0, r8, r9
 80037cc:	9300      	str	r3, [sp, #0]
 80037ce:	6022      	str	r2, [r4, #0]
 80037d0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80037d4:	4628      	mov	r0, r5
 80037d6:	f7ff fecd 	bl	8003574 <__cvt>
 80037da:	9b06      	ldr	r3, [sp, #24]
 80037dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80037de:	2b47      	cmp	r3, #71	; 0x47
 80037e0:	4680      	mov	r8, r0
 80037e2:	d108      	bne.n	80037f6 <_printf_float+0x142>
 80037e4:	1cc8      	adds	r0, r1, #3
 80037e6:	db02      	blt.n	80037ee <_printf_float+0x13a>
 80037e8:	6863      	ldr	r3, [r4, #4]
 80037ea:	4299      	cmp	r1, r3
 80037ec:	dd41      	ble.n	8003872 <_printf_float+0x1be>
 80037ee:	f1ab 0b02 	sub.w	fp, fp, #2
 80037f2:	fa5f fb8b 	uxtb.w	fp, fp
 80037f6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80037fa:	d820      	bhi.n	800383e <_printf_float+0x18a>
 80037fc:	3901      	subs	r1, #1
 80037fe:	465a      	mov	r2, fp
 8003800:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003804:	9109      	str	r1, [sp, #36]	; 0x24
 8003806:	f7ff ff17 	bl	8003638 <__exponent>
 800380a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800380c:	1813      	adds	r3, r2, r0
 800380e:	2a01      	cmp	r2, #1
 8003810:	4681      	mov	r9, r0
 8003812:	6123      	str	r3, [r4, #16]
 8003814:	dc02      	bgt.n	800381c <_printf_float+0x168>
 8003816:	6822      	ldr	r2, [r4, #0]
 8003818:	07d2      	lsls	r2, r2, #31
 800381a:	d501      	bpl.n	8003820 <_printf_float+0x16c>
 800381c:	3301      	adds	r3, #1
 800381e:	6123      	str	r3, [r4, #16]
 8003820:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003824:	2b00      	cmp	r3, #0
 8003826:	d09c      	beq.n	8003762 <_printf_float+0xae>
 8003828:	232d      	movs	r3, #45	; 0x2d
 800382a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800382e:	e798      	b.n	8003762 <_printf_float+0xae>
 8003830:	9a06      	ldr	r2, [sp, #24]
 8003832:	2a47      	cmp	r2, #71	; 0x47
 8003834:	d1be      	bne.n	80037b4 <_printf_float+0x100>
 8003836:	2b00      	cmp	r3, #0
 8003838:	d1bc      	bne.n	80037b4 <_printf_float+0x100>
 800383a:	2301      	movs	r3, #1
 800383c:	e7b9      	b.n	80037b2 <_printf_float+0xfe>
 800383e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8003842:	d118      	bne.n	8003876 <_printf_float+0x1c2>
 8003844:	2900      	cmp	r1, #0
 8003846:	6863      	ldr	r3, [r4, #4]
 8003848:	dd0b      	ble.n	8003862 <_printf_float+0x1ae>
 800384a:	6121      	str	r1, [r4, #16]
 800384c:	b913      	cbnz	r3, 8003854 <_printf_float+0x1a0>
 800384e:	6822      	ldr	r2, [r4, #0]
 8003850:	07d0      	lsls	r0, r2, #31
 8003852:	d502      	bpl.n	800385a <_printf_float+0x1a6>
 8003854:	3301      	adds	r3, #1
 8003856:	440b      	add	r3, r1
 8003858:	6123      	str	r3, [r4, #16]
 800385a:	65a1      	str	r1, [r4, #88]	; 0x58
 800385c:	f04f 0900 	mov.w	r9, #0
 8003860:	e7de      	b.n	8003820 <_printf_float+0x16c>
 8003862:	b913      	cbnz	r3, 800386a <_printf_float+0x1b6>
 8003864:	6822      	ldr	r2, [r4, #0]
 8003866:	07d2      	lsls	r2, r2, #31
 8003868:	d501      	bpl.n	800386e <_printf_float+0x1ba>
 800386a:	3302      	adds	r3, #2
 800386c:	e7f4      	b.n	8003858 <_printf_float+0x1a4>
 800386e:	2301      	movs	r3, #1
 8003870:	e7f2      	b.n	8003858 <_printf_float+0x1a4>
 8003872:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8003876:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003878:	4299      	cmp	r1, r3
 800387a:	db05      	blt.n	8003888 <_printf_float+0x1d4>
 800387c:	6823      	ldr	r3, [r4, #0]
 800387e:	6121      	str	r1, [r4, #16]
 8003880:	07d8      	lsls	r0, r3, #31
 8003882:	d5ea      	bpl.n	800385a <_printf_float+0x1a6>
 8003884:	1c4b      	adds	r3, r1, #1
 8003886:	e7e7      	b.n	8003858 <_printf_float+0x1a4>
 8003888:	2900      	cmp	r1, #0
 800388a:	bfd4      	ite	le
 800388c:	f1c1 0202 	rsble	r2, r1, #2
 8003890:	2201      	movgt	r2, #1
 8003892:	4413      	add	r3, r2
 8003894:	e7e0      	b.n	8003858 <_printf_float+0x1a4>
 8003896:	6823      	ldr	r3, [r4, #0]
 8003898:	055a      	lsls	r2, r3, #21
 800389a:	d407      	bmi.n	80038ac <_printf_float+0x1f8>
 800389c:	6923      	ldr	r3, [r4, #16]
 800389e:	4642      	mov	r2, r8
 80038a0:	4631      	mov	r1, r6
 80038a2:	4628      	mov	r0, r5
 80038a4:	47b8      	blx	r7
 80038a6:	3001      	adds	r0, #1
 80038a8:	d12c      	bne.n	8003904 <_printf_float+0x250>
 80038aa:	e764      	b.n	8003776 <_printf_float+0xc2>
 80038ac:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80038b0:	f240 80e0 	bls.w	8003a74 <_printf_float+0x3c0>
 80038b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80038b8:	2200      	movs	r2, #0
 80038ba:	2300      	movs	r3, #0
 80038bc:	f7fd f924 	bl	8000b08 <__aeabi_dcmpeq>
 80038c0:	2800      	cmp	r0, #0
 80038c2:	d034      	beq.n	800392e <_printf_float+0x27a>
 80038c4:	4a37      	ldr	r2, [pc, #220]	; (80039a4 <_printf_float+0x2f0>)
 80038c6:	2301      	movs	r3, #1
 80038c8:	4631      	mov	r1, r6
 80038ca:	4628      	mov	r0, r5
 80038cc:	47b8      	blx	r7
 80038ce:	3001      	adds	r0, #1
 80038d0:	f43f af51 	beq.w	8003776 <_printf_float+0xc2>
 80038d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80038d8:	429a      	cmp	r2, r3
 80038da:	db02      	blt.n	80038e2 <_printf_float+0x22e>
 80038dc:	6823      	ldr	r3, [r4, #0]
 80038de:	07d8      	lsls	r0, r3, #31
 80038e0:	d510      	bpl.n	8003904 <_printf_float+0x250>
 80038e2:	ee18 3a10 	vmov	r3, s16
 80038e6:	4652      	mov	r2, sl
 80038e8:	4631      	mov	r1, r6
 80038ea:	4628      	mov	r0, r5
 80038ec:	47b8      	blx	r7
 80038ee:	3001      	adds	r0, #1
 80038f0:	f43f af41 	beq.w	8003776 <_printf_float+0xc2>
 80038f4:	f04f 0800 	mov.w	r8, #0
 80038f8:	f104 091a 	add.w	r9, r4, #26
 80038fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80038fe:	3b01      	subs	r3, #1
 8003900:	4543      	cmp	r3, r8
 8003902:	dc09      	bgt.n	8003918 <_printf_float+0x264>
 8003904:	6823      	ldr	r3, [r4, #0]
 8003906:	079b      	lsls	r3, r3, #30
 8003908:	f100 8105 	bmi.w	8003b16 <_printf_float+0x462>
 800390c:	68e0      	ldr	r0, [r4, #12]
 800390e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003910:	4298      	cmp	r0, r3
 8003912:	bfb8      	it	lt
 8003914:	4618      	movlt	r0, r3
 8003916:	e730      	b.n	800377a <_printf_float+0xc6>
 8003918:	2301      	movs	r3, #1
 800391a:	464a      	mov	r2, r9
 800391c:	4631      	mov	r1, r6
 800391e:	4628      	mov	r0, r5
 8003920:	47b8      	blx	r7
 8003922:	3001      	adds	r0, #1
 8003924:	f43f af27 	beq.w	8003776 <_printf_float+0xc2>
 8003928:	f108 0801 	add.w	r8, r8, #1
 800392c:	e7e6      	b.n	80038fc <_printf_float+0x248>
 800392e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003930:	2b00      	cmp	r3, #0
 8003932:	dc39      	bgt.n	80039a8 <_printf_float+0x2f4>
 8003934:	4a1b      	ldr	r2, [pc, #108]	; (80039a4 <_printf_float+0x2f0>)
 8003936:	2301      	movs	r3, #1
 8003938:	4631      	mov	r1, r6
 800393a:	4628      	mov	r0, r5
 800393c:	47b8      	blx	r7
 800393e:	3001      	adds	r0, #1
 8003940:	f43f af19 	beq.w	8003776 <_printf_float+0xc2>
 8003944:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003948:	4313      	orrs	r3, r2
 800394a:	d102      	bne.n	8003952 <_printf_float+0x29e>
 800394c:	6823      	ldr	r3, [r4, #0]
 800394e:	07d9      	lsls	r1, r3, #31
 8003950:	d5d8      	bpl.n	8003904 <_printf_float+0x250>
 8003952:	ee18 3a10 	vmov	r3, s16
 8003956:	4652      	mov	r2, sl
 8003958:	4631      	mov	r1, r6
 800395a:	4628      	mov	r0, r5
 800395c:	47b8      	blx	r7
 800395e:	3001      	adds	r0, #1
 8003960:	f43f af09 	beq.w	8003776 <_printf_float+0xc2>
 8003964:	f04f 0900 	mov.w	r9, #0
 8003968:	f104 0a1a 	add.w	sl, r4, #26
 800396c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800396e:	425b      	negs	r3, r3
 8003970:	454b      	cmp	r3, r9
 8003972:	dc01      	bgt.n	8003978 <_printf_float+0x2c4>
 8003974:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003976:	e792      	b.n	800389e <_printf_float+0x1ea>
 8003978:	2301      	movs	r3, #1
 800397a:	4652      	mov	r2, sl
 800397c:	4631      	mov	r1, r6
 800397e:	4628      	mov	r0, r5
 8003980:	47b8      	blx	r7
 8003982:	3001      	adds	r0, #1
 8003984:	f43f aef7 	beq.w	8003776 <_printf_float+0xc2>
 8003988:	f109 0901 	add.w	r9, r9, #1
 800398c:	e7ee      	b.n	800396c <_printf_float+0x2b8>
 800398e:	bf00      	nop
 8003990:	7fefffff 	.word	0x7fefffff
 8003994:	08005fec 	.word	0x08005fec
 8003998:	08005ff0 	.word	0x08005ff0
 800399c:	08005ff8 	.word	0x08005ff8
 80039a0:	08005ff4 	.word	0x08005ff4
 80039a4:	08005ffc 	.word	0x08005ffc
 80039a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80039aa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80039ac:	429a      	cmp	r2, r3
 80039ae:	bfa8      	it	ge
 80039b0:	461a      	movge	r2, r3
 80039b2:	2a00      	cmp	r2, #0
 80039b4:	4691      	mov	r9, r2
 80039b6:	dc37      	bgt.n	8003a28 <_printf_float+0x374>
 80039b8:	f04f 0b00 	mov.w	fp, #0
 80039bc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80039c0:	f104 021a 	add.w	r2, r4, #26
 80039c4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80039c6:	9305      	str	r3, [sp, #20]
 80039c8:	eba3 0309 	sub.w	r3, r3, r9
 80039cc:	455b      	cmp	r3, fp
 80039ce:	dc33      	bgt.n	8003a38 <_printf_float+0x384>
 80039d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80039d4:	429a      	cmp	r2, r3
 80039d6:	db3b      	blt.n	8003a50 <_printf_float+0x39c>
 80039d8:	6823      	ldr	r3, [r4, #0]
 80039da:	07da      	lsls	r2, r3, #31
 80039dc:	d438      	bmi.n	8003a50 <_printf_float+0x39c>
 80039de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80039e0:	9b05      	ldr	r3, [sp, #20]
 80039e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80039e4:	1ad3      	subs	r3, r2, r3
 80039e6:	eba2 0901 	sub.w	r9, r2, r1
 80039ea:	4599      	cmp	r9, r3
 80039ec:	bfa8      	it	ge
 80039ee:	4699      	movge	r9, r3
 80039f0:	f1b9 0f00 	cmp.w	r9, #0
 80039f4:	dc35      	bgt.n	8003a62 <_printf_float+0x3ae>
 80039f6:	f04f 0800 	mov.w	r8, #0
 80039fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80039fe:	f104 0a1a 	add.w	sl, r4, #26
 8003a02:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003a06:	1a9b      	subs	r3, r3, r2
 8003a08:	eba3 0309 	sub.w	r3, r3, r9
 8003a0c:	4543      	cmp	r3, r8
 8003a0e:	f77f af79 	ble.w	8003904 <_printf_float+0x250>
 8003a12:	2301      	movs	r3, #1
 8003a14:	4652      	mov	r2, sl
 8003a16:	4631      	mov	r1, r6
 8003a18:	4628      	mov	r0, r5
 8003a1a:	47b8      	blx	r7
 8003a1c:	3001      	adds	r0, #1
 8003a1e:	f43f aeaa 	beq.w	8003776 <_printf_float+0xc2>
 8003a22:	f108 0801 	add.w	r8, r8, #1
 8003a26:	e7ec      	b.n	8003a02 <_printf_float+0x34e>
 8003a28:	4613      	mov	r3, r2
 8003a2a:	4631      	mov	r1, r6
 8003a2c:	4642      	mov	r2, r8
 8003a2e:	4628      	mov	r0, r5
 8003a30:	47b8      	blx	r7
 8003a32:	3001      	adds	r0, #1
 8003a34:	d1c0      	bne.n	80039b8 <_printf_float+0x304>
 8003a36:	e69e      	b.n	8003776 <_printf_float+0xc2>
 8003a38:	2301      	movs	r3, #1
 8003a3a:	4631      	mov	r1, r6
 8003a3c:	4628      	mov	r0, r5
 8003a3e:	9205      	str	r2, [sp, #20]
 8003a40:	47b8      	blx	r7
 8003a42:	3001      	adds	r0, #1
 8003a44:	f43f ae97 	beq.w	8003776 <_printf_float+0xc2>
 8003a48:	9a05      	ldr	r2, [sp, #20]
 8003a4a:	f10b 0b01 	add.w	fp, fp, #1
 8003a4e:	e7b9      	b.n	80039c4 <_printf_float+0x310>
 8003a50:	ee18 3a10 	vmov	r3, s16
 8003a54:	4652      	mov	r2, sl
 8003a56:	4631      	mov	r1, r6
 8003a58:	4628      	mov	r0, r5
 8003a5a:	47b8      	blx	r7
 8003a5c:	3001      	adds	r0, #1
 8003a5e:	d1be      	bne.n	80039de <_printf_float+0x32a>
 8003a60:	e689      	b.n	8003776 <_printf_float+0xc2>
 8003a62:	9a05      	ldr	r2, [sp, #20]
 8003a64:	464b      	mov	r3, r9
 8003a66:	4442      	add	r2, r8
 8003a68:	4631      	mov	r1, r6
 8003a6a:	4628      	mov	r0, r5
 8003a6c:	47b8      	blx	r7
 8003a6e:	3001      	adds	r0, #1
 8003a70:	d1c1      	bne.n	80039f6 <_printf_float+0x342>
 8003a72:	e680      	b.n	8003776 <_printf_float+0xc2>
 8003a74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003a76:	2a01      	cmp	r2, #1
 8003a78:	dc01      	bgt.n	8003a7e <_printf_float+0x3ca>
 8003a7a:	07db      	lsls	r3, r3, #31
 8003a7c:	d538      	bpl.n	8003af0 <_printf_float+0x43c>
 8003a7e:	2301      	movs	r3, #1
 8003a80:	4642      	mov	r2, r8
 8003a82:	4631      	mov	r1, r6
 8003a84:	4628      	mov	r0, r5
 8003a86:	47b8      	blx	r7
 8003a88:	3001      	adds	r0, #1
 8003a8a:	f43f ae74 	beq.w	8003776 <_printf_float+0xc2>
 8003a8e:	ee18 3a10 	vmov	r3, s16
 8003a92:	4652      	mov	r2, sl
 8003a94:	4631      	mov	r1, r6
 8003a96:	4628      	mov	r0, r5
 8003a98:	47b8      	blx	r7
 8003a9a:	3001      	adds	r0, #1
 8003a9c:	f43f ae6b 	beq.w	8003776 <_printf_float+0xc2>
 8003aa0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	f7fd f82e 	bl	8000b08 <__aeabi_dcmpeq>
 8003aac:	b9d8      	cbnz	r0, 8003ae6 <_printf_float+0x432>
 8003aae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ab0:	f108 0201 	add.w	r2, r8, #1
 8003ab4:	3b01      	subs	r3, #1
 8003ab6:	4631      	mov	r1, r6
 8003ab8:	4628      	mov	r0, r5
 8003aba:	47b8      	blx	r7
 8003abc:	3001      	adds	r0, #1
 8003abe:	d10e      	bne.n	8003ade <_printf_float+0x42a>
 8003ac0:	e659      	b.n	8003776 <_printf_float+0xc2>
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	4652      	mov	r2, sl
 8003ac6:	4631      	mov	r1, r6
 8003ac8:	4628      	mov	r0, r5
 8003aca:	47b8      	blx	r7
 8003acc:	3001      	adds	r0, #1
 8003ace:	f43f ae52 	beq.w	8003776 <_printf_float+0xc2>
 8003ad2:	f108 0801 	add.w	r8, r8, #1
 8003ad6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ad8:	3b01      	subs	r3, #1
 8003ada:	4543      	cmp	r3, r8
 8003adc:	dcf1      	bgt.n	8003ac2 <_printf_float+0x40e>
 8003ade:	464b      	mov	r3, r9
 8003ae0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003ae4:	e6dc      	b.n	80038a0 <_printf_float+0x1ec>
 8003ae6:	f04f 0800 	mov.w	r8, #0
 8003aea:	f104 0a1a 	add.w	sl, r4, #26
 8003aee:	e7f2      	b.n	8003ad6 <_printf_float+0x422>
 8003af0:	2301      	movs	r3, #1
 8003af2:	4642      	mov	r2, r8
 8003af4:	e7df      	b.n	8003ab6 <_printf_float+0x402>
 8003af6:	2301      	movs	r3, #1
 8003af8:	464a      	mov	r2, r9
 8003afa:	4631      	mov	r1, r6
 8003afc:	4628      	mov	r0, r5
 8003afe:	47b8      	blx	r7
 8003b00:	3001      	adds	r0, #1
 8003b02:	f43f ae38 	beq.w	8003776 <_printf_float+0xc2>
 8003b06:	f108 0801 	add.w	r8, r8, #1
 8003b0a:	68e3      	ldr	r3, [r4, #12]
 8003b0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003b0e:	1a5b      	subs	r3, r3, r1
 8003b10:	4543      	cmp	r3, r8
 8003b12:	dcf0      	bgt.n	8003af6 <_printf_float+0x442>
 8003b14:	e6fa      	b.n	800390c <_printf_float+0x258>
 8003b16:	f04f 0800 	mov.w	r8, #0
 8003b1a:	f104 0919 	add.w	r9, r4, #25
 8003b1e:	e7f4      	b.n	8003b0a <_printf_float+0x456>

08003b20 <_printf_common>:
 8003b20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b24:	4616      	mov	r6, r2
 8003b26:	4699      	mov	r9, r3
 8003b28:	688a      	ldr	r2, [r1, #8]
 8003b2a:	690b      	ldr	r3, [r1, #16]
 8003b2c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003b30:	4293      	cmp	r3, r2
 8003b32:	bfb8      	it	lt
 8003b34:	4613      	movlt	r3, r2
 8003b36:	6033      	str	r3, [r6, #0]
 8003b38:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003b3c:	4607      	mov	r7, r0
 8003b3e:	460c      	mov	r4, r1
 8003b40:	b10a      	cbz	r2, 8003b46 <_printf_common+0x26>
 8003b42:	3301      	adds	r3, #1
 8003b44:	6033      	str	r3, [r6, #0]
 8003b46:	6823      	ldr	r3, [r4, #0]
 8003b48:	0699      	lsls	r1, r3, #26
 8003b4a:	bf42      	ittt	mi
 8003b4c:	6833      	ldrmi	r3, [r6, #0]
 8003b4e:	3302      	addmi	r3, #2
 8003b50:	6033      	strmi	r3, [r6, #0]
 8003b52:	6825      	ldr	r5, [r4, #0]
 8003b54:	f015 0506 	ands.w	r5, r5, #6
 8003b58:	d106      	bne.n	8003b68 <_printf_common+0x48>
 8003b5a:	f104 0a19 	add.w	sl, r4, #25
 8003b5e:	68e3      	ldr	r3, [r4, #12]
 8003b60:	6832      	ldr	r2, [r6, #0]
 8003b62:	1a9b      	subs	r3, r3, r2
 8003b64:	42ab      	cmp	r3, r5
 8003b66:	dc26      	bgt.n	8003bb6 <_printf_common+0x96>
 8003b68:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003b6c:	1e13      	subs	r3, r2, #0
 8003b6e:	6822      	ldr	r2, [r4, #0]
 8003b70:	bf18      	it	ne
 8003b72:	2301      	movne	r3, #1
 8003b74:	0692      	lsls	r2, r2, #26
 8003b76:	d42b      	bmi.n	8003bd0 <_printf_common+0xb0>
 8003b78:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003b7c:	4649      	mov	r1, r9
 8003b7e:	4638      	mov	r0, r7
 8003b80:	47c0      	blx	r8
 8003b82:	3001      	adds	r0, #1
 8003b84:	d01e      	beq.n	8003bc4 <_printf_common+0xa4>
 8003b86:	6823      	ldr	r3, [r4, #0]
 8003b88:	68e5      	ldr	r5, [r4, #12]
 8003b8a:	6832      	ldr	r2, [r6, #0]
 8003b8c:	f003 0306 	and.w	r3, r3, #6
 8003b90:	2b04      	cmp	r3, #4
 8003b92:	bf08      	it	eq
 8003b94:	1aad      	subeq	r5, r5, r2
 8003b96:	68a3      	ldr	r3, [r4, #8]
 8003b98:	6922      	ldr	r2, [r4, #16]
 8003b9a:	bf0c      	ite	eq
 8003b9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003ba0:	2500      	movne	r5, #0
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	bfc4      	itt	gt
 8003ba6:	1a9b      	subgt	r3, r3, r2
 8003ba8:	18ed      	addgt	r5, r5, r3
 8003baa:	2600      	movs	r6, #0
 8003bac:	341a      	adds	r4, #26
 8003bae:	42b5      	cmp	r5, r6
 8003bb0:	d11a      	bne.n	8003be8 <_printf_common+0xc8>
 8003bb2:	2000      	movs	r0, #0
 8003bb4:	e008      	b.n	8003bc8 <_printf_common+0xa8>
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	4652      	mov	r2, sl
 8003bba:	4649      	mov	r1, r9
 8003bbc:	4638      	mov	r0, r7
 8003bbe:	47c0      	blx	r8
 8003bc0:	3001      	adds	r0, #1
 8003bc2:	d103      	bne.n	8003bcc <_printf_common+0xac>
 8003bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8003bc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bcc:	3501      	adds	r5, #1
 8003bce:	e7c6      	b.n	8003b5e <_printf_common+0x3e>
 8003bd0:	18e1      	adds	r1, r4, r3
 8003bd2:	1c5a      	adds	r2, r3, #1
 8003bd4:	2030      	movs	r0, #48	; 0x30
 8003bd6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003bda:	4422      	add	r2, r4
 8003bdc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003be0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003be4:	3302      	adds	r3, #2
 8003be6:	e7c7      	b.n	8003b78 <_printf_common+0x58>
 8003be8:	2301      	movs	r3, #1
 8003bea:	4622      	mov	r2, r4
 8003bec:	4649      	mov	r1, r9
 8003bee:	4638      	mov	r0, r7
 8003bf0:	47c0      	blx	r8
 8003bf2:	3001      	adds	r0, #1
 8003bf4:	d0e6      	beq.n	8003bc4 <_printf_common+0xa4>
 8003bf6:	3601      	adds	r6, #1
 8003bf8:	e7d9      	b.n	8003bae <_printf_common+0x8e>
	...

08003bfc <_printf_i>:
 8003bfc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c00:	460c      	mov	r4, r1
 8003c02:	4691      	mov	r9, r2
 8003c04:	7e27      	ldrb	r7, [r4, #24]
 8003c06:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003c08:	2f78      	cmp	r7, #120	; 0x78
 8003c0a:	4680      	mov	r8, r0
 8003c0c:	469a      	mov	sl, r3
 8003c0e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003c12:	d807      	bhi.n	8003c24 <_printf_i+0x28>
 8003c14:	2f62      	cmp	r7, #98	; 0x62
 8003c16:	d80a      	bhi.n	8003c2e <_printf_i+0x32>
 8003c18:	2f00      	cmp	r7, #0
 8003c1a:	f000 80d8 	beq.w	8003dce <_printf_i+0x1d2>
 8003c1e:	2f58      	cmp	r7, #88	; 0x58
 8003c20:	f000 80a3 	beq.w	8003d6a <_printf_i+0x16e>
 8003c24:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003c28:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003c2c:	e03a      	b.n	8003ca4 <_printf_i+0xa8>
 8003c2e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003c32:	2b15      	cmp	r3, #21
 8003c34:	d8f6      	bhi.n	8003c24 <_printf_i+0x28>
 8003c36:	a001      	add	r0, pc, #4	; (adr r0, 8003c3c <_printf_i+0x40>)
 8003c38:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003c3c:	08003c95 	.word	0x08003c95
 8003c40:	08003ca9 	.word	0x08003ca9
 8003c44:	08003c25 	.word	0x08003c25
 8003c48:	08003c25 	.word	0x08003c25
 8003c4c:	08003c25 	.word	0x08003c25
 8003c50:	08003c25 	.word	0x08003c25
 8003c54:	08003ca9 	.word	0x08003ca9
 8003c58:	08003c25 	.word	0x08003c25
 8003c5c:	08003c25 	.word	0x08003c25
 8003c60:	08003c25 	.word	0x08003c25
 8003c64:	08003c25 	.word	0x08003c25
 8003c68:	08003db5 	.word	0x08003db5
 8003c6c:	08003cd9 	.word	0x08003cd9
 8003c70:	08003d97 	.word	0x08003d97
 8003c74:	08003c25 	.word	0x08003c25
 8003c78:	08003c25 	.word	0x08003c25
 8003c7c:	08003dd7 	.word	0x08003dd7
 8003c80:	08003c25 	.word	0x08003c25
 8003c84:	08003cd9 	.word	0x08003cd9
 8003c88:	08003c25 	.word	0x08003c25
 8003c8c:	08003c25 	.word	0x08003c25
 8003c90:	08003d9f 	.word	0x08003d9f
 8003c94:	680b      	ldr	r3, [r1, #0]
 8003c96:	1d1a      	adds	r2, r3, #4
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	600a      	str	r2, [r1, #0]
 8003c9c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003ca0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	e0a3      	b.n	8003df0 <_printf_i+0x1f4>
 8003ca8:	6825      	ldr	r5, [r4, #0]
 8003caa:	6808      	ldr	r0, [r1, #0]
 8003cac:	062e      	lsls	r6, r5, #24
 8003cae:	f100 0304 	add.w	r3, r0, #4
 8003cb2:	d50a      	bpl.n	8003cca <_printf_i+0xce>
 8003cb4:	6805      	ldr	r5, [r0, #0]
 8003cb6:	600b      	str	r3, [r1, #0]
 8003cb8:	2d00      	cmp	r5, #0
 8003cba:	da03      	bge.n	8003cc4 <_printf_i+0xc8>
 8003cbc:	232d      	movs	r3, #45	; 0x2d
 8003cbe:	426d      	negs	r5, r5
 8003cc0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003cc4:	485e      	ldr	r0, [pc, #376]	; (8003e40 <_printf_i+0x244>)
 8003cc6:	230a      	movs	r3, #10
 8003cc8:	e019      	b.n	8003cfe <_printf_i+0x102>
 8003cca:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003cce:	6805      	ldr	r5, [r0, #0]
 8003cd0:	600b      	str	r3, [r1, #0]
 8003cd2:	bf18      	it	ne
 8003cd4:	b22d      	sxthne	r5, r5
 8003cd6:	e7ef      	b.n	8003cb8 <_printf_i+0xbc>
 8003cd8:	680b      	ldr	r3, [r1, #0]
 8003cda:	6825      	ldr	r5, [r4, #0]
 8003cdc:	1d18      	adds	r0, r3, #4
 8003cde:	6008      	str	r0, [r1, #0]
 8003ce0:	0628      	lsls	r0, r5, #24
 8003ce2:	d501      	bpl.n	8003ce8 <_printf_i+0xec>
 8003ce4:	681d      	ldr	r5, [r3, #0]
 8003ce6:	e002      	b.n	8003cee <_printf_i+0xf2>
 8003ce8:	0669      	lsls	r1, r5, #25
 8003cea:	d5fb      	bpl.n	8003ce4 <_printf_i+0xe8>
 8003cec:	881d      	ldrh	r5, [r3, #0]
 8003cee:	4854      	ldr	r0, [pc, #336]	; (8003e40 <_printf_i+0x244>)
 8003cf0:	2f6f      	cmp	r7, #111	; 0x6f
 8003cf2:	bf0c      	ite	eq
 8003cf4:	2308      	moveq	r3, #8
 8003cf6:	230a      	movne	r3, #10
 8003cf8:	2100      	movs	r1, #0
 8003cfa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003cfe:	6866      	ldr	r6, [r4, #4]
 8003d00:	60a6      	str	r6, [r4, #8]
 8003d02:	2e00      	cmp	r6, #0
 8003d04:	bfa2      	ittt	ge
 8003d06:	6821      	ldrge	r1, [r4, #0]
 8003d08:	f021 0104 	bicge.w	r1, r1, #4
 8003d0c:	6021      	strge	r1, [r4, #0]
 8003d0e:	b90d      	cbnz	r5, 8003d14 <_printf_i+0x118>
 8003d10:	2e00      	cmp	r6, #0
 8003d12:	d04d      	beq.n	8003db0 <_printf_i+0x1b4>
 8003d14:	4616      	mov	r6, r2
 8003d16:	fbb5 f1f3 	udiv	r1, r5, r3
 8003d1a:	fb03 5711 	mls	r7, r3, r1, r5
 8003d1e:	5dc7      	ldrb	r7, [r0, r7]
 8003d20:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003d24:	462f      	mov	r7, r5
 8003d26:	42bb      	cmp	r3, r7
 8003d28:	460d      	mov	r5, r1
 8003d2a:	d9f4      	bls.n	8003d16 <_printf_i+0x11a>
 8003d2c:	2b08      	cmp	r3, #8
 8003d2e:	d10b      	bne.n	8003d48 <_printf_i+0x14c>
 8003d30:	6823      	ldr	r3, [r4, #0]
 8003d32:	07df      	lsls	r7, r3, #31
 8003d34:	d508      	bpl.n	8003d48 <_printf_i+0x14c>
 8003d36:	6923      	ldr	r3, [r4, #16]
 8003d38:	6861      	ldr	r1, [r4, #4]
 8003d3a:	4299      	cmp	r1, r3
 8003d3c:	bfde      	ittt	le
 8003d3e:	2330      	movle	r3, #48	; 0x30
 8003d40:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003d44:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003d48:	1b92      	subs	r2, r2, r6
 8003d4a:	6122      	str	r2, [r4, #16]
 8003d4c:	f8cd a000 	str.w	sl, [sp]
 8003d50:	464b      	mov	r3, r9
 8003d52:	aa03      	add	r2, sp, #12
 8003d54:	4621      	mov	r1, r4
 8003d56:	4640      	mov	r0, r8
 8003d58:	f7ff fee2 	bl	8003b20 <_printf_common>
 8003d5c:	3001      	adds	r0, #1
 8003d5e:	d14c      	bne.n	8003dfa <_printf_i+0x1fe>
 8003d60:	f04f 30ff 	mov.w	r0, #4294967295
 8003d64:	b004      	add	sp, #16
 8003d66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d6a:	4835      	ldr	r0, [pc, #212]	; (8003e40 <_printf_i+0x244>)
 8003d6c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003d70:	6823      	ldr	r3, [r4, #0]
 8003d72:	680e      	ldr	r6, [r1, #0]
 8003d74:	061f      	lsls	r7, r3, #24
 8003d76:	f856 5b04 	ldr.w	r5, [r6], #4
 8003d7a:	600e      	str	r6, [r1, #0]
 8003d7c:	d514      	bpl.n	8003da8 <_printf_i+0x1ac>
 8003d7e:	07d9      	lsls	r1, r3, #31
 8003d80:	bf44      	itt	mi
 8003d82:	f043 0320 	orrmi.w	r3, r3, #32
 8003d86:	6023      	strmi	r3, [r4, #0]
 8003d88:	b91d      	cbnz	r5, 8003d92 <_printf_i+0x196>
 8003d8a:	6823      	ldr	r3, [r4, #0]
 8003d8c:	f023 0320 	bic.w	r3, r3, #32
 8003d90:	6023      	str	r3, [r4, #0]
 8003d92:	2310      	movs	r3, #16
 8003d94:	e7b0      	b.n	8003cf8 <_printf_i+0xfc>
 8003d96:	6823      	ldr	r3, [r4, #0]
 8003d98:	f043 0320 	orr.w	r3, r3, #32
 8003d9c:	6023      	str	r3, [r4, #0]
 8003d9e:	2378      	movs	r3, #120	; 0x78
 8003da0:	4828      	ldr	r0, [pc, #160]	; (8003e44 <_printf_i+0x248>)
 8003da2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003da6:	e7e3      	b.n	8003d70 <_printf_i+0x174>
 8003da8:	065e      	lsls	r6, r3, #25
 8003daa:	bf48      	it	mi
 8003dac:	b2ad      	uxthmi	r5, r5
 8003dae:	e7e6      	b.n	8003d7e <_printf_i+0x182>
 8003db0:	4616      	mov	r6, r2
 8003db2:	e7bb      	b.n	8003d2c <_printf_i+0x130>
 8003db4:	680b      	ldr	r3, [r1, #0]
 8003db6:	6826      	ldr	r6, [r4, #0]
 8003db8:	6960      	ldr	r0, [r4, #20]
 8003dba:	1d1d      	adds	r5, r3, #4
 8003dbc:	600d      	str	r5, [r1, #0]
 8003dbe:	0635      	lsls	r5, r6, #24
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	d501      	bpl.n	8003dc8 <_printf_i+0x1cc>
 8003dc4:	6018      	str	r0, [r3, #0]
 8003dc6:	e002      	b.n	8003dce <_printf_i+0x1d2>
 8003dc8:	0671      	lsls	r1, r6, #25
 8003dca:	d5fb      	bpl.n	8003dc4 <_printf_i+0x1c8>
 8003dcc:	8018      	strh	r0, [r3, #0]
 8003dce:	2300      	movs	r3, #0
 8003dd0:	6123      	str	r3, [r4, #16]
 8003dd2:	4616      	mov	r6, r2
 8003dd4:	e7ba      	b.n	8003d4c <_printf_i+0x150>
 8003dd6:	680b      	ldr	r3, [r1, #0]
 8003dd8:	1d1a      	adds	r2, r3, #4
 8003dda:	600a      	str	r2, [r1, #0]
 8003ddc:	681e      	ldr	r6, [r3, #0]
 8003dde:	6862      	ldr	r2, [r4, #4]
 8003de0:	2100      	movs	r1, #0
 8003de2:	4630      	mov	r0, r6
 8003de4:	f7fc fa1c 	bl	8000220 <memchr>
 8003de8:	b108      	cbz	r0, 8003dee <_printf_i+0x1f2>
 8003dea:	1b80      	subs	r0, r0, r6
 8003dec:	6060      	str	r0, [r4, #4]
 8003dee:	6863      	ldr	r3, [r4, #4]
 8003df0:	6123      	str	r3, [r4, #16]
 8003df2:	2300      	movs	r3, #0
 8003df4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003df8:	e7a8      	b.n	8003d4c <_printf_i+0x150>
 8003dfa:	6923      	ldr	r3, [r4, #16]
 8003dfc:	4632      	mov	r2, r6
 8003dfe:	4649      	mov	r1, r9
 8003e00:	4640      	mov	r0, r8
 8003e02:	47d0      	blx	sl
 8003e04:	3001      	adds	r0, #1
 8003e06:	d0ab      	beq.n	8003d60 <_printf_i+0x164>
 8003e08:	6823      	ldr	r3, [r4, #0]
 8003e0a:	079b      	lsls	r3, r3, #30
 8003e0c:	d413      	bmi.n	8003e36 <_printf_i+0x23a>
 8003e0e:	68e0      	ldr	r0, [r4, #12]
 8003e10:	9b03      	ldr	r3, [sp, #12]
 8003e12:	4298      	cmp	r0, r3
 8003e14:	bfb8      	it	lt
 8003e16:	4618      	movlt	r0, r3
 8003e18:	e7a4      	b.n	8003d64 <_printf_i+0x168>
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	4632      	mov	r2, r6
 8003e1e:	4649      	mov	r1, r9
 8003e20:	4640      	mov	r0, r8
 8003e22:	47d0      	blx	sl
 8003e24:	3001      	adds	r0, #1
 8003e26:	d09b      	beq.n	8003d60 <_printf_i+0x164>
 8003e28:	3501      	adds	r5, #1
 8003e2a:	68e3      	ldr	r3, [r4, #12]
 8003e2c:	9903      	ldr	r1, [sp, #12]
 8003e2e:	1a5b      	subs	r3, r3, r1
 8003e30:	42ab      	cmp	r3, r5
 8003e32:	dcf2      	bgt.n	8003e1a <_printf_i+0x21e>
 8003e34:	e7eb      	b.n	8003e0e <_printf_i+0x212>
 8003e36:	2500      	movs	r5, #0
 8003e38:	f104 0619 	add.w	r6, r4, #25
 8003e3c:	e7f5      	b.n	8003e2a <_printf_i+0x22e>
 8003e3e:	bf00      	nop
 8003e40:	08005ffe 	.word	0x08005ffe
 8003e44:	0800600f 	.word	0x0800600f

08003e48 <quorem>:
 8003e48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e4c:	6903      	ldr	r3, [r0, #16]
 8003e4e:	690c      	ldr	r4, [r1, #16]
 8003e50:	42a3      	cmp	r3, r4
 8003e52:	4607      	mov	r7, r0
 8003e54:	f2c0 8081 	blt.w	8003f5a <quorem+0x112>
 8003e58:	3c01      	subs	r4, #1
 8003e5a:	f101 0814 	add.w	r8, r1, #20
 8003e5e:	f100 0514 	add.w	r5, r0, #20
 8003e62:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003e66:	9301      	str	r3, [sp, #4]
 8003e68:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003e6c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003e70:	3301      	adds	r3, #1
 8003e72:	429a      	cmp	r2, r3
 8003e74:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003e78:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003e7c:	fbb2 f6f3 	udiv	r6, r2, r3
 8003e80:	d331      	bcc.n	8003ee6 <quorem+0x9e>
 8003e82:	f04f 0e00 	mov.w	lr, #0
 8003e86:	4640      	mov	r0, r8
 8003e88:	46ac      	mov	ip, r5
 8003e8a:	46f2      	mov	sl, lr
 8003e8c:	f850 2b04 	ldr.w	r2, [r0], #4
 8003e90:	b293      	uxth	r3, r2
 8003e92:	fb06 e303 	mla	r3, r6, r3, lr
 8003e96:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8003e9a:	b29b      	uxth	r3, r3
 8003e9c:	ebaa 0303 	sub.w	r3, sl, r3
 8003ea0:	0c12      	lsrs	r2, r2, #16
 8003ea2:	f8dc a000 	ldr.w	sl, [ip]
 8003ea6:	fb06 e202 	mla	r2, r6, r2, lr
 8003eaa:	fa13 f38a 	uxtah	r3, r3, sl
 8003eae:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003eb2:	fa1f fa82 	uxth.w	sl, r2
 8003eb6:	f8dc 2000 	ldr.w	r2, [ip]
 8003eba:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8003ebe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003ec2:	b29b      	uxth	r3, r3
 8003ec4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003ec8:	4581      	cmp	r9, r0
 8003eca:	f84c 3b04 	str.w	r3, [ip], #4
 8003ece:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003ed2:	d2db      	bcs.n	8003e8c <quorem+0x44>
 8003ed4:	f855 300b 	ldr.w	r3, [r5, fp]
 8003ed8:	b92b      	cbnz	r3, 8003ee6 <quorem+0x9e>
 8003eda:	9b01      	ldr	r3, [sp, #4]
 8003edc:	3b04      	subs	r3, #4
 8003ede:	429d      	cmp	r5, r3
 8003ee0:	461a      	mov	r2, r3
 8003ee2:	d32e      	bcc.n	8003f42 <quorem+0xfa>
 8003ee4:	613c      	str	r4, [r7, #16]
 8003ee6:	4638      	mov	r0, r7
 8003ee8:	f001 f8be 	bl	8005068 <__mcmp>
 8003eec:	2800      	cmp	r0, #0
 8003eee:	db24      	blt.n	8003f3a <quorem+0xf2>
 8003ef0:	3601      	adds	r6, #1
 8003ef2:	4628      	mov	r0, r5
 8003ef4:	f04f 0c00 	mov.w	ip, #0
 8003ef8:	f858 2b04 	ldr.w	r2, [r8], #4
 8003efc:	f8d0 e000 	ldr.w	lr, [r0]
 8003f00:	b293      	uxth	r3, r2
 8003f02:	ebac 0303 	sub.w	r3, ip, r3
 8003f06:	0c12      	lsrs	r2, r2, #16
 8003f08:	fa13 f38e 	uxtah	r3, r3, lr
 8003f0c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8003f10:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003f1a:	45c1      	cmp	r9, r8
 8003f1c:	f840 3b04 	str.w	r3, [r0], #4
 8003f20:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003f24:	d2e8      	bcs.n	8003ef8 <quorem+0xb0>
 8003f26:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003f2a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003f2e:	b922      	cbnz	r2, 8003f3a <quorem+0xf2>
 8003f30:	3b04      	subs	r3, #4
 8003f32:	429d      	cmp	r5, r3
 8003f34:	461a      	mov	r2, r3
 8003f36:	d30a      	bcc.n	8003f4e <quorem+0x106>
 8003f38:	613c      	str	r4, [r7, #16]
 8003f3a:	4630      	mov	r0, r6
 8003f3c:	b003      	add	sp, #12
 8003f3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f42:	6812      	ldr	r2, [r2, #0]
 8003f44:	3b04      	subs	r3, #4
 8003f46:	2a00      	cmp	r2, #0
 8003f48:	d1cc      	bne.n	8003ee4 <quorem+0x9c>
 8003f4a:	3c01      	subs	r4, #1
 8003f4c:	e7c7      	b.n	8003ede <quorem+0x96>
 8003f4e:	6812      	ldr	r2, [r2, #0]
 8003f50:	3b04      	subs	r3, #4
 8003f52:	2a00      	cmp	r2, #0
 8003f54:	d1f0      	bne.n	8003f38 <quorem+0xf0>
 8003f56:	3c01      	subs	r4, #1
 8003f58:	e7eb      	b.n	8003f32 <quorem+0xea>
 8003f5a:	2000      	movs	r0, #0
 8003f5c:	e7ee      	b.n	8003f3c <quorem+0xf4>
	...

08003f60 <_dtoa_r>:
 8003f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f64:	ed2d 8b02 	vpush	{d8}
 8003f68:	ec57 6b10 	vmov	r6, r7, d0
 8003f6c:	b095      	sub	sp, #84	; 0x54
 8003f6e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8003f70:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8003f74:	9105      	str	r1, [sp, #20]
 8003f76:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8003f7a:	4604      	mov	r4, r0
 8003f7c:	9209      	str	r2, [sp, #36]	; 0x24
 8003f7e:	930f      	str	r3, [sp, #60]	; 0x3c
 8003f80:	b975      	cbnz	r5, 8003fa0 <_dtoa_r+0x40>
 8003f82:	2010      	movs	r0, #16
 8003f84:	f000 fddc 	bl	8004b40 <malloc>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	6260      	str	r0, [r4, #36]	; 0x24
 8003f8c:	b920      	cbnz	r0, 8003f98 <_dtoa_r+0x38>
 8003f8e:	4bb2      	ldr	r3, [pc, #712]	; (8004258 <_dtoa_r+0x2f8>)
 8003f90:	21ea      	movs	r1, #234	; 0xea
 8003f92:	48b2      	ldr	r0, [pc, #712]	; (800425c <_dtoa_r+0x2fc>)
 8003f94:	f001 fa32 	bl	80053fc <__assert_func>
 8003f98:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8003f9c:	6005      	str	r5, [r0, #0]
 8003f9e:	60c5      	str	r5, [r0, #12]
 8003fa0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003fa2:	6819      	ldr	r1, [r3, #0]
 8003fa4:	b151      	cbz	r1, 8003fbc <_dtoa_r+0x5c>
 8003fa6:	685a      	ldr	r2, [r3, #4]
 8003fa8:	604a      	str	r2, [r1, #4]
 8003faa:	2301      	movs	r3, #1
 8003fac:	4093      	lsls	r3, r2
 8003fae:	608b      	str	r3, [r1, #8]
 8003fb0:	4620      	mov	r0, r4
 8003fb2:	f000 fe1b 	bl	8004bec <_Bfree>
 8003fb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003fb8:	2200      	movs	r2, #0
 8003fba:	601a      	str	r2, [r3, #0]
 8003fbc:	1e3b      	subs	r3, r7, #0
 8003fbe:	bfb9      	ittee	lt
 8003fc0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003fc4:	9303      	strlt	r3, [sp, #12]
 8003fc6:	2300      	movge	r3, #0
 8003fc8:	f8c8 3000 	strge.w	r3, [r8]
 8003fcc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8003fd0:	4ba3      	ldr	r3, [pc, #652]	; (8004260 <_dtoa_r+0x300>)
 8003fd2:	bfbc      	itt	lt
 8003fd4:	2201      	movlt	r2, #1
 8003fd6:	f8c8 2000 	strlt.w	r2, [r8]
 8003fda:	ea33 0309 	bics.w	r3, r3, r9
 8003fde:	d11b      	bne.n	8004018 <_dtoa_r+0xb8>
 8003fe0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003fe2:	f242 730f 	movw	r3, #9999	; 0x270f
 8003fe6:	6013      	str	r3, [r2, #0]
 8003fe8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8003fec:	4333      	orrs	r3, r6
 8003fee:	f000 857a 	beq.w	8004ae6 <_dtoa_r+0xb86>
 8003ff2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003ff4:	b963      	cbnz	r3, 8004010 <_dtoa_r+0xb0>
 8003ff6:	4b9b      	ldr	r3, [pc, #620]	; (8004264 <_dtoa_r+0x304>)
 8003ff8:	e024      	b.n	8004044 <_dtoa_r+0xe4>
 8003ffa:	4b9b      	ldr	r3, [pc, #620]	; (8004268 <_dtoa_r+0x308>)
 8003ffc:	9300      	str	r3, [sp, #0]
 8003ffe:	3308      	adds	r3, #8
 8004000:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004002:	6013      	str	r3, [r2, #0]
 8004004:	9800      	ldr	r0, [sp, #0]
 8004006:	b015      	add	sp, #84	; 0x54
 8004008:	ecbd 8b02 	vpop	{d8}
 800400c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004010:	4b94      	ldr	r3, [pc, #592]	; (8004264 <_dtoa_r+0x304>)
 8004012:	9300      	str	r3, [sp, #0]
 8004014:	3303      	adds	r3, #3
 8004016:	e7f3      	b.n	8004000 <_dtoa_r+0xa0>
 8004018:	ed9d 7b02 	vldr	d7, [sp, #8]
 800401c:	2200      	movs	r2, #0
 800401e:	ec51 0b17 	vmov	r0, r1, d7
 8004022:	2300      	movs	r3, #0
 8004024:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8004028:	f7fc fd6e 	bl	8000b08 <__aeabi_dcmpeq>
 800402c:	4680      	mov	r8, r0
 800402e:	b158      	cbz	r0, 8004048 <_dtoa_r+0xe8>
 8004030:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004032:	2301      	movs	r3, #1
 8004034:	6013      	str	r3, [r2, #0]
 8004036:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004038:	2b00      	cmp	r3, #0
 800403a:	f000 8551 	beq.w	8004ae0 <_dtoa_r+0xb80>
 800403e:	488b      	ldr	r0, [pc, #556]	; (800426c <_dtoa_r+0x30c>)
 8004040:	6018      	str	r0, [r3, #0]
 8004042:	1e43      	subs	r3, r0, #1
 8004044:	9300      	str	r3, [sp, #0]
 8004046:	e7dd      	b.n	8004004 <_dtoa_r+0xa4>
 8004048:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800404c:	aa12      	add	r2, sp, #72	; 0x48
 800404e:	a913      	add	r1, sp, #76	; 0x4c
 8004050:	4620      	mov	r0, r4
 8004052:	f001 f8ad 	bl	80051b0 <__d2b>
 8004056:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800405a:	4683      	mov	fp, r0
 800405c:	2d00      	cmp	r5, #0
 800405e:	d07c      	beq.n	800415a <_dtoa_r+0x1fa>
 8004060:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004062:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8004066:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800406a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800406e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8004072:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8004076:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800407a:	4b7d      	ldr	r3, [pc, #500]	; (8004270 <_dtoa_r+0x310>)
 800407c:	2200      	movs	r2, #0
 800407e:	4630      	mov	r0, r6
 8004080:	4639      	mov	r1, r7
 8004082:	f7fc f921 	bl	80002c8 <__aeabi_dsub>
 8004086:	a36e      	add	r3, pc, #440	; (adr r3, 8004240 <_dtoa_r+0x2e0>)
 8004088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800408c:	f7fc fad4 	bl	8000638 <__aeabi_dmul>
 8004090:	a36d      	add	r3, pc, #436	; (adr r3, 8004248 <_dtoa_r+0x2e8>)
 8004092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004096:	f7fc f919 	bl	80002cc <__adddf3>
 800409a:	4606      	mov	r6, r0
 800409c:	4628      	mov	r0, r5
 800409e:	460f      	mov	r7, r1
 80040a0:	f7fc fa60 	bl	8000564 <__aeabi_i2d>
 80040a4:	a36a      	add	r3, pc, #424	; (adr r3, 8004250 <_dtoa_r+0x2f0>)
 80040a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040aa:	f7fc fac5 	bl	8000638 <__aeabi_dmul>
 80040ae:	4602      	mov	r2, r0
 80040b0:	460b      	mov	r3, r1
 80040b2:	4630      	mov	r0, r6
 80040b4:	4639      	mov	r1, r7
 80040b6:	f7fc f909 	bl	80002cc <__adddf3>
 80040ba:	4606      	mov	r6, r0
 80040bc:	460f      	mov	r7, r1
 80040be:	f7fc fd6b 	bl	8000b98 <__aeabi_d2iz>
 80040c2:	2200      	movs	r2, #0
 80040c4:	4682      	mov	sl, r0
 80040c6:	2300      	movs	r3, #0
 80040c8:	4630      	mov	r0, r6
 80040ca:	4639      	mov	r1, r7
 80040cc:	f7fc fd26 	bl	8000b1c <__aeabi_dcmplt>
 80040d0:	b148      	cbz	r0, 80040e6 <_dtoa_r+0x186>
 80040d2:	4650      	mov	r0, sl
 80040d4:	f7fc fa46 	bl	8000564 <__aeabi_i2d>
 80040d8:	4632      	mov	r2, r6
 80040da:	463b      	mov	r3, r7
 80040dc:	f7fc fd14 	bl	8000b08 <__aeabi_dcmpeq>
 80040e0:	b908      	cbnz	r0, 80040e6 <_dtoa_r+0x186>
 80040e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80040e6:	f1ba 0f16 	cmp.w	sl, #22
 80040ea:	d854      	bhi.n	8004196 <_dtoa_r+0x236>
 80040ec:	4b61      	ldr	r3, [pc, #388]	; (8004274 <_dtoa_r+0x314>)
 80040ee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80040f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80040fa:	f7fc fd0f 	bl	8000b1c <__aeabi_dcmplt>
 80040fe:	2800      	cmp	r0, #0
 8004100:	d04b      	beq.n	800419a <_dtoa_r+0x23a>
 8004102:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004106:	2300      	movs	r3, #0
 8004108:	930e      	str	r3, [sp, #56]	; 0x38
 800410a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800410c:	1b5d      	subs	r5, r3, r5
 800410e:	1e6b      	subs	r3, r5, #1
 8004110:	9304      	str	r3, [sp, #16]
 8004112:	bf43      	ittte	mi
 8004114:	2300      	movmi	r3, #0
 8004116:	f1c5 0801 	rsbmi	r8, r5, #1
 800411a:	9304      	strmi	r3, [sp, #16]
 800411c:	f04f 0800 	movpl.w	r8, #0
 8004120:	f1ba 0f00 	cmp.w	sl, #0
 8004124:	db3b      	blt.n	800419e <_dtoa_r+0x23e>
 8004126:	9b04      	ldr	r3, [sp, #16]
 8004128:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800412c:	4453      	add	r3, sl
 800412e:	9304      	str	r3, [sp, #16]
 8004130:	2300      	movs	r3, #0
 8004132:	9306      	str	r3, [sp, #24]
 8004134:	9b05      	ldr	r3, [sp, #20]
 8004136:	2b09      	cmp	r3, #9
 8004138:	d869      	bhi.n	800420e <_dtoa_r+0x2ae>
 800413a:	2b05      	cmp	r3, #5
 800413c:	bfc4      	itt	gt
 800413e:	3b04      	subgt	r3, #4
 8004140:	9305      	strgt	r3, [sp, #20]
 8004142:	9b05      	ldr	r3, [sp, #20]
 8004144:	f1a3 0302 	sub.w	r3, r3, #2
 8004148:	bfcc      	ite	gt
 800414a:	2500      	movgt	r5, #0
 800414c:	2501      	movle	r5, #1
 800414e:	2b03      	cmp	r3, #3
 8004150:	d869      	bhi.n	8004226 <_dtoa_r+0x2c6>
 8004152:	e8df f003 	tbb	[pc, r3]
 8004156:	4e2c      	.short	0x4e2c
 8004158:	5a4c      	.short	0x5a4c
 800415a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800415e:	441d      	add	r5, r3
 8004160:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004164:	2b20      	cmp	r3, #32
 8004166:	bfc1      	itttt	gt
 8004168:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800416c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8004170:	fa09 f303 	lslgt.w	r3, r9, r3
 8004174:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004178:	bfda      	itte	le
 800417a:	f1c3 0320 	rsble	r3, r3, #32
 800417e:	fa06 f003 	lslle.w	r0, r6, r3
 8004182:	4318      	orrgt	r0, r3
 8004184:	f7fc f9de 	bl	8000544 <__aeabi_ui2d>
 8004188:	2301      	movs	r3, #1
 800418a:	4606      	mov	r6, r0
 800418c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8004190:	3d01      	subs	r5, #1
 8004192:	9310      	str	r3, [sp, #64]	; 0x40
 8004194:	e771      	b.n	800407a <_dtoa_r+0x11a>
 8004196:	2301      	movs	r3, #1
 8004198:	e7b6      	b.n	8004108 <_dtoa_r+0x1a8>
 800419a:	900e      	str	r0, [sp, #56]	; 0x38
 800419c:	e7b5      	b.n	800410a <_dtoa_r+0x1aa>
 800419e:	f1ca 0300 	rsb	r3, sl, #0
 80041a2:	9306      	str	r3, [sp, #24]
 80041a4:	2300      	movs	r3, #0
 80041a6:	eba8 080a 	sub.w	r8, r8, sl
 80041aa:	930d      	str	r3, [sp, #52]	; 0x34
 80041ac:	e7c2      	b.n	8004134 <_dtoa_r+0x1d4>
 80041ae:	2300      	movs	r3, #0
 80041b0:	9308      	str	r3, [sp, #32]
 80041b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	dc39      	bgt.n	800422c <_dtoa_r+0x2cc>
 80041b8:	f04f 0901 	mov.w	r9, #1
 80041bc:	f8cd 9004 	str.w	r9, [sp, #4]
 80041c0:	464b      	mov	r3, r9
 80041c2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80041c6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80041c8:	2200      	movs	r2, #0
 80041ca:	6042      	str	r2, [r0, #4]
 80041cc:	2204      	movs	r2, #4
 80041ce:	f102 0614 	add.w	r6, r2, #20
 80041d2:	429e      	cmp	r6, r3
 80041d4:	6841      	ldr	r1, [r0, #4]
 80041d6:	d92f      	bls.n	8004238 <_dtoa_r+0x2d8>
 80041d8:	4620      	mov	r0, r4
 80041da:	f000 fcc7 	bl	8004b6c <_Balloc>
 80041de:	9000      	str	r0, [sp, #0]
 80041e0:	2800      	cmp	r0, #0
 80041e2:	d14b      	bne.n	800427c <_dtoa_r+0x31c>
 80041e4:	4b24      	ldr	r3, [pc, #144]	; (8004278 <_dtoa_r+0x318>)
 80041e6:	4602      	mov	r2, r0
 80041e8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80041ec:	e6d1      	b.n	8003f92 <_dtoa_r+0x32>
 80041ee:	2301      	movs	r3, #1
 80041f0:	e7de      	b.n	80041b0 <_dtoa_r+0x250>
 80041f2:	2300      	movs	r3, #0
 80041f4:	9308      	str	r3, [sp, #32]
 80041f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041f8:	eb0a 0903 	add.w	r9, sl, r3
 80041fc:	f109 0301 	add.w	r3, r9, #1
 8004200:	2b01      	cmp	r3, #1
 8004202:	9301      	str	r3, [sp, #4]
 8004204:	bfb8      	it	lt
 8004206:	2301      	movlt	r3, #1
 8004208:	e7dd      	b.n	80041c6 <_dtoa_r+0x266>
 800420a:	2301      	movs	r3, #1
 800420c:	e7f2      	b.n	80041f4 <_dtoa_r+0x294>
 800420e:	2501      	movs	r5, #1
 8004210:	2300      	movs	r3, #0
 8004212:	9305      	str	r3, [sp, #20]
 8004214:	9508      	str	r5, [sp, #32]
 8004216:	f04f 39ff 	mov.w	r9, #4294967295
 800421a:	2200      	movs	r2, #0
 800421c:	f8cd 9004 	str.w	r9, [sp, #4]
 8004220:	2312      	movs	r3, #18
 8004222:	9209      	str	r2, [sp, #36]	; 0x24
 8004224:	e7cf      	b.n	80041c6 <_dtoa_r+0x266>
 8004226:	2301      	movs	r3, #1
 8004228:	9308      	str	r3, [sp, #32]
 800422a:	e7f4      	b.n	8004216 <_dtoa_r+0x2b6>
 800422c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8004230:	f8cd 9004 	str.w	r9, [sp, #4]
 8004234:	464b      	mov	r3, r9
 8004236:	e7c6      	b.n	80041c6 <_dtoa_r+0x266>
 8004238:	3101      	adds	r1, #1
 800423a:	6041      	str	r1, [r0, #4]
 800423c:	0052      	lsls	r2, r2, #1
 800423e:	e7c6      	b.n	80041ce <_dtoa_r+0x26e>
 8004240:	636f4361 	.word	0x636f4361
 8004244:	3fd287a7 	.word	0x3fd287a7
 8004248:	8b60c8b3 	.word	0x8b60c8b3
 800424c:	3fc68a28 	.word	0x3fc68a28
 8004250:	509f79fb 	.word	0x509f79fb
 8004254:	3fd34413 	.word	0x3fd34413
 8004258:	0800602d 	.word	0x0800602d
 800425c:	08006044 	.word	0x08006044
 8004260:	7ff00000 	.word	0x7ff00000
 8004264:	08006029 	.word	0x08006029
 8004268:	08006020 	.word	0x08006020
 800426c:	08005ffd 	.word	0x08005ffd
 8004270:	3ff80000 	.word	0x3ff80000
 8004274:	08006140 	.word	0x08006140
 8004278:	080060a3 	.word	0x080060a3
 800427c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800427e:	9a00      	ldr	r2, [sp, #0]
 8004280:	601a      	str	r2, [r3, #0]
 8004282:	9b01      	ldr	r3, [sp, #4]
 8004284:	2b0e      	cmp	r3, #14
 8004286:	f200 80ad 	bhi.w	80043e4 <_dtoa_r+0x484>
 800428a:	2d00      	cmp	r5, #0
 800428c:	f000 80aa 	beq.w	80043e4 <_dtoa_r+0x484>
 8004290:	f1ba 0f00 	cmp.w	sl, #0
 8004294:	dd36      	ble.n	8004304 <_dtoa_r+0x3a4>
 8004296:	4ac3      	ldr	r2, [pc, #780]	; (80045a4 <_dtoa_r+0x644>)
 8004298:	f00a 030f 	and.w	r3, sl, #15
 800429c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80042a0:	ed93 7b00 	vldr	d7, [r3]
 80042a4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80042a8:	ea4f 172a 	mov.w	r7, sl, asr #4
 80042ac:	eeb0 8a47 	vmov.f32	s16, s14
 80042b0:	eef0 8a67 	vmov.f32	s17, s15
 80042b4:	d016      	beq.n	80042e4 <_dtoa_r+0x384>
 80042b6:	4bbc      	ldr	r3, [pc, #752]	; (80045a8 <_dtoa_r+0x648>)
 80042b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80042bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80042c0:	f7fc fae4 	bl	800088c <__aeabi_ddiv>
 80042c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80042c8:	f007 070f 	and.w	r7, r7, #15
 80042cc:	2503      	movs	r5, #3
 80042ce:	4eb6      	ldr	r6, [pc, #728]	; (80045a8 <_dtoa_r+0x648>)
 80042d0:	b957      	cbnz	r7, 80042e8 <_dtoa_r+0x388>
 80042d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80042d6:	ec53 2b18 	vmov	r2, r3, d8
 80042da:	f7fc fad7 	bl	800088c <__aeabi_ddiv>
 80042de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80042e2:	e029      	b.n	8004338 <_dtoa_r+0x3d8>
 80042e4:	2502      	movs	r5, #2
 80042e6:	e7f2      	b.n	80042ce <_dtoa_r+0x36e>
 80042e8:	07f9      	lsls	r1, r7, #31
 80042ea:	d508      	bpl.n	80042fe <_dtoa_r+0x39e>
 80042ec:	ec51 0b18 	vmov	r0, r1, d8
 80042f0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80042f4:	f7fc f9a0 	bl	8000638 <__aeabi_dmul>
 80042f8:	ec41 0b18 	vmov	d8, r0, r1
 80042fc:	3501      	adds	r5, #1
 80042fe:	107f      	asrs	r7, r7, #1
 8004300:	3608      	adds	r6, #8
 8004302:	e7e5      	b.n	80042d0 <_dtoa_r+0x370>
 8004304:	f000 80a6 	beq.w	8004454 <_dtoa_r+0x4f4>
 8004308:	f1ca 0600 	rsb	r6, sl, #0
 800430c:	4ba5      	ldr	r3, [pc, #660]	; (80045a4 <_dtoa_r+0x644>)
 800430e:	4fa6      	ldr	r7, [pc, #664]	; (80045a8 <_dtoa_r+0x648>)
 8004310:	f006 020f 	and.w	r2, r6, #15
 8004314:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800431c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004320:	f7fc f98a 	bl	8000638 <__aeabi_dmul>
 8004324:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004328:	1136      	asrs	r6, r6, #4
 800432a:	2300      	movs	r3, #0
 800432c:	2502      	movs	r5, #2
 800432e:	2e00      	cmp	r6, #0
 8004330:	f040 8085 	bne.w	800443e <_dtoa_r+0x4de>
 8004334:	2b00      	cmp	r3, #0
 8004336:	d1d2      	bne.n	80042de <_dtoa_r+0x37e>
 8004338:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800433a:	2b00      	cmp	r3, #0
 800433c:	f000 808c 	beq.w	8004458 <_dtoa_r+0x4f8>
 8004340:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004344:	4b99      	ldr	r3, [pc, #612]	; (80045ac <_dtoa_r+0x64c>)
 8004346:	2200      	movs	r2, #0
 8004348:	4630      	mov	r0, r6
 800434a:	4639      	mov	r1, r7
 800434c:	f7fc fbe6 	bl	8000b1c <__aeabi_dcmplt>
 8004350:	2800      	cmp	r0, #0
 8004352:	f000 8081 	beq.w	8004458 <_dtoa_r+0x4f8>
 8004356:	9b01      	ldr	r3, [sp, #4]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d07d      	beq.n	8004458 <_dtoa_r+0x4f8>
 800435c:	f1b9 0f00 	cmp.w	r9, #0
 8004360:	dd3c      	ble.n	80043dc <_dtoa_r+0x47c>
 8004362:	f10a 33ff 	add.w	r3, sl, #4294967295
 8004366:	9307      	str	r3, [sp, #28]
 8004368:	2200      	movs	r2, #0
 800436a:	4b91      	ldr	r3, [pc, #580]	; (80045b0 <_dtoa_r+0x650>)
 800436c:	4630      	mov	r0, r6
 800436e:	4639      	mov	r1, r7
 8004370:	f7fc f962 	bl	8000638 <__aeabi_dmul>
 8004374:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004378:	3501      	adds	r5, #1
 800437a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800437e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004382:	4628      	mov	r0, r5
 8004384:	f7fc f8ee 	bl	8000564 <__aeabi_i2d>
 8004388:	4632      	mov	r2, r6
 800438a:	463b      	mov	r3, r7
 800438c:	f7fc f954 	bl	8000638 <__aeabi_dmul>
 8004390:	4b88      	ldr	r3, [pc, #544]	; (80045b4 <_dtoa_r+0x654>)
 8004392:	2200      	movs	r2, #0
 8004394:	f7fb ff9a 	bl	80002cc <__adddf3>
 8004398:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800439c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80043a0:	9303      	str	r3, [sp, #12]
 80043a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d15c      	bne.n	8004462 <_dtoa_r+0x502>
 80043a8:	4b83      	ldr	r3, [pc, #524]	; (80045b8 <_dtoa_r+0x658>)
 80043aa:	2200      	movs	r2, #0
 80043ac:	4630      	mov	r0, r6
 80043ae:	4639      	mov	r1, r7
 80043b0:	f7fb ff8a 	bl	80002c8 <__aeabi_dsub>
 80043b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80043b8:	4606      	mov	r6, r0
 80043ba:	460f      	mov	r7, r1
 80043bc:	f7fc fbcc 	bl	8000b58 <__aeabi_dcmpgt>
 80043c0:	2800      	cmp	r0, #0
 80043c2:	f040 8296 	bne.w	80048f2 <_dtoa_r+0x992>
 80043c6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80043ca:	4630      	mov	r0, r6
 80043cc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80043d0:	4639      	mov	r1, r7
 80043d2:	f7fc fba3 	bl	8000b1c <__aeabi_dcmplt>
 80043d6:	2800      	cmp	r0, #0
 80043d8:	f040 8288 	bne.w	80048ec <_dtoa_r+0x98c>
 80043dc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80043e0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80043e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	f2c0 8158 	blt.w	800469c <_dtoa_r+0x73c>
 80043ec:	f1ba 0f0e 	cmp.w	sl, #14
 80043f0:	f300 8154 	bgt.w	800469c <_dtoa_r+0x73c>
 80043f4:	4b6b      	ldr	r3, [pc, #428]	; (80045a4 <_dtoa_r+0x644>)
 80043f6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80043fa:	e9d3 8900 	ldrd	r8, r9, [r3]
 80043fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004400:	2b00      	cmp	r3, #0
 8004402:	f280 80e3 	bge.w	80045cc <_dtoa_r+0x66c>
 8004406:	9b01      	ldr	r3, [sp, #4]
 8004408:	2b00      	cmp	r3, #0
 800440a:	f300 80df 	bgt.w	80045cc <_dtoa_r+0x66c>
 800440e:	f040 826d 	bne.w	80048ec <_dtoa_r+0x98c>
 8004412:	4b69      	ldr	r3, [pc, #420]	; (80045b8 <_dtoa_r+0x658>)
 8004414:	2200      	movs	r2, #0
 8004416:	4640      	mov	r0, r8
 8004418:	4649      	mov	r1, r9
 800441a:	f7fc f90d 	bl	8000638 <__aeabi_dmul>
 800441e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004422:	f7fc fb8f 	bl	8000b44 <__aeabi_dcmpge>
 8004426:	9e01      	ldr	r6, [sp, #4]
 8004428:	4637      	mov	r7, r6
 800442a:	2800      	cmp	r0, #0
 800442c:	f040 8243 	bne.w	80048b6 <_dtoa_r+0x956>
 8004430:	9d00      	ldr	r5, [sp, #0]
 8004432:	2331      	movs	r3, #49	; 0x31
 8004434:	f805 3b01 	strb.w	r3, [r5], #1
 8004438:	f10a 0a01 	add.w	sl, sl, #1
 800443c:	e23f      	b.n	80048be <_dtoa_r+0x95e>
 800443e:	07f2      	lsls	r2, r6, #31
 8004440:	d505      	bpl.n	800444e <_dtoa_r+0x4ee>
 8004442:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004446:	f7fc f8f7 	bl	8000638 <__aeabi_dmul>
 800444a:	3501      	adds	r5, #1
 800444c:	2301      	movs	r3, #1
 800444e:	1076      	asrs	r6, r6, #1
 8004450:	3708      	adds	r7, #8
 8004452:	e76c      	b.n	800432e <_dtoa_r+0x3ce>
 8004454:	2502      	movs	r5, #2
 8004456:	e76f      	b.n	8004338 <_dtoa_r+0x3d8>
 8004458:	9b01      	ldr	r3, [sp, #4]
 800445a:	f8cd a01c 	str.w	sl, [sp, #28]
 800445e:	930c      	str	r3, [sp, #48]	; 0x30
 8004460:	e78d      	b.n	800437e <_dtoa_r+0x41e>
 8004462:	9900      	ldr	r1, [sp, #0]
 8004464:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004466:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004468:	4b4e      	ldr	r3, [pc, #312]	; (80045a4 <_dtoa_r+0x644>)
 800446a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800446e:	4401      	add	r1, r0
 8004470:	9102      	str	r1, [sp, #8]
 8004472:	9908      	ldr	r1, [sp, #32]
 8004474:	eeb0 8a47 	vmov.f32	s16, s14
 8004478:	eef0 8a67 	vmov.f32	s17, s15
 800447c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004480:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004484:	2900      	cmp	r1, #0
 8004486:	d045      	beq.n	8004514 <_dtoa_r+0x5b4>
 8004488:	494c      	ldr	r1, [pc, #304]	; (80045bc <_dtoa_r+0x65c>)
 800448a:	2000      	movs	r0, #0
 800448c:	f7fc f9fe 	bl	800088c <__aeabi_ddiv>
 8004490:	ec53 2b18 	vmov	r2, r3, d8
 8004494:	f7fb ff18 	bl	80002c8 <__aeabi_dsub>
 8004498:	9d00      	ldr	r5, [sp, #0]
 800449a:	ec41 0b18 	vmov	d8, r0, r1
 800449e:	4639      	mov	r1, r7
 80044a0:	4630      	mov	r0, r6
 80044a2:	f7fc fb79 	bl	8000b98 <__aeabi_d2iz>
 80044a6:	900c      	str	r0, [sp, #48]	; 0x30
 80044a8:	f7fc f85c 	bl	8000564 <__aeabi_i2d>
 80044ac:	4602      	mov	r2, r0
 80044ae:	460b      	mov	r3, r1
 80044b0:	4630      	mov	r0, r6
 80044b2:	4639      	mov	r1, r7
 80044b4:	f7fb ff08 	bl	80002c8 <__aeabi_dsub>
 80044b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80044ba:	3330      	adds	r3, #48	; 0x30
 80044bc:	f805 3b01 	strb.w	r3, [r5], #1
 80044c0:	ec53 2b18 	vmov	r2, r3, d8
 80044c4:	4606      	mov	r6, r0
 80044c6:	460f      	mov	r7, r1
 80044c8:	f7fc fb28 	bl	8000b1c <__aeabi_dcmplt>
 80044cc:	2800      	cmp	r0, #0
 80044ce:	d165      	bne.n	800459c <_dtoa_r+0x63c>
 80044d0:	4632      	mov	r2, r6
 80044d2:	463b      	mov	r3, r7
 80044d4:	4935      	ldr	r1, [pc, #212]	; (80045ac <_dtoa_r+0x64c>)
 80044d6:	2000      	movs	r0, #0
 80044d8:	f7fb fef6 	bl	80002c8 <__aeabi_dsub>
 80044dc:	ec53 2b18 	vmov	r2, r3, d8
 80044e0:	f7fc fb1c 	bl	8000b1c <__aeabi_dcmplt>
 80044e4:	2800      	cmp	r0, #0
 80044e6:	f040 80b9 	bne.w	800465c <_dtoa_r+0x6fc>
 80044ea:	9b02      	ldr	r3, [sp, #8]
 80044ec:	429d      	cmp	r5, r3
 80044ee:	f43f af75 	beq.w	80043dc <_dtoa_r+0x47c>
 80044f2:	4b2f      	ldr	r3, [pc, #188]	; (80045b0 <_dtoa_r+0x650>)
 80044f4:	ec51 0b18 	vmov	r0, r1, d8
 80044f8:	2200      	movs	r2, #0
 80044fa:	f7fc f89d 	bl	8000638 <__aeabi_dmul>
 80044fe:	4b2c      	ldr	r3, [pc, #176]	; (80045b0 <_dtoa_r+0x650>)
 8004500:	ec41 0b18 	vmov	d8, r0, r1
 8004504:	2200      	movs	r2, #0
 8004506:	4630      	mov	r0, r6
 8004508:	4639      	mov	r1, r7
 800450a:	f7fc f895 	bl	8000638 <__aeabi_dmul>
 800450e:	4606      	mov	r6, r0
 8004510:	460f      	mov	r7, r1
 8004512:	e7c4      	b.n	800449e <_dtoa_r+0x53e>
 8004514:	ec51 0b17 	vmov	r0, r1, d7
 8004518:	f7fc f88e 	bl	8000638 <__aeabi_dmul>
 800451c:	9b02      	ldr	r3, [sp, #8]
 800451e:	9d00      	ldr	r5, [sp, #0]
 8004520:	930c      	str	r3, [sp, #48]	; 0x30
 8004522:	ec41 0b18 	vmov	d8, r0, r1
 8004526:	4639      	mov	r1, r7
 8004528:	4630      	mov	r0, r6
 800452a:	f7fc fb35 	bl	8000b98 <__aeabi_d2iz>
 800452e:	9011      	str	r0, [sp, #68]	; 0x44
 8004530:	f7fc f818 	bl	8000564 <__aeabi_i2d>
 8004534:	4602      	mov	r2, r0
 8004536:	460b      	mov	r3, r1
 8004538:	4630      	mov	r0, r6
 800453a:	4639      	mov	r1, r7
 800453c:	f7fb fec4 	bl	80002c8 <__aeabi_dsub>
 8004540:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004542:	3330      	adds	r3, #48	; 0x30
 8004544:	f805 3b01 	strb.w	r3, [r5], #1
 8004548:	9b02      	ldr	r3, [sp, #8]
 800454a:	429d      	cmp	r5, r3
 800454c:	4606      	mov	r6, r0
 800454e:	460f      	mov	r7, r1
 8004550:	f04f 0200 	mov.w	r2, #0
 8004554:	d134      	bne.n	80045c0 <_dtoa_r+0x660>
 8004556:	4b19      	ldr	r3, [pc, #100]	; (80045bc <_dtoa_r+0x65c>)
 8004558:	ec51 0b18 	vmov	r0, r1, d8
 800455c:	f7fb feb6 	bl	80002cc <__adddf3>
 8004560:	4602      	mov	r2, r0
 8004562:	460b      	mov	r3, r1
 8004564:	4630      	mov	r0, r6
 8004566:	4639      	mov	r1, r7
 8004568:	f7fc faf6 	bl	8000b58 <__aeabi_dcmpgt>
 800456c:	2800      	cmp	r0, #0
 800456e:	d175      	bne.n	800465c <_dtoa_r+0x6fc>
 8004570:	ec53 2b18 	vmov	r2, r3, d8
 8004574:	4911      	ldr	r1, [pc, #68]	; (80045bc <_dtoa_r+0x65c>)
 8004576:	2000      	movs	r0, #0
 8004578:	f7fb fea6 	bl	80002c8 <__aeabi_dsub>
 800457c:	4602      	mov	r2, r0
 800457e:	460b      	mov	r3, r1
 8004580:	4630      	mov	r0, r6
 8004582:	4639      	mov	r1, r7
 8004584:	f7fc faca 	bl	8000b1c <__aeabi_dcmplt>
 8004588:	2800      	cmp	r0, #0
 800458a:	f43f af27 	beq.w	80043dc <_dtoa_r+0x47c>
 800458e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004590:	1e6b      	subs	r3, r5, #1
 8004592:	930c      	str	r3, [sp, #48]	; 0x30
 8004594:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004598:	2b30      	cmp	r3, #48	; 0x30
 800459a:	d0f8      	beq.n	800458e <_dtoa_r+0x62e>
 800459c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80045a0:	e04a      	b.n	8004638 <_dtoa_r+0x6d8>
 80045a2:	bf00      	nop
 80045a4:	08006140 	.word	0x08006140
 80045a8:	08006118 	.word	0x08006118
 80045ac:	3ff00000 	.word	0x3ff00000
 80045b0:	40240000 	.word	0x40240000
 80045b4:	401c0000 	.word	0x401c0000
 80045b8:	40140000 	.word	0x40140000
 80045bc:	3fe00000 	.word	0x3fe00000
 80045c0:	4baf      	ldr	r3, [pc, #700]	; (8004880 <_dtoa_r+0x920>)
 80045c2:	f7fc f839 	bl	8000638 <__aeabi_dmul>
 80045c6:	4606      	mov	r6, r0
 80045c8:	460f      	mov	r7, r1
 80045ca:	e7ac      	b.n	8004526 <_dtoa_r+0x5c6>
 80045cc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80045d0:	9d00      	ldr	r5, [sp, #0]
 80045d2:	4642      	mov	r2, r8
 80045d4:	464b      	mov	r3, r9
 80045d6:	4630      	mov	r0, r6
 80045d8:	4639      	mov	r1, r7
 80045da:	f7fc f957 	bl	800088c <__aeabi_ddiv>
 80045de:	f7fc fadb 	bl	8000b98 <__aeabi_d2iz>
 80045e2:	9002      	str	r0, [sp, #8]
 80045e4:	f7fb ffbe 	bl	8000564 <__aeabi_i2d>
 80045e8:	4642      	mov	r2, r8
 80045ea:	464b      	mov	r3, r9
 80045ec:	f7fc f824 	bl	8000638 <__aeabi_dmul>
 80045f0:	4602      	mov	r2, r0
 80045f2:	460b      	mov	r3, r1
 80045f4:	4630      	mov	r0, r6
 80045f6:	4639      	mov	r1, r7
 80045f8:	f7fb fe66 	bl	80002c8 <__aeabi_dsub>
 80045fc:	9e02      	ldr	r6, [sp, #8]
 80045fe:	9f01      	ldr	r7, [sp, #4]
 8004600:	3630      	adds	r6, #48	; 0x30
 8004602:	f805 6b01 	strb.w	r6, [r5], #1
 8004606:	9e00      	ldr	r6, [sp, #0]
 8004608:	1bae      	subs	r6, r5, r6
 800460a:	42b7      	cmp	r7, r6
 800460c:	4602      	mov	r2, r0
 800460e:	460b      	mov	r3, r1
 8004610:	d137      	bne.n	8004682 <_dtoa_r+0x722>
 8004612:	f7fb fe5b 	bl	80002cc <__adddf3>
 8004616:	4642      	mov	r2, r8
 8004618:	464b      	mov	r3, r9
 800461a:	4606      	mov	r6, r0
 800461c:	460f      	mov	r7, r1
 800461e:	f7fc fa9b 	bl	8000b58 <__aeabi_dcmpgt>
 8004622:	b9c8      	cbnz	r0, 8004658 <_dtoa_r+0x6f8>
 8004624:	4642      	mov	r2, r8
 8004626:	464b      	mov	r3, r9
 8004628:	4630      	mov	r0, r6
 800462a:	4639      	mov	r1, r7
 800462c:	f7fc fa6c 	bl	8000b08 <__aeabi_dcmpeq>
 8004630:	b110      	cbz	r0, 8004638 <_dtoa_r+0x6d8>
 8004632:	9b02      	ldr	r3, [sp, #8]
 8004634:	07d9      	lsls	r1, r3, #31
 8004636:	d40f      	bmi.n	8004658 <_dtoa_r+0x6f8>
 8004638:	4620      	mov	r0, r4
 800463a:	4659      	mov	r1, fp
 800463c:	f000 fad6 	bl	8004bec <_Bfree>
 8004640:	2300      	movs	r3, #0
 8004642:	702b      	strb	r3, [r5, #0]
 8004644:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004646:	f10a 0001 	add.w	r0, sl, #1
 800464a:	6018      	str	r0, [r3, #0]
 800464c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800464e:	2b00      	cmp	r3, #0
 8004650:	f43f acd8 	beq.w	8004004 <_dtoa_r+0xa4>
 8004654:	601d      	str	r5, [r3, #0]
 8004656:	e4d5      	b.n	8004004 <_dtoa_r+0xa4>
 8004658:	f8cd a01c 	str.w	sl, [sp, #28]
 800465c:	462b      	mov	r3, r5
 800465e:	461d      	mov	r5, r3
 8004660:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004664:	2a39      	cmp	r2, #57	; 0x39
 8004666:	d108      	bne.n	800467a <_dtoa_r+0x71a>
 8004668:	9a00      	ldr	r2, [sp, #0]
 800466a:	429a      	cmp	r2, r3
 800466c:	d1f7      	bne.n	800465e <_dtoa_r+0x6fe>
 800466e:	9a07      	ldr	r2, [sp, #28]
 8004670:	9900      	ldr	r1, [sp, #0]
 8004672:	3201      	adds	r2, #1
 8004674:	9207      	str	r2, [sp, #28]
 8004676:	2230      	movs	r2, #48	; 0x30
 8004678:	700a      	strb	r2, [r1, #0]
 800467a:	781a      	ldrb	r2, [r3, #0]
 800467c:	3201      	adds	r2, #1
 800467e:	701a      	strb	r2, [r3, #0]
 8004680:	e78c      	b.n	800459c <_dtoa_r+0x63c>
 8004682:	4b7f      	ldr	r3, [pc, #508]	; (8004880 <_dtoa_r+0x920>)
 8004684:	2200      	movs	r2, #0
 8004686:	f7fb ffd7 	bl	8000638 <__aeabi_dmul>
 800468a:	2200      	movs	r2, #0
 800468c:	2300      	movs	r3, #0
 800468e:	4606      	mov	r6, r0
 8004690:	460f      	mov	r7, r1
 8004692:	f7fc fa39 	bl	8000b08 <__aeabi_dcmpeq>
 8004696:	2800      	cmp	r0, #0
 8004698:	d09b      	beq.n	80045d2 <_dtoa_r+0x672>
 800469a:	e7cd      	b.n	8004638 <_dtoa_r+0x6d8>
 800469c:	9a08      	ldr	r2, [sp, #32]
 800469e:	2a00      	cmp	r2, #0
 80046a0:	f000 80c4 	beq.w	800482c <_dtoa_r+0x8cc>
 80046a4:	9a05      	ldr	r2, [sp, #20]
 80046a6:	2a01      	cmp	r2, #1
 80046a8:	f300 80a8 	bgt.w	80047fc <_dtoa_r+0x89c>
 80046ac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80046ae:	2a00      	cmp	r2, #0
 80046b0:	f000 80a0 	beq.w	80047f4 <_dtoa_r+0x894>
 80046b4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80046b8:	9e06      	ldr	r6, [sp, #24]
 80046ba:	4645      	mov	r5, r8
 80046bc:	9a04      	ldr	r2, [sp, #16]
 80046be:	2101      	movs	r1, #1
 80046c0:	441a      	add	r2, r3
 80046c2:	4620      	mov	r0, r4
 80046c4:	4498      	add	r8, r3
 80046c6:	9204      	str	r2, [sp, #16]
 80046c8:	f000 fb4c 	bl	8004d64 <__i2b>
 80046cc:	4607      	mov	r7, r0
 80046ce:	2d00      	cmp	r5, #0
 80046d0:	dd0b      	ble.n	80046ea <_dtoa_r+0x78a>
 80046d2:	9b04      	ldr	r3, [sp, #16]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	dd08      	ble.n	80046ea <_dtoa_r+0x78a>
 80046d8:	42ab      	cmp	r3, r5
 80046da:	9a04      	ldr	r2, [sp, #16]
 80046dc:	bfa8      	it	ge
 80046de:	462b      	movge	r3, r5
 80046e0:	eba8 0803 	sub.w	r8, r8, r3
 80046e4:	1aed      	subs	r5, r5, r3
 80046e6:	1ad3      	subs	r3, r2, r3
 80046e8:	9304      	str	r3, [sp, #16]
 80046ea:	9b06      	ldr	r3, [sp, #24]
 80046ec:	b1fb      	cbz	r3, 800472e <_dtoa_r+0x7ce>
 80046ee:	9b08      	ldr	r3, [sp, #32]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	f000 809f 	beq.w	8004834 <_dtoa_r+0x8d4>
 80046f6:	2e00      	cmp	r6, #0
 80046f8:	dd11      	ble.n	800471e <_dtoa_r+0x7be>
 80046fa:	4639      	mov	r1, r7
 80046fc:	4632      	mov	r2, r6
 80046fe:	4620      	mov	r0, r4
 8004700:	f000 fbec 	bl	8004edc <__pow5mult>
 8004704:	465a      	mov	r2, fp
 8004706:	4601      	mov	r1, r0
 8004708:	4607      	mov	r7, r0
 800470a:	4620      	mov	r0, r4
 800470c:	f000 fb40 	bl	8004d90 <__multiply>
 8004710:	4659      	mov	r1, fp
 8004712:	9007      	str	r0, [sp, #28]
 8004714:	4620      	mov	r0, r4
 8004716:	f000 fa69 	bl	8004bec <_Bfree>
 800471a:	9b07      	ldr	r3, [sp, #28]
 800471c:	469b      	mov	fp, r3
 800471e:	9b06      	ldr	r3, [sp, #24]
 8004720:	1b9a      	subs	r2, r3, r6
 8004722:	d004      	beq.n	800472e <_dtoa_r+0x7ce>
 8004724:	4659      	mov	r1, fp
 8004726:	4620      	mov	r0, r4
 8004728:	f000 fbd8 	bl	8004edc <__pow5mult>
 800472c:	4683      	mov	fp, r0
 800472e:	2101      	movs	r1, #1
 8004730:	4620      	mov	r0, r4
 8004732:	f000 fb17 	bl	8004d64 <__i2b>
 8004736:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004738:	2b00      	cmp	r3, #0
 800473a:	4606      	mov	r6, r0
 800473c:	dd7c      	ble.n	8004838 <_dtoa_r+0x8d8>
 800473e:	461a      	mov	r2, r3
 8004740:	4601      	mov	r1, r0
 8004742:	4620      	mov	r0, r4
 8004744:	f000 fbca 	bl	8004edc <__pow5mult>
 8004748:	9b05      	ldr	r3, [sp, #20]
 800474a:	2b01      	cmp	r3, #1
 800474c:	4606      	mov	r6, r0
 800474e:	dd76      	ble.n	800483e <_dtoa_r+0x8de>
 8004750:	2300      	movs	r3, #0
 8004752:	9306      	str	r3, [sp, #24]
 8004754:	6933      	ldr	r3, [r6, #16]
 8004756:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800475a:	6918      	ldr	r0, [r3, #16]
 800475c:	f000 fab2 	bl	8004cc4 <__hi0bits>
 8004760:	f1c0 0020 	rsb	r0, r0, #32
 8004764:	9b04      	ldr	r3, [sp, #16]
 8004766:	4418      	add	r0, r3
 8004768:	f010 001f 	ands.w	r0, r0, #31
 800476c:	f000 8086 	beq.w	800487c <_dtoa_r+0x91c>
 8004770:	f1c0 0320 	rsb	r3, r0, #32
 8004774:	2b04      	cmp	r3, #4
 8004776:	dd7f      	ble.n	8004878 <_dtoa_r+0x918>
 8004778:	f1c0 001c 	rsb	r0, r0, #28
 800477c:	9b04      	ldr	r3, [sp, #16]
 800477e:	4403      	add	r3, r0
 8004780:	4480      	add	r8, r0
 8004782:	4405      	add	r5, r0
 8004784:	9304      	str	r3, [sp, #16]
 8004786:	f1b8 0f00 	cmp.w	r8, #0
 800478a:	dd05      	ble.n	8004798 <_dtoa_r+0x838>
 800478c:	4659      	mov	r1, fp
 800478e:	4642      	mov	r2, r8
 8004790:	4620      	mov	r0, r4
 8004792:	f000 fbfd 	bl	8004f90 <__lshift>
 8004796:	4683      	mov	fp, r0
 8004798:	9b04      	ldr	r3, [sp, #16]
 800479a:	2b00      	cmp	r3, #0
 800479c:	dd05      	ble.n	80047aa <_dtoa_r+0x84a>
 800479e:	4631      	mov	r1, r6
 80047a0:	461a      	mov	r2, r3
 80047a2:	4620      	mov	r0, r4
 80047a4:	f000 fbf4 	bl	8004f90 <__lshift>
 80047a8:	4606      	mov	r6, r0
 80047aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d069      	beq.n	8004884 <_dtoa_r+0x924>
 80047b0:	4631      	mov	r1, r6
 80047b2:	4658      	mov	r0, fp
 80047b4:	f000 fc58 	bl	8005068 <__mcmp>
 80047b8:	2800      	cmp	r0, #0
 80047ba:	da63      	bge.n	8004884 <_dtoa_r+0x924>
 80047bc:	2300      	movs	r3, #0
 80047be:	4659      	mov	r1, fp
 80047c0:	220a      	movs	r2, #10
 80047c2:	4620      	mov	r0, r4
 80047c4:	f000 fa34 	bl	8004c30 <__multadd>
 80047c8:	9b08      	ldr	r3, [sp, #32]
 80047ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80047ce:	4683      	mov	fp, r0
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	f000 818f 	beq.w	8004af4 <_dtoa_r+0xb94>
 80047d6:	4639      	mov	r1, r7
 80047d8:	2300      	movs	r3, #0
 80047da:	220a      	movs	r2, #10
 80047dc:	4620      	mov	r0, r4
 80047de:	f000 fa27 	bl	8004c30 <__multadd>
 80047e2:	f1b9 0f00 	cmp.w	r9, #0
 80047e6:	4607      	mov	r7, r0
 80047e8:	f300 808e 	bgt.w	8004908 <_dtoa_r+0x9a8>
 80047ec:	9b05      	ldr	r3, [sp, #20]
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	dc50      	bgt.n	8004894 <_dtoa_r+0x934>
 80047f2:	e089      	b.n	8004908 <_dtoa_r+0x9a8>
 80047f4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80047f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80047fa:	e75d      	b.n	80046b8 <_dtoa_r+0x758>
 80047fc:	9b01      	ldr	r3, [sp, #4]
 80047fe:	1e5e      	subs	r6, r3, #1
 8004800:	9b06      	ldr	r3, [sp, #24]
 8004802:	42b3      	cmp	r3, r6
 8004804:	bfbf      	itttt	lt
 8004806:	9b06      	ldrlt	r3, [sp, #24]
 8004808:	9606      	strlt	r6, [sp, #24]
 800480a:	1af2      	sublt	r2, r6, r3
 800480c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800480e:	bfb6      	itet	lt
 8004810:	189b      	addlt	r3, r3, r2
 8004812:	1b9e      	subge	r6, r3, r6
 8004814:	930d      	strlt	r3, [sp, #52]	; 0x34
 8004816:	9b01      	ldr	r3, [sp, #4]
 8004818:	bfb8      	it	lt
 800481a:	2600      	movlt	r6, #0
 800481c:	2b00      	cmp	r3, #0
 800481e:	bfb5      	itete	lt
 8004820:	eba8 0503 	sublt.w	r5, r8, r3
 8004824:	9b01      	ldrge	r3, [sp, #4]
 8004826:	2300      	movlt	r3, #0
 8004828:	4645      	movge	r5, r8
 800482a:	e747      	b.n	80046bc <_dtoa_r+0x75c>
 800482c:	9e06      	ldr	r6, [sp, #24]
 800482e:	9f08      	ldr	r7, [sp, #32]
 8004830:	4645      	mov	r5, r8
 8004832:	e74c      	b.n	80046ce <_dtoa_r+0x76e>
 8004834:	9a06      	ldr	r2, [sp, #24]
 8004836:	e775      	b.n	8004724 <_dtoa_r+0x7c4>
 8004838:	9b05      	ldr	r3, [sp, #20]
 800483a:	2b01      	cmp	r3, #1
 800483c:	dc18      	bgt.n	8004870 <_dtoa_r+0x910>
 800483e:	9b02      	ldr	r3, [sp, #8]
 8004840:	b9b3      	cbnz	r3, 8004870 <_dtoa_r+0x910>
 8004842:	9b03      	ldr	r3, [sp, #12]
 8004844:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004848:	b9a3      	cbnz	r3, 8004874 <_dtoa_r+0x914>
 800484a:	9b03      	ldr	r3, [sp, #12]
 800484c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004850:	0d1b      	lsrs	r3, r3, #20
 8004852:	051b      	lsls	r3, r3, #20
 8004854:	b12b      	cbz	r3, 8004862 <_dtoa_r+0x902>
 8004856:	9b04      	ldr	r3, [sp, #16]
 8004858:	3301      	adds	r3, #1
 800485a:	9304      	str	r3, [sp, #16]
 800485c:	f108 0801 	add.w	r8, r8, #1
 8004860:	2301      	movs	r3, #1
 8004862:	9306      	str	r3, [sp, #24]
 8004864:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004866:	2b00      	cmp	r3, #0
 8004868:	f47f af74 	bne.w	8004754 <_dtoa_r+0x7f4>
 800486c:	2001      	movs	r0, #1
 800486e:	e779      	b.n	8004764 <_dtoa_r+0x804>
 8004870:	2300      	movs	r3, #0
 8004872:	e7f6      	b.n	8004862 <_dtoa_r+0x902>
 8004874:	9b02      	ldr	r3, [sp, #8]
 8004876:	e7f4      	b.n	8004862 <_dtoa_r+0x902>
 8004878:	d085      	beq.n	8004786 <_dtoa_r+0x826>
 800487a:	4618      	mov	r0, r3
 800487c:	301c      	adds	r0, #28
 800487e:	e77d      	b.n	800477c <_dtoa_r+0x81c>
 8004880:	40240000 	.word	0x40240000
 8004884:	9b01      	ldr	r3, [sp, #4]
 8004886:	2b00      	cmp	r3, #0
 8004888:	dc38      	bgt.n	80048fc <_dtoa_r+0x99c>
 800488a:	9b05      	ldr	r3, [sp, #20]
 800488c:	2b02      	cmp	r3, #2
 800488e:	dd35      	ble.n	80048fc <_dtoa_r+0x99c>
 8004890:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8004894:	f1b9 0f00 	cmp.w	r9, #0
 8004898:	d10d      	bne.n	80048b6 <_dtoa_r+0x956>
 800489a:	4631      	mov	r1, r6
 800489c:	464b      	mov	r3, r9
 800489e:	2205      	movs	r2, #5
 80048a0:	4620      	mov	r0, r4
 80048a2:	f000 f9c5 	bl	8004c30 <__multadd>
 80048a6:	4601      	mov	r1, r0
 80048a8:	4606      	mov	r6, r0
 80048aa:	4658      	mov	r0, fp
 80048ac:	f000 fbdc 	bl	8005068 <__mcmp>
 80048b0:	2800      	cmp	r0, #0
 80048b2:	f73f adbd 	bgt.w	8004430 <_dtoa_r+0x4d0>
 80048b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048b8:	9d00      	ldr	r5, [sp, #0]
 80048ba:	ea6f 0a03 	mvn.w	sl, r3
 80048be:	f04f 0800 	mov.w	r8, #0
 80048c2:	4631      	mov	r1, r6
 80048c4:	4620      	mov	r0, r4
 80048c6:	f000 f991 	bl	8004bec <_Bfree>
 80048ca:	2f00      	cmp	r7, #0
 80048cc:	f43f aeb4 	beq.w	8004638 <_dtoa_r+0x6d8>
 80048d0:	f1b8 0f00 	cmp.w	r8, #0
 80048d4:	d005      	beq.n	80048e2 <_dtoa_r+0x982>
 80048d6:	45b8      	cmp	r8, r7
 80048d8:	d003      	beq.n	80048e2 <_dtoa_r+0x982>
 80048da:	4641      	mov	r1, r8
 80048dc:	4620      	mov	r0, r4
 80048de:	f000 f985 	bl	8004bec <_Bfree>
 80048e2:	4639      	mov	r1, r7
 80048e4:	4620      	mov	r0, r4
 80048e6:	f000 f981 	bl	8004bec <_Bfree>
 80048ea:	e6a5      	b.n	8004638 <_dtoa_r+0x6d8>
 80048ec:	2600      	movs	r6, #0
 80048ee:	4637      	mov	r7, r6
 80048f0:	e7e1      	b.n	80048b6 <_dtoa_r+0x956>
 80048f2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80048f4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80048f8:	4637      	mov	r7, r6
 80048fa:	e599      	b.n	8004430 <_dtoa_r+0x4d0>
 80048fc:	9b08      	ldr	r3, [sp, #32]
 80048fe:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8004902:	2b00      	cmp	r3, #0
 8004904:	f000 80fd 	beq.w	8004b02 <_dtoa_r+0xba2>
 8004908:	2d00      	cmp	r5, #0
 800490a:	dd05      	ble.n	8004918 <_dtoa_r+0x9b8>
 800490c:	4639      	mov	r1, r7
 800490e:	462a      	mov	r2, r5
 8004910:	4620      	mov	r0, r4
 8004912:	f000 fb3d 	bl	8004f90 <__lshift>
 8004916:	4607      	mov	r7, r0
 8004918:	9b06      	ldr	r3, [sp, #24]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d05c      	beq.n	80049d8 <_dtoa_r+0xa78>
 800491e:	6879      	ldr	r1, [r7, #4]
 8004920:	4620      	mov	r0, r4
 8004922:	f000 f923 	bl	8004b6c <_Balloc>
 8004926:	4605      	mov	r5, r0
 8004928:	b928      	cbnz	r0, 8004936 <_dtoa_r+0x9d6>
 800492a:	4b80      	ldr	r3, [pc, #512]	; (8004b2c <_dtoa_r+0xbcc>)
 800492c:	4602      	mov	r2, r0
 800492e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8004932:	f7ff bb2e 	b.w	8003f92 <_dtoa_r+0x32>
 8004936:	693a      	ldr	r2, [r7, #16]
 8004938:	3202      	adds	r2, #2
 800493a:	0092      	lsls	r2, r2, #2
 800493c:	f107 010c 	add.w	r1, r7, #12
 8004940:	300c      	adds	r0, #12
 8004942:	f000 f905 	bl	8004b50 <memcpy>
 8004946:	2201      	movs	r2, #1
 8004948:	4629      	mov	r1, r5
 800494a:	4620      	mov	r0, r4
 800494c:	f000 fb20 	bl	8004f90 <__lshift>
 8004950:	9b00      	ldr	r3, [sp, #0]
 8004952:	3301      	adds	r3, #1
 8004954:	9301      	str	r3, [sp, #4]
 8004956:	9b00      	ldr	r3, [sp, #0]
 8004958:	444b      	add	r3, r9
 800495a:	9307      	str	r3, [sp, #28]
 800495c:	9b02      	ldr	r3, [sp, #8]
 800495e:	f003 0301 	and.w	r3, r3, #1
 8004962:	46b8      	mov	r8, r7
 8004964:	9306      	str	r3, [sp, #24]
 8004966:	4607      	mov	r7, r0
 8004968:	9b01      	ldr	r3, [sp, #4]
 800496a:	4631      	mov	r1, r6
 800496c:	3b01      	subs	r3, #1
 800496e:	4658      	mov	r0, fp
 8004970:	9302      	str	r3, [sp, #8]
 8004972:	f7ff fa69 	bl	8003e48 <quorem>
 8004976:	4603      	mov	r3, r0
 8004978:	3330      	adds	r3, #48	; 0x30
 800497a:	9004      	str	r0, [sp, #16]
 800497c:	4641      	mov	r1, r8
 800497e:	4658      	mov	r0, fp
 8004980:	9308      	str	r3, [sp, #32]
 8004982:	f000 fb71 	bl	8005068 <__mcmp>
 8004986:	463a      	mov	r2, r7
 8004988:	4681      	mov	r9, r0
 800498a:	4631      	mov	r1, r6
 800498c:	4620      	mov	r0, r4
 800498e:	f000 fb87 	bl	80050a0 <__mdiff>
 8004992:	68c2      	ldr	r2, [r0, #12]
 8004994:	9b08      	ldr	r3, [sp, #32]
 8004996:	4605      	mov	r5, r0
 8004998:	bb02      	cbnz	r2, 80049dc <_dtoa_r+0xa7c>
 800499a:	4601      	mov	r1, r0
 800499c:	4658      	mov	r0, fp
 800499e:	f000 fb63 	bl	8005068 <__mcmp>
 80049a2:	9b08      	ldr	r3, [sp, #32]
 80049a4:	4602      	mov	r2, r0
 80049a6:	4629      	mov	r1, r5
 80049a8:	4620      	mov	r0, r4
 80049aa:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80049ae:	f000 f91d 	bl	8004bec <_Bfree>
 80049b2:	9b05      	ldr	r3, [sp, #20]
 80049b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80049b6:	9d01      	ldr	r5, [sp, #4]
 80049b8:	ea43 0102 	orr.w	r1, r3, r2
 80049bc:	9b06      	ldr	r3, [sp, #24]
 80049be:	430b      	orrs	r3, r1
 80049c0:	9b08      	ldr	r3, [sp, #32]
 80049c2:	d10d      	bne.n	80049e0 <_dtoa_r+0xa80>
 80049c4:	2b39      	cmp	r3, #57	; 0x39
 80049c6:	d029      	beq.n	8004a1c <_dtoa_r+0xabc>
 80049c8:	f1b9 0f00 	cmp.w	r9, #0
 80049cc:	dd01      	ble.n	80049d2 <_dtoa_r+0xa72>
 80049ce:	9b04      	ldr	r3, [sp, #16]
 80049d0:	3331      	adds	r3, #49	; 0x31
 80049d2:	9a02      	ldr	r2, [sp, #8]
 80049d4:	7013      	strb	r3, [r2, #0]
 80049d6:	e774      	b.n	80048c2 <_dtoa_r+0x962>
 80049d8:	4638      	mov	r0, r7
 80049da:	e7b9      	b.n	8004950 <_dtoa_r+0x9f0>
 80049dc:	2201      	movs	r2, #1
 80049de:	e7e2      	b.n	80049a6 <_dtoa_r+0xa46>
 80049e0:	f1b9 0f00 	cmp.w	r9, #0
 80049e4:	db06      	blt.n	80049f4 <_dtoa_r+0xa94>
 80049e6:	9905      	ldr	r1, [sp, #20]
 80049e8:	ea41 0909 	orr.w	r9, r1, r9
 80049ec:	9906      	ldr	r1, [sp, #24]
 80049ee:	ea59 0101 	orrs.w	r1, r9, r1
 80049f2:	d120      	bne.n	8004a36 <_dtoa_r+0xad6>
 80049f4:	2a00      	cmp	r2, #0
 80049f6:	ddec      	ble.n	80049d2 <_dtoa_r+0xa72>
 80049f8:	4659      	mov	r1, fp
 80049fa:	2201      	movs	r2, #1
 80049fc:	4620      	mov	r0, r4
 80049fe:	9301      	str	r3, [sp, #4]
 8004a00:	f000 fac6 	bl	8004f90 <__lshift>
 8004a04:	4631      	mov	r1, r6
 8004a06:	4683      	mov	fp, r0
 8004a08:	f000 fb2e 	bl	8005068 <__mcmp>
 8004a0c:	2800      	cmp	r0, #0
 8004a0e:	9b01      	ldr	r3, [sp, #4]
 8004a10:	dc02      	bgt.n	8004a18 <_dtoa_r+0xab8>
 8004a12:	d1de      	bne.n	80049d2 <_dtoa_r+0xa72>
 8004a14:	07da      	lsls	r2, r3, #31
 8004a16:	d5dc      	bpl.n	80049d2 <_dtoa_r+0xa72>
 8004a18:	2b39      	cmp	r3, #57	; 0x39
 8004a1a:	d1d8      	bne.n	80049ce <_dtoa_r+0xa6e>
 8004a1c:	9a02      	ldr	r2, [sp, #8]
 8004a1e:	2339      	movs	r3, #57	; 0x39
 8004a20:	7013      	strb	r3, [r2, #0]
 8004a22:	462b      	mov	r3, r5
 8004a24:	461d      	mov	r5, r3
 8004a26:	3b01      	subs	r3, #1
 8004a28:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004a2c:	2a39      	cmp	r2, #57	; 0x39
 8004a2e:	d050      	beq.n	8004ad2 <_dtoa_r+0xb72>
 8004a30:	3201      	adds	r2, #1
 8004a32:	701a      	strb	r2, [r3, #0]
 8004a34:	e745      	b.n	80048c2 <_dtoa_r+0x962>
 8004a36:	2a00      	cmp	r2, #0
 8004a38:	dd03      	ble.n	8004a42 <_dtoa_r+0xae2>
 8004a3a:	2b39      	cmp	r3, #57	; 0x39
 8004a3c:	d0ee      	beq.n	8004a1c <_dtoa_r+0xabc>
 8004a3e:	3301      	adds	r3, #1
 8004a40:	e7c7      	b.n	80049d2 <_dtoa_r+0xa72>
 8004a42:	9a01      	ldr	r2, [sp, #4]
 8004a44:	9907      	ldr	r1, [sp, #28]
 8004a46:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004a4a:	428a      	cmp	r2, r1
 8004a4c:	d02a      	beq.n	8004aa4 <_dtoa_r+0xb44>
 8004a4e:	4659      	mov	r1, fp
 8004a50:	2300      	movs	r3, #0
 8004a52:	220a      	movs	r2, #10
 8004a54:	4620      	mov	r0, r4
 8004a56:	f000 f8eb 	bl	8004c30 <__multadd>
 8004a5a:	45b8      	cmp	r8, r7
 8004a5c:	4683      	mov	fp, r0
 8004a5e:	f04f 0300 	mov.w	r3, #0
 8004a62:	f04f 020a 	mov.w	r2, #10
 8004a66:	4641      	mov	r1, r8
 8004a68:	4620      	mov	r0, r4
 8004a6a:	d107      	bne.n	8004a7c <_dtoa_r+0xb1c>
 8004a6c:	f000 f8e0 	bl	8004c30 <__multadd>
 8004a70:	4680      	mov	r8, r0
 8004a72:	4607      	mov	r7, r0
 8004a74:	9b01      	ldr	r3, [sp, #4]
 8004a76:	3301      	adds	r3, #1
 8004a78:	9301      	str	r3, [sp, #4]
 8004a7a:	e775      	b.n	8004968 <_dtoa_r+0xa08>
 8004a7c:	f000 f8d8 	bl	8004c30 <__multadd>
 8004a80:	4639      	mov	r1, r7
 8004a82:	4680      	mov	r8, r0
 8004a84:	2300      	movs	r3, #0
 8004a86:	220a      	movs	r2, #10
 8004a88:	4620      	mov	r0, r4
 8004a8a:	f000 f8d1 	bl	8004c30 <__multadd>
 8004a8e:	4607      	mov	r7, r0
 8004a90:	e7f0      	b.n	8004a74 <_dtoa_r+0xb14>
 8004a92:	f1b9 0f00 	cmp.w	r9, #0
 8004a96:	9a00      	ldr	r2, [sp, #0]
 8004a98:	bfcc      	ite	gt
 8004a9a:	464d      	movgt	r5, r9
 8004a9c:	2501      	movle	r5, #1
 8004a9e:	4415      	add	r5, r2
 8004aa0:	f04f 0800 	mov.w	r8, #0
 8004aa4:	4659      	mov	r1, fp
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	4620      	mov	r0, r4
 8004aaa:	9301      	str	r3, [sp, #4]
 8004aac:	f000 fa70 	bl	8004f90 <__lshift>
 8004ab0:	4631      	mov	r1, r6
 8004ab2:	4683      	mov	fp, r0
 8004ab4:	f000 fad8 	bl	8005068 <__mcmp>
 8004ab8:	2800      	cmp	r0, #0
 8004aba:	dcb2      	bgt.n	8004a22 <_dtoa_r+0xac2>
 8004abc:	d102      	bne.n	8004ac4 <_dtoa_r+0xb64>
 8004abe:	9b01      	ldr	r3, [sp, #4]
 8004ac0:	07db      	lsls	r3, r3, #31
 8004ac2:	d4ae      	bmi.n	8004a22 <_dtoa_r+0xac2>
 8004ac4:	462b      	mov	r3, r5
 8004ac6:	461d      	mov	r5, r3
 8004ac8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004acc:	2a30      	cmp	r2, #48	; 0x30
 8004ace:	d0fa      	beq.n	8004ac6 <_dtoa_r+0xb66>
 8004ad0:	e6f7      	b.n	80048c2 <_dtoa_r+0x962>
 8004ad2:	9a00      	ldr	r2, [sp, #0]
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	d1a5      	bne.n	8004a24 <_dtoa_r+0xac4>
 8004ad8:	f10a 0a01 	add.w	sl, sl, #1
 8004adc:	2331      	movs	r3, #49	; 0x31
 8004ade:	e779      	b.n	80049d4 <_dtoa_r+0xa74>
 8004ae0:	4b13      	ldr	r3, [pc, #76]	; (8004b30 <_dtoa_r+0xbd0>)
 8004ae2:	f7ff baaf 	b.w	8004044 <_dtoa_r+0xe4>
 8004ae6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	f47f aa86 	bne.w	8003ffa <_dtoa_r+0x9a>
 8004aee:	4b11      	ldr	r3, [pc, #68]	; (8004b34 <_dtoa_r+0xbd4>)
 8004af0:	f7ff baa8 	b.w	8004044 <_dtoa_r+0xe4>
 8004af4:	f1b9 0f00 	cmp.w	r9, #0
 8004af8:	dc03      	bgt.n	8004b02 <_dtoa_r+0xba2>
 8004afa:	9b05      	ldr	r3, [sp, #20]
 8004afc:	2b02      	cmp	r3, #2
 8004afe:	f73f aec9 	bgt.w	8004894 <_dtoa_r+0x934>
 8004b02:	9d00      	ldr	r5, [sp, #0]
 8004b04:	4631      	mov	r1, r6
 8004b06:	4658      	mov	r0, fp
 8004b08:	f7ff f99e 	bl	8003e48 <quorem>
 8004b0c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8004b10:	f805 3b01 	strb.w	r3, [r5], #1
 8004b14:	9a00      	ldr	r2, [sp, #0]
 8004b16:	1aaa      	subs	r2, r5, r2
 8004b18:	4591      	cmp	r9, r2
 8004b1a:	ddba      	ble.n	8004a92 <_dtoa_r+0xb32>
 8004b1c:	4659      	mov	r1, fp
 8004b1e:	2300      	movs	r3, #0
 8004b20:	220a      	movs	r2, #10
 8004b22:	4620      	mov	r0, r4
 8004b24:	f000 f884 	bl	8004c30 <__multadd>
 8004b28:	4683      	mov	fp, r0
 8004b2a:	e7eb      	b.n	8004b04 <_dtoa_r+0xba4>
 8004b2c:	080060a3 	.word	0x080060a3
 8004b30:	08005ffc 	.word	0x08005ffc
 8004b34:	08006020 	.word	0x08006020

08004b38 <_localeconv_r>:
 8004b38:	4800      	ldr	r0, [pc, #0]	; (8004b3c <_localeconv_r+0x4>)
 8004b3a:	4770      	bx	lr
 8004b3c:	20000160 	.word	0x20000160

08004b40 <malloc>:
 8004b40:	4b02      	ldr	r3, [pc, #8]	; (8004b4c <malloc+0xc>)
 8004b42:	4601      	mov	r1, r0
 8004b44:	6818      	ldr	r0, [r3, #0]
 8004b46:	f000 bbef 	b.w	8005328 <_malloc_r>
 8004b4a:	bf00      	nop
 8004b4c:	2000000c 	.word	0x2000000c

08004b50 <memcpy>:
 8004b50:	440a      	add	r2, r1
 8004b52:	4291      	cmp	r1, r2
 8004b54:	f100 33ff 	add.w	r3, r0, #4294967295
 8004b58:	d100      	bne.n	8004b5c <memcpy+0xc>
 8004b5a:	4770      	bx	lr
 8004b5c:	b510      	push	{r4, lr}
 8004b5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b62:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004b66:	4291      	cmp	r1, r2
 8004b68:	d1f9      	bne.n	8004b5e <memcpy+0xe>
 8004b6a:	bd10      	pop	{r4, pc}

08004b6c <_Balloc>:
 8004b6c:	b570      	push	{r4, r5, r6, lr}
 8004b6e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004b70:	4604      	mov	r4, r0
 8004b72:	460d      	mov	r5, r1
 8004b74:	b976      	cbnz	r6, 8004b94 <_Balloc+0x28>
 8004b76:	2010      	movs	r0, #16
 8004b78:	f7ff ffe2 	bl	8004b40 <malloc>
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	6260      	str	r0, [r4, #36]	; 0x24
 8004b80:	b920      	cbnz	r0, 8004b8c <_Balloc+0x20>
 8004b82:	4b18      	ldr	r3, [pc, #96]	; (8004be4 <_Balloc+0x78>)
 8004b84:	4818      	ldr	r0, [pc, #96]	; (8004be8 <_Balloc+0x7c>)
 8004b86:	2166      	movs	r1, #102	; 0x66
 8004b88:	f000 fc38 	bl	80053fc <__assert_func>
 8004b8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004b90:	6006      	str	r6, [r0, #0]
 8004b92:	60c6      	str	r6, [r0, #12]
 8004b94:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004b96:	68f3      	ldr	r3, [r6, #12]
 8004b98:	b183      	cbz	r3, 8004bbc <_Balloc+0x50>
 8004b9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b9c:	68db      	ldr	r3, [r3, #12]
 8004b9e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004ba2:	b9b8      	cbnz	r0, 8004bd4 <_Balloc+0x68>
 8004ba4:	2101      	movs	r1, #1
 8004ba6:	fa01 f605 	lsl.w	r6, r1, r5
 8004baa:	1d72      	adds	r2, r6, #5
 8004bac:	0092      	lsls	r2, r2, #2
 8004bae:	4620      	mov	r0, r4
 8004bb0:	f000 fb5a 	bl	8005268 <_calloc_r>
 8004bb4:	b160      	cbz	r0, 8004bd0 <_Balloc+0x64>
 8004bb6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004bba:	e00e      	b.n	8004bda <_Balloc+0x6e>
 8004bbc:	2221      	movs	r2, #33	; 0x21
 8004bbe:	2104      	movs	r1, #4
 8004bc0:	4620      	mov	r0, r4
 8004bc2:	f000 fb51 	bl	8005268 <_calloc_r>
 8004bc6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004bc8:	60f0      	str	r0, [r6, #12]
 8004bca:	68db      	ldr	r3, [r3, #12]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d1e4      	bne.n	8004b9a <_Balloc+0x2e>
 8004bd0:	2000      	movs	r0, #0
 8004bd2:	bd70      	pop	{r4, r5, r6, pc}
 8004bd4:	6802      	ldr	r2, [r0, #0]
 8004bd6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004bda:	2300      	movs	r3, #0
 8004bdc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004be0:	e7f7      	b.n	8004bd2 <_Balloc+0x66>
 8004be2:	bf00      	nop
 8004be4:	0800602d 	.word	0x0800602d
 8004be8:	080060b4 	.word	0x080060b4

08004bec <_Bfree>:
 8004bec:	b570      	push	{r4, r5, r6, lr}
 8004bee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004bf0:	4605      	mov	r5, r0
 8004bf2:	460c      	mov	r4, r1
 8004bf4:	b976      	cbnz	r6, 8004c14 <_Bfree+0x28>
 8004bf6:	2010      	movs	r0, #16
 8004bf8:	f7ff ffa2 	bl	8004b40 <malloc>
 8004bfc:	4602      	mov	r2, r0
 8004bfe:	6268      	str	r0, [r5, #36]	; 0x24
 8004c00:	b920      	cbnz	r0, 8004c0c <_Bfree+0x20>
 8004c02:	4b09      	ldr	r3, [pc, #36]	; (8004c28 <_Bfree+0x3c>)
 8004c04:	4809      	ldr	r0, [pc, #36]	; (8004c2c <_Bfree+0x40>)
 8004c06:	218a      	movs	r1, #138	; 0x8a
 8004c08:	f000 fbf8 	bl	80053fc <__assert_func>
 8004c0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004c10:	6006      	str	r6, [r0, #0]
 8004c12:	60c6      	str	r6, [r0, #12]
 8004c14:	b13c      	cbz	r4, 8004c26 <_Bfree+0x3a>
 8004c16:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004c18:	6862      	ldr	r2, [r4, #4]
 8004c1a:	68db      	ldr	r3, [r3, #12]
 8004c1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004c20:	6021      	str	r1, [r4, #0]
 8004c22:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004c26:	bd70      	pop	{r4, r5, r6, pc}
 8004c28:	0800602d 	.word	0x0800602d
 8004c2c:	080060b4 	.word	0x080060b4

08004c30 <__multadd>:
 8004c30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c34:	690e      	ldr	r6, [r1, #16]
 8004c36:	4607      	mov	r7, r0
 8004c38:	4698      	mov	r8, r3
 8004c3a:	460c      	mov	r4, r1
 8004c3c:	f101 0014 	add.w	r0, r1, #20
 8004c40:	2300      	movs	r3, #0
 8004c42:	6805      	ldr	r5, [r0, #0]
 8004c44:	b2a9      	uxth	r1, r5
 8004c46:	fb02 8101 	mla	r1, r2, r1, r8
 8004c4a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8004c4e:	0c2d      	lsrs	r5, r5, #16
 8004c50:	fb02 c505 	mla	r5, r2, r5, ip
 8004c54:	b289      	uxth	r1, r1
 8004c56:	3301      	adds	r3, #1
 8004c58:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8004c5c:	429e      	cmp	r6, r3
 8004c5e:	f840 1b04 	str.w	r1, [r0], #4
 8004c62:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8004c66:	dcec      	bgt.n	8004c42 <__multadd+0x12>
 8004c68:	f1b8 0f00 	cmp.w	r8, #0
 8004c6c:	d022      	beq.n	8004cb4 <__multadd+0x84>
 8004c6e:	68a3      	ldr	r3, [r4, #8]
 8004c70:	42b3      	cmp	r3, r6
 8004c72:	dc19      	bgt.n	8004ca8 <__multadd+0x78>
 8004c74:	6861      	ldr	r1, [r4, #4]
 8004c76:	4638      	mov	r0, r7
 8004c78:	3101      	adds	r1, #1
 8004c7a:	f7ff ff77 	bl	8004b6c <_Balloc>
 8004c7e:	4605      	mov	r5, r0
 8004c80:	b928      	cbnz	r0, 8004c8e <__multadd+0x5e>
 8004c82:	4602      	mov	r2, r0
 8004c84:	4b0d      	ldr	r3, [pc, #52]	; (8004cbc <__multadd+0x8c>)
 8004c86:	480e      	ldr	r0, [pc, #56]	; (8004cc0 <__multadd+0x90>)
 8004c88:	21b5      	movs	r1, #181	; 0xb5
 8004c8a:	f000 fbb7 	bl	80053fc <__assert_func>
 8004c8e:	6922      	ldr	r2, [r4, #16]
 8004c90:	3202      	adds	r2, #2
 8004c92:	f104 010c 	add.w	r1, r4, #12
 8004c96:	0092      	lsls	r2, r2, #2
 8004c98:	300c      	adds	r0, #12
 8004c9a:	f7ff ff59 	bl	8004b50 <memcpy>
 8004c9e:	4621      	mov	r1, r4
 8004ca0:	4638      	mov	r0, r7
 8004ca2:	f7ff ffa3 	bl	8004bec <_Bfree>
 8004ca6:	462c      	mov	r4, r5
 8004ca8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8004cac:	3601      	adds	r6, #1
 8004cae:	f8c3 8014 	str.w	r8, [r3, #20]
 8004cb2:	6126      	str	r6, [r4, #16]
 8004cb4:	4620      	mov	r0, r4
 8004cb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004cba:	bf00      	nop
 8004cbc:	080060a3 	.word	0x080060a3
 8004cc0:	080060b4 	.word	0x080060b4

08004cc4 <__hi0bits>:
 8004cc4:	0c03      	lsrs	r3, r0, #16
 8004cc6:	041b      	lsls	r3, r3, #16
 8004cc8:	b9d3      	cbnz	r3, 8004d00 <__hi0bits+0x3c>
 8004cca:	0400      	lsls	r0, r0, #16
 8004ccc:	2310      	movs	r3, #16
 8004cce:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8004cd2:	bf04      	itt	eq
 8004cd4:	0200      	lsleq	r0, r0, #8
 8004cd6:	3308      	addeq	r3, #8
 8004cd8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8004cdc:	bf04      	itt	eq
 8004cde:	0100      	lsleq	r0, r0, #4
 8004ce0:	3304      	addeq	r3, #4
 8004ce2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8004ce6:	bf04      	itt	eq
 8004ce8:	0080      	lsleq	r0, r0, #2
 8004cea:	3302      	addeq	r3, #2
 8004cec:	2800      	cmp	r0, #0
 8004cee:	db05      	blt.n	8004cfc <__hi0bits+0x38>
 8004cf0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8004cf4:	f103 0301 	add.w	r3, r3, #1
 8004cf8:	bf08      	it	eq
 8004cfa:	2320      	moveq	r3, #32
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	4770      	bx	lr
 8004d00:	2300      	movs	r3, #0
 8004d02:	e7e4      	b.n	8004cce <__hi0bits+0xa>

08004d04 <__lo0bits>:
 8004d04:	6803      	ldr	r3, [r0, #0]
 8004d06:	f013 0207 	ands.w	r2, r3, #7
 8004d0a:	4601      	mov	r1, r0
 8004d0c:	d00b      	beq.n	8004d26 <__lo0bits+0x22>
 8004d0e:	07da      	lsls	r2, r3, #31
 8004d10:	d424      	bmi.n	8004d5c <__lo0bits+0x58>
 8004d12:	0798      	lsls	r0, r3, #30
 8004d14:	bf49      	itett	mi
 8004d16:	085b      	lsrmi	r3, r3, #1
 8004d18:	089b      	lsrpl	r3, r3, #2
 8004d1a:	2001      	movmi	r0, #1
 8004d1c:	600b      	strmi	r3, [r1, #0]
 8004d1e:	bf5c      	itt	pl
 8004d20:	600b      	strpl	r3, [r1, #0]
 8004d22:	2002      	movpl	r0, #2
 8004d24:	4770      	bx	lr
 8004d26:	b298      	uxth	r0, r3
 8004d28:	b9b0      	cbnz	r0, 8004d58 <__lo0bits+0x54>
 8004d2a:	0c1b      	lsrs	r3, r3, #16
 8004d2c:	2010      	movs	r0, #16
 8004d2e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004d32:	bf04      	itt	eq
 8004d34:	0a1b      	lsreq	r3, r3, #8
 8004d36:	3008      	addeq	r0, #8
 8004d38:	071a      	lsls	r2, r3, #28
 8004d3a:	bf04      	itt	eq
 8004d3c:	091b      	lsreq	r3, r3, #4
 8004d3e:	3004      	addeq	r0, #4
 8004d40:	079a      	lsls	r2, r3, #30
 8004d42:	bf04      	itt	eq
 8004d44:	089b      	lsreq	r3, r3, #2
 8004d46:	3002      	addeq	r0, #2
 8004d48:	07da      	lsls	r2, r3, #31
 8004d4a:	d403      	bmi.n	8004d54 <__lo0bits+0x50>
 8004d4c:	085b      	lsrs	r3, r3, #1
 8004d4e:	f100 0001 	add.w	r0, r0, #1
 8004d52:	d005      	beq.n	8004d60 <__lo0bits+0x5c>
 8004d54:	600b      	str	r3, [r1, #0]
 8004d56:	4770      	bx	lr
 8004d58:	4610      	mov	r0, r2
 8004d5a:	e7e8      	b.n	8004d2e <__lo0bits+0x2a>
 8004d5c:	2000      	movs	r0, #0
 8004d5e:	4770      	bx	lr
 8004d60:	2020      	movs	r0, #32
 8004d62:	4770      	bx	lr

08004d64 <__i2b>:
 8004d64:	b510      	push	{r4, lr}
 8004d66:	460c      	mov	r4, r1
 8004d68:	2101      	movs	r1, #1
 8004d6a:	f7ff feff 	bl	8004b6c <_Balloc>
 8004d6e:	4602      	mov	r2, r0
 8004d70:	b928      	cbnz	r0, 8004d7e <__i2b+0x1a>
 8004d72:	4b05      	ldr	r3, [pc, #20]	; (8004d88 <__i2b+0x24>)
 8004d74:	4805      	ldr	r0, [pc, #20]	; (8004d8c <__i2b+0x28>)
 8004d76:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8004d7a:	f000 fb3f 	bl	80053fc <__assert_func>
 8004d7e:	2301      	movs	r3, #1
 8004d80:	6144      	str	r4, [r0, #20]
 8004d82:	6103      	str	r3, [r0, #16]
 8004d84:	bd10      	pop	{r4, pc}
 8004d86:	bf00      	nop
 8004d88:	080060a3 	.word	0x080060a3
 8004d8c:	080060b4 	.word	0x080060b4

08004d90 <__multiply>:
 8004d90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d94:	4614      	mov	r4, r2
 8004d96:	690a      	ldr	r2, [r1, #16]
 8004d98:	6923      	ldr	r3, [r4, #16]
 8004d9a:	429a      	cmp	r2, r3
 8004d9c:	bfb8      	it	lt
 8004d9e:	460b      	movlt	r3, r1
 8004da0:	460d      	mov	r5, r1
 8004da2:	bfbc      	itt	lt
 8004da4:	4625      	movlt	r5, r4
 8004da6:	461c      	movlt	r4, r3
 8004da8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8004dac:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8004db0:	68ab      	ldr	r3, [r5, #8]
 8004db2:	6869      	ldr	r1, [r5, #4]
 8004db4:	eb0a 0709 	add.w	r7, sl, r9
 8004db8:	42bb      	cmp	r3, r7
 8004dba:	b085      	sub	sp, #20
 8004dbc:	bfb8      	it	lt
 8004dbe:	3101      	addlt	r1, #1
 8004dc0:	f7ff fed4 	bl	8004b6c <_Balloc>
 8004dc4:	b930      	cbnz	r0, 8004dd4 <__multiply+0x44>
 8004dc6:	4602      	mov	r2, r0
 8004dc8:	4b42      	ldr	r3, [pc, #264]	; (8004ed4 <__multiply+0x144>)
 8004dca:	4843      	ldr	r0, [pc, #268]	; (8004ed8 <__multiply+0x148>)
 8004dcc:	f240 115d 	movw	r1, #349	; 0x15d
 8004dd0:	f000 fb14 	bl	80053fc <__assert_func>
 8004dd4:	f100 0614 	add.w	r6, r0, #20
 8004dd8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8004ddc:	4633      	mov	r3, r6
 8004dde:	2200      	movs	r2, #0
 8004de0:	4543      	cmp	r3, r8
 8004de2:	d31e      	bcc.n	8004e22 <__multiply+0x92>
 8004de4:	f105 0c14 	add.w	ip, r5, #20
 8004de8:	f104 0314 	add.w	r3, r4, #20
 8004dec:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8004df0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8004df4:	9202      	str	r2, [sp, #8]
 8004df6:	ebac 0205 	sub.w	r2, ip, r5
 8004dfa:	3a15      	subs	r2, #21
 8004dfc:	f022 0203 	bic.w	r2, r2, #3
 8004e00:	3204      	adds	r2, #4
 8004e02:	f105 0115 	add.w	r1, r5, #21
 8004e06:	458c      	cmp	ip, r1
 8004e08:	bf38      	it	cc
 8004e0a:	2204      	movcc	r2, #4
 8004e0c:	9201      	str	r2, [sp, #4]
 8004e0e:	9a02      	ldr	r2, [sp, #8]
 8004e10:	9303      	str	r3, [sp, #12]
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d808      	bhi.n	8004e28 <__multiply+0x98>
 8004e16:	2f00      	cmp	r7, #0
 8004e18:	dc55      	bgt.n	8004ec6 <__multiply+0x136>
 8004e1a:	6107      	str	r7, [r0, #16]
 8004e1c:	b005      	add	sp, #20
 8004e1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e22:	f843 2b04 	str.w	r2, [r3], #4
 8004e26:	e7db      	b.n	8004de0 <__multiply+0x50>
 8004e28:	f8b3 a000 	ldrh.w	sl, [r3]
 8004e2c:	f1ba 0f00 	cmp.w	sl, #0
 8004e30:	d020      	beq.n	8004e74 <__multiply+0xe4>
 8004e32:	f105 0e14 	add.w	lr, r5, #20
 8004e36:	46b1      	mov	r9, r6
 8004e38:	2200      	movs	r2, #0
 8004e3a:	f85e 4b04 	ldr.w	r4, [lr], #4
 8004e3e:	f8d9 b000 	ldr.w	fp, [r9]
 8004e42:	b2a1      	uxth	r1, r4
 8004e44:	fa1f fb8b 	uxth.w	fp, fp
 8004e48:	fb0a b101 	mla	r1, sl, r1, fp
 8004e4c:	4411      	add	r1, r2
 8004e4e:	f8d9 2000 	ldr.w	r2, [r9]
 8004e52:	0c24      	lsrs	r4, r4, #16
 8004e54:	0c12      	lsrs	r2, r2, #16
 8004e56:	fb0a 2404 	mla	r4, sl, r4, r2
 8004e5a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8004e5e:	b289      	uxth	r1, r1
 8004e60:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8004e64:	45f4      	cmp	ip, lr
 8004e66:	f849 1b04 	str.w	r1, [r9], #4
 8004e6a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8004e6e:	d8e4      	bhi.n	8004e3a <__multiply+0xaa>
 8004e70:	9901      	ldr	r1, [sp, #4]
 8004e72:	5072      	str	r2, [r6, r1]
 8004e74:	9a03      	ldr	r2, [sp, #12]
 8004e76:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8004e7a:	3304      	adds	r3, #4
 8004e7c:	f1b9 0f00 	cmp.w	r9, #0
 8004e80:	d01f      	beq.n	8004ec2 <__multiply+0x132>
 8004e82:	6834      	ldr	r4, [r6, #0]
 8004e84:	f105 0114 	add.w	r1, r5, #20
 8004e88:	46b6      	mov	lr, r6
 8004e8a:	f04f 0a00 	mov.w	sl, #0
 8004e8e:	880a      	ldrh	r2, [r1, #0]
 8004e90:	f8be b002 	ldrh.w	fp, [lr, #2]
 8004e94:	fb09 b202 	mla	r2, r9, r2, fp
 8004e98:	4492      	add	sl, r2
 8004e9a:	b2a4      	uxth	r4, r4
 8004e9c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8004ea0:	f84e 4b04 	str.w	r4, [lr], #4
 8004ea4:	f851 4b04 	ldr.w	r4, [r1], #4
 8004ea8:	f8be 2000 	ldrh.w	r2, [lr]
 8004eac:	0c24      	lsrs	r4, r4, #16
 8004eae:	fb09 2404 	mla	r4, r9, r4, r2
 8004eb2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8004eb6:	458c      	cmp	ip, r1
 8004eb8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8004ebc:	d8e7      	bhi.n	8004e8e <__multiply+0xfe>
 8004ebe:	9a01      	ldr	r2, [sp, #4]
 8004ec0:	50b4      	str	r4, [r6, r2]
 8004ec2:	3604      	adds	r6, #4
 8004ec4:	e7a3      	b.n	8004e0e <__multiply+0x7e>
 8004ec6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d1a5      	bne.n	8004e1a <__multiply+0x8a>
 8004ece:	3f01      	subs	r7, #1
 8004ed0:	e7a1      	b.n	8004e16 <__multiply+0x86>
 8004ed2:	bf00      	nop
 8004ed4:	080060a3 	.word	0x080060a3
 8004ed8:	080060b4 	.word	0x080060b4

08004edc <__pow5mult>:
 8004edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ee0:	4615      	mov	r5, r2
 8004ee2:	f012 0203 	ands.w	r2, r2, #3
 8004ee6:	4606      	mov	r6, r0
 8004ee8:	460f      	mov	r7, r1
 8004eea:	d007      	beq.n	8004efc <__pow5mult+0x20>
 8004eec:	4c25      	ldr	r4, [pc, #148]	; (8004f84 <__pow5mult+0xa8>)
 8004eee:	3a01      	subs	r2, #1
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004ef6:	f7ff fe9b 	bl	8004c30 <__multadd>
 8004efa:	4607      	mov	r7, r0
 8004efc:	10ad      	asrs	r5, r5, #2
 8004efe:	d03d      	beq.n	8004f7c <__pow5mult+0xa0>
 8004f00:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004f02:	b97c      	cbnz	r4, 8004f24 <__pow5mult+0x48>
 8004f04:	2010      	movs	r0, #16
 8004f06:	f7ff fe1b 	bl	8004b40 <malloc>
 8004f0a:	4602      	mov	r2, r0
 8004f0c:	6270      	str	r0, [r6, #36]	; 0x24
 8004f0e:	b928      	cbnz	r0, 8004f1c <__pow5mult+0x40>
 8004f10:	4b1d      	ldr	r3, [pc, #116]	; (8004f88 <__pow5mult+0xac>)
 8004f12:	481e      	ldr	r0, [pc, #120]	; (8004f8c <__pow5mult+0xb0>)
 8004f14:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8004f18:	f000 fa70 	bl	80053fc <__assert_func>
 8004f1c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004f20:	6004      	str	r4, [r0, #0]
 8004f22:	60c4      	str	r4, [r0, #12]
 8004f24:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004f28:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004f2c:	b94c      	cbnz	r4, 8004f42 <__pow5mult+0x66>
 8004f2e:	f240 2171 	movw	r1, #625	; 0x271
 8004f32:	4630      	mov	r0, r6
 8004f34:	f7ff ff16 	bl	8004d64 <__i2b>
 8004f38:	2300      	movs	r3, #0
 8004f3a:	f8c8 0008 	str.w	r0, [r8, #8]
 8004f3e:	4604      	mov	r4, r0
 8004f40:	6003      	str	r3, [r0, #0]
 8004f42:	f04f 0900 	mov.w	r9, #0
 8004f46:	07eb      	lsls	r3, r5, #31
 8004f48:	d50a      	bpl.n	8004f60 <__pow5mult+0x84>
 8004f4a:	4639      	mov	r1, r7
 8004f4c:	4622      	mov	r2, r4
 8004f4e:	4630      	mov	r0, r6
 8004f50:	f7ff ff1e 	bl	8004d90 <__multiply>
 8004f54:	4639      	mov	r1, r7
 8004f56:	4680      	mov	r8, r0
 8004f58:	4630      	mov	r0, r6
 8004f5a:	f7ff fe47 	bl	8004bec <_Bfree>
 8004f5e:	4647      	mov	r7, r8
 8004f60:	106d      	asrs	r5, r5, #1
 8004f62:	d00b      	beq.n	8004f7c <__pow5mult+0xa0>
 8004f64:	6820      	ldr	r0, [r4, #0]
 8004f66:	b938      	cbnz	r0, 8004f78 <__pow5mult+0x9c>
 8004f68:	4622      	mov	r2, r4
 8004f6a:	4621      	mov	r1, r4
 8004f6c:	4630      	mov	r0, r6
 8004f6e:	f7ff ff0f 	bl	8004d90 <__multiply>
 8004f72:	6020      	str	r0, [r4, #0]
 8004f74:	f8c0 9000 	str.w	r9, [r0]
 8004f78:	4604      	mov	r4, r0
 8004f7a:	e7e4      	b.n	8004f46 <__pow5mult+0x6a>
 8004f7c:	4638      	mov	r0, r7
 8004f7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f82:	bf00      	nop
 8004f84:	08006208 	.word	0x08006208
 8004f88:	0800602d 	.word	0x0800602d
 8004f8c:	080060b4 	.word	0x080060b4

08004f90 <__lshift>:
 8004f90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f94:	460c      	mov	r4, r1
 8004f96:	6849      	ldr	r1, [r1, #4]
 8004f98:	6923      	ldr	r3, [r4, #16]
 8004f9a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004f9e:	68a3      	ldr	r3, [r4, #8]
 8004fa0:	4607      	mov	r7, r0
 8004fa2:	4691      	mov	r9, r2
 8004fa4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004fa8:	f108 0601 	add.w	r6, r8, #1
 8004fac:	42b3      	cmp	r3, r6
 8004fae:	db0b      	blt.n	8004fc8 <__lshift+0x38>
 8004fb0:	4638      	mov	r0, r7
 8004fb2:	f7ff fddb 	bl	8004b6c <_Balloc>
 8004fb6:	4605      	mov	r5, r0
 8004fb8:	b948      	cbnz	r0, 8004fce <__lshift+0x3e>
 8004fba:	4602      	mov	r2, r0
 8004fbc:	4b28      	ldr	r3, [pc, #160]	; (8005060 <__lshift+0xd0>)
 8004fbe:	4829      	ldr	r0, [pc, #164]	; (8005064 <__lshift+0xd4>)
 8004fc0:	f240 11d9 	movw	r1, #473	; 0x1d9
 8004fc4:	f000 fa1a 	bl	80053fc <__assert_func>
 8004fc8:	3101      	adds	r1, #1
 8004fca:	005b      	lsls	r3, r3, #1
 8004fcc:	e7ee      	b.n	8004fac <__lshift+0x1c>
 8004fce:	2300      	movs	r3, #0
 8004fd0:	f100 0114 	add.w	r1, r0, #20
 8004fd4:	f100 0210 	add.w	r2, r0, #16
 8004fd8:	4618      	mov	r0, r3
 8004fda:	4553      	cmp	r3, sl
 8004fdc:	db33      	blt.n	8005046 <__lshift+0xb6>
 8004fde:	6920      	ldr	r0, [r4, #16]
 8004fe0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004fe4:	f104 0314 	add.w	r3, r4, #20
 8004fe8:	f019 091f 	ands.w	r9, r9, #31
 8004fec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004ff0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004ff4:	d02b      	beq.n	800504e <__lshift+0xbe>
 8004ff6:	f1c9 0e20 	rsb	lr, r9, #32
 8004ffa:	468a      	mov	sl, r1
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	6818      	ldr	r0, [r3, #0]
 8005000:	fa00 f009 	lsl.w	r0, r0, r9
 8005004:	4302      	orrs	r2, r0
 8005006:	f84a 2b04 	str.w	r2, [sl], #4
 800500a:	f853 2b04 	ldr.w	r2, [r3], #4
 800500e:	459c      	cmp	ip, r3
 8005010:	fa22 f20e 	lsr.w	r2, r2, lr
 8005014:	d8f3      	bhi.n	8004ffe <__lshift+0x6e>
 8005016:	ebac 0304 	sub.w	r3, ip, r4
 800501a:	3b15      	subs	r3, #21
 800501c:	f023 0303 	bic.w	r3, r3, #3
 8005020:	3304      	adds	r3, #4
 8005022:	f104 0015 	add.w	r0, r4, #21
 8005026:	4584      	cmp	ip, r0
 8005028:	bf38      	it	cc
 800502a:	2304      	movcc	r3, #4
 800502c:	50ca      	str	r2, [r1, r3]
 800502e:	b10a      	cbz	r2, 8005034 <__lshift+0xa4>
 8005030:	f108 0602 	add.w	r6, r8, #2
 8005034:	3e01      	subs	r6, #1
 8005036:	4638      	mov	r0, r7
 8005038:	612e      	str	r6, [r5, #16]
 800503a:	4621      	mov	r1, r4
 800503c:	f7ff fdd6 	bl	8004bec <_Bfree>
 8005040:	4628      	mov	r0, r5
 8005042:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005046:	f842 0f04 	str.w	r0, [r2, #4]!
 800504a:	3301      	adds	r3, #1
 800504c:	e7c5      	b.n	8004fda <__lshift+0x4a>
 800504e:	3904      	subs	r1, #4
 8005050:	f853 2b04 	ldr.w	r2, [r3], #4
 8005054:	f841 2f04 	str.w	r2, [r1, #4]!
 8005058:	459c      	cmp	ip, r3
 800505a:	d8f9      	bhi.n	8005050 <__lshift+0xc0>
 800505c:	e7ea      	b.n	8005034 <__lshift+0xa4>
 800505e:	bf00      	nop
 8005060:	080060a3 	.word	0x080060a3
 8005064:	080060b4 	.word	0x080060b4

08005068 <__mcmp>:
 8005068:	b530      	push	{r4, r5, lr}
 800506a:	6902      	ldr	r2, [r0, #16]
 800506c:	690c      	ldr	r4, [r1, #16]
 800506e:	1b12      	subs	r2, r2, r4
 8005070:	d10e      	bne.n	8005090 <__mcmp+0x28>
 8005072:	f100 0314 	add.w	r3, r0, #20
 8005076:	3114      	adds	r1, #20
 8005078:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800507c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005080:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8005084:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8005088:	42a5      	cmp	r5, r4
 800508a:	d003      	beq.n	8005094 <__mcmp+0x2c>
 800508c:	d305      	bcc.n	800509a <__mcmp+0x32>
 800508e:	2201      	movs	r2, #1
 8005090:	4610      	mov	r0, r2
 8005092:	bd30      	pop	{r4, r5, pc}
 8005094:	4283      	cmp	r3, r0
 8005096:	d3f3      	bcc.n	8005080 <__mcmp+0x18>
 8005098:	e7fa      	b.n	8005090 <__mcmp+0x28>
 800509a:	f04f 32ff 	mov.w	r2, #4294967295
 800509e:	e7f7      	b.n	8005090 <__mcmp+0x28>

080050a0 <__mdiff>:
 80050a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050a4:	460c      	mov	r4, r1
 80050a6:	4606      	mov	r6, r0
 80050a8:	4611      	mov	r1, r2
 80050aa:	4620      	mov	r0, r4
 80050ac:	4617      	mov	r7, r2
 80050ae:	f7ff ffdb 	bl	8005068 <__mcmp>
 80050b2:	1e05      	subs	r5, r0, #0
 80050b4:	d110      	bne.n	80050d8 <__mdiff+0x38>
 80050b6:	4629      	mov	r1, r5
 80050b8:	4630      	mov	r0, r6
 80050ba:	f7ff fd57 	bl	8004b6c <_Balloc>
 80050be:	b930      	cbnz	r0, 80050ce <__mdiff+0x2e>
 80050c0:	4b39      	ldr	r3, [pc, #228]	; (80051a8 <__mdiff+0x108>)
 80050c2:	4602      	mov	r2, r0
 80050c4:	f240 2132 	movw	r1, #562	; 0x232
 80050c8:	4838      	ldr	r0, [pc, #224]	; (80051ac <__mdiff+0x10c>)
 80050ca:	f000 f997 	bl	80053fc <__assert_func>
 80050ce:	2301      	movs	r3, #1
 80050d0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80050d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050d8:	bfa4      	itt	ge
 80050da:	463b      	movge	r3, r7
 80050dc:	4627      	movge	r7, r4
 80050de:	4630      	mov	r0, r6
 80050e0:	6879      	ldr	r1, [r7, #4]
 80050e2:	bfa6      	itte	ge
 80050e4:	461c      	movge	r4, r3
 80050e6:	2500      	movge	r5, #0
 80050e8:	2501      	movlt	r5, #1
 80050ea:	f7ff fd3f 	bl	8004b6c <_Balloc>
 80050ee:	b920      	cbnz	r0, 80050fa <__mdiff+0x5a>
 80050f0:	4b2d      	ldr	r3, [pc, #180]	; (80051a8 <__mdiff+0x108>)
 80050f2:	4602      	mov	r2, r0
 80050f4:	f44f 7110 	mov.w	r1, #576	; 0x240
 80050f8:	e7e6      	b.n	80050c8 <__mdiff+0x28>
 80050fa:	693e      	ldr	r6, [r7, #16]
 80050fc:	60c5      	str	r5, [r0, #12]
 80050fe:	6925      	ldr	r5, [r4, #16]
 8005100:	f107 0114 	add.w	r1, r7, #20
 8005104:	f104 0914 	add.w	r9, r4, #20
 8005108:	f100 0e14 	add.w	lr, r0, #20
 800510c:	f107 0210 	add.w	r2, r7, #16
 8005110:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8005114:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8005118:	46f2      	mov	sl, lr
 800511a:	2700      	movs	r7, #0
 800511c:	f859 3b04 	ldr.w	r3, [r9], #4
 8005120:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005124:	fa1f f883 	uxth.w	r8, r3
 8005128:	fa17 f78b 	uxtah	r7, r7, fp
 800512c:	0c1b      	lsrs	r3, r3, #16
 800512e:	eba7 0808 	sub.w	r8, r7, r8
 8005132:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005136:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800513a:	fa1f f888 	uxth.w	r8, r8
 800513e:	141f      	asrs	r7, r3, #16
 8005140:	454d      	cmp	r5, r9
 8005142:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8005146:	f84a 3b04 	str.w	r3, [sl], #4
 800514a:	d8e7      	bhi.n	800511c <__mdiff+0x7c>
 800514c:	1b2b      	subs	r3, r5, r4
 800514e:	3b15      	subs	r3, #21
 8005150:	f023 0303 	bic.w	r3, r3, #3
 8005154:	3304      	adds	r3, #4
 8005156:	3415      	adds	r4, #21
 8005158:	42a5      	cmp	r5, r4
 800515a:	bf38      	it	cc
 800515c:	2304      	movcc	r3, #4
 800515e:	4419      	add	r1, r3
 8005160:	4473      	add	r3, lr
 8005162:	469e      	mov	lr, r3
 8005164:	460d      	mov	r5, r1
 8005166:	4565      	cmp	r5, ip
 8005168:	d30e      	bcc.n	8005188 <__mdiff+0xe8>
 800516a:	f10c 0203 	add.w	r2, ip, #3
 800516e:	1a52      	subs	r2, r2, r1
 8005170:	f022 0203 	bic.w	r2, r2, #3
 8005174:	3903      	subs	r1, #3
 8005176:	458c      	cmp	ip, r1
 8005178:	bf38      	it	cc
 800517a:	2200      	movcc	r2, #0
 800517c:	441a      	add	r2, r3
 800517e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8005182:	b17b      	cbz	r3, 80051a4 <__mdiff+0x104>
 8005184:	6106      	str	r6, [r0, #16]
 8005186:	e7a5      	b.n	80050d4 <__mdiff+0x34>
 8005188:	f855 8b04 	ldr.w	r8, [r5], #4
 800518c:	fa17 f488 	uxtah	r4, r7, r8
 8005190:	1422      	asrs	r2, r4, #16
 8005192:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8005196:	b2a4      	uxth	r4, r4
 8005198:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800519c:	f84e 4b04 	str.w	r4, [lr], #4
 80051a0:	1417      	asrs	r7, r2, #16
 80051a2:	e7e0      	b.n	8005166 <__mdiff+0xc6>
 80051a4:	3e01      	subs	r6, #1
 80051a6:	e7ea      	b.n	800517e <__mdiff+0xde>
 80051a8:	080060a3 	.word	0x080060a3
 80051ac:	080060b4 	.word	0x080060b4

080051b0 <__d2b>:
 80051b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80051b4:	4689      	mov	r9, r1
 80051b6:	2101      	movs	r1, #1
 80051b8:	ec57 6b10 	vmov	r6, r7, d0
 80051bc:	4690      	mov	r8, r2
 80051be:	f7ff fcd5 	bl	8004b6c <_Balloc>
 80051c2:	4604      	mov	r4, r0
 80051c4:	b930      	cbnz	r0, 80051d4 <__d2b+0x24>
 80051c6:	4602      	mov	r2, r0
 80051c8:	4b25      	ldr	r3, [pc, #148]	; (8005260 <__d2b+0xb0>)
 80051ca:	4826      	ldr	r0, [pc, #152]	; (8005264 <__d2b+0xb4>)
 80051cc:	f240 310a 	movw	r1, #778	; 0x30a
 80051d0:	f000 f914 	bl	80053fc <__assert_func>
 80051d4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80051d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80051dc:	bb35      	cbnz	r5, 800522c <__d2b+0x7c>
 80051de:	2e00      	cmp	r6, #0
 80051e0:	9301      	str	r3, [sp, #4]
 80051e2:	d028      	beq.n	8005236 <__d2b+0x86>
 80051e4:	4668      	mov	r0, sp
 80051e6:	9600      	str	r6, [sp, #0]
 80051e8:	f7ff fd8c 	bl	8004d04 <__lo0bits>
 80051ec:	9900      	ldr	r1, [sp, #0]
 80051ee:	b300      	cbz	r0, 8005232 <__d2b+0x82>
 80051f0:	9a01      	ldr	r2, [sp, #4]
 80051f2:	f1c0 0320 	rsb	r3, r0, #32
 80051f6:	fa02 f303 	lsl.w	r3, r2, r3
 80051fa:	430b      	orrs	r3, r1
 80051fc:	40c2      	lsrs	r2, r0
 80051fe:	6163      	str	r3, [r4, #20]
 8005200:	9201      	str	r2, [sp, #4]
 8005202:	9b01      	ldr	r3, [sp, #4]
 8005204:	61a3      	str	r3, [r4, #24]
 8005206:	2b00      	cmp	r3, #0
 8005208:	bf14      	ite	ne
 800520a:	2202      	movne	r2, #2
 800520c:	2201      	moveq	r2, #1
 800520e:	6122      	str	r2, [r4, #16]
 8005210:	b1d5      	cbz	r5, 8005248 <__d2b+0x98>
 8005212:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005216:	4405      	add	r5, r0
 8005218:	f8c9 5000 	str.w	r5, [r9]
 800521c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005220:	f8c8 0000 	str.w	r0, [r8]
 8005224:	4620      	mov	r0, r4
 8005226:	b003      	add	sp, #12
 8005228:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800522c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005230:	e7d5      	b.n	80051de <__d2b+0x2e>
 8005232:	6161      	str	r1, [r4, #20]
 8005234:	e7e5      	b.n	8005202 <__d2b+0x52>
 8005236:	a801      	add	r0, sp, #4
 8005238:	f7ff fd64 	bl	8004d04 <__lo0bits>
 800523c:	9b01      	ldr	r3, [sp, #4]
 800523e:	6163      	str	r3, [r4, #20]
 8005240:	2201      	movs	r2, #1
 8005242:	6122      	str	r2, [r4, #16]
 8005244:	3020      	adds	r0, #32
 8005246:	e7e3      	b.n	8005210 <__d2b+0x60>
 8005248:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800524c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005250:	f8c9 0000 	str.w	r0, [r9]
 8005254:	6918      	ldr	r0, [r3, #16]
 8005256:	f7ff fd35 	bl	8004cc4 <__hi0bits>
 800525a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800525e:	e7df      	b.n	8005220 <__d2b+0x70>
 8005260:	080060a3 	.word	0x080060a3
 8005264:	080060b4 	.word	0x080060b4

08005268 <_calloc_r>:
 8005268:	b513      	push	{r0, r1, r4, lr}
 800526a:	434a      	muls	r2, r1
 800526c:	4611      	mov	r1, r2
 800526e:	9201      	str	r2, [sp, #4]
 8005270:	f000 f85a 	bl	8005328 <_malloc_r>
 8005274:	4604      	mov	r4, r0
 8005276:	b118      	cbz	r0, 8005280 <_calloc_r+0x18>
 8005278:	9a01      	ldr	r2, [sp, #4]
 800527a:	2100      	movs	r1, #0
 800527c:	f7fe f972 	bl	8003564 <memset>
 8005280:	4620      	mov	r0, r4
 8005282:	b002      	add	sp, #8
 8005284:	bd10      	pop	{r4, pc}
	...

08005288 <_free_r>:
 8005288:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800528a:	2900      	cmp	r1, #0
 800528c:	d048      	beq.n	8005320 <_free_r+0x98>
 800528e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005292:	9001      	str	r0, [sp, #4]
 8005294:	2b00      	cmp	r3, #0
 8005296:	f1a1 0404 	sub.w	r4, r1, #4
 800529a:	bfb8      	it	lt
 800529c:	18e4      	addlt	r4, r4, r3
 800529e:	f000 f8ef 	bl	8005480 <__malloc_lock>
 80052a2:	4a20      	ldr	r2, [pc, #128]	; (8005324 <_free_r+0x9c>)
 80052a4:	9801      	ldr	r0, [sp, #4]
 80052a6:	6813      	ldr	r3, [r2, #0]
 80052a8:	4615      	mov	r5, r2
 80052aa:	b933      	cbnz	r3, 80052ba <_free_r+0x32>
 80052ac:	6063      	str	r3, [r4, #4]
 80052ae:	6014      	str	r4, [r2, #0]
 80052b0:	b003      	add	sp, #12
 80052b2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80052b6:	f000 b8e9 	b.w	800548c <__malloc_unlock>
 80052ba:	42a3      	cmp	r3, r4
 80052bc:	d90b      	bls.n	80052d6 <_free_r+0x4e>
 80052be:	6821      	ldr	r1, [r4, #0]
 80052c0:	1862      	adds	r2, r4, r1
 80052c2:	4293      	cmp	r3, r2
 80052c4:	bf04      	itt	eq
 80052c6:	681a      	ldreq	r2, [r3, #0]
 80052c8:	685b      	ldreq	r3, [r3, #4]
 80052ca:	6063      	str	r3, [r4, #4]
 80052cc:	bf04      	itt	eq
 80052ce:	1852      	addeq	r2, r2, r1
 80052d0:	6022      	streq	r2, [r4, #0]
 80052d2:	602c      	str	r4, [r5, #0]
 80052d4:	e7ec      	b.n	80052b0 <_free_r+0x28>
 80052d6:	461a      	mov	r2, r3
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	b10b      	cbz	r3, 80052e0 <_free_r+0x58>
 80052dc:	42a3      	cmp	r3, r4
 80052de:	d9fa      	bls.n	80052d6 <_free_r+0x4e>
 80052e0:	6811      	ldr	r1, [r2, #0]
 80052e2:	1855      	adds	r5, r2, r1
 80052e4:	42a5      	cmp	r5, r4
 80052e6:	d10b      	bne.n	8005300 <_free_r+0x78>
 80052e8:	6824      	ldr	r4, [r4, #0]
 80052ea:	4421      	add	r1, r4
 80052ec:	1854      	adds	r4, r2, r1
 80052ee:	42a3      	cmp	r3, r4
 80052f0:	6011      	str	r1, [r2, #0]
 80052f2:	d1dd      	bne.n	80052b0 <_free_r+0x28>
 80052f4:	681c      	ldr	r4, [r3, #0]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	6053      	str	r3, [r2, #4]
 80052fa:	4421      	add	r1, r4
 80052fc:	6011      	str	r1, [r2, #0]
 80052fe:	e7d7      	b.n	80052b0 <_free_r+0x28>
 8005300:	d902      	bls.n	8005308 <_free_r+0x80>
 8005302:	230c      	movs	r3, #12
 8005304:	6003      	str	r3, [r0, #0]
 8005306:	e7d3      	b.n	80052b0 <_free_r+0x28>
 8005308:	6825      	ldr	r5, [r4, #0]
 800530a:	1961      	adds	r1, r4, r5
 800530c:	428b      	cmp	r3, r1
 800530e:	bf04      	itt	eq
 8005310:	6819      	ldreq	r1, [r3, #0]
 8005312:	685b      	ldreq	r3, [r3, #4]
 8005314:	6063      	str	r3, [r4, #4]
 8005316:	bf04      	itt	eq
 8005318:	1949      	addeq	r1, r1, r5
 800531a:	6021      	streq	r1, [r4, #0]
 800531c:	6054      	str	r4, [r2, #4]
 800531e:	e7c7      	b.n	80052b0 <_free_r+0x28>
 8005320:	b003      	add	sp, #12
 8005322:	bd30      	pop	{r4, r5, pc}
 8005324:	200001f8 	.word	0x200001f8

08005328 <_malloc_r>:
 8005328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800532a:	1ccd      	adds	r5, r1, #3
 800532c:	f025 0503 	bic.w	r5, r5, #3
 8005330:	3508      	adds	r5, #8
 8005332:	2d0c      	cmp	r5, #12
 8005334:	bf38      	it	cc
 8005336:	250c      	movcc	r5, #12
 8005338:	2d00      	cmp	r5, #0
 800533a:	4606      	mov	r6, r0
 800533c:	db01      	blt.n	8005342 <_malloc_r+0x1a>
 800533e:	42a9      	cmp	r1, r5
 8005340:	d903      	bls.n	800534a <_malloc_r+0x22>
 8005342:	230c      	movs	r3, #12
 8005344:	6033      	str	r3, [r6, #0]
 8005346:	2000      	movs	r0, #0
 8005348:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800534a:	f000 f899 	bl	8005480 <__malloc_lock>
 800534e:	4921      	ldr	r1, [pc, #132]	; (80053d4 <_malloc_r+0xac>)
 8005350:	680a      	ldr	r2, [r1, #0]
 8005352:	4614      	mov	r4, r2
 8005354:	b99c      	cbnz	r4, 800537e <_malloc_r+0x56>
 8005356:	4f20      	ldr	r7, [pc, #128]	; (80053d8 <_malloc_r+0xb0>)
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	b923      	cbnz	r3, 8005366 <_malloc_r+0x3e>
 800535c:	4621      	mov	r1, r4
 800535e:	4630      	mov	r0, r6
 8005360:	f000 f83c 	bl	80053dc <_sbrk_r>
 8005364:	6038      	str	r0, [r7, #0]
 8005366:	4629      	mov	r1, r5
 8005368:	4630      	mov	r0, r6
 800536a:	f000 f837 	bl	80053dc <_sbrk_r>
 800536e:	1c43      	adds	r3, r0, #1
 8005370:	d123      	bne.n	80053ba <_malloc_r+0x92>
 8005372:	230c      	movs	r3, #12
 8005374:	6033      	str	r3, [r6, #0]
 8005376:	4630      	mov	r0, r6
 8005378:	f000 f888 	bl	800548c <__malloc_unlock>
 800537c:	e7e3      	b.n	8005346 <_malloc_r+0x1e>
 800537e:	6823      	ldr	r3, [r4, #0]
 8005380:	1b5b      	subs	r3, r3, r5
 8005382:	d417      	bmi.n	80053b4 <_malloc_r+0x8c>
 8005384:	2b0b      	cmp	r3, #11
 8005386:	d903      	bls.n	8005390 <_malloc_r+0x68>
 8005388:	6023      	str	r3, [r4, #0]
 800538a:	441c      	add	r4, r3
 800538c:	6025      	str	r5, [r4, #0]
 800538e:	e004      	b.n	800539a <_malloc_r+0x72>
 8005390:	6863      	ldr	r3, [r4, #4]
 8005392:	42a2      	cmp	r2, r4
 8005394:	bf0c      	ite	eq
 8005396:	600b      	streq	r3, [r1, #0]
 8005398:	6053      	strne	r3, [r2, #4]
 800539a:	4630      	mov	r0, r6
 800539c:	f000 f876 	bl	800548c <__malloc_unlock>
 80053a0:	f104 000b 	add.w	r0, r4, #11
 80053a4:	1d23      	adds	r3, r4, #4
 80053a6:	f020 0007 	bic.w	r0, r0, #7
 80053aa:	1ac2      	subs	r2, r0, r3
 80053ac:	d0cc      	beq.n	8005348 <_malloc_r+0x20>
 80053ae:	1a1b      	subs	r3, r3, r0
 80053b0:	50a3      	str	r3, [r4, r2]
 80053b2:	e7c9      	b.n	8005348 <_malloc_r+0x20>
 80053b4:	4622      	mov	r2, r4
 80053b6:	6864      	ldr	r4, [r4, #4]
 80053b8:	e7cc      	b.n	8005354 <_malloc_r+0x2c>
 80053ba:	1cc4      	adds	r4, r0, #3
 80053bc:	f024 0403 	bic.w	r4, r4, #3
 80053c0:	42a0      	cmp	r0, r4
 80053c2:	d0e3      	beq.n	800538c <_malloc_r+0x64>
 80053c4:	1a21      	subs	r1, r4, r0
 80053c6:	4630      	mov	r0, r6
 80053c8:	f000 f808 	bl	80053dc <_sbrk_r>
 80053cc:	3001      	adds	r0, #1
 80053ce:	d1dd      	bne.n	800538c <_malloc_r+0x64>
 80053d0:	e7cf      	b.n	8005372 <_malloc_r+0x4a>
 80053d2:	bf00      	nop
 80053d4:	200001f8 	.word	0x200001f8
 80053d8:	200001fc 	.word	0x200001fc

080053dc <_sbrk_r>:
 80053dc:	b538      	push	{r3, r4, r5, lr}
 80053de:	4d06      	ldr	r5, [pc, #24]	; (80053f8 <_sbrk_r+0x1c>)
 80053e0:	2300      	movs	r3, #0
 80053e2:	4604      	mov	r4, r0
 80053e4:	4608      	mov	r0, r1
 80053e6:	602b      	str	r3, [r5, #0]
 80053e8:	f000 fdcc 	bl	8005f84 <_sbrk>
 80053ec:	1c43      	adds	r3, r0, #1
 80053ee:	d102      	bne.n	80053f6 <_sbrk_r+0x1a>
 80053f0:	682b      	ldr	r3, [r5, #0]
 80053f2:	b103      	cbz	r3, 80053f6 <_sbrk_r+0x1a>
 80053f4:	6023      	str	r3, [r4, #0]
 80053f6:	bd38      	pop	{r3, r4, r5, pc}
 80053f8:	20000294 	.word	0x20000294

080053fc <__assert_func>:
 80053fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80053fe:	4614      	mov	r4, r2
 8005400:	461a      	mov	r2, r3
 8005402:	4b09      	ldr	r3, [pc, #36]	; (8005428 <__assert_func+0x2c>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4605      	mov	r5, r0
 8005408:	68d8      	ldr	r0, [r3, #12]
 800540a:	b14c      	cbz	r4, 8005420 <__assert_func+0x24>
 800540c:	4b07      	ldr	r3, [pc, #28]	; (800542c <__assert_func+0x30>)
 800540e:	9100      	str	r1, [sp, #0]
 8005410:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005414:	4906      	ldr	r1, [pc, #24]	; (8005430 <__assert_func+0x34>)
 8005416:	462b      	mov	r3, r5
 8005418:	f000 f80e 	bl	8005438 <fiprintf>
 800541c:	f000 fa64 	bl	80058e8 <abort>
 8005420:	4b04      	ldr	r3, [pc, #16]	; (8005434 <__assert_func+0x38>)
 8005422:	461c      	mov	r4, r3
 8005424:	e7f3      	b.n	800540e <__assert_func+0x12>
 8005426:	bf00      	nop
 8005428:	2000000c 	.word	0x2000000c
 800542c:	08006214 	.word	0x08006214
 8005430:	08006221 	.word	0x08006221
 8005434:	0800624f 	.word	0x0800624f

08005438 <fiprintf>:
 8005438:	b40e      	push	{r1, r2, r3}
 800543a:	b503      	push	{r0, r1, lr}
 800543c:	4601      	mov	r1, r0
 800543e:	ab03      	add	r3, sp, #12
 8005440:	4805      	ldr	r0, [pc, #20]	; (8005458 <fiprintf+0x20>)
 8005442:	f853 2b04 	ldr.w	r2, [r3], #4
 8005446:	6800      	ldr	r0, [r0, #0]
 8005448:	9301      	str	r3, [sp, #4]
 800544a:	f000 f84f 	bl	80054ec <_vfiprintf_r>
 800544e:	b002      	add	sp, #8
 8005450:	f85d eb04 	ldr.w	lr, [sp], #4
 8005454:	b003      	add	sp, #12
 8005456:	4770      	bx	lr
 8005458:	2000000c 	.word	0x2000000c

0800545c <__ascii_mbtowc>:
 800545c:	b082      	sub	sp, #8
 800545e:	b901      	cbnz	r1, 8005462 <__ascii_mbtowc+0x6>
 8005460:	a901      	add	r1, sp, #4
 8005462:	b142      	cbz	r2, 8005476 <__ascii_mbtowc+0x1a>
 8005464:	b14b      	cbz	r3, 800547a <__ascii_mbtowc+0x1e>
 8005466:	7813      	ldrb	r3, [r2, #0]
 8005468:	600b      	str	r3, [r1, #0]
 800546a:	7812      	ldrb	r2, [r2, #0]
 800546c:	1e10      	subs	r0, r2, #0
 800546e:	bf18      	it	ne
 8005470:	2001      	movne	r0, #1
 8005472:	b002      	add	sp, #8
 8005474:	4770      	bx	lr
 8005476:	4610      	mov	r0, r2
 8005478:	e7fb      	b.n	8005472 <__ascii_mbtowc+0x16>
 800547a:	f06f 0001 	mvn.w	r0, #1
 800547e:	e7f8      	b.n	8005472 <__ascii_mbtowc+0x16>

08005480 <__malloc_lock>:
 8005480:	4801      	ldr	r0, [pc, #4]	; (8005488 <__malloc_lock+0x8>)
 8005482:	f000 bbf1 	b.w	8005c68 <__retarget_lock_acquire_recursive>
 8005486:	bf00      	nop
 8005488:	2000029c 	.word	0x2000029c

0800548c <__malloc_unlock>:
 800548c:	4801      	ldr	r0, [pc, #4]	; (8005494 <__malloc_unlock+0x8>)
 800548e:	f000 bbec 	b.w	8005c6a <__retarget_lock_release_recursive>
 8005492:	bf00      	nop
 8005494:	2000029c 	.word	0x2000029c

08005498 <__sfputc_r>:
 8005498:	6893      	ldr	r3, [r2, #8]
 800549a:	3b01      	subs	r3, #1
 800549c:	2b00      	cmp	r3, #0
 800549e:	b410      	push	{r4}
 80054a0:	6093      	str	r3, [r2, #8]
 80054a2:	da08      	bge.n	80054b6 <__sfputc_r+0x1e>
 80054a4:	6994      	ldr	r4, [r2, #24]
 80054a6:	42a3      	cmp	r3, r4
 80054a8:	db01      	blt.n	80054ae <__sfputc_r+0x16>
 80054aa:	290a      	cmp	r1, #10
 80054ac:	d103      	bne.n	80054b6 <__sfputc_r+0x1e>
 80054ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80054b2:	f000 b94b 	b.w	800574c <__swbuf_r>
 80054b6:	6813      	ldr	r3, [r2, #0]
 80054b8:	1c58      	adds	r0, r3, #1
 80054ba:	6010      	str	r0, [r2, #0]
 80054bc:	7019      	strb	r1, [r3, #0]
 80054be:	4608      	mov	r0, r1
 80054c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80054c4:	4770      	bx	lr

080054c6 <__sfputs_r>:
 80054c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054c8:	4606      	mov	r6, r0
 80054ca:	460f      	mov	r7, r1
 80054cc:	4614      	mov	r4, r2
 80054ce:	18d5      	adds	r5, r2, r3
 80054d0:	42ac      	cmp	r4, r5
 80054d2:	d101      	bne.n	80054d8 <__sfputs_r+0x12>
 80054d4:	2000      	movs	r0, #0
 80054d6:	e007      	b.n	80054e8 <__sfputs_r+0x22>
 80054d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054dc:	463a      	mov	r2, r7
 80054de:	4630      	mov	r0, r6
 80054e0:	f7ff ffda 	bl	8005498 <__sfputc_r>
 80054e4:	1c43      	adds	r3, r0, #1
 80054e6:	d1f3      	bne.n	80054d0 <__sfputs_r+0xa>
 80054e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080054ec <_vfiprintf_r>:
 80054ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054f0:	460d      	mov	r5, r1
 80054f2:	b09d      	sub	sp, #116	; 0x74
 80054f4:	4614      	mov	r4, r2
 80054f6:	4698      	mov	r8, r3
 80054f8:	4606      	mov	r6, r0
 80054fa:	b118      	cbz	r0, 8005504 <_vfiprintf_r+0x18>
 80054fc:	6983      	ldr	r3, [r0, #24]
 80054fe:	b90b      	cbnz	r3, 8005504 <_vfiprintf_r+0x18>
 8005500:	f000 fb14 	bl	8005b2c <__sinit>
 8005504:	4b89      	ldr	r3, [pc, #548]	; (800572c <_vfiprintf_r+0x240>)
 8005506:	429d      	cmp	r5, r3
 8005508:	d11b      	bne.n	8005542 <_vfiprintf_r+0x56>
 800550a:	6875      	ldr	r5, [r6, #4]
 800550c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800550e:	07d9      	lsls	r1, r3, #31
 8005510:	d405      	bmi.n	800551e <_vfiprintf_r+0x32>
 8005512:	89ab      	ldrh	r3, [r5, #12]
 8005514:	059a      	lsls	r2, r3, #22
 8005516:	d402      	bmi.n	800551e <_vfiprintf_r+0x32>
 8005518:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800551a:	f000 fba5 	bl	8005c68 <__retarget_lock_acquire_recursive>
 800551e:	89ab      	ldrh	r3, [r5, #12]
 8005520:	071b      	lsls	r3, r3, #28
 8005522:	d501      	bpl.n	8005528 <_vfiprintf_r+0x3c>
 8005524:	692b      	ldr	r3, [r5, #16]
 8005526:	b9eb      	cbnz	r3, 8005564 <_vfiprintf_r+0x78>
 8005528:	4629      	mov	r1, r5
 800552a:	4630      	mov	r0, r6
 800552c:	f000 f96e 	bl	800580c <__swsetup_r>
 8005530:	b1c0      	cbz	r0, 8005564 <_vfiprintf_r+0x78>
 8005532:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005534:	07dc      	lsls	r4, r3, #31
 8005536:	d50e      	bpl.n	8005556 <_vfiprintf_r+0x6a>
 8005538:	f04f 30ff 	mov.w	r0, #4294967295
 800553c:	b01d      	add	sp, #116	; 0x74
 800553e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005542:	4b7b      	ldr	r3, [pc, #492]	; (8005730 <_vfiprintf_r+0x244>)
 8005544:	429d      	cmp	r5, r3
 8005546:	d101      	bne.n	800554c <_vfiprintf_r+0x60>
 8005548:	68b5      	ldr	r5, [r6, #8]
 800554a:	e7df      	b.n	800550c <_vfiprintf_r+0x20>
 800554c:	4b79      	ldr	r3, [pc, #484]	; (8005734 <_vfiprintf_r+0x248>)
 800554e:	429d      	cmp	r5, r3
 8005550:	bf08      	it	eq
 8005552:	68f5      	ldreq	r5, [r6, #12]
 8005554:	e7da      	b.n	800550c <_vfiprintf_r+0x20>
 8005556:	89ab      	ldrh	r3, [r5, #12]
 8005558:	0598      	lsls	r0, r3, #22
 800555a:	d4ed      	bmi.n	8005538 <_vfiprintf_r+0x4c>
 800555c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800555e:	f000 fb84 	bl	8005c6a <__retarget_lock_release_recursive>
 8005562:	e7e9      	b.n	8005538 <_vfiprintf_r+0x4c>
 8005564:	2300      	movs	r3, #0
 8005566:	9309      	str	r3, [sp, #36]	; 0x24
 8005568:	2320      	movs	r3, #32
 800556a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800556e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005572:	2330      	movs	r3, #48	; 0x30
 8005574:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005738 <_vfiprintf_r+0x24c>
 8005578:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800557c:	f04f 0901 	mov.w	r9, #1
 8005580:	4623      	mov	r3, r4
 8005582:	469a      	mov	sl, r3
 8005584:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005588:	b10a      	cbz	r2, 800558e <_vfiprintf_r+0xa2>
 800558a:	2a25      	cmp	r2, #37	; 0x25
 800558c:	d1f9      	bne.n	8005582 <_vfiprintf_r+0x96>
 800558e:	ebba 0b04 	subs.w	fp, sl, r4
 8005592:	d00b      	beq.n	80055ac <_vfiprintf_r+0xc0>
 8005594:	465b      	mov	r3, fp
 8005596:	4622      	mov	r2, r4
 8005598:	4629      	mov	r1, r5
 800559a:	4630      	mov	r0, r6
 800559c:	f7ff ff93 	bl	80054c6 <__sfputs_r>
 80055a0:	3001      	adds	r0, #1
 80055a2:	f000 80aa 	beq.w	80056fa <_vfiprintf_r+0x20e>
 80055a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80055a8:	445a      	add	r2, fp
 80055aa:	9209      	str	r2, [sp, #36]	; 0x24
 80055ac:	f89a 3000 	ldrb.w	r3, [sl]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	f000 80a2 	beq.w	80056fa <_vfiprintf_r+0x20e>
 80055b6:	2300      	movs	r3, #0
 80055b8:	f04f 32ff 	mov.w	r2, #4294967295
 80055bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80055c0:	f10a 0a01 	add.w	sl, sl, #1
 80055c4:	9304      	str	r3, [sp, #16]
 80055c6:	9307      	str	r3, [sp, #28]
 80055c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80055cc:	931a      	str	r3, [sp, #104]	; 0x68
 80055ce:	4654      	mov	r4, sl
 80055d0:	2205      	movs	r2, #5
 80055d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055d6:	4858      	ldr	r0, [pc, #352]	; (8005738 <_vfiprintf_r+0x24c>)
 80055d8:	f7fa fe22 	bl	8000220 <memchr>
 80055dc:	9a04      	ldr	r2, [sp, #16]
 80055de:	b9d8      	cbnz	r0, 8005618 <_vfiprintf_r+0x12c>
 80055e0:	06d1      	lsls	r1, r2, #27
 80055e2:	bf44      	itt	mi
 80055e4:	2320      	movmi	r3, #32
 80055e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80055ea:	0713      	lsls	r3, r2, #28
 80055ec:	bf44      	itt	mi
 80055ee:	232b      	movmi	r3, #43	; 0x2b
 80055f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80055f4:	f89a 3000 	ldrb.w	r3, [sl]
 80055f8:	2b2a      	cmp	r3, #42	; 0x2a
 80055fa:	d015      	beq.n	8005628 <_vfiprintf_r+0x13c>
 80055fc:	9a07      	ldr	r2, [sp, #28]
 80055fe:	4654      	mov	r4, sl
 8005600:	2000      	movs	r0, #0
 8005602:	f04f 0c0a 	mov.w	ip, #10
 8005606:	4621      	mov	r1, r4
 8005608:	f811 3b01 	ldrb.w	r3, [r1], #1
 800560c:	3b30      	subs	r3, #48	; 0x30
 800560e:	2b09      	cmp	r3, #9
 8005610:	d94e      	bls.n	80056b0 <_vfiprintf_r+0x1c4>
 8005612:	b1b0      	cbz	r0, 8005642 <_vfiprintf_r+0x156>
 8005614:	9207      	str	r2, [sp, #28]
 8005616:	e014      	b.n	8005642 <_vfiprintf_r+0x156>
 8005618:	eba0 0308 	sub.w	r3, r0, r8
 800561c:	fa09 f303 	lsl.w	r3, r9, r3
 8005620:	4313      	orrs	r3, r2
 8005622:	9304      	str	r3, [sp, #16]
 8005624:	46a2      	mov	sl, r4
 8005626:	e7d2      	b.n	80055ce <_vfiprintf_r+0xe2>
 8005628:	9b03      	ldr	r3, [sp, #12]
 800562a:	1d19      	adds	r1, r3, #4
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	9103      	str	r1, [sp, #12]
 8005630:	2b00      	cmp	r3, #0
 8005632:	bfbb      	ittet	lt
 8005634:	425b      	neglt	r3, r3
 8005636:	f042 0202 	orrlt.w	r2, r2, #2
 800563a:	9307      	strge	r3, [sp, #28]
 800563c:	9307      	strlt	r3, [sp, #28]
 800563e:	bfb8      	it	lt
 8005640:	9204      	strlt	r2, [sp, #16]
 8005642:	7823      	ldrb	r3, [r4, #0]
 8005644:	2b2e      	cmp	r3, #46	; 0x2e
 8005646:	d10c      	bne.n	8005662 <_vfiprintf_r+0x176>
 8005648:	7863      	ldrb	r3, [r4, #1]
 800564a:	2b2a      	cmp	r3, #42	; 0x2a
 800564c:	d135      	bne.n	80056ba <_vfiprintf_r+0x1ce>
 800564e:	9b03      	ldr	r3, [sp, #12]
 8005650:	1d1a      	adds	r2, r3, #4
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	9203      	str	r2, [sp, #12]
 8005656:	2b00      	cmp	r3, #0
 8005658:	bfb8      	it	lt
 800565a:	f04f 33ff 	movlt.w	r3, #4294967295
 800565e:	3402      	adds	r4, #2
 8005660:	9305      	str	r3, [sp, #20]
 8005662:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005748 <_vfiprintf_r+0x25c>
 8005666:	7821      	ldrb	r1, [r4, #0]
 8005668:	2203      	movs	r2, #3
 800566a:	4650      	mov	r0, sl
 800566c:	f7fa fdd8 	bl	8000220 <memchr>
 8005670:	b140      	cbz	r0, 8005684 <_vfiprintf_r+0x198>
 8005672:	2340      	movs	r3, #64	; 0x40
 8005674:	eba0 000a 	sub.w	r0, r0, sl
 8005678:	fa03 f000 	lsl.w	r0, r3, r0
 800567c:	9b04      	ldr	r3, [sp, #16]
 800567e:	4303      	orrs	r3, r0
 8005680:	3401      	adds	r4, #1
 8005682:	9304      	str	r3, [sp, #16]
 8005684:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005688:	482c      	ldr	r0, [pc, #176]	; (800573c <_vfiprintf_r+0x250>)
 800568a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800568e:	2206      	movs	r2, #6
 8005690:	f7fa fdc6 	bl	8000220 <memchr>
 8005694:	2800      	cmp	r0, #0
 8005696:	d03f      	beq.n	8005718 <_vfiprintf_r+0x22c>
 8005698:	4b29      	ldr	r3, [pc, #164]	; (8005740 <_vfiprintf_r+0x254>)
 800569a:	bb1b      	cbnz	r3, 80056e4 <_vfiprintf_r+0x1f8>
 800569c:	9b03      	ldr	r3, [sp, #12]
 800569e:	3307      	adds	r3, #7
 80056a0:	f023 0307 	bic.w	r3, r3, #7
 80056a4:	3308      	adds	r3, #8
 80056a6:	9303      	str	r3, [sp, #12]
 80056a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056aa:	443b      	add	r3, r7
 80056ac:	9309      	str	r3, [sp, #36]	; 0x24
 80056ae:	e767      	b.n	8005580 <_vfiprintf_r+0x94>
 80056b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80056b4:	460c      	mov	r4, r1
 80056b6:	2001      	movs	r0, #1
 80056b8:	e7a5      	b.n	8005606 <_vfiprintf_r+0x11a>
 80056ba:	2300      	movs	r3, #0
 80056bc:	3401      	adds	r4, #1
 80056be:	9305      	str	r3, [sp, #20]
 80056c0:	4619      	mov	r1, r3
 80056c2:	f04f 0c0a 	mov.w	ip, #10
 80056c6:	4620      	mov	r0, r4
 80056c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80056cc:	3a30      	subs	r2, #48	; 0x30
 80056ce:	2a09      	cmp	r2, #9
 80056d0:	d903      	bls.n	80056da <_vfiprintf_r+0x1ee>
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d0c5      	beq.n	8005662 <_vfiprintf_r+0x176>
 80056d6:	9105      	str	r1, [sp, #20]
 80056d8:	e7c3      	b.n	8005662 <_vfiprintf_r+0x176>
 80056da:	fb0c 2101 	mla	r1, ip, r1, r2
 80056de:	4604      	mov	r4, r0
 80056e0:	2301      	movs	r3, #1
 80056e2:	e7f0      	b.n	80056c6 <_vfiprintf_r+0x1da>
 80056e4:	ab03      	add	r3, sp, #12
 80056e6:	9300      	str	r3, [sp, #0]
 80056e8:	462a      	mov	r2, r5
 80056ea:	4b16      	ldr	r3, [pc, #88]	; (8005744 <_vfiprintf_r+0x258>)
 80056ec:	a904      	add	r1, sp, #16
 80056ee:	4630      	mov	r0, r6
 80056f0:	f7fd ffe0 	bl	80036b4 <_printf_float>
 80056f4:	4607      	mov	r7, r0
 80056f6:	1c78      	adds	r0, r7, #1
 80056f8:	d1d6      	bne.n	80056a8 <_vfiprintf_r+0x1bc>
 80056fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80056fc:	07d9      	lsls	r1, r3, #31
 80056fe:	d405      	bmi.n	800570c <_vfiprintf_r+0x220>
 8005700:	89ab      	ldrh	r3, [r5, #12]
 8005702:	059a      	lsls	r2, r3, #22
 8005704:	d402      	bmi.n	800570c <_vfiprintf_r+0x220>
 8005706:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005708:	f000 faaf 	bl	8005c6a <__retarget_lock_release_recursive>
 800570c:	89ab      	ldrh	r3, [r5, #12]
 800570e:	065b      	lsls	r3, r3, #25
 8005710:	f53f af12 	bmi.w	8005538 <_vfiprintf_r+0x4c>
 8005714:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005716:	e711      	b.n	800553c <_vfiprintf_r+0x50>
 8005718:	ab03      	add	r3, sp, #12
 800571a:	9300      	str	r3, [sp, #0]
 800571c:	462a      	mov	r2, r5
 800571e:	4b09      	ldr	r3, [pc, #36]	; (8005744 <_vfiprintf_r+0x258>)
 8005720:	a904      	add	r1, sp, #16
 8005722:	4630      	mov	r0, r6
 8005724:	f7fe fa6a 	bl	8003bfc <_printf_i>
 8005728:	e7e4      	b.n	80056f4 <_vfiprintf_r+0x208>
 800572a:	bf00      	nop
 800572c:	0800638c 	.word	0x0800638c
 8005730:	080063ac 	.word	0x080063ac
 8005734:	0800636c 	.word	0x0800636c
 8005738:	0800625a 	.word	0x0800625a
 800573c:	08006264 	.word	0x08006264
 8005740:	080036b5 	.word	0x080036b5
 8005744:	080054c7 	.word	0x080054c7
 8005748:	08006260 	.word	0x08006260

0800574c <__swbuf_r>:
 800574c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800574e:	460e      	mov	r6, r1
 8005750:	4614      	mov	r4, r2
 8005752:	4605      	mov	r5, r0
 8005754:	b118      	cbz	r0, 800575e <__swbuf_r+0x12>
 8005756:	6983      	ldr	r3, [r0, #24]
 8005758:	b90b      	cbnz	r3, 800575e <__swbuf_r+0x12>
 800575a:	f000 f9e7 	bl	8005b2c <__sinit>
 800575e:	4b21      	ldr	r3, [pc, #132]	; (80057e4 <__swbuf_r+0x98>)
 8005760:	429c      	cmp	r4, r3
 8005762:	d12b      	bne.n	80057bc <__swbuf_r+0x70>
 8005764:	686c      	ldr	r4, [r5, #4]
 8005766:	69a3      	ldr	r3, [r4, #24]
 8005768:	60a3      	str	r3, [r4, #8]
 800576a:	89a3      	ldrh	r3, [r4, #12]
 800576c:	071a      	lsls	r2, r3, #28
 800576e:	d52f      	bpl.n	80057d0 <__swbuf_r+0x84>
 8005770:	6923      	ldr	r3, [r4, #16]
 8005772:	b36b      	cbz	r3, 80057d0 <__swbuf_r+0x84>
 8005774:	6923      	ldr	r3, [r4, #16]
 8005776:	6820      	ldr	r0, [r4, #0]
 8005778:	1ac0      	subs	r0, r0, r3
 800577a:	6963      	ldr	r3, [r4, #20]
 800577c:	b2f6      	uxtb	r6, r6
 800577e:	4283      	cmp	r3, r0
 8005780:	4637      	mov	r7, r6
 8005782:	dc04      	bgt.n	800578e <__swbuf_r+0x42>
 8005784:	4621      	mov	r1, r4
 8005786:	4628      	mov	r0, r5
 8005788:	f000 f93c 	bl	8005a04 <_fflush_r>
 800578c:	bb30      	cbnz	r0, 80057dc <__swbuf_r+0x90>
 800578e:	68a3      	ldr	r3, [r4, #8]
 8005790:	3b01      	subs	r3, #1
 8005792:	60a3      	str	r3, [r4, #8]
 8005794:	6823      	ldr	r3, [r4, #0]
 8005796:	1c5a      	adds	r2, r3, #1
 8005798:	6022      	str	r2, [r4, #0]
 800579a:	701e      	strb	r6, [r3, #0]
 800579c:	6963      	ldr	r3, [r4, #20]
 800579e:	3001      	adds	r0, #1
 80057a0:	4283      	cmp	r3, r0
 80057a2:	d004      	beq.n	80057ae <__swbuf_r+0x62>
 80057a4:	89a3      	ldrh	r3, [r4, #12]
 80057a6:	07db      	lsls	r3, r3, #31
 80057a8:	d506      	bpl.n	80057b8 <__swbuf_r+0x6c>
 80057aa:	2e0a      	cmp	r6, #10
 80057ac:	d104      	bne.n	80057b8 <__swbuf_r+0x6c>
 80057ae:	4621      	mov	r1, r4
 80057b0:	4628      	mov	r0, r5
 80057b2:	f000 f927 	bl	8005a04 <_fflush_r>
 80057b6:	b988      	cbnz	r0, 80057dc <__swbuf_r+0x90>
 80057b8:	4638      	mov	r0, r7
 80057ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80057bc:	4b0a      	ldr	r3, [pc, #40]	; (80057e8 <__swbuf_r+0x9c>)
 80057be:	429c      	cmp	r4, r3
 80057c0:	d101      	bne.n	80057c6 <__swbuf_r+0x7a>
 80057c2:	68ac      	ldr	r4, [r5, #8]
 80057c4:	e7cf      	b.n	8005766 <__swbuf_r+0x1a>
 80057c6:	4b09      	ldr	r3, [pc, #36]	; (80057ec <__swbuf_r+0xa0>)
 80057c8:	429c      	cmp	r4, r3
 80057ca:	bf08      	it	eq
 80057cc:	68ec      	ldreq	r4, [r5, #12]
 80057ce:	e7ca      	b.n	8005766 <__swbuf_r+0x1a>
 80057d0:	4621      	mov	r1, r4
 80057d2:	4628      	mov	r0, r5
 80057d4:	f000 f81a 	bl	800580c <__swsetup_r>
 80057d8:	2800      	cmp	r0, #0
 80057da:	d0cb      	beq.n	8005774 <__swbuf_r+0x28>
 80057dc:	f04f 37ff 	mov.w	r7, #4294967295
 80057e0:	e7ea      	b.n	80057b8 <__swbuf_r+0x6c>
 80057e2:	bf00      	nop
 80057e4:	0800638c 	.word	0x0800638c
 80057e8:	080063ac 	.word	0x080063ac
 80057ec:	0800636c 	.word	0x0800636c

080057f0 <__ascii_wctomb>:
 80057f0:	b149      	cbz	r1, 8005806 <__ascii_wctomb+0x16>
 80057f2:	2aff      	cmp	r2, #255	; 0xff
 80057f4:	bf85      	ittet	hi
 80057f6:	238a      	movhi	r3, #138	; 0x8a
 80057f8:	6003      	strhi	r3, [r0, #0]
 80057fa:	700a      	strbls	r2, [r1, #0]
 80057fc:	f04f 30ff 	movhi.w	r0, #4294967295
 8005800:	bf98      	it	ls
 8005802:	2001      	movls	r0, #1
 8005804:	4770      	bx	lr
 8005806:	4608      	mov	r0, r1
 8005808:	4770      	bx	lr
	...

0800580c <__swsetup_r>:
 800580c:	4b32      	ldr	r3, [pc, #200]	; (80058d8 <__swsetup_r+0xcc>)
 800580e:	b570      	push	{r4, r5, r6, lr}
 8005810:	681d      	ldr	r5, [r3, #0]
 8005812:	4606      	mov	r6, r0
 8005814:	460c      	mov	r4, r1
 8005816:	b125      	cbz	r5, 8005822 <__swsetup_r+0x16>
 8005818:	69ab      	ldr	r3, [r5, #24]
 800581a:	b913      	cbnz	r3, 8005822 <__swsetup_r+0x16>
 800581c:	4628      	mov	r0, r5
 800581e:	f000 f985 	bl	8005b2c <__sinit>
 8005822:	4b2e      	ldr	r3, [pc, #184]	; (80058dc <__swsetup_r+0xd0>)
 8005824:	429c      	cmp	r4, r3
 8005826:	d10f      	bne.n	8005848 <__swsetup_r+0x3c>
 8005828:	686c      	ldr	r4, [r5, #4]
 800582a:	89a3      	ldrh	r3, [r4, #12]
 800582c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005830:	0719      	lsls	r1, r3, #28
 8005832:	d42c      	bmi.n	800588e <__swsetup_r+0x82>
 8005834:	06dd      	lsls	r5, r3, #27
 8005836:	d411      	bmi.n	800585c <__swsetup_r+0x50>
 8005838:	2309      	movs	r3, #9
 800583a:	6033      	str	r3, [r6, #0]
 800583c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005840:	81a3      	strh	r3, [r4, #12]
 8005842:	f04f 30ff 	mov.w	r0, #4294967295
 8005846:	e03e      	b.n	80058c6 <__swsetup_r+0xba>
 8005848:	4b25      	ldr	r3, [pc, #148]	; (80058e0 <__swsetup_r+0xd4>)
 800584a:	429c      	cmp	r4, r3
 800584c:	d101      	bne.n	8005852 <__swsetup_r+0x46>
 800584e:	68ac      	ldr	r4, [r5, #8]
 8005850:	e7eb      	b.n	800582a <__swsetup_r+0x1e>
 8005852:	4b24      	ldr	r3, [pc, #144]	; (80058e4 <__swsetup_r+0xd8>)
 8005854:	429c      	cmp	r4, r3
 8005856:	bf08      	it	eq
 8005858:	68ec      	ldreq	r4, [r5, #12]
 800585a:	e7e6      	b.n	800582a <__swsetup_r+0x1e>
 800585c:	0758      	lsls	r0, r3, #29
 800585e:	d512      	bpl.n	8005886 <__swsetup_r+0x7a>
 8005860:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005862:	b141      	cbz	r1, 8005876 <__swsetup_r+0x6a>
 8005864:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005868:	4299      	cmp	r1, r3
 800586a:	d002      	beq.n	8005872 <__swsetup_r+0x66>
 800586c:	4630      	mov	r0, r6
 800586e:	f7ff fd0b 	bl	8005288 <_free_r>
 8005872:	2300      	movs	r3, #0
 8005874:	6363      	str	r3, [r4, #52]	; 0x34
 8005876:	89a3      	ldrh	r3, [r4, #12]
 8005878:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800587c:	81a3      	strh	r3, [r4, #12]
 800587e:	2300      	movs	r3, #0
 8005880:	6063      	str	r3, [r4, #4]
 8005882:	6923      	ldr	r3, [r4, #16]
 8005884:	6023      	str	r3, [r4, #0]
 8005886:	89a3      	ldrh	r3, [r4, #12]
 8005888:	f043 0308 	orr.w	r3, r3, #8
 800588c:	81a3      	strh	r3, [r4, #12]
 800588e:	6923      	ldr	r3, [r4, #16]
 8005890:	b94b      	cbnz	r3, 80058a6 <__swsetup_r+0x9a>
 8005892:	89a3      	ldrh	r3, [r4, #12]
 8005894:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005898:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800589c:	d003      	beq.n	80058a6 <__swsetup_r+0x9a>
 800589e:	4621      	mov	r1, r4
 80058a0:	4630      	mov	r0, r6
 80058a2:	f000 fa07 	bl	8005cb4 <__smakebuf_r>
 80058a6:	89a0      	ldrh	r0, [r4, #12]
 80058a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80058ac:	f010 0301 	ands.w	r3, r0, #1
 80058b0:	d00a      	beq.n	80058c8 <__swsetup_r+0xbc>
 80058b2:	2300      	movs	r3, #0
 80058b4:	60a3      	str	r3, [r4, #8]
 80058b6:	6963      	ldr	r3, [r4, #20]
 80058b8:	425b      	negs	r3, r3
 80058ba:	61a3      	str	r3, [r4, #24]
 80058bc:	6923      	ldr	r3, [r4, #16]
 80058be:	b943      	cbnz	r3, 80058d2 <__swsetup_r+0xc6>
 80058c0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80058c4:	d1ba      	bne.n	800583c <__swsetup_r+0x30>
 80058c6:	bd70      	pop	{r4, r5, r6, pc}
 80058c8:	0781      	lsls	r1, r0, #30
 80058ca:	bf58      	it	pl
 80058cc:	6963      	ldrpl	r3, [r4, #20]
 80058ce:	60a3      	str	r3, [r4, #8]
 80058d0:	e7f4      	b.n	80058bc <__swsetup_r+0xb0>
 80058d2:	2000      	movs	r0, #0
 80058d4:	e7f7      	b.n	80058c6 <__swsetup_r+0xba>
 80058d6:	bf00      	nop
 80058d8:	2000000c 	.word	0x2000000c
 80058dc:	0800638c 	.word	0x0800638c
 80058e0:	080063ac 	.word	0x080063ac
 80058e4:	0800636c 	.word	0x0800636c

080058e8 <abort>:
 80058e8:	b508      	push	{r3, lr}
 80058ea:	2006      	movs	r0, #6
 80058ec:	f000 fa4a 	bl	8005d84 <raise>
 80058f0:	2001      	movs	r0, #1
 80058f2:	f000 fb5d 	bl	8005fb0 <_exit>
	...

080058f8 <__sflush_r>:
 80058f8:	898a      	ldrh	r2, [r1, #12]
 80058fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058fe:	4605      	mov	r5, r0
 8005900:	0710      	lsls	r0, r2, #28
 8005902:	460c      	mov	r4, r1
 8005904:	d458      	bmi.n	80059b8 <__sflush_r+0xc0>
 8005906:	684b      	ldr	r3, [r1, #4]
 8005908:	2b00      	cmp	r3, #0
 800590a:	dc05      	bgt.n	8005918 <__sflush_r+0x20>
 800590c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800590e:	2b00      	cmp	r3, #0
 8005910:	dc02      	bgt.n	8005918 <__sflush_r+0x20>
 8005912:	2000      	movs	r0, #0
 8005914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005918:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800591a:	2e00      	cmp	r6, #0
 800591c:	d0f9      	beq.n	8005912 <__sflush_r+0x1a>
 800591e:	2300      	movs	r3, #0
 8005920:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005924:	682f      	ldr	r7, [r5, #0]
 8005926:	602b      	str	r3, [r5, #0]
 8005928:	d032      	beq.n	8005990 <__sflush_r+0x98>
 800592a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800592c:	89a3      	ldrh	r3, [r4, #12]
 800592e:	075a      	lsls	r2, r3, #29
 8005930:	d505      	bpl.n	800593e <__sflush_r+0x46>
 8005932:	6863      	ldr	r3, [r4, #4]
 8005934:	1ac0      	subs	r0, r0, r3
 8005936:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005938:	b10b      	cbz	r3, 800593e <__sflush_r+0x46>
 800593a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800593c:	1ac0      	subs	r0, r0, r3
 800593e:	2300      	movs	r3, #0
 8005940:	4602      	mov	r2, r0
 8005942:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005944:	6a21      	ldr	r1, [r4, #32]
 8005946:	4628      	mov	r0, r5
 8005948:	47b0      	blx	r6
 800594a:	1c43      	adds	r3, r0, #1
 800594c:	89a3      	ldrh	r3, [r4, #12]
 800594e:	d106      	bne.n	800595e <__sflush_r+0x66>
 8005950:	6829      	ldr	r1, [r5, #0]
 8005952:	291d      	cmp	r1, #29
 8005954:	d82c      	bhi.n	80059b0 <__sflush_r+0xb8>
 8005956:	4a2a      	ldr	r2, [pc, #168]	; (8005a00 <__sflush_r+0x108>)
 8005958:	40ca      	lsrs	r2, r1
 800595a:	07d6      	lsls	r6, r2, #31
 800595c:	d528      	bpl.n	80059b0 <__sflush_r+0xb8>
 800595e:	2200      	movs	r2, #0
 8005960:	6062      	str	r2, [r4, #4]
 8005962:	04d9      	lsls	r1, r3, #19
 8005964:	6922      	ldr	r2, [r4, #16]
 8005966:	6022      	str	r2, [r4, #0]
 8005968:	d504      	bpl.n	8005974 <__sflush_r+0x7c>
 800596a:	1c42      	adds	r2, r0, #1
 800596c:	d101      	bne.n	8005972 <__sflush_r+0x7a>
 800596e:	682b      	ldr	r3, [r5, #0]
 8005970:	b903      	cbnz	r3, 8005974 <__sflush_r+0x7c>
 8005972:	6560      	str	r0, [r4, #84]	; 0x54
 8005974:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005976:	602f      	str	r7, [r5, #0]
 8005978:	2900      	cmp	r1, #0
 800597a:	d0ca      	beq.n	8005912 <__sflush_r+0x1a>
 800597c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005980:	4299      	cmp	r1, r3
 8005982:	d002      	beq.n	800598a <__sflush_r+0x92>
 8005984:	4628      	mov	r0, r5
 8005986:	f7ff fc7f 	bl	8005288 <_free_r>
 800598a:	2000      	movs	r0, #0
 800598c:	6360      	str	r0, [r4, #52]	; 0x34
 800598e:	e7c1      	b.n	8005914 <__sflush_r+0x1c>
 8005990:	6a21      	ldr	r1, [r4, #32]
 8005992:	2301      	movs	r3, #1
 8005994:	4628      	mov	r0, r5
 8005996:	47b0      	blx	r6
 8005998:	1c41      	adds	r1, r0, #1
 800599a:	d1c7      	bne.n	800592c <__sflush_r+0x34>
 800599c:	682b      	ldr	r3, [r5, #0]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d0c4      	beq.n	800592c <__sflush_r+0x34>
 80059a2:	2b1d      	cmp	r3, #29
 80059a4:	d001      	beq.n	80059aa <__sflush_r+0xb2>
 80059a6:	2b16      	cmp	r3, #22
 80059a8:	d101      	bne.n	80059ae <__sflush_r+0xb6>
 80059aa:	602f      	str	r7, [r5, #0]
 80059ac:	e7b1      	b.n	8005912 <__sflush_r+0x1a>
 80059ae:	89a3      	ldrh	r3, [r4, #12]
 80059b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059b4:	81a3      	strh	r3, [r4, #12]
 80059b6:	e7ad      	b.n	8005914 <__sflush_r+0x1c>
 80059b8:	690f      	ldr	r7, [r1, #16]
 80059ba:	2f00      	cmp	r7, #0
 80059bc:	d0a9      	beq.n	8005912 <__sflush_r+0x1a>
 80059be:	0793      	lsls	r3, r2, #30
 80059c0:	680e      	ldr	r6, [r1, #0]
 80059c2:	bf08      	it	eq
 80059c4:	694b      	ldreq	r3, [r1, #20]
 80059c6:	600f      	str	r7, [r1, #0]
 80059c8:	bf18      	it	ne
 80059ca:	2300      	movne	r3, #0
 80059cc:	eba6 0807 	sub.w	r8, r6, r7
 80059d0:	608b      	str	r3, [r1, #8]
 80059d2:	f1b8 0f00 	cmp.w	r8, #0
 80059d6:	dd9c      	ble.n	8005912 <__sflush_r+0x1a>
 80059d8:	6a21      	ldr	r1, [r4, #32]
 80059da:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80059dc:	4643      	mov	r3, r8
 80059de:	463a      	mov	r2, r7
 80059e0:	4628      	mov	r0, r5
 80059e2:	47b0      	blx	r6
 80059e4:	2800      	cmp	r0, #0
 80059e6:	dc06      	bgt.n	80059f6 <__sflush_r+0xfe>
 80059e8:	89a3      	ldrh	r3, [r4, #12]
 80059ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059ee:	81a3      	strh	r3, [r4, #12]
 80059f0:	f04f 30ff 	mov.w	r0, #4294967295
 80059f4:	e78e      	b.n	8005914 <__sflush_r+0x1c>
 80059f6:	4407      	add	r7, r0
 80059f8:	eba8 0800 	sub.w	r8, r8, r0
 80059fc:	e7e9      	b.n	80059d2 <__sflush_r+0xda>
 80059fe:	bf00      	nop
 8005a00:	20400001 	.word	0x20400001

08005a04 <_fflush_r>:
 8005a04:	b538      	push	{r3, r4, r5, lr}
 8005a06:	690b      	ldr	r3, [r1, #16]
 8005a08:	4605      	mov	r5, r0
 8005a0a:	460c      	mov	r4, r1
 8005a0c:	b913      	cbnz	r3, 8005a14 <_fflush_r+0x10>
 8005a0e:	2500      	movs	r5, #0
 8005a10:	4628      	mov	r0, r5
 8005a12:	bd38      	pop	{r3, r4, r5, pc}
 8005a14:	b118      	cbz	r0, 8005a1e <_fflush_r+0x1a>
 8005a16:	6983      	ldr	r3, [r0, #24]
 8005a18:	b90b      	cbnz	r3, 8005a1e <_fflush_r+0x1a>
 8005a1a:	f000 f887 	bl	8005b2c <__sinit>
 8005a1e:	4b14      	ldr	r3, [pc, #80]	; (8005a70 <_fflush_r+0x6c>)
 8005a20:	429c      	cmp	r4, r3
 8005a22:	d11b      	bne.n	8005a5c <_fflush_r+0x58>
 8005a24:	686c      	ldr	r4, [r5, #4]
 8005a26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d0ef      	beq.n	8005a0e <_fflush_r+0xa>
 8005a2e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005a30:	07d0      	lsls	r0, r2, #31
 8005a32:	d404      	bmi.n	8005a3e <_fflush_r+0x3a>
 8005a34:	0599      	lsls	r1, r3, #22
 8005a36:	d402      	bmi.n	8005a3e <_fflush_r+0x3a>
 8005a38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a3a:	f000 f915 	bl	8005c68 <__retarget_lock_acquire_recursive>
 8005a3e:	4628      	mov	r0, r5
 8005a40:	4621      	mov	r1, r4
 8005a42:	f7ff ff59 	bl	80058f8 <__sflush_r>
 8005a46:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005a48:	07da      	lsls	r2, r3, #31
 8005a4a:	4605      	mov	r5, r0
 8005a4c:	d4e0      	bmi.n	8005a10 <_fflush_r+0xc>
 8005a4e:	89a3      	ldrh	r3, [r4, #12]
 8005a50:	059b      	lsls	r3, r3, #22
 8005a52:	d4dd      	bmi.n	8005a10 <_fflush_r+0xc>
 8005a54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a56:	f000 f908 	bl	8005c6a <__retarget_lock_release_recursive>
 8005a5a:	e7d9      	b.n	8005a10 <_fflush_r+0xc>
 8005a5c:	4b05      	ldr	r3, [pc, #20]	; (8005a74 <_fflush_r+0x70>)
 8005a5e:	429c      	cmp	r4, r3
 8005a60:	d101      	bne.n	8005a66 <_fflush_r+0x62>
 8005a62:	68ac      	ldr	r4, [r5, #8]
 8005a64:	e7df      	b.n	8005a26 <_fflush_r+0x22>
 8005a66:	4b04      	ldr	r3, [pc, #16]	; (8005a78 <_fflush_r+0x74>)
 8005a68:	429c      	cmp	r4, r3
 8005a6a:	bf08      	it	eq
 8005a6c:	68ec      	ldreq	r4, [r5, #12]
 8005a6e:	e7da      	b.n	8005a26 <_fflush_r+0x22>
 8005a70:	0800638c 	.word	0x0800638c
 8005a74:	080063ac 	.word	0x080063ac
 8005a78:	0800636c 	.word	0x0800636c

08005a7c <std>:
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	b510      	push	{r4, lr}
 8005a80:	4604      	mov	r4, r0
 8005a82:	e9c0 3300 	strd	r3, r3, [r0]
 8005a86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a8a:	6083      	str	r3, [r0, #8]
 8005a8c:	8181      	strh	r1, [r0, #12]
 8005a8e:	6643      	str	r3, [r0, #100]	; 0x64
 8005a90:	81c2      	strh	r2, [r0, #14]
 8005a92:	6183      	str	r3, [r0, #24]
 8005a94:	4619      	mov	r1, r3
 8005a96:	2208      	movs	r2, #8
 8005a98:	305c      	adds	r0, #92	; 0x5c
 8005a9a:	f7fd fd63 	bl	8003564 <memset>
 8005a9e:	4b05      	ldr	r3, [pc, #20]	; (8005ab4 <std+0x38>)
 8005aa0:	6263      	str	r3, [r4, #36]	; 0x24
 8005aa2:	4b05      	ldr	r3, [pc, #20]	; (8005ab8 <std+0x3c>)
 8005aa4:	62a3      	str	r3, [r4, #40]	; 0x28
 8005aa6:	4b05      	ldr	r3, [pc, #20]	; (8005abc <std+0x40>)
 8005aa8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005aaa:	4b05      	ldr	r3, [pc, #20]	; (8005ac0 <std+0x44>)
 8005aac:	6224      	str	r4, [r4, #32]
 8005aae:	6323      	str	r3, [r4, #48]	; 0x30
 8005ab0:	bd10      	pop	{r4, pc}
 8005ab2:	bf00      	nop
 8005ab4:	08005dbd 	.word	0x08005dbd
 8005ab8:	08005ddf 	.word	0x08005ddf
 8005abc:	08005e17 	.word	0x08005e17
 8005ac0:	08005e3b 	.word	0x08005e3b

08005ac4 <_cleanup_r>:
 8005ac4:	4901      	ldr	r1, [pc, #4]	; (8005acc <_cleanup_r+0x8>)
 8005ac6:	f000 b8af 	b.w	8005c28 <_fwalk_reent>
 8005aca:	bf00      	nop
 8005acc:	08005a05 	.word	0x08005a05

08005ad0 <__sfmoreglue>:
 8005ad0:	b570      	push	{r4, r5, r6, lr}
 8005ad2:	1e4a      	subs	r2, r1, #1
 8005ad4:	2568      	movs	r5, #104	; 0x68
 8005ad6:	4355      	muls	r5, r2
 8005ad8:	460e      	mov	r6, r1
 8005ada:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005ade:	f7ff fc23 	bl	8005328 <_malloc_r>
 8005ae2:	4604      	mov	r4, r0
 8005ae4:	b140      	cbz	r0, 8005af8 <__sfmoreglue+0x28>
 8005ae6:	2100      	movs	r1, #0
 8005ae8:	e9c0 1600 	strd	r1, r6, [r0]
 8005aec:	300c      	adds	r0, #12
 8005aee:	60a0      	str	r0, [r4, #8]
 8005af0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005af4:	f7fd fd36 	bl	8003564 <memset>
 8005af8:	4620      	mov	r0, r4
 8005afa:	bd70      	pop	{r4, r5, r6, pc}

08005afc <__sfp_lock_acquire>:
 8005afc:	4801      	ldr	r0, [pc, #4]	; (8005b04 <__sfp_lock_acquire+0x8>)
 8005afe:	f000 b8b3 	b.w	8005c68 <__retarget_lock_acquire_recursive>
 8005b02:	bf00      	nop
 8005b04:	200002a0 	.word	0x200002a0

08005b08 <__sfp_lock_release>:
 8005b08:	4801      	ldr	r0, [pc, #4]	; (8005b10 <__sfp_lock_release+0x8>)
 8005b0a:	f000 b8ae 	b.w	8005c6a <__retarget_lock_release_recursive>
 8005b0e:	bf00      	nop
 8005b10:	200002a0 	.word	0x200002a0

08005b14 <__sinit_lock_acquire>:
 8005b14:	4801      	ldr	r0, [pc, #4]	; (8005b1c <__sinit_lock_acquire+0x8>)
 8005b16:	f000 b8a7 	b.w	8005c68 <__retarget_lock_acquire_recursive>
 8005b1a:	bf00      	nop
 8005b1c:	2000029b 	.word	0x2000029b

08005b20 <__sinit_lock_release>:
 8005b20:	4801      	ldr	r0, [pc, #4]	; (8005b28 <__sinit_lock_release+0x8>)
 8005b22:	f000 b8a2 	b.w	8005c6a <__retarget_lock_release_recursive>
 8005b26:	bf00      	nop
 8005b28:	2000029b 	.word	0x2000029b

08005b2c <__sinit>:
 8005b2c:	b510      	push	{r4, lr}
 8005b2e:	4604      	mov	r4, r0
 8005b30:	f7ff fff0 	bl	8005b14 <__sinit_lock_acquire>
 8005b34:	69a3      	ldr	r3, [r4, #24]
 8005b36:	b11b      	cbz	r3, 8005b40 <__sinit+0x14>
 8005b38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b3c:	f7ff bff0 	b.w	8005b20 <__sinit_lock_release>
 8005b40:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005b44:	6523      	str	r3, [r4, #80]	; 0x50
 8005b46:	4b13      	ldr	r3, [pc, #76]	; (8005b94 <__sinit+0x68>)
 8005b48:	4a13      	ldr	r2, [pc, #76]	; (8005b98 <__sinit+0x6c>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	62a2      	str	r2, [r4, #40]	; 0x28
 8005b4e:	42a3      	cmp	r3, r4
 8005b50:	bf04      	itt	eq
 8005b52:	2301      	moveq	r3, #1
 8005b54:	61a3      	streq	r3, [r4, #24]
 8005b56:	4620      	mov	r0, r4
 8005b58:	f000 f820 	bl	8005b9c <__sfp>
 8005b5c:	6060      	str	r0, [r4, #4]
 8005b5e:	4620      	mov	r0, r4
 8005b60:	f000 f81c 	bl	8005b9c <__sfp>
 8005b64:	60a0      	str	r0, [r4, #8]
 8005b66:	4620      	mov	r0, r4
 8005b68:	f000 f818 	bl	8005b9c <__sfp>
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	60e0      	str	r0, [r4, #12]
 8005b70:	2104      	movs	r1, #4
 8005b72:	6860      	ldr	r0, [r4, #4]
 8005b74:	f7ff ff82 	bl	8005a7c <std>
 8005b78:	68a0      	ldr	r0, [r4, #8]
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	2109      	movs	r1, #9
 8005b7e:	f7ff ff7d 	bl	8005a7c <std>
 8005b82:	68e0      	ldr	r0, [r4, #12]
 8005b84:	2202      	movs	r2, #2
 8005b86:	2112      	movs	r1, #18
 8005b88:	f7ff ff78 	bl	8005a7c <std>
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	61a3      	str	r3, [r4, #24]
 8005b90:	e7d2      	b.n	8005b38 <__sinit+0xc>
 8005b92:	bf00      	nop
 8005b94:	08005fe8 	.word	0x08005fe8
 8005b98:	08005ac5 	.word	0x08005ac5

08005b9c <__sfp>:
 8005b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b9e:	4607      	mov	r7, r0
 8005ba0:	f7ff ffac 	bl	8005afc <__sfp_lock_acquire>
 8005ba4:	4b1e      	ldr	r3, [pc, #120]	; (8005c20 <__sfp+0x84>)
 8005ba6:	681e      	ldr	r6, [r3, #0]
 8005ba8:	69b3      	ldr	r3, [r6, #24]
 8005baa:	b913      	cbnz	r3, 8005bb2 <__sfp+0x16>
 8005bac:	4630      	mov	r0, r6
 8005bae:	f7ff ffbd 	bl	8005b2c <__sinit>
 8005bb2:	3648      	adds	r6, #72	; 0x48
 8005bb4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005bb8:	3b01      	subs	r3, #1
 8005bba:	d503      	bpl.n	8005bc4 <__sfp+0x28>
 8005bbc:	6833      	ldr	r3, [r6, #0]
 8005bbe:	b30b      	cbz	r3, 8005c04 <__sfp+0x68>
 8005bc0:	6836      	ldr	r6, [r6, #0]
 8005bc2:	e7f7      	b.n	8005bb4 <__sfp+0x18>
 8005bc4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005bc8:	b9d5      	cbnz	r5, 8005c00 <__sfp+0x64>
 8005bca:	4b16      	ldr	r3, [pc, #88]	; (8005c24 <__sfp+0x88>)
 8005bcc:	60e3      	str	r3, [r4, #12]
 8005bce:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005bd2:	6665      	str	r5, [r4, #100]	; 0x64
 8005bd4:	f000 f847 	bl	8005c66 <__retarget_lock_init_recursive>
 8005bd8:	f7ff ff96 	bl	8005b08 <__sfp_lock_release>
 8005bdc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005be0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005be4:	6025      	str	r5, [r4, #0]
 8005be6:	61a5      	str	r5, [r4, #24]
 8005be8:	2208      	movs	r2, #8
 8005bea:	4629      	mov	r1, r5
 8005bec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005bf0:	f7fd fcb8 	bl	8003564 <memset>
 8005bf4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005bf8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005bfc:	4620      	mov	r0, r4
 8005bfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c00:	3468      	adds	r4, #104	; 0x68
 8005c02:	e7d9      	b.n	8005bb8 <__sfp+0x1c>
 8005c04:	2104      	movs	r1, #4
 8005c06:	4638      	mov	r0, r7
 8005c08:	f7ff ff62 	bl	8005ad0 <__sfmoreglue>
 8005c0c:	4604      	mov	r4, r0
 8005c0e:	6030      	str	r0, [r6, #0]
 8005c10:	2800      	cmp	r0, #0
 8005c12:	d1d5      	bne.n	8005bc0 <__sfp+0x24>
 8005c14:	f7ff ff78 	bl	8005b08 <__sfp_lock_release>
 8005c18:	230c      	movs	r3, #12
 8005c1a:	603b      	str	r3, [r7, #0]
 8005c1c:	e7ee      	b.n	8005bfc <__sfp+0x60>
 8005c1e:	bf00      	nop
 8005c20:	08005fe8 	.word	0x08005fe8
 8005c24:	ffff0001 	.word	0xffff0001

08005c28 <_fwalk_reent>:
 8005c28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c2c:	4606      	mov	r6, r0
 8005c2e:	4688      	mov	r8, r1
 8005c30:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005c34:	2700      	movs	r7, #0
 8005c36:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005c3a:	f1b9 0901 	subs.w	r9, r9, #1
 8005c3e:	d505      	bpl.n	8005c4c <_fwalk_reent+0x24>
 8005c40:	6824      	ldr	r4, [r4, #0]
 8005c42:	2c00      	cmp	r4, #0
 8005c44:	d1f7      	bne.n	8005c36 <_fwalk_reent+0xe>
 8005c46:	4638      	mov	r0, r7
 8005c48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c4c:	89ab      	ldrh	r3, [r5, #12]
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d907      	bls.n	8005c62 <_fwalk_reent+0x3a>
 8005c52:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005c56:	3301      	adds	r3, #1
 8005c58:	d003      	beq.n	8005c62 <_fwalk_reent+0x3a>
 8005c5a:	4629      	mov	r1, r5
 8005c5c:	4630      	mov	r0, r6
 8005c5e:	47c0      	blx	r8
 8005c60:	4307      	orrs	r7, r0
 8005c62:	3568      	adds	r5, #104	; 0x68
 8005c64:	e7e9      	b.n	8005c3a <_fwalk_reent+0x12>

08005c66 <__retarget_lock_init_recursive>:
 8005c66:	4770      	bx	lr

08005c68 <__retarget_lock_acquire_recursive>:
 8005c68:	4770      	bx	lr

08005c6a <__retarget_lock_release_recursive>:
 8005c6a:	4770      	bx	lr

08005c6c <__swhatbuf_r>:
 8005c6c:	b570      	push	{r4, r5, r6, lr}
 8005c6e:	460e      	mov	r6, r1
 8005c70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c74:	2900      	cmp	r1, #0
 8005c76:	b096      	sub	sp, #88	; 0x58
 8005c78:	4614      	mov	r4, r2
 8005c7a:	461d      	mov	r5, r3
 8005c7c:	da07      	bge.n	8005c8e <__swhatbuf_r+0x22>
 8005c7e:	2300      	movs	r3, #0
 8005c80:	602b      	str	r3, [r5, #0]
 8005c82:	89b3      	ldrh	r3, [r6, #12]
 8005c84:	061a      	lsls	r2, r3, #24
 8005c86:	d410      	bmi.n	8005caa <__swhatbuf_r+0x3e>
 8005c88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c8c:	e00e      	b.n	8005cac <__swhatbuf_r+0x40>
 8005c8e:	466a      	mov	r2, sp
 8005c90:	f000 f8fa 	bl	8005e88 <_fstat_r>
 8005c94:	2800      	cmp	r0, #0
 8005c96:	dbf2      	blt.n	8005c7e <__swhatbuf_r+0x12>
 8005c98:	9a01      	ldr	r2, [sp, #4]
 8005c9a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005c9e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005ca2:	425a      	negs	r2, r3
 8005ca4:	415a      	adcs	r2, r3
 8005ca6:	602a      	str	r2, [r5, #0]
 8005ca8:	e7ee      	b.n	8005c88 <__swhatbuf_r+0x1c>
 8005caa:	2340      	movs	r3, #64	; 0x40
 8005cac:	2000      	movs	r0, #0
 8005cae:	6023      	str	r3, [r4, #0]
 8005cb0:	b016      	add	sp, #88	; 0x58
 8005cb2:	bd70      	pop	{r4, r5, r6, pc}

08005cb4 <__smakebuf_r>:
 8005cb4:	898b      	ldrh	r3, [r1, #12]
 8005cb6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005cb8:	079d      	lsls	r5, r3, #30
 8005cba:	4606      	mov	r6, r0
 8005cbc:	460c      	mov	r4, r1
 8005cbe:	d507      	bpl.n	8005cd0 <__smakebuf_r+0x1c>
 8005cc0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005cc4:	6023      	str	r3, [r4, #0]
 8005cc6:	6123      	str	r3, [r4, #16]
 8005cc8:	2301      	movs	r3, #1
 8005cca:	6163      	str	r3, [r4, #20]
 8005ccc:	b002      	add	sp, #8
 8005cce:	bd70      	pop	{r4, r5, r6, pc}
 8005cd0:	ab01      	add	r3, sp, #4
 8005cd2:	466a      	mov	r2, sp
 8005cd4:	f7ff ffca 	bl	8005c6c <__swhatbuf_r>
 8005cd8:	9900      	ldr	r1, [sp, #0]
 8005cda:	4605      	mov	r5, r0
 8005cdc:	4630      	mov	r0, r6
 8005cde:	f7ff fb23 	bl	8005328 <_malloc_r>
 8005ce2:	b948      	cbnz	r0, 8005cf8 <__smakebuf_r+0x44>
 8005ce4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ce8:	059a      	lsls	r2, r3, #22
 8005cea:	d4ef      	bmi.n	8005ccc <__smakebuf_r+0x18>
 8005cec:	f023 0303 	bic.w	r3, r3, #3
 8005cf0:	f043 0302 	orr.w	r3, r3, #2
 8005cf4:	81a3      	strh	r3, [r4, #12]
 8005cf6:	e7e3      	b.n	8005cc0 <__smakebuf_r+0xc>
 8005cf8:	4b0d      	ldr	r3, [pc, #52]	; (8005d30 <__smakebuf_r+0x7c>)
 8005cfa:	62b3      	str	r3, [r6, #40]	; 0x28
 8005cfc:	89a3      	ldrh	r3, [r4, #12]
 8005cfe:	6020      	str	r0, [r4, #0]
 8005d00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d04:	81a3      	strh	r3, [r4, #12]
 8005d06:	9b00      	ldr	r3, [sp, #0]
 8005d08:	6163      	str	r3, [r4, #20]
 8005d0a:	9b01      	ldr	r3, [sp, #4]
 8005d0c:	6120      	str	r0, [r4, #16]
 8005d0e:	b15b      	cbz	r3, 8005d28 <__smakebuf_r+0x74>
 8005d10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d14:	4630      	mov	r0, r6
 8005d16:	f000 f8c9 	bl	8005eac <_isatty_r>
 8005d1a:	b128      	cbz	r0, 8005d28 <__smakebuf_r+0x74>
 8005d1c:	89a3      	ldrh	r3, [r4, #12]
 8005d1e:	f023 0303 	bic.w	r3, r3, #3
 8005d22:	f043 0301 	orr.w	r3, r3, #1
 8005d26:	81a3      	strh	r3, [r4, #12]
 8005d28:	89a0      	ldrh	r0, [r4, #12]
 8005d2a:	4305      	orrs	r5, r0
 8005d2c:	81a5      	strh	r5, [r4, #12]
 8005d2e:	e7cd      	b.n	8005ccc <__smakebuf_r+0x18>
 8005d30:	08005ac5 	.word	0x08005ac5

08005d34 <_raise_r>:
 8005d34:	291f      	cmp	r1, #31
 8005d36:	b538      	push	{r3, r4, r5, lr}
 8005d38:	4604      	mov	r4, r0
 8005d3a:	460d      	mov	r5, r1
 8005d3c:	d904      	bls.n	8005d48 <_raise_r+0x14>
 8005d3e:	2316      	movs	r3, #22
 8005d40:	6003      	str	r3, [r0, #0]
 8005d42:	f04f 30ff 	mov.w	r0, #4294967295
 8005d46:	bd38      	pop	{r3, r4, r5, pc}
 8005d48:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005d4a:	b112      	cbz	r2, 8005d52 <_raise_r+0x1e>
 8005d4c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005d50:	b94b      	cbnz	r3, 8005d66 <_raise_r+0x32>
 8005d52:	4620      	mov	r0, r4
 8005d54:	f000 f830 	bl	8005db8 <_getpid_r>
 8005d58:	462a      	mov	r2, r5
 8005d5a:	4601      	mov	r1, r0
 8005d5c:	4620      	mov	r0, r4
 8005d5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d62:	f000 b817 	b.w	8005d94 <_kill_r>
 8005d66:	2b01      	cmp	r3, #1
 8005d68:	d00a      	beq.n	8005d80 <_raise_r+0x4c>
 8005d6a:	1c59      	adds	r1, r3, #1
 8005d6c:	d103      	bne.n	8005d76 <_raise_r+0x42>
 8005d6e:	2316      	movs	r3, #22
 8005d70:	6003      	str	r3, [r0, #0]
 8005d72:	2001      	movs	r0, #1
 8005d74:	e7e7      	b.n	8005d46 <_raise_r+0x12>
 8005d76:	2400      	movs	r4, #0
 8005d78:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005d7c:	4628      	mov	r0, r5
 8005d7e:	4798      	blx	r3
 8005d80:	2000      	movs	r0, #0
 8005d82:	e7e0      	b.n	8005d46 <_raise_r+0x12>

08005d84 <raise>:
 8005d84:	4b02      	ldr	r3, [pc, #8]	; (8005d90 <raise+0xc>)
 8005d86:	4601      	mov	r1, r0
 8005d88:	6818      	ldr	r0, [r3, #0]
 8005d8a:	f7ff bfd3 	b.w	8005d34 <_raise_r>
 8005d8e:	bf00      	nop
 8005d90:	2000000c 	.word	0x2000000c

08005d94 <_kill_r>:
 8005d94:	b538      	push	{r3, r4, r5, lr}
 8005d96:	4d07      	ldr	r5, [pc, #28]	; (8005db4 <_kill_r+0x20>)
 8005d98:	2300      	movs	r3, #0
 8005d9a:	4604      	mov	r4, r0
 8005d9c:	4608      	mov	r0, r1
 8005d9e:	4611      	mov	r1, r2
 8005da0:	602b      	str	r3, [r5, #0]
 8005da2:	f000 f8d7 	bl	8005f54 <_kill>
 8005da6:	1c43      	adds	r3, r0, #1
 8005da8:	d102      	bne.n	8005db0 <_kill_r+0x1c>
 8005daa:	682b      	ldr	r3, [r5, #0]
 8005dac:	b103      	cbz	r3, 8005db0 <_kill_r+0x1c>
 8005dae:	6023      	str	r3, [r4, #0]
 8005db0:	bd38      	pop	{r3, r4, r5, pc}
 8005db2:	bf00      	nop
 8005db4:	20000294 	.word	0x20000294

08005db8 <_getpid_r>:
 8005db8:	f000 b8bc 	b.w	8005f34 <_getpid>

08005dbc <__sread>:
 8005dbc:	b510      	push	{r4, lr}
 8005dbe:	460c      	mov	r4, r1
 8005dc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dc4:	f000 f894 	bl	8005ef0 <_read_r>
 8005dc8:	2800      	cmp	r0, #0
 8005dca:	bfab      	itete	ge
 8005dcc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005dce:	89a3      	ldrhlt	r3, [r4, #12]
 8005dd0:	181b      	addge	r3, r3, r0
 8005dd2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005dd6:	bfac      	ite	ge
 8005dd8:	6563      	strge	r3, [r4, #84]	; 0x54
 8005dda:	81a3      	strhlt	r3, [r4, #12]
 8005ddc:	bd10      	pop	{r4, pc}

08005dde <__swrite>:
 8005dde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005de2:	461f      	mov	r7, r3
 8005de4:	898b      	ldrh	r3, [r1, #12]
 8005de6:	05db      	lsls	r3, r3, #23
 8005de8:	4605      	mov	r5, r0
 8005dea:	460c      	mov	r4, r1
 8005dec:	4616      	mov	r6, r2
 8005dee:	d505      	bpl.n	8005dfc <__swrite+0x1e>
 8005df0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005df4:	2302      	movs	r3, #2
 8005df6:	2200      	movs	r2, #0
 8005df8:	f000 f868 	bl	8005ecc <_lseek_r>
 8005dfc:	89a3      	ldrh	r3, [r4, #12]
 8005dfe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e02:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005e06:	81a3      	strh	r3, [r4, #12]
 8005e08:	4632      	mov	r2, r6
 8005e0a:	463b      	mov	r3, r7
 8005e0c:	4628      	mov	r0, r5
 8005e0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e12:	f000 b817 	b.w	8005e44 <_write_r>

08005e16 <__sseek>:
 8005e16:	b510      	push	{r4, lr}
 8005e18:	460c      	mov	r4, r1
 8005e1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e1e:	f000 f855 	bl	8005ecc <_lseek_r>
 8005e22:	1c43      	adds	r3, r0, #1
 8005e24:	89a3      	ldrh	r3, [r4, #12]
 8005e26:	bf15      	itete	ne
 8005e28:	6560      	strne	r0, [r4, #84]	; 0x54
 8005e2a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005e2e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005e32:	81a3      	strheq	r3, [r4, #12]
 8005e34:	bf18      	it	ne
 8005e36:	81a3      	strhne	r3, [r4, #12]
 8005e38:	bd10      	pop	{r4, pc}

08005e3a <__sclose>:
 8005e3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e3e:	f000 b813 	b.w	8005e68 <_close_r>
	...

08005e44 <_write_r>:
 8005e44:	b538      	push	{r3, r4, r5, lr}
 8005e46:	4d07      	ldr	r5, [pc, #28]	; (8005e64 <_write_r+0x20>)
 8005e48:	4604      	mov	r4, r0
 8005e4a:	4608      	mov	r0, r1
 8005e4c:	4611      	mov	r1, r2
 8005e4e:	2200      	movs	r2, #0
 8005e50:	602a      	str	r2, [r5, #0]
 8005e52:	461a      	mov	r2, r3
 8005e54:	f000 f8a4 	bl	8005fa0 <_write>
 8005e58:	1c43      	adds	r3, r0, #1
 8005e5a:	d102      	bne.n	8005e62 <_write_r+0x1e>
 8005e5c:	682b      	ldr	r3, [r5, #0]
 8005e5e:	b103      	cbz	r3, 8005e62 <_write_r+0x1e>
 8005e60:	6023      	str	r3, [r4, #0]
 8005e62:	bd38      	pop	{r3, r4, r5, pc}
 8005e64:	20000294 	.word	0x20000294

08005e68 <_close_r>:
 8005e68:	b538      	push	{r3, r4, r5, lr}
 8005e6a:	4d06      	ldr	r5, [pc, #24]	; (8005e84 <_close_r+0x1c>)
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	4604      	mov	r4, r0
 8005e70:	4608      	mov	r0, r1
 8005e72:	602b      	str	r3, [r5, #0]
 8005e74:	f000 f84e 	bl	8005f14 <_close>
 8005e78:	1c43      	adds	r3, r0, #1
 8005e7a:	d102      	bne.n	8005e82 <_close_r+0x1a>
 8005e7c:	682b      	ldr	r3, [r5, #0]
 8005e7e:	b103      	cbz	r3, 8005e82 <_close_r+0x1a>
 8005e80:	6023      	str	r3, [r4, #0]
 8005e82:	bd38      	pop	{r3, r4, r5, pc}
 8005e84:	20000294 	.word	0x20000294

08005e88 <_fstat_r>:
 8005e88:	b538      	push	{r3, r4, r5, lr}
 8005e8a:	4d07      	ldr	r5, [pc, #28]	; (8005ea8 <_fstat_r+0x20>)
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	4604      	mov	r4, r0
 8005e90:	4608      	mov	r0, r1
 8005e92:	4611      	mov	r1, r2
 8005e94:	602b      	str	r3, [r5, #0]
 8005e96:	f000 f845 	bl	8005f24 <_fstat>
 8005e9a:	1c43      	adds	r3, r0, #1
 8005e9c:	d102      	bne.n	8005ea4 <_fstat_r+0x1c>
 8005e9e:	682b      	ldr	r3, [r5, #0]
 8005ea0:	b103      	cbz	r3, 8005ea4 <_fstat_r+0x1c>
 8005ea2:	6023      	str	r3, [r4, #0]
 8005ea4:	bd38      	pop	{r3, r4, r5, pc}
 8005ea6:	bf00      	nop
 8005ea8:	20000294 	.word	0x20000294

08005eac <_isatty_r>:
 8005eac:	b538      	push	{r3, r4, r5, lr}
 8005eae:	4d06      	ldr	r5, [pc, #24]	; (8005ec8 <_isatty_r+0x1c>)
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	4604      	mov	r4, r0
 8005eb4:	4608      	mov	r0, r1
 8005eb6:	602b      	str	r3, [r5, #0]
 8005eb8:	f000 f844 	bl	8005f44 <_isatty>
 8005ebc:	1c43      	adds	r3, r0, #1
 8005ebe:	d102      	bne.n	8005ec6 <_isatty_r+0x1a>
 8005ec0:	682b      	ldr	r3, [r5, #0]
 8005ec2:	b103      	cbz	r3, 8005ec6 <_isatty_r+0x1a>
 8005ec4:	6023      	str	r3, [r4, #0]
 8005ec6:	bd38      	pop	{r3, r4, r5, pc}
 8005ec8:	20000294 	.word	0x20000294

08005ecc <_lseek_r>:
 8005ecc:	b538      	push	{r3, r4, r5, lr}
 8005ece:	4d07      	ldr	r5, [pc, #28]	; (8005eec <_lseek_r+0x20>)
 8005ed0:	4604      	mov	r4, r0
 8005ed2:	4608      	mov	r0, r1
 8005ed4:	4611      	mov	r1, r2
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	602a      	str	r2, [r5, #0]
 8005eda:	461a      	mov	r2, r3
 8005edc:	f000 f842 	bl	8005f64 <_lseek>
 8005ee0:	1c43      	adds	r3, r0, #1
 8005ee2:	d102      	bne.n	8005eea <_lseek_r+0x1e>
 8005ee4:	682b      	ldr	r3, [r5, #0]
 8005ee6:	b103      	cbz	r3, 8005eea <_lseek_r+0x1e>
 8005ee8:	6023      	str	r3, [r4, #0]
 8005eea:	bd38      	pop	{r3, r4, r5, pc}
 8005eec:	20000294 	.word	0x20000294

08005ef0 <_read_r>:
 8005ef0:	b538      	push	{r3, r4, r5, lr}
 8005ef2:	4d07      	ldr	r5, [pc, #28]	; (8005f10 <_read_r+0x20>)
 8005ef4:	4604      	mov	r4, r0
 8005ef6:	4608      	mov	r0, r1
 8005ef8:	4611      	mov	r1, r2
 8005efa:	2200      	movs	r2, #0
 8005efc:	602a      	str	r2, [r5, #0]
 8005efe:	461a      	mov	r2, r3
 8005f00:	f000 f838 	bl	8005f74 <_read>
 8005f04:	1c43      	adds	r3, r0, #1
 8005f06:	d102      	bne.n	8005f0e <_read_r+0x1e>
 8005f08:	682b      	ldr	r3, [r5, #0]
 8005f0a:	b103      	cbz	r3, 8005f0e <_read_r+0x1e>
 8005f0c:	6023      	str	r3, [r4, #0]
 8005f0e:	bd38      	pop	{r3, r4, r5, pc}
 8005f10:	20000294 	.word	0x20000294

08005f14 <_close>:
 8005f14:	4b02      	ldr	r3, [pc, #8]	; (8005f20 <_close+0xc>)
 8005f16:	2258      	movs	r2, #88	; 0x58
 8005f18:	601a      	str	r2, [r3, #0]
 8005f1a:	f04f 30ff 	mov.w	r0, #4294967295
 8005f1e:	4770      	bx	lr
 8005f20:	20000294 	.word	0x20000294

08005f24 <_fstat>:
 8005f24:	4b02      	ldr	r3, [pc, #8]	; (8005f30 <_fstat+0xc>)
 8005f26:	2258      	movs	r2, #88	; 0x58
 8005f28:	601a      	str	r2, [r3, #0]
 8005f2a:	f04f 30ff 	mov.w	r0, #4294967295
 8005f2e:	4770      	bx	lr
 8005f30:	20000294 	.word	0x20000294

08005f34 <_getpid>:
 8005f34:	4b02      	ldr	r3, [pc, #8]	; (8005f40 <_getpid+0xc>)
 8005f36:	2258      	movs	r2, #88	; 0x58
 8005f38:	601a      	str	r2, [r3, #0]
 8005f3a:	f04f 30ff 	mov.w	r0, #4294967295
 8005f3e:	4770      	bx	lr
 8005f40:	20000294 	.word	0x20000294

08005f44 <_isatty>:
 8005f44:	4b02      	ldr	r3, [pc, #8]	; (8005f50 <_isatty+0xc>)
 8005f46:	2258      	movs	r2, #88	; 0x58
 8005f48:	601a      	str	r2, [r3, #0]
 8005f4a:	2000      	movs	r0, #0
 8005f4c:	4770      	bx	lr
 8005f4e:	bf00      	nop
 8005f50:	20000294 	.word	0x20000294

08005f54 <_kill>:
 8005f54:	4b02      	ldr	r3, [pc, #8]	; (8005f60 <_kill+0xc>)
 8005f56:	2258      	movs	r2, #88	; 0x58
 8005f58:	601a      	str	r2, [r3, #0]
 8005f5a:	f04f 30ff 	mov.w	r0, #4294967295
 8005f5e:	4770      	bx	lr
 8005f60:	20000294 	.word	0x20000294

08005f64 <_lseek>:
 8005f64:	4b02      	ldr	r3, [pc, #8]	; (8005f70 <_lseek+0xc>)
 8005f66:	2258      	movs	r2, #88	; 0x58
 8005f68:	601a      	str	r2, [r3, #0]
 8005f6a:	f04f 30ff 	mov.w	r0, #4294967295
 8005f6e:	4770      	bx	lr
 8005f70:	20000294 	.word	0x20000294

08005f74 <_read>:
 8005f74:	4b02      	ldr	r3, [pc, #8]	; (8005f80 <_read+0xc>)
 8005f76:	2258      	movs	r2, #88	; 0x58
 8005f78:	601a      	str	r2, [r3, #0]
 8005f7a:	f04f 30ff 	mov.w	r0, #4294967295
 8005f7e:	4770      	bx	lr
 8005f80:	20000294 	.word	0x20000294

08005f84 <_sbrk>:
 8005f84:	4b04      	ldr	r3, [pc, #16]	; (8005f98 <_sbrk+0x14>)
 8005f86:	6819      	ldr	r1, [r3, #0]
 8005f88:	4602      	mov	r2, r0
 8005f8a:	b909      	cbnz	r1, 8005f90 <_sbrk+0xc>
 8005f8c:	4903      	ldr	r1, [pc, #12]	; (8005f9c <_sbrk+0x18>)
 8005f8e:	6019      	str	r1, [r3, #0]
 8005f90:	6818      	ldr	r0, [r3, #0]
 8005f92:	4402      	add	r2, r0
 8005f94:	601a      	str	r2, [r3, #0]
 8005f96:	4770      	bx	lr
 8005f98:	20000200 	.word	0x20000200
 8005f9c:	200002a8 	.word	0x200002a8

08005fa0 <_write>:
 8005fa0:	4b02      	ldr	r3, [pc, #8]	; (8005fac <_write+0xc>)
 8005fa2:	2258      	movs	r2, #88	; 0x58
 8005fa4:	601a      	str	r2, [r3, #0]
 8005fa6:	f04f 30ff 	mov.w	r0, #4294967295
 8005faa:	4770      	bx	lr
 8005fac:	20000294 	.word	0x20000294

08005fb0 <_exit>:
 8005fb0:	e7fe      	b.n	8005fb0 <_exit>
	...

08005fb4 <_init>:
 8005fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fb6:	bf00      	nop
 8005fb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fba:	bc08      	pop	{r3}
 8005fbc:	469e      	mov	lr, r3
 8005fbe:	4770      	bx	lr

08005fc0 <_fini>:
 8005fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fc2:	bf00      	nop
 8005fc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fc6:	bc08      	pop	{r3}
 8005fc8:	469e      	mov	lr, r3
 8005fca:	4770      	bx	lr
