Timing Analyzer report for quartus_compile
Wed Dec 13 00:46:31 2023
Quartus Prime Version 20.4.0 Build 72 12/14/2020 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Recommendations
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow 900mV 100C Model
 15. Metastability Summary Slow 900mV -40C Model
 16. Metastability Summary Fast 900mV 100C Model
 17. Metastability Summary Fast 900mV -40C Model
 18. Board Trace Model Assignments
 19. Input Transition Times
 20. Signal Integrity Metrics (Slow 900mv 100c Model)
 21. Setup Transfers
 22. Hold Transfers
 23. Recovery Transfers
 24. Removal Transfers
---- Setup Reports ----
     ---- clock Reports ----
           25. Command Info
           26. Summary of Paths
           27. Path #1: Setup slack is -4.336 (VIOLATED)
           28. Path #2: Setup slack is -4.322 (VIOLATED)
           29. Path #3: Setup slack is -4.306 (VIOLATED)
           30. Path #4: Setup slack is -4.301 (VIOLATED)
           31. Path #5: Setup slack is -4.294 (VIOLATED)
           32. Path #6: Setup slack is -4.293 (VIOLATED)
           33. Path #7: Setup slack is -4.287 (VIOLATED)
           34. Path #8: Setup slack is -4.281 (VIOLATED)
           35. Path #9: Setup slack is -4.280 (VIOLATED)
           36. Path #10: Setup slack is -4.279 (VIOLATED)
     ---- clock2x Reports ----
           37. Command Info
           38. Summary of Paths
           39. Path #1: Setup slack is -1.643 (VIOLATED)
           40. Path #2: Setup slack is -1.633 (VIOLATED)
           41. Path #3: Setup slack is -1.620 (VIOLATED)
           42. Path #4: Setup slack is -1.615 (VIOLATED)
           43. Path #5: Setup slack is -1.612 (VIOLATED)
           44. Path #6: Setup slack is -1.601 (VIOLATED)
           45. Path #7: Setup slack is -1.600 (VIOLATED)
           46. Path #8: Setup slack is -1.595 (VIOLATED)
           47. Path #9: Setup slack is -1.589 (VIOLATED)
           48. Path #10: Setup slack is -1.588 (VIOLATED)
---- Hold Reports ----
     ---- clock Reports ----
           49. Command Info
           50. Summary of Paths
           51. Path #1: Hold slack is -0.167 (VIOLATED)
           52. Path #2: Hold slack is -0.161 (VIOLATED)
           53. Path #3: Hold slack is -0.154 (VIOLATED)
           54. Path #4: Hold slack is -0.151 (VIOLATED)
           55. Path #5: Hold slack is -0.139 (VIOLATED)
           56. Path #6: Hold slack is -0.135 (VIOLATED)
           57. Path #7: Hold slack is -0.133 (VIOLATED)
           58. Path #8: Hold slack is -0.129 (VIOLATED)
           59. Path #9: Hold slack is -0.128 (VIOLATED)
           60. Path #10: Hold slack is -0.128 (VIOLATED)
     ---- clock2x Reports ----
           61. Command Info
           62. Summary of Paths
           63. Path #1: Hold slack is 0.080 
           64. Path #2: Hold slack is 0.081 
           65. Path #3: Hold slack is 0.083 
           66. Path #4: Hold slack is 0.083 
           67. Path #5: Hold slack is 0.083 
           68. Path #6: Hold slack is 0.083 
           69. Path #7: Hold slack is 0.083 
           70. Path #8: Hold slack is 0.083 
           71. Path #9: Hold slack is 0.083 
           72. Path #10: Hold slack is 0.083 
---- Recovery Reports ----
     ---- clock2x Reports ----
           73. Command Info
           74. Summary of Paths
           75. Path #1: Recovery slack is -1.345 (VIOLATED)
           76. Path #2: Recovery slack is -1.343 (VIOLATED)
           77. Path #3: Recovery slack is -1.316 (VIOLATED)
           78. Path #4: Recovery slack is -0.315 (VIOLATED)
     ---- clock Reports ----
           79. Command Info
           80. Summary of Paths
           81. Path #1: Recovery slack is -0.890 (VIOLATED)
           82. Path #2: Recovery slack is -0.889 (VIOLATED)
           83. Path #3: Recovery slack is -0.862 (VIOLATED)
           84. Path #4: Recovery slack is -0.816 (VIOLATED)
           85. Path #5: Recovery slack is -0.813 (VIOLATED)
           86. Path #6: Recovery slack is -0.803 (VIOLATED)
           87. Path #7: Recovery slack is -0.800 (VIOLATED)
           88. Path #8: Recovery slack is -0.799 (VIOLATED)
           89. Path #9: Recovery slack is -0.798 (VIOLATED)
           90. Path #10: Recovery slack is -0.797 (VIOLATED)
---- Removal Reports ----
     ---- clock Reports ----
           91. Command Info
           92. Summary of Paths
           93. Path #1: Removal slack is 0.138 
           94. Path #2: Removal slack is 0.138 
           95. Path #3: Removal slack is 0.138 
           96. Path #4: Removal slack is 0.138 
           97. Path #5: Removal slack is 0.138 
           98. Path #6: Removal slack is 0.138 
           99. Path #7: Removal slack is 0.141 
          100. Path #8: Removal slack is 0.143 
          101. Path #9: Removal slack is 0.143 
          102. Path #10: Removal slack is 0.144 
     ---- clock2x Reports ----
          103. Command Info
          104. Summary of Paths
          105. Path #1: Removal slack is 0.237 
          106. Path #2: Removal slack is 0.278 
          107. Path #3: Removal slack is 0.278 
          108. Path #4: Removal slack is 0.279 
109. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
     110. Unconstrained Paths Summary
     111. Clock Status Summary
     ---- Setup Analysis Reports ----
          112. Unconstrained Input Ports
          113. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
          114. Unconstrained Input Ports
          115. Unconstrained Output Ports
116. Multicorner Timing Analysis Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 20.4.0 Build 72 12/14/2020 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; quartus_compile                                   ;
; Device Family         ; Cyclone 10 GX                                     ;
; Device                ; 10CX220YF780I5G                                   ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 52     ;
; Maximum allowed            ; 12     ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------+
; SDC File List                                                                        ;
+---------------------+----------+--------+--------------------------+-----------------+
; SDC File Path       ; Instance ; Status ; Read at                  ; Processing Time ;
+---------------------+----------+--------+--------------------------+-----------------+
; quartus_compile.sdc ;          ; OK     ; Wed Dec 13 00:46:29 2023 ; 00:00:00        ;
+---------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/home/slowe8/HLSDataset/polybench/atax/src/atax_4.prj/quartus/).


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }   ;
; clock2x    ; Base ; 0.500  ; 2000.0 MHz ; 0.000 ; 0.250 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock2x } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                             ;
+------------+-----------------+------------+--------------------------------------------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                       ; Worst-Case Operating Conditions ;
+------------+-----------------+------------+--------------------------------------------+---------------------------------+
; 187.41 MHz ; 187.41 MHz      ; clock      ;                                            ; Slow 900mV -40C Model           ;
; 867.3 MHz  ; 469.92 MHz      ; clock2x    ; limit due to minimum pulse width violation ; Slow 900mV 100C Model           ;
+------------+-----------------+------------+--------------------------------------------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------+
; Setup Summary                                                      ;
+---------+--------+---------------+---------------------------------+
; Clock   ; Slack  ; End Point TNS ; Worst-Case Operating Conditions ;
+---------+--------+---------------+---------------------------------+
; clock   ; -4.336 ; -9436.840     ; Slow 900mV -40C Model           ;
; clock2x ; -1.643 ; -103.529      ; Slow 900mV 100C Model           ;
+---------+--------+---------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------+
; Hold Summary                                                       ;
+---------+--------+---------------+---------------------------------+
; Clock   ; Slack  ; End Point TNS ; Worst-Case Operating Conditions ;
+---------+--------+---------------+---------------------------------+
; clock   ; -0.167 ; -7.015        ; Slow 900mV -40C Model           ;
; clock2x ; 0.080  ; 0.000         ; Fast 900mV -40C Model           ;
+---------+--------+---------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------+
; Recovery Summary                                                   ;
+---------+--------+---------------+---------------------------------+
; Clock   ; Slack  ; End Point TNS ; Worst-Case Operating Conditions ;
+---------+--------+---------------+---------------------------------+
; clock2x ; -1.345 ; -4.308        ; Slow 900mV 100C Model           ;
; clock   ; -0.890 ; -1427.125     ; Slow 900mV 100C Model           ;
+---------+--------+---------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+-------------------------------------------------------------------+
; Removal Summary                                                   ;
+---------+-------+---------------+---------------------------------+
; Clock   ; Slack ; End Point TNS ; Worst-Case Operating Conditions ;
+---------+-------+---------------+---------------------------------+
; clock   ; 0.138 ; 0.000         ; Fast 900mV -40C Model           ;
; clock2x ; 0.237 ; 0.000         ; Fast 900mV -40C Model           ;
+---------+-------+---------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------+
; Minimum Pulse Width Summary                                        ;
+---------+--------+---------------+---------------------------------+
; Clock   ; Slack  ; End Point TNS ; Worst-Case Operating Conditions ;
+---------+--------+---------------+---------------------------------+
; clock   ; -1.720 ; -1156.546     ; Slow 900mV -40C Model           ;
; clock2x ; -1.628 ; -59.994       ; Slow 900mV 100C Model           ;
+---------+--------+---------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 126
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 2, or 1.6%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Slow 900mV -40C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 126
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 3, or 2.4%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 0.0 years or 0.134 seconds.
Typical MTBF of Design is 2.89e-06 years or 90.9 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 126
Number of Synchronizer Chains Found With Unsafe MTBF: 3
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.252 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 0.0 years or 0.00763 seconds.
Typical MTBF of Design is 0.0604 years or 1.9e+06 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 126
Number of Synchronizer Chains Found With Unsafe MTBF: 125
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.370 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 20.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; ~ALTERA_DATA0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                      ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; clock      ; clock2x  ; 50       ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; -1.643           ; Slow 900mV 100C Model           ;
; clock2x    ; clock    ; 64       ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; -0.746           ; Slow 900mV -40C Model           ;
; clock      ; clock    ; 35477    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; -4.336           ; Slow 900mV -40C Model           ;
; clock2x    ; clock2x  ; 567      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; -0.653           ; Slow 900mV 100C Model           ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                       ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; clock      ; clock2x  ; 49       ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 0.353            ; Fast 900mV -40C Model           ;
; clock2x    ; clock    ; 64       ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; -0.167           ; Slow 900mV -40C Model           ;
; clock      ; clock    ; 33671    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.014            ; Fast 900mV -40C Model           ;
; clock2x    ; clock2x  ; 567      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.080            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                   ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; clock      ; clock2x  ; 3        ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; -1.345           ; Slow 900mV 100C Model           ;
; clock      ; clock    ; 4506     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; -0.890           ; Slow 900mV 100C Model           ;
; clock2x    ; clock2x  ; 1        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; -0.315           ; Slow 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                    ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; clock      ; clock2x  ; 3        ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 0.278            ; Fast 900mV -40C Model           ;
; clock      ; clock    ; 4506     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.138            ; Fast 900mV -40C Model           ;
; clock2x    ; clock2x  ; 1        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.237            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -4.336 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -4.336 ; atax_start_reg[0]                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ; clock        ; clock       ; 1.000        ; -0.100     ; 5.226      ; Slow 900mV -40C Model           ;
; -4.322 ; atax_A_reg[8]                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ; clock        ; clock       ; 1.000        ; -0.100     ; 5.212      ; Slow 900mV -40C Model           ;
; -4.306 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[9] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ; clock        ; clock       ; 1.000        ; -0.100     ; 5.196      ; Slow 900mV -40C Model           ;
; -4.301 ; atax_start_reg[0]                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ; clock        ; clock       ; 1.000        ; -0.100     ; 5.191      ; Slow 900mV -40C Model           ;
; -4.294 ; atax_start_reg[0]                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ; clock        ; clock       ; 1.000        ; -0.100     ; 5.184      ; Slow 900mV -40C Model           ;
; -4.293 ; atax_start_reg[0]                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ; clock        ; clock       ; 1.000        ; -0.100     ; 5.183      ; Slow 900mV -40C Model           ;
; -4.287 ; atax_A_reg[8]                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ; clock        ; clock       ; 1.000        ; -0.100     ; 5.177      ; Slow 900mV -40C Model           ;
; -4.281 ; atax_start_reg[0]                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ; clock        ; clock       ; 1.000        ; -0.100     ; 5.171      ; Slow 900mV -40C Model           ;
; -4.280 ; atax_A_reg[8]                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ; clock        ; clock       ; 1.000        ; -0.100     ; 5.170      ; Slow 900mV -40C Model           ;
; -4.279 ; atax_A_reg[8]                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ; clock        ; clock       ; 1.000        ; -0.100     ; 5.169      ; Slow 900mV -40C Model           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -4.336 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_start_reg[0]                                                                                                                                                                                                                                                                                                     ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 8.581                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.245                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -4.336 (VIOLATED)                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.100 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.226  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.777       ; 83         ; 0.721 ; 2.056 ;
;    Cell                ;        ; 2     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 1.765       ; 34         ; 0.000 ; 0.520 ;
;    Cell                ;        ; 22    ; 3.226       ; 62         ; 0.000 ; 0.749 ;
;    uTco                ;        ; 1     ; 0.235       ; 4          ; 0.235 ; 0.235 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.424       ; 83         ; 0.000 ; 1.873 ;
;    Cell                ;        ; 3     ; 0.508       ; 17         ; 0.000 ; 0.508 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                             ;
; 3.355   ; 3.355   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                                     ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                       ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                      ;
;   3.355 ;   2.056 ; RR ; IC     ; 1      ; FF_X68_Y31_N19       ; High Speed ; atax_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                     ;
;   3.355 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y31_N19       ; High Speed ; atax_start_reg[0]                                                                                                                                                                                                                                                                                                                         ;
; 8.581   ; 5.226   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                 ;
;   3.590 ;   0.235 ; RR ; uTco   ; 1      ; FF_X68_Y31_N19       ;            ; atax_start_reg[0]|q                                                                                                                                                                                                                                                                                                                       ;
;   3.764 ;   0.174 ; RR ; CELL   ; 1      ; FF_X68_Y31_N19       ; High Speed ; atax_start_reg[0]~la_lab/laboutt[12]                                                                                                                                                                                                                                                                                                      ;
;   3.764 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|start|input                                                                                                                                                                                                                                                                                                                     ;
;   3.764 ;   0.000 ; RR ; CELL   ; 132    ; Boundary Port        ;            ; atax_inst|start                                                                                                                                                                                                                                                                                                                           ;
;   4.069 ;   0.305 ; RR ; IC     ; 1      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12|datad             ;
;   4.242 ;   0.173 ; RR ; CELL   ; 1      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12|combout           ;
;   4.246 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12~la_lab/laboutb[6] ;
;   4.716 ;   0.470 ; RR ; IC     ; 4      ; LABCELL_X66_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~1|datac                                                                          ;
;   5.465 ;   0.749 ; RF ; CELL   ; 1      ; LABCELL_X66_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~37|cout                                                                          ;
;   5.483 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~41|cin                                                                           ;
;   5.696 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~77|cout                                                                          ;
;   5.714 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y31_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~81|cin                                                                           ;
;   5.927 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y31_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~117|cout                                                                         ;
;   5.945 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y30_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~121|cin                                                                          ;
;   6.158 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y30_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~157|cout                                                                         ;
;   6.176 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~161|cin                                                                          ;
;   6.305 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X66_Y29_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~165|cout                                                                         ;
;   6.305 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X66_Y29_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~169|cin                                                                          ;
;   6.579 ;   0.274 ; FF ; CELL   ; 2      ; LABCELL_X66_Y29_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~173|sumout                                                                       ;
;   6.583 ;   0.004 ; FF ; CELL   ; 2      ; LABCELL_X66_Y29_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~173~la_lab/laboutt[6]                                                            ;
;   6.964 ;   0.381 ; FF ; IC     ; 3      ; MLABCELL_X65_Y33_N54 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~193|dataf                                                                        ;
;   7.553 ;   0.589 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y33_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~197|cout                                                                         ;
;   7.570 ;   0.017 ; FF ; IC     ; 4      ; MLABCELL_X65_Y32_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~201|cin                                                                          ;
;   7.694 ;   0.124 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y32_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~205|cout                                                                         ;
;   7.694 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X65_Y32_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~209|cin                                                                          ;
;   7.734 ;   0.040 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y32_N9  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~213|cout                                                                         ;
;   7.734 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X65_Y32_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~217|cin                                                                          ;
;   7.765 ;   0.031 ; RF ; CELL   ; 1      ; MLABCELL_X65_Y32_N15 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~221|cout                                                                         ;
;   7.765 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X65_Y32_N18 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~225|cin                                                                          ;
;   8.056 ;   0.291 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y32_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~229|sumout                                                                       ;
;   8.061 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y32_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~229~la_mlab/laboutt[14]                                                          ;
;   8.581 ;   0.520 ; RR ; IC     ; 1      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60|portadatain[0]           ;
;   8.581 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 4.255   ; 3.255   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   1.551 ;   0.551 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.059 ;   0.508 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   2.059 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   2.059 ;   0.000 ; RR ; CELL ; 9189   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   3.932 ;   1.873 ; RR ; IC   ; 1      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60|clk0 ;
;   3.932 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
;   4.255 ;   0.323 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 4.235   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                     ;
; 4.245   ; 0.010   ;    ; uTsu ; 0      ; MLABCELL_X65_Y36_N45 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Setup slack is -4.322 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_A_reg[8]                                                                                                                                                                                                                                                                                                         ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 8.567                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.245                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -4.322 (VIOLATED)                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.100 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.212  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.777       ; 83         ; 0.721 ; 2.056 ;
;    Cell                ;        ; 2     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 1.622       ; 31         ; 0.000 ; 0.520 ;
;    Cell                ;        ; 22    ; 3.354       ; 64         ; 0.000 ; 0.749 ;
;    uTco                ;        ; 1     ; 0.236       ; 5          ; 0.236 ; 0.236 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.424       ; 83         ; 0.000 ; 1.873 ;
;    Cell                ;        ; 3     ; 0.508       ; 17         ; 0.000 ; 0.508 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                             ;
; 3.355   ; 3.355   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                                     ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                       ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                      ;
;   3.355 ;   2.056 ; RR ; IC     ; 1      ; FF_X70_Y29_N5        ; High Speed ; atax_A_reg[8]|clk                                                                                                                                                                                                                                                                                                                         ;
;   3.355 ;   0.000 ; RR ; CELL   ; 1      ; FF_X70_Y29_N5        ; High Speed ; atax_A_reg[8]                                                                                                                                                                                                                                                                                                                             ;
; 8.567   ; 5.212   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                 ;
;   3.591 ;   0.236 ; RR ; uTco   ; 1      ; FF_X70_Y29_N5        ;            ; atax_A_reg[8]|q                                                                                                                                                                                                                                                                                                                           ;
;   3.772 ;   0.181 ; RR ; CELL   ; 1      ; FF_X70_Y29_N5        ; High Speed ; atax_A_reg[8]~la_lab/laboutt[3]                                                                                                                                                                                                                                                                                                           ;
;   3.772 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|A[8]|input                                                                                                                                                                                                                                                                                                                      ;
;   3.772 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|A[8]                                                                                                                                                                                                                                                                                                                            ;
;   3.934 ;   0.162 ; RR ; IC     ; 1      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12|datab             ;
;   4.228 ;   0.294 ; RR ; CELL   ; 1      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12|combout           ;
;   4.232 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12~la_lab/laboutb[6] ;
;   4.702 ;   0.470 ; RR ; IC     ; 4      ; LABCELL_X66_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~1|datac                                                                          ;
;   5.451 ;   0.749 ; RF ; CELL   ; 1      ; LABCELL_X66_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~37|cout                                                                          ;
;   5.469 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~41|cin                                                                           ;
;   5.682 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~77|cout                                                                          ;
;   5.700 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y31_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~81|cin                                                                           ;
;   5.913 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y31_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~117|cout                                                                         ;
;   5.931 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y30_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~121|cin                                                                          ;
;   6.144 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y30_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~157|cout                                                                         ;
;   6.162 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~161|cin                                                                          ;
;   6.291 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X66_Y29_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~165|cout                                                                         ;
;   6.291 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X66_Y29_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~169|cin                                                                          ;
;   6.565 ;   0.274 ; FF ; CELL   ; 2      ; LABCELL_X66_Y29_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~173|sumout                                                                       ;
;   6.569 ;   0.004 ; FF ; CELL   ; 2      ; LABCELL_X66_Y29_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~173~la_lab/laboutt[6]                                                            ;
;   6.950 ;   0.381 ; FF ; IC     ; 3      ; MLABCELL_X65_Y33_N54 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~193|dataf                                                                        ;
;   7.539 ;   0.589 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y33_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~197|cout                                                                         ;
;   7.556 ;   0.017 ; FF ; IC     ; 4      ; MLABCELL_X65_Y32_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~201|cin                                                                          ;
;   7.680 ;   0.124 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y32_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~205|cout                                                                         ;
;   7.680 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X65_Y32_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~209|cin                                                                          ;
;   7.720 ;   0.040 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y32_N9  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~213|cout                                                                         ;
;   7.720 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X65_Y32_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~217|cin                                                                          ;
;   7.751 ;   0.031 ; RF ; CELL   ; 1      ; MLABCELL_X65_Y32_N15 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~221|cout                                                                         ;
;   7.751 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X65_Y32_N18 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~225|cin                                                                          ;
;   8.042 ;   0.291 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y32_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~229|sumout                                                                       ;
;   8.047 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y32_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~229~la_mlab/laboutt[14]                                                          ;
;   8.567 ;   0.520 ; RR ; IC     ; 1      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60|portadatain[0]           ;
;   8.567 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 4.255   ; 3.255   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   1.551 ;   0.551 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.059 ;   0.508 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   2.059 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   2.059 ;   0.000 ; RR ; CELL ; 9189   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   3.932 ;   1.873 ; RR ; IC   ; 1      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60|clk0 ;
;   3.932 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
;   4.255 ;   0.323 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 4.235   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                     ;
; 4.245   ; 0.010   ;    ; uTsu ; 0      ; MLABCELL_X65_Y36_N45 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Setup slack is -4.306 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[9]                               ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 8.551                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.245                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -4.306 (VIOLATED)                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.100 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.196  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.777       ; 83         ; 0.000 ; 2.056 ;
;    Cell                ;        ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 1.608       ; 31         ; 0.017 ; 0.520 ;
;    Cell                ;        ; 21    ; 3.348       ; 64         ; 0.000 ; 0.749 ;
;    uTco                ;        ; 1     ; 0.240       ; 5          ; 0.240 ; 0.240 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.424       ; 83         ; 0.000 ; 1.873 ;
;    Cell                ;        ; 3     ; 0.508       ; 17         ; 0.000 ; 0.508 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                             ;
; 3.355   ; 3.355   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                                     ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                       ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                      ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                     ;
;   1.299 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                           ;
;   3.355 ;   2.056 ; RR ; IC     ; 1      ; FF_X69_Y29_N13       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[9]|clk                                               ;
;   3.355 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y29_N13       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[9]                                                   ;
; 8.551   ; 5.196   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                 ;
;   3.595 ;   0.240 ; RR ; uTco   ; 1      ; FF_X69_Y29_N13       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[9]|q                                                 ;
;   3.769 ;   0.174 ; RR ; CELL   ; 1      ; FF_X69_Y29_N13       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[9]~la_lab/laboutt[8]                                 ;
;   3.917 ;   0.148 ; RR ; IC     ; 1      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12|dataa             ;
;   4.212 ;   0.295 ; RR ; CELL   ; 1      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12|combout           ;
;   4.216 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12~la_lab/laboutb[6] ;
;   4.686 ;   0.470 ; RR ; IC     ; 4      ; LABCELL_X66_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~1|datac                                                                          ;
;   5.435 ;   0.749 ; RF ; CELL   ; 1      ; LABCELL_X66_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~37|cout                                                                          ;
;   5.453 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~41|cin                                                                           ;
;   5.666 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~77|cout                                                                          ;
;   5.684 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y31_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~81|cin                                                                           ;
;   5.897 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y31_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~117|cout                                                                         ;
;   5.915 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y30_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~121|cin                                                                          ;
;   6.128 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y30_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~157|cout                                                                         ;
;   6.146 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~161|cin                                                                          ;
;   6.275 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X66_Y29_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~165|cout                                                                         ;
;   6.275 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X66_Y29_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~169|cin                                                                          ;
;   6.549 ;   0.274 ; FF ; CELL   ; 2      ; LABCELL_X66_Y29_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~173|sumout                                                                       ;
;   6.553 ;   0.004 ; FF ; CELL   ; 2      ; LABCELL_X66_Y29_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~173~la_lab/laboutt[6]                                                            ;
;   6.934 ;   0.381 ; FF ; IC     ; 3      ; MLABCELL_X65_Y33_N54 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~193|dataf                                                                        ;
;   7.523 ;   0.589 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y33_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~197|cout                                                                         ;
;   7.540 ;   0.017 ; FF ; IC     ; 4      ; MLABCELL_X65_Y32_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~201|cin                                                                          ;
;   7.664 ;   0.124 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y32_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~205|cout                                                                         ;
;   7.664 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X65_Y32_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~209|cin                                                                          ;
;   7.704 ;   0.040 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y32_N9  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~213|cout                                                                         ;
;   7.704 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X65_Y32_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~217|cin                                                                          ;
;   7.735 ;   0.031 ; RF ; CELL   ; 1      ; MLABCELL_X65_Y32_N15 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~221|cout                                                                         ;
;   7.735 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X65_Y32_N18 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~225|cin                                                                          ;
;   8.026 ;   0.291 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y32_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~229|sumout                                                                       ;
;   8.031 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y32_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~229~la_mlab/laboutt[14]                                                          ;
;   8.551 ;   0.520 ; RR ; IC     ; 1      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60|portadatain[0]           ;
;   8.551 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 4.255   ; 3.255   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   1.551 ;   0.551 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.059 ;   0.508 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   2.059 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   2.059 ;   0.000 ; RR ; CELL ; 9189   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   3.932 ;   1.873 ; RR ; IC   ; 1      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60|clk0 ;
;   3.932 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
;   4.255 ;   0.323 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 4.235   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                     ;
; 4.245   ; 0.010   ;    ; uTsu ; 0      ; MLABCELL_X65_Y36_N45 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Setup slack is -4.301 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_start_reg[0]                                                                                                                                                                                                                                                                                                     ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 8.546                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.245                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -4.301 (VIOLATED)                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.100 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.191  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.777       ; 83         ; 0.721 ; 2.056 ;
;    Cell                ;        ; 2     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 1.821       ; 35         ; 0.000 ; 0.520 ;
;    Cell                ;        ; 22    ; 3.135       ; 60         ; 0.000 ; 0.749 ;
;    uTco                ;        ; 1     ; 0.235       ; 5          ; 0.235 ; 0.235 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.424       ; 83         ; 0.000 ; 1.873 ;
;    Cell                ;        ; 3     ; 0.508       ; 17         ; 0.000 ; 0.508 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                             ;
; 3.355   ; 3.355   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                                     ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                       ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                      ;
;   3.355 ;   2.056 ; RR ; IC     ; 1      ; FF_X68_Y31_N19       ; High Speed ; atax_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                     ;
;   3.355 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y31_N19       ; High Speed ; atax_start_reg[0]                                                                                                                                                                                                                                                                                                                         ;
; 8.546   ; 5.191   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                 ;
;   3.590 ;   0.235 ; RR ; uTco   ; 1      ; FF_X68_Y31_N19       ;            ; atax_start_reg[0]|q                                                                                                                                                                                                                                                                                                                       ;
;   3.764 ;   0.174 ; RR ; CELL   ; 1      ; FF_X68_Y31_N19       ; High Speed ; atax_start_reg[0]~la_lab/laboutt[12]                                                                                                                                                                                                                                                                                                      ;
;   3.764 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|start|input                                                                                                                                                                                                                                                                                                                     ;
;   3.764 ;   0.000 ; RR ; CELL   ; 132    ; Boundary Port        ;            ; atax_inst|start                                                                                                                                                                                                                                                                                                                           ;
;   4.069 ;   0.305 ; RR ; IC     ; 1      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12|datad             ;
;   4.242 ;   0.173 ; RR ; CELL   ; 1      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12|combout           ;
;   4.246 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12~la_lab/laboutb[6] ;
;   4.716 ;   0.470 ; RR ; IC     ; 4      ; LABCELL_X66_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~1|datac                                                                          ;
;   5.465 ;   0.749 ; RF ; CELL   ; 1      ; LABCELL_X66_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~37|cout                                                                          ;
;   5.483 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~41|cin                                                                           ;
;   5.696 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~77|cout                                                                          ;
;   5.714 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y31_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~81|cin                                                                           ;
;   5.927 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y31_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~117|cout                                                                         ;
;   5.945 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y30_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~121|cin                                                                          ;
;   6.158 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y30_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~157|cout                                                                         ;
;   6.176 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~161|cin                                                                          ;
;   6.305 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X66_Y29_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~165|cout                                                                         ;
;   6.305 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X66_Y29_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~169|cin                                                                          ;
;   6.538 ;   0.233 ; FF ; CELL   ; 2      ; LABCELL_X66_Y29_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~169|sumout                                                                       ;
;   6.542 ;   0.004 ; FF ; CELL   ; 3      ; LABCELL_X66_Y29_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~169~la_lab/laboutt[5]                                                            ;
;   6.979 ;   0.437 ; FF ; IC     ; 3      ; MLABCELL_X65_Y33_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~189|datad                                                                        ;
;   7.518 ;   0.539 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y33_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~197|cout                                                                         ;
;   7.535 ;   0.017 ; FF ; IC     ; 4      ; MLABCELL_X65_Y32_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~201|cin                                                                          ;
;   7.659 ;   0.124 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y32_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~205|cout                                                                         ;
;   7.659 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X65_Y32_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~209|cin                                                                          ;
;   7.699 ;   0.040 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y32_N9  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~213|cout                                                                         ;
;   7.699 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X65_Y32_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~217|cin                                                                          ;
;   7.730 ;   0.031 ; RF ; CELL   ; 1      ; MLABCELL_X65_Y32_N15 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~221|cout                                                                         ;
;   7.730 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X65_Y32_N18 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~225|cin                                                                          ;
;   8.021 ;   0.291 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y32_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~229|sumout                                                                       ;
;   8.026 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y32_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~229~la_mlab/laboutt[14]                                                          ;
;   8.546 ;   0.520 ; RR ; IC     ; 1      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60|portadatain[0]           ;
;   8.546 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 4.255   ; 3.255   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   1.551 ;   0.551 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.059 ;   0.508 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   2.059 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   2.059 ;   0.000 ; RR ; CELL ; 9189   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   3.932 ;   1.873 ; RR ; IC   ; 1      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60|clk0 ;
;   3.932 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
;   4.255 ;   0.323 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 4.235   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                     ;
; 4.245   ; 0.010   ;    ; uTsu ; 0      ; MLABCELL_X65_Y36_N45 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Setup slack is -4.294 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_start_reg[0]                                                                                                                                                                                                                                                                                                     ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 8.539                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.245                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -4.294 (VIOLATED)                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.100 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.184  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.777       ; 83         ; 0.721 ; 2.056 ;
;    Cell                ;        ; 2     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 1.823       ; 35         ; 0.000 ; 0.520 ;
;    Cell                ;        ; 20    ; 3.126       ; 60         ; 0.000 ; 0.749 ;
;    uTco                ;        ; 1     ; 0.235       ; 5          ; 0.235 ; 0.235 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.424       ; 83         ; 0.000 ; 1.873 ;
;    Cell                ;        ; 3     ; 0.508       ; 17         ; 0.000 ; 0.508 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                             ;
; 3.355   ; 3.355   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                                     ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                       ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                      ;
;   3.355 ;   2.056 ; RR ; IC     ; 1      ; FF_X68_Y31_N19       ; High Speed ; atax_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                     ;
;   3.355 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y31_N19       ; High Speed ; atax_start_reg[0]                                                                                                                                                                                                                                                                                                                         ;
; 8.539   ; 5.184   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                 ;
;   3.590 ;   0.235 ; RR ; uTco   ; 1      ; FF_X68_Y31_N19       ;            ; atax_start_reg[0]|q                                                                                                                                                                                                                                                                                                                       ;
;   3.764 ;   0.174 ; RR ; CELL   ; 1      ; FF_X68_Y31_N19       ; High Speed ; atax_start_reg[0]~la_lab/laboutt[12]                                                                                                                                                                                                                                                                                                      ;
;   3.764 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|start|input                                                                                                                                                                                                                                                                                                                     ;
;   3.764 ;   0.000 ; RR ; CELL   ; 132    ; Boundary Port        ;            ; atax_inst|start                                                                                                                                                                                                                                                                                                                           ;
;   4.069 ;   0.305 ; RR ; IC     ; 1      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12|datad             ;
;   4.242 ;   0.173 ; RR ; CELL   ; 1      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12|combout           ;
;   4.246 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12~la_lab/laboutb[6] ;
;   4.716 ;   0.470 ; RR ; IC     ; 4      ; LABCELL_X66_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~1|datac                                                                          ;
;   5.465 ;   0.749 ; RF ; CELL   ; 1      ; LABCELL_X66_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~37|cout                                                                          ;
;   5.483 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~41|cin                                                                           ;
;   5.696 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~77|cout                                                                          ;
;   5.714 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y31_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~81|cin                                                                           ;
;   5.927 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y31_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~117|cout                                                                         ;
;   5.945 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y30_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~121|cin                                                                          ;
;   6.158 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y30_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~157|cout                                                                         ;
;   6.176 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~161|cin                                                                          ;
;   6.533 ;   0.357 ; FF ; CELL   ; 1      ; LABCELL_X66_Y29_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~165|sumout                                                                       ;
;   6.537 ;   0.004 ; FF ; CELL   ; 4      ; LABCELL_X66_Y29_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~165~la_lab/laboutt[3]                                                            ;
;   6.976 ;   0.439 ; FF ; IC     ; 4      ; MLABCELL_X65_Y33_N48 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~185|datad                                                                        ;
;   7.511 ;   0.535 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y33_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~197|cout                                                                         ;
;   7.528 ;   0.017 ; FF ; IC     ; 4      ; MLABCELL_X65_Y32_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~201|cin                                                                          ;
;   7.652 ;   0.124 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y32_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~205|cout                                                                         ;
;   7.652 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X65_Y32_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~209|cin                                                                          ;
;   7.692 ;   0.040 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y32_N9  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~213|cout                                                                         ;
;   7.692 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X65_Y32_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~217|cin                                                                          ;
;   7.723 ;   0.031 ; RF ; CELL   ; 1      ; MLABCELL_X65_Y32_N15 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~221|cout                                                                         ;
;   7.723 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X65_Y32_N18 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~225|cin                                                                          ;
;   8.014 ;   0.291 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y32_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~229|sumout                                                                       ;
;   8.019 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y32_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~229~la_mlab/laboutt[14]                                                          ;
;   8.539 ;   0.520 ; RR ; IC     ; 1      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60|portadatain[0]           ;
;   8.539 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 4.255   ; 3.255   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   1.551 ;   0.551 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.059 ;   0.508 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   2.059 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   2.059 ;   0.000 ; RR ; CELL ; 9189   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   3.932 ;   1.873 ; RR ; IC   ; 1      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60|clk0 ;
;   3.932 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
;   4.255 ;   0.323 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 4.235   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                     ;
; 4.245   ; 0.010   ;    ; uTsu ; 0      ; MLABCELL_X65_Y36_N45 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Setup slack is -4.293 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_start_reg[0]                                                                                                                                                                                                                                                                                                     ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 8.538                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.245                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -4.293 (VIOLATED)                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.100 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.183  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.777       ; 83         ; 0.721 ; 2.056 ;
;    Cell                ;        ; 2     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 1.775       ; 34         ; 0.000 ; 0.520 ;
;    Cell                ;        ; 24    ; 3.173       ; 61         ; 0.000 ; 0.749 ;
;    uTco                ;        ; 1     ; 0.235       ; 5          ; 0.235 ; 0.235 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.424       ; 83         ; 0.000 ; 1.873 ;
;    Cell                ;        ; 3     ; 0.508       ; 17         ; 0.000 ; 0.508 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                             ;
; 3.355   ; 3.355   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                                     ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                       ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                      ;
;   3.355 ;   2.056 ; RR ; IC     ; 1      ; FF_X68_Y31_N19       ; High Speed ; atax_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                     ;
;   3.355 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y31_N19       ; High Speed ; atax_start_reg[0]                                                                                                                                                                                                                                                                                                                         ;
; 8.538   ; 5.183   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                 ;
;   3.590 ;   0.235 ; RR ; uTco   ; 1      ; FF_X68_Y31_N19       ;            ; atax_start_reg[0]|q                                                                                                                                                                                                                                                                                                                       ;
;   3.764 ;   0.174 ; RR ; CELL   ; 1      ; FF_X68_Y31_N19       ; High Speed ; atax_start_reg[0]~la_lab/laboutt[12]                                                                                                                                                                                                                                                                                                      ;
;   3.764 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|start|input                                                                                                                                                                                                                                                                                                                     ;
;   3.764 ;   0.000 ; RR ; CELL   ; 132    ; Boundary Port        ;            ; atax_inst|start                                                                                                                                                                                                                                                                                                                           ;
;   4.069 ;   0.305 ; RR ; IC     ; 1      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12|datad             ;
;   4.242 ;   0.173 ; RR ; CELL   ; 1      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12|combout           ;
;   4.246 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12~la_lab/laboutb[6] ;
;   4.716 ;   0.470 ; RR ; IC     ; 4      ; LABCELL_X66_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~1|datac                                                                          ;
;   5.465 ;   0.749 ; RF ; CELL   ; 1      ; LABCELL_X66_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~37|cout                                                                          ;
;   5.483 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~41|cin                                                                           ;
;   5.696 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~77|cout                                                                          ;
;   5.714 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y31_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~81|cin                                                                           ;
;   5.927 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y31_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~117|cout                                                                         ;
;   5.945 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y30_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~121|cin                                                                          ;
;   6.158 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y30_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~157|cout                                                                         ;
;   6.176 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~161|cin                                                                          ;
;   6.305 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X66_Y29_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~165|cout                                                                         ;
;   6.305 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X66_Y29_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~169|cin                                                                          ;
;   6.342 ;   0.037 ; FR ; CELL   ; 1      ; LABCELL_X66_Y29_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~173|cout                                                                         ;
;   6.342 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X66_Y29_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~177|cin                                                                          ;
;   6.557 ;   0.215 ; RF ; CELL   ; 2      ; LABCELL_X66_Y29_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~177|sumout                                                                       ;
;   6.561 ;   0.004 ; FF ; CELL   ; 2      ; LABCELL_X66_Y29_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~177~la_lab/laboutt[8]                                                            ;
;   6.952 ;   0.391 ; FF ; IC     ; 2      ; MLABCELL_X65_Y33_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~197|dataf                                                                        ;
;   7.510 ;   0.558 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y33_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~197|cout                                                                         ;
;   7.527 ;   0.017 ; FF ; IC     ; 4      ; MLABCELL_X65_Y32_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~201|cin                                                                          ;
;   7.651 ;   0.124 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y32_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~205|cout                                                                         ;
;   7.651 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X65_Y32_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~209|cin                                                                          ;
;   7.691 ;   0.040 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y32_N9  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~213|cout                                                                         ;
;   7.691 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X65_Y32_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~217|cin                                                                          ;
;   7.722 ;   0.031 ; RF ; CELL   ; 1      ; MLABCELL_X65_Y32_N15 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~221|cout                                                                         ;
;   7.722 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X65_Y32_N18 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~225|cin                                                                          ;
;   8.013 ;   0.291 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y32_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~229|sumout                                                                       ;
;   8.018 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y32_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~229~la_mlab/laboutt[14]                                                          ;
;   8.538 ;   0.520 ; RR ; IC     ; 1      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60|portadatain[0]           ;
;   8.538 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 4.255   ; 3.255   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   1.551 ;   0.551 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.059 ;   0.508 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   2.059 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   2.059 ;   0.000 ; RR ; CELL ; 9189   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   3.932 ;   1.873 ; RR ; IC   ; 1      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60|clk0 ;
;   3.932 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
;   4.255 ;   0.323 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 4.235   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                     ;
; 4.245   ; 0.010   ;    ; uTsu ; 0      ; MLABCELL_X65_Y36_N45 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Setup slack is -4.287 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_A_reg[8]                                                                                                                                                                                                                                                                                                         ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 8.532                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.245                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -4.287 (VIOLATED)                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.100 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.177  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.777       ; 83         ; 0.721 ; 2.056 ;
;    Cell                ;        ; 2     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 1.678       ; 32         ; 0.000 ; 0.520 ;
;    Cell                ;        ; 22    ; 3.263       ; 63         ; 0.000 ; 0.749 ;
;    uTco                ;        ; 1     ; 0.236       ; 5          ; 0.236 ; 0.236 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.424       ; 83         ; 0.000 ; 1.873 ;
;    Cell                ;        ; 3     ; 0.508       ; 17         ; 0.000 ; 0.508 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                             ;
; 3.355   ; 3.355   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                                     ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                       ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                      ;
;   3.355 ;   2.056 ; RR ; IC     ; 1      ; FF_X70_Y29_N5        ; High Speed ; atax_A_reg[8]|clk                                                                                                                                                                                                                                                                                                                         ;
;   3.355 ;   0.000 ; RR ; CELL   ; 1      ; FF_X70_Y29_N5        ; High Speed ; atax_A_reg[8]                                                                                                                                                                                                                                                                                                                             ;
; 8.532   ; 5.177   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                 ;
;   3.591 ;   0.236 ; RR ; uTco   ; 1      ; FF_X70_Y29_N5        ;            ; atax_A_reg[8]|q                                                                                                                                                                                                                                                                                                                           ;
;   3.772 ;   0.181 ; RR ; CELL   ; 1      ; FF_X70_Y29_N5        ; High Speed ; atax_A_reg[8]~la_lab/laboutt[3]                                                                                                                                                                                                                                                                                                           ;
;   3.772 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|A[8]|input                                                                                                                                                                                                                                                                                                                      ;
;   3.772 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|A[8]                                                                                                                                                                                                                                                                                                                            ;
;   3.934 ;   0.162 ; RR ; IC     ; 1      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12|datab             ;
;   4.228 ;   0.294 ; RR ; CELL   ; 1      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12|combout           ;
;   4.232 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12~la_lab/laboutb[6] ;
;   4.702 ;   0.470 ; RR ; IC     ; 4      ; LABCELL_X66_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~1|datac                                                                          ;
;   5.451 ;   0.749 ; RF ; CELL   ; 1      ; LABCELL_X66_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~37|cout                                                                          ;
;   5.469 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~41|cin                                                                           ;
;   5.682 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~77|cout                                                                          ;
;   5.700 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y31_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~81|cin                                                                           ;
;   5.913 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y31_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~117|cout                                                                         ;
;   5.931 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y30_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~121|cin                                                                          ;
;   6.144 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y30_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~157|cout                                                                         ;
;   6.162 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~161|cin                                                                          ;
;   6.291 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X66_Y29_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~165|cout                                                                         ;
;   6.291 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X66_Y29_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~169|cin                                                                          ;
;   6.524 ;   0.233 ; FF ; CELL   ; 2      ; LABCELL_X66_Y29_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~169|sumout                                                                       ;
;   6.528 ;   0.004 ; FF ; CELL   ; 3      ; LABCELL_X66_Y29_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~169~la_lab/laboutt[5]                                                            ;
;   6.965 ;   0.437 ; FF ; IC     ; 3      ; MLABCELL_X65_Y33_N51 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~189|datad                                                                        ;
;   7.504 ;   0.539 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y33_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~197|cout                                                                         ;
;   7.521 ;   0.017 ; FF ; IC     ; 4      ; MLABCELL_X65_Y32_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~201|cin                                                                          ;
;   7.645 ;   0.124 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y32_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~205|cout                                                                         ;
;   7.645 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X65_Y32_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~209|cin                                                                          ;
;   7.685 ;   0.040 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y32_N9  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~213|cout                                                                         ;
;   7.685 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X65_Y32_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~217|cin                                                                          ;
;   7.716 ;   0.031 ; RF ; CELL   ; 1      ; MLABCELL_X65_Y32_N15 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~221|cout                                                                         ;
;   7.716 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X65_Y32_N18 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~225|cin                                                                          ;
;   8.007 ;   0.291 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y32_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~229|sumout                                                                       ;
;   8.012 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y32_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~229~la_mlab/laboutt[14]                                                          ;
;   8.532 ;   0.520 ; RR ; IC     ; 1      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60|portadatain[0]           ;
;   8.532 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 4.255   ; 3.255   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   1.551 ;   0.551 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.059 ;   0.508 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   2.059 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   2.059 ;   0.000 ; RR ; CELL ; 9189   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   3.932 ;   1.873 ; RR ; IC   ; 1      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60|clk0 ;
;   3.932 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
;   4.255 ;   0.323 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 4.235   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                     ;
; 4.245   ; 0.010   ;    ; uTsu ; 0      ; MLABCELL_X65_Y36_N45 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Setup slack is -4.281 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_start_reg[0]                                                                                                                                                                                                                                                                                                     ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 8.526                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.245                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -4.281 (VIOLATED)                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.100 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.171  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.777       ; 83         ; 0.721 ; 2.056 ;
;    Cell                ;        ; 2     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 1.783       ; 34         ; 0.000 ; 0.520 ;
;    Cell                ;        ; 19    ; 3.153       ; 61         ; 0.000 ; 0.805 ;
;    uTco                ;        ; 1     ; 0.235       ; 5          ; 0.235 ; 0.235 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.424       ; 83         ; 0.000 ; 1.873 ;
;    Cell                ;        ; 3     ; 0.508       ; 17         ; 0.000 ; 0.508 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                             ;
; 3.355   ; 3.355   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                                     ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                       ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                      ;
;   3.355 ;   2.056 ; RR ; IC     ; 1      ; FF_X68_Y31_N19       ; High Speed ; atax_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                     ;
;   3.355 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y31_N19       ; High Speed ; atax_start_reg[0]                                                                                                                                                                                                                                                                                                                         ;
; 8.526   ; 5.171   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                 ;
;   3.590 ;   0.235 ; RR ; uTco   ; 1      ; FF_X68_Y31_N19       ;            ; atax_start_reg[0]|q                                                                                                                                                                                                                                                                                                                       ;
;   3.764 ;   0.174 ; RR ; CELL   ; 1      ; FF_X68_Y31_N19       ; High Speed ; atax_start_reg[0]~la_lab/laboutt[12]                                                                                                                                                                                                                                                                                                      ;
;   3.764 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|start|input                                                                                                                                                                                                                                                                                                                     ;
;   3.764 ;   0.000 ; RR ; CELL   ; 132    ; Boundary Port        ;            ; atax_inst|start                                                                                                                                                                                                                                                                                                                           ;
;   4.069 ;   0.305 ; RR ; IC     ; 1      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12|datad             ;
;   4.242 ;   0.173 ; RR ; CELL   ; 1      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12|combout           ;
;   4.246 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12~la_lab/laboutb[6] ;
;   4.716 ;   0.470 ; RR ; IC     ; 4      ; LABCELL_X66_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~1|datac                                                                          ;
;   5.465 ;   0.749 ; RF ; CELL   ; 1      ; LABCELL_X66_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~37|cout                                                                          ;
;   5.483 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~41|cin                                                                           ;
;   5.696 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~77|cout                                                                          ;
;   5.714 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y31_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~81|cin                                                                           ;
;   5.927 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y31_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~117|cout                                                                         ;
;   5.945 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y30_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~121|cin                                                                          ;
;   6.272 ;   0.327 ; FF ; CELL   ; 2      ; LABCELL_X66_Y30_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~121|sumout                                                                       ;
;   6.276 ;   0.004 ; FF ; CELL   ; 3      ; LABCELL_X66_Y30_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~121~la_lab/laboutb[1]                                                            ;
;   6.693 ;   0.417 ; FF ; IC     ; 4      ; MLABCELL_X65_Y33_N15 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~141|dataa                                                                        ;
;   7.498 ;   0.805 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y33_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~197|cout                                                                         ;
;   7.515 ;   0.017 ; FF ; IC     ; 4      ; MLABCELL_X65_Y32_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~201|cin                                                                          ;
;   7.639 ;   0.124 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y32_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~205|cout                                                                         ;
;   7.639 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X65_Y32_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~209|cin                                                                          ;
;   7.679 ;   0.040 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y32_N9  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~213|cout                                                                         ;
;   7.679 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X65_Y32_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~217|cin                                                                          ;
;   7.710 ;   0.031 ; RF ; CELL   ; 1      ; MLABCELL_X65_Y32_N15 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~221|cout                                                                         ;
;   7.710 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X65_Y32_N18 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~225|cin                                                                          ;
;   8.001 ;   0.291 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y32_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~229|sumout                                                                       ;
;   8.006 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y32_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~229~la_mlab/laboutt[14]                                                          ;
;   8.526 ;   0.520 ; RR ; IC     ; 1      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60|portadatain[0]           ;
;   8.526 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 4.255   ; 3.255   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   1.551 ;   0.551 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.059 ;   0.508 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   2.059 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   2.059 ;   0.000 ; RR ; CELL ; 9189   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   3.932 ;   1.873 ; RR ; IC   ; 1      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60|clk0 ;
;   3.932 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
;   4.255 ;   0.323 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 4.235   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                     ;
; 4.245   ; 0.010   ;    ; uTsu ; 0      ; MLABCELL_X65_Y36_N45 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Setup slack is -4.280 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_A_reg[8]                                                                                                                                                                                                                                                                                                         ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 8.525                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.245                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -4.280 (VIOLATED)                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.100 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.170  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.777       ; 83         ; 0.721 ; 2.056 ;
;    Cell                ;        ; 2     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 1.680       ; 32         ; 0.000 ; 0.520 ;
;    Cell                ;        ; 20    ; 3.254       ; 63         ; 0.000 ; 0.749 ;
;    uTco                ;        ; 1     ; 0.236       ; 5          ; 0.236 ; 0.236 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.424       ; 83         ; 0.000 ; 1.873 ;
;    Cell                ;        ; 3     ; 0.508       ; 17         ; 0.000 ; 0.508 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                             ;
; 3.355   ; 3.355   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                                     ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                       ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                      ;
;   3.355 ;   2.056 ; RR ; IC     ; 1      ; FF_X70_Y29_N5        ; High Speed ; atax_A_reg[8]|clk                                                                                                                                                                                                                                                                                                                         ;
;   3.355 ;   0.000 ; RR ; CELL   ; 1      ; FF_X70_Y29_N5        ; High Speed ; atax_A_reg[8]                                                                                                                                                                                                                                                                                                                             ;
; 8.525   ; 5.170   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                 ;
;   3.591 ;   0.236 ; RR ; uTco   ; 1      ; FF_X70_Y29_N5        ;            ; atax_A_reg[8]|q                                                                                                                                                                                                                                                                                                                           ;
;   3.772 ;   0.181 ; RR ; CELL   ; 1      ; FF_X70_Y29_N5        ; High Speed ; atax_A_reg[8]~la_lab/laboutt[3]                                                                                                                                                                                                                                                                                                           ;
;   3.772 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|A[8]|input                                                                                                                                                                                                                                                                                                                      ;
;   3.772 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|A[8]                                                                                                                                                                                                                                                                                                                            ;
;   3.934 ;   0.162 ; RR ; IC     ; 1      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12|datab             ;
;   4.228 ;   0.294 ; RR ; CELL   ; 1      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12|combout           ;
;   4.232 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12~la_lab/laboutb[6] ;
;   4.702 ;   0.470 ; RR ; IC     ; 4      ; LABCELL_X66_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~1|datac                                                                          ;
;   5.451 ;   0.749 ; RF ; CELL   ; 1      ; LABCELL_X66_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~37|cout                                                                          ;
;   5.469 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~41|cin                                                                           ;
;   5.682 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~77|cout                                                                          ;
;   5.700 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y31_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~81|cin                                                                           ;
;   5.913 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y31_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~117|cout                                                                         ;
;   5.931 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y30_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~121|cin                                                                          ;
;   6.144 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y30_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~157|cout                                                                         ;
;   6.162 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~161|cin                                                                          ;
;   6.519 ;   0.357 ; FF ; CELL   ; 1      ; LABCELL_X66_Y29_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~165|sumout                                                                       ;
;   6.523 ;   0.004 ; FF ; CELL   ; 4      ; LABCELL_X66_Y29_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~165~la_lab/laboutt[3]                                                            ;
;   6.962 ;   0.439 ; FF ; IC     ; 4      ; MLABCELL_X65_Y33_N48 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~185|datad                                                                        ;
;   7.497 ;   0.535 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y33_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~197|cout                                                                         ;
;   7.514 ;   0.017 ; FF ; IC     ; 4      ; MLABCELL_X65_Y32_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~201|cin                                                                          ;
;   7.638 ;   0.124 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y32_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~205|cout                                                                         ;
;   7.638 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X65_Y32_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~209|cin                                                                          ;
;   7.678 ;   0.040 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y32_N9  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~213|cout                                                                         ;
;   7.678 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X65_Y32_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~217|cin                                                                          ;
;   7.709 ;   0.031 ; RF ; CELL   ; 1      ; MLABCELL_X65_Y32_N15 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~221|cout                                                                         ;
;   7.709 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X65_Y32_N18 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~225|cin                                                                          ;
;   8.000 ;   0.291 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y32_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~229|sumout                                                                       ;
;   8.005 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y32_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~229~la_mlab/laboutt[14]                                                          ;
;   8.525 ;   0.520 ; RR ; IC     ; 1      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60|portadatain[0]           ;
;   8.525 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 4.255   ; 3.255   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   1.551 ;   0.551 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.059 ;   0.508 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   2.059 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   2.059 ;   0.000 ; RR ; CELL ; 9189   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   3.932 ;   1.873 ; RR ; IC   ; 1      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60|clk0 ;
;   3.932 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
;   4.255 ;   0.323 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 4.235   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                     ;
; 4.245   ; 0.010   ;    ; uTsu ; 0      ; MLABCELL_X65_Y36_N45 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Setup slack is -4.279 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_A_reg[8]                                                                                                                                                                                                                                                                                                         ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 8.524                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 4.245                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -4.279 (VIOLATED)                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.100 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.169  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.777       ; 83         ; 0.721 ; 2.056 ;
;    Cell                ;        ; 2     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 1.632       ; 32         ; 0.000 ; 0.520 ;
;    Cell                ;        ; 24    ; 3.301       ; 64         ; 0.000 ; 0.749 ;
;    uTco                ;        ; 1     ; 0.236       ; 5          ; 0.236 ; 0.236 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.424       ; 83         ; 0.000 ; 1.873 ;
;    Cell                ;        ; 3     ; 0.508       ; 17         ; 0.000 ; 0.508 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                             ;
; 3.355   ; 3.355   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                                     ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                       ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                      ;
;   3.355 ;   2.056 ; RR ; IC     ; 1      ; FF_X70_Y29_N5        ; High Speed ; atax_A_reg[8]|clk                                                                                                                                                                                                                                                                                                                         ;
;   3.355 ;   0.000 ; RR ; CELL   ; 1      ; FF_X70_Y29_N5        ; High Speed ; atax_A_reg[8]                                                                                                                                                                                                                                                                                                                             ;
; 8.524   ; 5.169   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                 ;
;   3.591 ;   0.236 ; RR ; uTco   ; 1      ; FF_X70_Y29_N5        ;            ; atax_A_reg[8]|q                                                                                                                                                                                                                                                                                                                           ;
;   3.772 ;   0.181 ; RR ; CELL   ; 1      ; FF_X70_Y29_N5        ; High Speed ; atax_A_reg[8]~la_lab/laboutt[3]                                                                                                                                                                                                                                                                                                           ;
;   3.772 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; atax_inst|A[8]|input                                                                                                                                                                                                                                                                                                                      ;
;   3.772 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port        ;            ; atax_inst|A[8]                                                                                                                                                                                                                                                                                                                            ;
;   3.934 ;   0.162 ; RR ; IC     ; 1      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12|datab             ;
;   4.228 ;   0.294 ; RR ; CELL   ; 1      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12|combout           ;
;   4.232 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X69_Y29_N39  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_out[0]~12~la_lab/laboutb[6] ;
;   4.702 ;   0.470 ; RR ; IC     ; 4      ; LABCELL_X66_Y33_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~1|datac                                                                          ;
;   5.451 ;   0.749 ; RF ; CELL   ; 1      ; LABCELL_X66_Y33_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~37|cout                                                                          ;
;   5.469 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y32_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~41|cin                                                                           ;
;   5.682 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y32_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~77|cout                                                                          ;
;   5.700 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y31_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~81|cin                                                                           ;
;   5.913 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y31_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~117|cout                                                                         ;
;   5.931 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y30_N30  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~121|cin                                                                          ;
;   6.144 ;   0.213 ; FF ; CELL   ; 1      ; LABCELL_X66_Y30_N57  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~157|cout                                                                         ;
;   6.162 ;   0.018 ; FF ; IC     ; 4      ; LABCELL_X66_Y29_N0   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~161|cin                                                                          ;
;   6.291 ;   0.129 ; FF ; CELL   ; 1      ; LABCELL_X66_Y29_N3   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~165|cout                                                                         ;
;   6.291 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X66_Y29_N6   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~169|cin                                                                          ;
;   6.328 ;   0.037 ; FR ; CELL   ; 1      ; LABCELL_X66_Y29_N9   ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~173|cout                                                                         ;
;   6.328 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X66_Y29_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~177|cin                                                                          ;
;   6.543 ;   0.215 ; RF ; CELL   ; 2      ; LABCELL_X66_Y29_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~177|sumout                                                                       ;
;   6.547 ;   0.004 ; FF ; CELL   ; 2      ; LABCELL_X66_Y29_N12  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_2~177~la_lab/laboutt[8]                                                            ;
;   6.938 ;   0.391 ; FF ; IC     ; 2      ; MLABCELL_X65_Y33_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~197|dataf                                                                        ;
;   7.496 ;   0.558 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y33_N57 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~197|cout                                                                         ;
;   7.513 ;   0.017 ; FF ; IC     ; 4      ; MLABCELL_X65_Y32_N0  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~201|cin                                                                          ;
;   7.637 ;   0.124 ; FF ; CELL   ; 1      ; MLABCELL_X65_Y32_N3  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~205|cout                                                                         ;
;   7.637 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X65_Y32_N6  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~209|cin                                                                          ;
;   7.677 ;   0.040 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y32_N9  ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~213|cout                                                                         ;
;   7.677 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X65_Y32_N12 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~217|cin                                                                          ;
;   7.708 ;   0.031 ; RF ; CELL   ; 1      ; MLABCELL_X65_Y32_N15 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~221|cout                                                                         ;
;   7.708 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X65_Y32_N18 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~225|cin                                                                          ;
;   7.999 ;   0.291 ; FR ; CELL   ; 1      ; MLABCELL_X65_Y32_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~229|sumout                                                                       ;
;   8.004 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X65_Y32_N21 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|add_4~229~la_mlab/laboutt[14]                                                          ;
;   8.524 ;   0.520 ; RR ; IC     ; 1      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60|portadatain[0]           ;
;   8.524 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0                     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 4.255   ; 3.255   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N0  ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   1.551 ;   0.551 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.059 ;   0.508 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   2.059 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   2.059 ;   0.000 ; RR ; CELL ; 9189   ; Boundary Port        ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   3.932 ;   1.873 ; RR ; IC   ; 1      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60|clk0 ;
;   3.932 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X65_Y36_N45 ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
;   4.255 ;   0.323 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 4.235   ; -0.020  ;    ;      ;        ;                      ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                     ;
; 4.245   ; 0.010   ;    ; uTsu ; 0      ; MLABCELL_X65_Y36_N45 ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -1.643 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock2x} -to_clock [get_clocks {clock2x}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock2x}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock2x} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -1.643 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][7]  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][7]  ; clock        ; clock2x     ; 0.500        ; -0.216     ; 2.085      ; Slow 900mV 100C Model           ;
; -1.633 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][1]    ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][1]    ; clock        ; clock2x     ; 0.500        ; -0.199     ; 2.190      ; Slow 900mV 100C Model           ;
; -1.620 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][29] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][29] ; clock        ; clock2x     ; 0.500        ; -0.216     ; 2.038      ; Slow 900mV 100C Model           ;
; -1.615 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][25] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][25] ; clock        ; clock2x     ; 0.500        ; -0.216     ; 2.010      ; Slow 900mV 100C Model           ;
; -1.612 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][15] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][15] ; clock        ; clock2x     ; 0.500        ; -0.216     ; 2.018      ; Slow 900mV 100C Model           ;
; -1.601 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][23] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23] ; clock        ; clock2x     ; 0.500        ; -0.216     ; 2.046      ; Slow 900mV 100C Model           ;
; -1.600 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][31] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][31] ; clock        ; clock2x     ; 0.500        ; -0.188     ; 2.046      ; Slow 900mV 100C Model           ;
; -1.595 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][11] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][11] ; clock        ; clock2x     ; 0.500        ; -0.216     ; 2.011      ; Slow 900mV 100C Model           ;
; -1.589 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][12] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][12] ; clock        ; clock2x     ; 0.500        ; -0.216     ; 2.091      ; Slow 900mV 100C Model           ;
; -1.588 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][2]  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][2]  ; clock        ; clock2x     ; 0.500        ; -0.212     ; 2.090      ; Slow 900mV 100C Model           ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -1.643 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][7] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][7]     ;
; Launch Clock                    ; clock                                                                                                         ;
; Latch Clock                     ; clock2x                                                                                                       ;
; Data Arrival Time               ; 5.349                                                                                                         ;
; Data Required Time              ; 3.706                                                                                                         ;
; Slack                           ; -1.643 (VIOLATED)                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.216 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.085  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.775       ; 85         ; 0.000 ; 2.103 ;
;    Cell                ;        ; 3     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.780       ; 85         ; 1.780 ; 1.780 ;
;    Cell                ;        ; 2     ; 0.089       ; 4          ; 0.000 ; 0.089 ;
;    uTco                ;        ; 1     ; 0.216       ; 10         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.626       ; 86         ; 0.000 ; 2.155 ;
;    Cell                ;        ; 3     ; 0.422       ; 14         ; 0.000 ; 0.422 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                   ;
; 3.264   ; 3.264   ;    ;        ;        ;                     ;            ; clock path                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                           ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                             ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                            ;
;   1.161 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                           ;
;   1.161 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                 ;
;   3.264 ;   2.103 ; RR ; IC     ; 1      ; FF_X54_Y18_N10      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][7]|clk               ;
;   3.264 ;   0.000 ; RR ; CELL   ; 1      ; FF_X54_Y18_N10      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][7]                   ;
; 5.349   ; 2.085   ;    ;        ;        ;                     ;            ; data path                                                                                                                       ;
;   3.480 ;   0.216 ; FF ; uTco   ; 1      ; FF_X54_Y18_N10      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][7]|q                 ;
;   3.569 ;   0.089 ; FF ; CELL   ; 1      ; FF_X54_Y18_N10      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][7]~la_lab/laboutt[6] ;
;   5.349 ;   1.780 ; FF ; IC     ; 1      ; FF_X57_Y18_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][7]|asdata                ;
;   5.349 ;   0.000 ; FF ; CELL   ; 1      ; FF_X57_Y18_N20      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][7]                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                               ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                 ;
; 3.548   ; 3.048   ;    ;        ;        ;                    ;            ; clock path                                                                                                    ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                       ;
;   0.971 ;   0.471 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                         ;
;   1.393 ;   0.422 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                        ;
;   1.393 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                       ;
;   1.393 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                             ;
;   3.548 ;   2.155 ; RR ; IC     ; 1      ; FF_X57_Y18_N20     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][7]|clk ;
;   3.548 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y18_N20     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][7]     ;
; 3.538   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                             ;
; 3.706   ; 0.168   ;    ; uTsu   ; 1      ; FF_X57_Y18_N20     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][7]     ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Setup slack is -1.633 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][1] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][1]     ;
; Launch Clock                    ; clock                                                                                                       ;
; Latch Clock                     ; clock2x                                                                                                     ;
; Data Arrival Time               ; 5.438                                                                                                       ;
; Data Required Time              ; 3.805                                                                                                       ;
; Slack                           ; -1.633 (VIOLATED)                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.199 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.190  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.759       ; 85         ; 0.000 ; 2.087 ;
;    Cell                ;        ; 3     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.724       ; 79         ; 1.724 ; 1.724 ;
;    Cell                ;        ; 4     ; 0.245       ; 11         ; 0.000 ; 0.156 ;
;    uTco                ;        ; 1     ; 0.221       ; 10         ; 0.221 ; 0.221 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.627       ; 86         ; 0.000 ; 2.156 ;
;    Cell                ;        ; 3     ; 0.422       ; 14         ; 0.000 ; 0.422 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                 ;
; 3.248   ; 3.248   ;    ;        ;        ;                     ;            ; clock path                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                         ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                           ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                          ;
;   1.161 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                         ;
;   1.161 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                               ;
;   3.248 ;   2.087 ; RR ; IC     ; 1      ; FF_X57_Y15_N4       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][1]|clk               ;
;   3.248 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y15_N4       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][1]                   ;
; 5.438   ; 2.190   ;    ;        ;        ;                     ;            ; data path                                                                                                                     ;
;   3.469 ;   0.221 ; FF ; uTco   ; 1      ; FF_X57_Y15_N4       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][1]|q                 ;
;   3.558 ;   0.089 ; FF ; CELL   ; 1      ; FF_X57_Y15_N4       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][1]~la_lab/laboutt[2] ;
;   5.282 ;   1.724 ; FF ; IC     ; 1      ; LABCELL_X57_Y15_N39 ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i748~1|datad                           ;
;   5.438 ;   0.156 ; FF ; CELL   ; 1      ; LABCELL_X57_Y15_N39 ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|i748~1|combout                         ;
;   5.438 ;   0.000 ; FF ; CELL   ; 1      ; FF_X57_Y15_N40      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][1]|d                     ;
;   5.438 ;   0.000 ; FF ; CELL   ; 1      ; FF_X57_Y15_N40      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][1]                       ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                             ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                               ;
; 3.549   ; 3.049   ;    ;        ;        ;                    ;            ; clock path                                                                                                  ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                              ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                     ;
;   0.971 ;   0.471 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                       ;
;   1.393 ;   0.422 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                      ;
;   1.393 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                     ;
;   1.393 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                           ;
;   3.549 ;   2.156 ; RR ; IC     ; 1      ; FF_X57_Y15_N40     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][1]|clk ;
;   3.549 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y15_N40     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][1]     ;
; 3.539   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                           ;
; 3.805   ; 0.266   ;    ; uTsu   ; 1      ; FF_X57_Y15_N40     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][1]     ;
+---------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Setup slack is -1.620 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][29] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][29]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 5.302                                                                                                          ;
; Data Required Time              ; 3.682                                                                                                          ;
; Slack                           ; -1.620 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.216 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.038  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.775       ; 85         ; 0.000 ; 2.103 ;
;    Cell                ;        ; 3     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.696       ; 83         ; 1.696 ; 1.696 ;
;    Cell                ;        ; 2     ; 0.128       ; 6          ; 0.000 ; 0.128 ;
;    uTco                ;        ; 1     ; 0.214       ; 11         ; 0.214 ; 0.214 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.626       ; 86         ; 0.000 ; 2.155 ;
;    Cell                ;        ; 3     ; 0.422       ; 14         ; 0.000 ; 0.422 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                     ;
; 3.264   ; 3.264   ;    ;        ;        ;                     ;            ; clock path                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                             ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                               ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                              ;
;   1.161 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                             ;
;   1.161 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                   ;
;   3.264 ;   2.103 ; RR ; IC     ; 1      ; FF_X54_Y18_N55      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][29]|clk                ;
;   3.264 ;   0.000 ; RR ; CELL   ; 1      ; FF_X54_Y18_N55      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][29]                    ;
; 5.302   ; 2.038   ;    ;        ;        ;                     ;            ; data path                                                                                                                         ;
;   3.478 ;   0.214 ; FF ; uTco   ; 1      ; FF_X54_Y18_N55      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][29]|q                  ;
;   3.606 ;   0.128 ; FF ; CELL   ; 1      ; FF_X54_Y18_N55      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][29]~la_lab/laboutb[16] ;
;   5.302 ;   1.696 ; FF ; IC     ; 1      ; FF_X57_Y18_N31      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][29]|asdata                 ;
;   5.302 ;   0.000 ; FF ; CELL   ; 1      ; FF_X57_Y18_N31      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][29]                        ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                  ;
; 3.548   ; 3.048   ;    ;        ;        ;                    ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                        ;
;   0.971 ;   0.471 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.393 ;   0.422 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.393 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.393 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                              ;
;   3.548 ;   2.155 ; RR ; IC     ; 1      ; FF_X57_Y18_N31     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][29]|clk ;
;   3.548 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y18_N31     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][29]     ;
; 3.538   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                              ;
; 3.682   ; 0.144   ;    ; uTsu   ; 1      ; FF_X57_Y18_N31     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][29]     ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Setup slack is -1.615 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][25] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][25]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 5.274                                                                                                          ;
; Data Required Time              ; 3.659                                                                                                          ;
; Slack                           ; -1.615 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.216 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.010  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.775       ; 85         ; 0.000 ; 2.103 ;
;    Cell                ;        ; 3     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.705       ; 85         ; 1.705 ; 1.705 ;
;    Cell                ;        ; 2     ; 0.089       ; 4          ; 0.000 ; 0.089 ;
;    uTco                ;        ; 1     ; 0.216       ; 11         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.626       ; 86         ; 0.000 ; 2.155 ;
;    Cell                ;        ; 3     ; 0.422       ; 14         ; 0.000 ; 0.422 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                    ;
; 3.264   ; 3.264   ;    ;        ;        ;                     ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                            ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                              ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                             ;
;   1.161 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                            ;
;   1.161 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                  ;
;   3.264 ;   2.103 ; RR ; IC     ; 1      ; FF_X54_Y18_N40      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][25]|clk               ;
;   3.264 ;   0.000 ; RR ; CELL   ; 1      ; FF_X54_Y18_N40      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][25]                   ;
; 5.274   ; 2.010   ;    ;        ;        ;                     ;            ; data path                                                                                                                        ;
;   3.480 ;   0.216 ; FF ; uTco   ; 1      ; FF_X54_Y18_N40      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][25]|q                 ;
;   3.569 ;   0.089 ; FF ; CELL   ; 1      ; FF_X54_Y18_N40      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][25]~la_lab/laboutb[6] ;
;   5.274 ;   1.705 ; FF ; IC     ; 1      ; FF_X57_Y18_N46      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][25]|d                     ;
;   5.274 ;   0.000 ; FF ; CELL   ; 1      ; FF_X57_Y18_N46      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][25]                       ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                  ;
; 3.548   ; 3.048   ;    ;        ;        ;                    ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                        ;
;   0.971 ;   0.471 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.393 ;   0.422 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.393 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.393 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                              ;
;   3.548 ;   2.155 ; RR ; IC     ; 1      ; FF_X57_Y18_N46     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][25]|clk ;
;   3.548 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y18_N46     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][25]     ;
; 3.538   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                              ;
; 3.659   ; 0.121   ;    ; uTsu   ; 1      ; FF_X57_Y18_N46     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][25]     ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Setup slack is -1.612 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][15] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][15]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 5.282                                                                                                          ;
; Data Required Time              ; 3.670                                                                                                          ;
; Slack                           ; -1.612 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.216 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.018  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.775       ; 85         ; 0.000 ; 2.103 ;
;    Cell                ;        ; 3     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.669       ; 83         ; 1.669 ; 1.669 ;
;    Cell                ;        ; 2     ; 0.133       ; 7          ; 0.000 ; 0.133 ;
;    uTco                ;        ; 1     ; 0.216       ; 11         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.626       ; 86         ; 0.000 ; 2.155 ;
;    Cell                ;        ; 3     ; 0.422       ; 14         ; 0.000 ; 0.422 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                    ;
; 3.264   ; 3.264   ;    ;        ;        ;                     ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                            ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                              ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                             ;
;   1.161 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                            ;
;   1.161 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                  ;
;   3.264 ;   2.103 ; RR ; IC     ; 1      ; FF_X54_Y18_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][15]|clk               ;
;   3.264 ;   0.000 ; RR ; CELL   ; 1      ; FF_X54_Y18_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][15]                   ;
; 5.282   ; 2.018   ;    ;        ;        ;                     ;            ; data path                                                                                                                        ;
;   3.480 ;   0.216 ; RR ; uTco   ; 1      ; FF_X54_Y18_N38      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][15]|q                 ;
;   3.613 ;   0.133 ; RR ; CELL   ; 1      ; FF_X54_Y18_N38      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][15]~la_lab/laboutb[5] ;
;   5.282 ;   1.669 ; RR ; IC     ; 1      ; FF_X57_Y18_N34      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][15]|d                     ;
;   5.282 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y18_N34      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][15]                       ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                  ;
; 3.548   ; 3.048   ;    ;        ;        ;                    ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                        ;
;   0.971 ;   0.471 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.393 ;   0.422 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.393 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.393 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                              ;
;   3.548 ;   2.155 ; RR ; IC     ; 1      ; FF_X57_Y18_N34     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][15]|clk ;
;   3.548 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y18_N34     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][15]     ;
; 3.538   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                              ;
; 3.670   ; 0.132   ;    ; uTsu   ; 1      ; FF_X57_Y18_N34     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][15]     ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Setup slack is -1.601 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][23] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 5.310                                                                                                          ;
; Data Required Time              ; 3.709                                                                                                          ;
; Slack                           ; -1.601 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.216 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.046  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.775       ; 85         ; 0.000 ; 2.103 ;
;    Cell                ;        ; 3     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.742       ; 85         ; 1.742 ; 1.742 ;
;    Cell                ;        ; 2     ; 0.088       ; 4          ; 0.000 ; 0.088 ;
;    uTco                ;        ; 1     ; 0.216       ; 11         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.626       ; 86         ; 0.000 ; 2.155 ;
;    Cell                ;        ; 3     ; 0.422       ; 14         ; 0.000 ; 0.422 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                    ;
; 3.264   ; 3.264   ;    ;        ;        ;                     ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                            ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                              ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                             ;
;   1.161 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                            ;
;   1.161 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                  ;
;   3.264 ;   2.103 ; RR ; IC     ; 1      ; FF_X54_Y18_N8       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][23]|clk               ;
;   3.264 ;   0.000 ; RR ; CELL   ; 1      ; FF_X54_Y18_N8       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][23]                   ;
; 5.310   ; 2.046   ;    ;        ;        ;                     ;            ; data path                                                                                                                        ;
;   3.480 ;   0.216 ; FF ; uTco   ; 1      ; FF_X54_Y18_N8       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][23]|q                 ;
;   3.568 ;   0.088 ; FF ; CELL   ; 1      ; FF_X54_Y18_N8       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][23]~la_lab/laboutt[5] ;
;   5.310 ;   1.742 ; FF ; IC     ; 1      ; FF_X57_Y18_N22      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]|asdata                ;
;   5.310 ;   0.000 ; FF ; CELL   ; 1      ; FF_X57_Y18_N22      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]                       ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                  ;
; 3.548   ; 3.048   ;    ;        ;        ;                    ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                        ;
;   0.971 ;   0.471 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.393 ;   0.422 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.393 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.393 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                              ;
;   3.548 ;   2.155 ; RR ; IC     ; 1      ; FF_X57_Y18_N22     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]|clk ;
;   3.548 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y18_N22     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]     ;
; 3.538   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                              ;
; 3.709   ; 0.171   ;    ; uTsu   ; 1      ; FF_X57_Y18_N22     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]     ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Setup slack is -1.600 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][31] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][31]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 5.286                                                                                                          ;
; Data Required Time              ; 3.686                                                                                                          ;
; Slack                           ; -1.600 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.188 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.046  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.751       ; 85         ; 0.000 ; 2.079 ;
;    Cell                ;        ; 3     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.695       ; 83         ; 1.695 ; 1.695 ;
;    Cell                ;        ; 2     ; 0.134       ; 7          ; 0.000 ; 0.134 ;
;    uTco                ;        ; 1     ; 0.217       ; 11         ; 0.217 ; 0.217 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.630       ; 86         ; 0.000 ; 2.159 ;
;    Cell                ;        ; 3     ; 0.422       ; 14         ; 0.000 ; 0.422 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                    ;
; 3.240   ; 3.240   ;    ;        ;        ;                     ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                            ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                              ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                             ;
;   1.161 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                            ;
;   1.161 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                  ;
;   3.240 ;   2.079 ; RR ; IC     ; 1      ; FF_X56_Y19_N1       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][31]|clk               ;
;   3.240 ;   0.000 ; RR ; CELL   ; 1      ; FF_X56_Y19_N1       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][31]                   ;
; 5.286   ; 2.046   ;    ;        ;        ;                     ;            ; data path                                                                                                                        ;
;   3.457 ;   0.217 ; FF ; uTco   ; 1      ; FF_X56_Y19_N1       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][31]|q                 ;
;   3.591 ;   0.134 ; FF ; CELL   ; 1      ; FF_X56_Y19_N1       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][31]~la_lab/laboutt[0] ;
;   5.286 ;   1.695 ; FF ; IC     ; 1      ; FF_X56_Y18_N8       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][31]|asdata                ;
;   5.286 ;   0.000 ; FF ; CELL   ; 1      ; FF_X56_Y18_N8       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][31]                       ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                  ;
; 3.552   ; 3.052   ;    ;        ;        ;                    ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                        ;
;   0.971 ;   0.471 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.393 ;   0.422 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.393 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.393 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                              ;
;   3.552 ;   2.159 ; RR ; IC     ; 1      ; FF_X56_Y18_N8      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][31]|clk ;
;   3.552 ;   0.000 ; RR ; CELL   ; 1      ; FF_X56_Y18_N8      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][31]     ;
; 3.542   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                              ;
; 3.686   ; 0.144   ;    ; uTsu   ; 1      ; FF_X56_Y18_N8      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][31]     ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Setup slack is -1.595 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][11] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][11]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 5.275                                                                                                          ;
; Data Required Time              ; 3.680                                                                                                          ;
; Slack                           ; -1.595 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.216 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.011  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.775       ; 85         ; 0.000 ; 2.103 ;
;    Cell                ;        ; 3     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.707       ; 85         ; 1.707 ; 1.707 ;
;    Cell                ;        ; 2     ; 0.088       ; 4          ; 0.000 ; 0.088 ;
;    uTco                ;        ; 1     ; 0.216       ; 11         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.626       ; 86         ; 0.000 ; 2.155 ;
;    Cell                ;        ; 3     ; 0.422       ; 14         ; 0.000 ; 0.422 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                    ;
; 3.264   ; 3.264   ;    ;        ;        ;                     ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                            ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                              ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                             ;
;   1.161 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                            ;
;   1.161 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                  ;
;   3.264 ;   2.103 ; RR ; IC     ; 1      ; FF_X54_Y18_N2       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][11]|clk               ;
;   3.264 ;   0.000 ; RR ; CELL   ; 1      ; FF_X54_Y18_N2       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][11]                   ;
; 5.275   ; 2.011   ;    ;        ;        ;                     ;            ; data path                                                                                                                        ;
;   3.480 ;   0.216 ; FF ; uTco   ; 1      ; FF_X54_Y18_N2       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][11]|q                 ;
;   3.568 ;   0.088 ; FF ; CELL   ; 1      ; FF_X54_Y18_N2       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][11]~la_lab/laboutt[1] ;
;   5.275 ;   1.707 ; FF ; IC     ; 1      ; FF_X57_Y18_N50      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][11]|asdata                ;
;   5.275 ;   0.000 ; FF ; CELL   ; 1      ; FF_X57_Y18_N50      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][11]                       ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                  ;
; 3.548   ; 3.048   ;    ;        ;        ;                    ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                        ;
;   0.971 ;   0.471 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.393 ;   0.422 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.393 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.393 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                              ;
;   3.548 ;   2.155 ; RR ; IC     ; 1      ; FF_X57_Y18_N50     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][11]|clk ;
;   3.548 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y18_N50     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][11]     ;
; 3.538   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                              ;
; 3.680   ; 0.142   ;    ; uTsu   ; 1      ; FF_X57_Y18_N50     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][11]     ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Setup slack is -1.589 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][12] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][12]     ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 5.355                                                                                                          ;
; Data Required Time              ; 3.766                                                                                                          ;
; Slack                           ; -1.589 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.216 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.091  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.775       ; 85         ; 0.000 ; 2.103 ;
;    Cell                ;        ; 3     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.742       ; 83         ; 1.742 ; 1.742 ;
;    Cell                ;        ; 2     ; 0.133       ; 6          ; 0.000 ; 0.133 ;
;    uTco                ;        ; 1     ; 0.216       ; 10         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.626       ; 86         ; 0.000 ; 2.155 ;
;    Cell                ;        ; 3     ; 0.422       ; 14         ; 0.000 ; 0.422 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                    ;
; 3.264   ; 3.264   ;    ;        ;        ;                     ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                            ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                              ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                             ;
;   1.161 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                            ;
;   1.161 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                  ;
;   3.264 ;   2.103 ; RR ; IC     ; 1      ; FF_X54_Y18_N37      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][12]|clk               ;
;   3.264 ;   0.000 ; RR ; CELL   ; 1      ; FF_X54_Y18_N37      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][12]                   ;
; 5.355   ; 2.091   ;    ;        ;        ;                     ;            ; data path                                                                                                                        ;
;   3.480 ;   0.216 ; FF ; uTco   ; 1      ; FF_X54_Y18_N37      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][12]|q                 ;
;   3.613 ;   0.133 ; FF ; CELL   ; 1      ; FF_X54_Y18_N37      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][12]~la_lab/laboutb[4] ;
;   5.355 ;   1.742 ; FF ; IC     ; 1      ; FF_X57_Y18_N37      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][12]|d                     ;
;   5.355 ;   0.000 ; FF ; CELL   ; 1      ; FF_X57_Y18_N37      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][12]                       ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                  ;
; 3.548   ; 3.048   ;    ;        ;        ;                    ;            ; clock path                                                                                                     ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                 ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                        ;
;   0.971 ;   0.471 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                          ;
;   1.393 ;   0.422 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                         ;
;   1.393 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                        ;
;   1.393 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                              ;
;   3.548 ;   2.155 ; RR ; IC     ; 1      ; FF_X57_Y18_N37     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][12]|clk ;
;   3.548 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y18_N37     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][12]     ;
; 3.538   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                              ;
; 3.766   ; 0.228   ;    ; uTsu   ; 1      ; FF_X57_Y18_N37     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][12]     ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Setup slack is -1.588 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][2] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][2]     ;
; Launch Clock                    ; clock                                                                                                         ;
; Latch Clock                     ; clock2x                                                                                                       ;
; Data Arrival Time               ; 5.354                                                                                                         ;
; Data Required Time              ; 3.766                                                                                                         ;
; Slack                           ; -1.588 (VIOLATED)                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.212 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.090  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.775       ; 85         ; 0.000 ; 2.103 ;
;    Cell                ;        ; 3     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.746       ; 84         ; 1.746 ; 1.746 ;
;    Cell                ;        ; 2     ; 0.128       ; 6          ; 0.000 ; 0.128 ;
;    uTco                ;        ; 1     ; 0.216       ; 10         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.630       ; 86         ; 0.000 ; 2.159 ;
;    Cell                ;        ; 3     ; 0.422       ; 14         ; 0.000 ; 0.422 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                   ;
; 3.264   ; 3.264   ;    ;        ;        ;                     ;            ; clock path                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                           ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                             ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                            ;
;   1.161 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                           ;
;   1.161 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                 ;
;   3.264 ;   2.103 ; RR ; IC     ; 1      ; FF_X54_Y18_N35      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][2]|clk               ;
;   3.264 ;   0.000 ; RR ; CELL   ; 1      ; FF_X54_Y18_N35      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][2]                   ;
; 5.354   ; 2.090   ;    ;        ;        ;                     ;            ; data path                                                                                                                       ;
;   3.480 ;   0.216 ; FF ; uTco   ; 1      ; FF_X54_Y18_N35      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][2]|q                 ;
;   3.608 ;   0.128 ; FF ; CELL   ; 1      ; FF_X54_Y18_N35      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][2]~la_lab/laboutb[3] ;
;   5.354 ;   1.746 ; FF ; IC     ; 1      ; FF_X56_Y18_N50      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][2]|d                     ;
;   5.354 ;   0.000 ; FF ; CELL   ; 1      ; FF_X56_Y18_N50      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][2]                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                               ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                 ;
; 3.552   ; 3.052   ;    ;        ;        ;                    ;            ; clock path                                                                                                    ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                       ;
;   0.971 ;   0.471 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                         ;
;   1.393 ;   0.422 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                        ;
;   1.393 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                       ;
;   1.393 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                             ;
;   3.552 ;   2.159 ; RR ; IC     ; 1      ; FF_X56_Y18_N50     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][2]|clk ;
;   3.552 ;   0.000 ; RR ; CELL   ; 1      ; FF_X56_Y18_N50     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][2]     ;
; 3.542   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                             ;
; 3.766   ; 0.224   ;    ; uTsu   ; 1      ; FF_X56_Y18_N50     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][2]     ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (10 violated).  Worst case slack is -0.167 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -0.167 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][18]         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][18] ; clock2x      ; clock       ; 0.000        ; 0.214      ; 0.472      ; Slow 900mV -40C Model           ;
; -0.161 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][27]         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][27] ; clock2x      ; clock       ; 0.000        ; 0.205      ; 0.435      ; Slow 900mV -40C Model           ;
; -0.154 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][0]          ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][0]  ; clock2x      ; clock       ; 0.000        ; 0.203      ; 0.450      ; Slow 900mV -40C Model           ;
; -0.151 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][29]          ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][29] ; clock2x      ; clock       ; 0.000        ; 0.203      ; 0.448      ; Slow 900mV -40C Model           ;
; -0.139 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][11]          ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][11] ; clock2x      ; clock       ; 0.000        ; 0.204      ; 0.462      ; Slow 900mV -40C Model           ;
; -0.135 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][23]         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][23] ; clock2x      ; clock       ; 0.000        ; 0.203      ; 0.468      ; Slow 900mV -40C Model           ;
; -0.133 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][9]~DUPLICATE ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][9]  ; clock2x      ; clock       ; 0.000        ; 0.204      ; 0.475      ; Slow 900mV -40C Model           ;
; -0.129 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][30]          ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][30] ; clock2x      ; clock       ; 0.000        ; 0.204      ; 0.494      ; Slow 900mV -40C Model           ;
; -0.128 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][22]          ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][22] ; clock2x      ; clock       ; 0.000        ; 0.203      ; 0.456      ; Slow 900mV -40C Model           ;
; -0.128 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][12]         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][12] ; clock2x      ; clock       ; 0.000        ; 0.204      ; 0.416      ; Slow 900mV -40C Model           ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is -0.167 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][18] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][18]      ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock                                                                                                          ;
; Data Arrival Time               ; 3.620                                                                                                          ;
; Data Required Time              ; 3.787                                                                                                          ;
; Slack                           ; -0.167 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.214 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.472 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.675       ; 85         ; 0.000 ; 2.167 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.213       ; 45         ; 0.213 ; 0.213 ;
;    Cell                ;       ; 2     ; 0.064       ; 14         ; 0.000 ; 0.064 ;
;    uTco                ;       ; 1     ; 0.195       ; 41         ; 0.195 ; 0.195 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.784       ; 83         ; 0.000 ; 2.063 ;
;    Cell                ;       ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                    ;
; 3.148   ; 3.148   ;    ;        ;        ;                    ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                          ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                            ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                           ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                          ;
;   0.981 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                ;
;   3.148 ;   2.167 ; RR ; IC     ; 1      ; FF_X59_Y16_N38     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][18]|clk               ;
;   3.148 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y16_N38     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][18]                   ;
; 3.620   ; 0.472   ;    ;        ;        ;                    ;            ; data path                                                                                                                        ;
;   3.343 ;   0.195 ; FF ; uTco   ; 1      ; FF_X59_Y16_N38     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][18]|q                 ;
;   3.407 ;   0.064 ; FF ; CELL   ; 1      ; FF_X59_Y16_N38     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][18]~la_lab/laboutb[5] ;
;   3.620 ;   0.213 ; FF ; IC     ; 1      ; FF_X59_Y16_N10     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][18]|asdata                 ;
;   3.620 ;   0.000 ; FF ; CELL   ; 1      ; FF_X59_Y16_N10     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][18]                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                 ;
; 3.362   ; 3.362   ;    ;        ;        ;                     ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                         ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                         ;
;   1.299 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                               ;
;   3.362 ;   2.063 ; RR ; IC     ; 1      ; FF_X59_Y16_N10      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][18]|clk ;
;   3.362 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y16_N10      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][18]     ;
; 3.372   ; 0.010   ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                             ;
; 3.787   ; 0.415   ;    ; uTh    ; 1      ; FF_X59_Y16_N10      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][18]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Hold slack is -0.161 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][27] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][27]      ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock                                                                                                          ;
; Data Arrival Time               ; 3.594                                                                                                          ;
; Data Required Time              ; 3.755                                                                                                          ;
; Slack                           ; -0.161 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.205 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.435 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.686       ; 85         ; 0.000 ; 2.178 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.182       ; 42         ; 0.182 ; 0.182 ;
;    Cell                ;       ; 2     ; 0.059       ; 14         ; 0.000 ; 0.059 ;
;    uTco                ;       ; 1     ; 0.194       ; 45         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.786       ; 83         ; 0.000 ; 2.065 ;
;    Cell                ;       ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                    ;
; 3.159   ; 3.159   ;    ;        ;        ;                    ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                          ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                            ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                           ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                          ;
;   0.981 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                ;
;   3.159 ;   2.178 ; RR ; IC     ; 1      ; FF_X59_Y17_N40     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][27]|clk               ;
;   3.159 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y17_N40     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][27]                   ;
; 3.594   ; 0.435   ;    ;        ;        ;                    ;            ; data path                                                                                                                        ;
;   3.353 ;   0.194 ; FF ; uTco   ; 1      ; FF_X59_Y17_N40     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][27]|q                 ;
;   3.412 ;   0.059 ; FF ; CELL   ; 1      ; FF_X59_Y17_N40     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][27]~la_lab/laboutb[6] ;
;   3.594 ;   0.182 ; FF ; IC     ; 1      ; FF_X59_Y17_N52     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][27]|d                      ;
;   3.594 ;   0.000 ; FF ; CELL   ; 1      ; FF_X59_Y17_N52     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][27]                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                 ;
; 3.364   ; 3.364   ;    ;        ;        ;                     ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                         ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                         ;
;   1.299 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                               ;
;   3.364 ;   2.065 ; RR ; IC     ; 1      ; FF_X59_Y17_N52      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][27]|clk ;
;   3.364 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y17_N52      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][27]     ;
; 3.374   ; 0.010   ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                             ;
; 3.755   ; 0.381   ;    ; uTh    ; 1      ; FF_X59_Y17_N52      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][27]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Hold slack is -0.154 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][0] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][0]      ;
; Launch Clock                    ; clock2x                                                                                                       ;
; Latch Clock                     ; clock                                                                                                         ;
; Data Arrival Time               ; 3.598                                                                                                         ;
; Data Required Time              ; 3.752                                                                                                         ;
; Slack                           ; -0.154 (VIOLATED)                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.203 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.450 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.675       ; 85         ; 0.000 ; 2.167 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.197       ; 44         ; 0.197 ; 0.197 ;
;    Cell                ;       ; 2     ; 0.059       ; 13         ; 0.000 ; 0.059 ;
;    uTco                ;       ; 1     ; 0.194       ; 43         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.773       ; 83         ; 0.000 ; 2.052 ;
;    Cell                ;       ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                   ;
; 3.148   ; 3.148   ;    ;        ;        ;                    ;            ; clock path                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                         ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                           ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                          ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                         ;
;   0.981 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                               ;
;   3.148 ;   2.167 ; RR ; IC     ; 1      ; FF_X56_Y17_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][0]|clk               ;
;   3.148 ;   0.000 ; RR ; CELL   ; 1      ; FF_X56_Y17_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][0]                   ;
; 3.598   ; 0.450   ;    ;        ;        ;                    ;            ; data path                                                                                                                       ;
;   3.342 ;   0.194 ; FF ; uTco   ; 1      ; FF_X56_Y17_N14     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][0]|q                 ;
;   3.401 ;   0.059 ; FF ; CELL   ; 1      ; FF_X56_Y17_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][0]~la_lab/laboutt[9] ;
;   3.598 ;   0.197 ; FF ; IC     ; 1      ; FF_X56_Y17_N53     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][0]|asdata                 ;
;   3.598 ;   0.000 ; FF ; CELL   ; 1      ; FF_X56_Y17_N53     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][0]                        ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                ;
; 3.351   ; 3.351   ;    ;        ;        ;                     ;            ; clock path                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                        ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                          ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                         ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                        ;
;   1.299 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                              ;
;   3.351 ;   2.052 ; RR ; IC     ; 1      ; FF_X56_Y17_N53      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][0]|clk ;
;   3.351 ;   0.000 ; RR ; CELL   ; 1      ; FF_X56_Y17_N53      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][0]     ;
; 3.361   ; 0.010   ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                            ;
; 3.752   ; 0.391   ;    ; uTh    ; 1      ; FF_X56_Y17_N53      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Hold slack is -0.151 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][29] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][29]     ;
; Launch Clock                    ; clock2x                                                                                                       ;
; Latch Clock                     ; clock                                                                                                         ;
; Data Arrival Time               ; 3.603                                                                                                         ;
; Data Required Time              ; 3.754                                                                                                         ;
; Slack                           ; -0.151 (VIOLATED)                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.203 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.448 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.682       ; 85         ; 0.000 ; 2.174 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.196       ; 44         ; 0.196 ; 0.196 ;
;    Cell                ;       ; 2     ; 0.059       ; 13         ; 0.000 ; 0.059 ;
;    uTco                ;       ; 1     ; 0.193       ; 43         ; 0.193 ; 0.193 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.780       ; 83         ; 0.000 ; 2.059 ;
;    Cell                ;       ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                    ;
; 3.155   ; 3.155   ;    ;        ;        ;                    ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                          ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                            ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                           ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                          ;
;   0.981 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                ;
;   3.155 ;   2.174 ; RR ; IC     ; 1      ; FF_X59_Y18_N22     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][29]|clk                ;
;   3.155 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y18_N22     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][29]                    ;
; 3.603   ; 0.448   ;    ;        ;        ;                    ;            ; data path                                                                                                                        ;
;   3.348 ;   0.193 ; FF ; uTco   ; 1      ; FF_X59_Y18_N22     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][29]|q                  ;
;   3.407 ;   0.059 ; FF ; CELL   ; 2      ; FF_X59_Y18_N22     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][29]~la_lab/laboutt[14] ;
;   3.603 ;   0.196 ; FF ; IC     ; 1      ; FF_X59_Y18_N29     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][29]|d                      ;
;   3.603 ;   0.000 ; FF ; CELL   ; 1      ; FF_X59_Y18_N29     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][29]                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                 ;
; 3.358   ; 3.358   ;    ;        ;        ;                     ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                         ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                         ;
;   1.299 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                               ;
;   3.358 ;   2.059 ; RR ; IC     ; 1      ; FF_X59_Y18_N29      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][29]|clk ;
;   3.358 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y18_N29      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][29]     ;
; 3.368   ; 0.010   ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                             ;
; 3.754   ; 0.386   ;    ; uTh    ; 1      ; FF_X59_Y18_N29      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][29]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Hold slack is -0.139 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][11] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][11]     ;
; Launch Clock                    ; clock2x                                                                                                       ;
; Latch Clock                     ; clock                                                                                                         ;
; Data Arrival Time               ; 3.611                                                                                                         ;
; Data Required Time              ; 3.750                                                                                                         ;
; Slack                           ; -0.139 (VIOLATED)                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.204 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.462 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.676       ; 85         ; 0.000 ; 2.168 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.204       ; 44         ; 0.204 ; 0.204 ;
;    Cell                ;       ; 2     ; 0.064       ; 14         ; 0.000 ; 0.064 ;
;    uTco                ;       ; 1     ; 0.194       ; 42         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.775       ; 83         ; 0.000 ; 2.054 ;
;    Cell                ;       ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                   ;
; 3.149   ; 3.149   ;    ;        ;        ;                    ;            ; clock path                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                         ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                           ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                          ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                         ;
;   0.981 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                               ;
;   3.149 ;   2.168 ; RR ; IC     ; 1      ; FF_X57_Y17_N38     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][11]|clk               ;
;   3.149 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y17_N38     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][11]                   ;
; 3.611   ; 0.462   ;    ;        ;        ;                    ;            ; data path                                                                                                                       ;
;   3.343 ;   0.194 ; FF ; uTco   ; 1      ; FF_X57_Y17_N38     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][11]|q                 ;
;   3.407 ;   0.064 ; FF ; CELL   ; 2      ; FF_X57_Y17_N38     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][11]~la_lab/laboutb[5] ;
;   3.611 ;   0.204 ; FF ; IC     ; 1      ; FF_X57_Y17_N17     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][11]|d                     ;
;   3.611 ;   0.000 ; FF ; CELL   ; 1      ; FF_X57_Y17_N17     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][11]                       ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                 ;
; 3.353   ; 3.353   ;    ;        ;        ;                     ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                         ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                         ;
;   1.299 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                               ;
;   3.353 ;   2.054 ; RR ; IC     ; 1      ; FF_X57_Y17_N17      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][11]|clk ;
;   3.353 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y17_N17      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][11]     ;
; 3.363   ; 0.010   ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                             ;
; 3.750   ; 0.387   ;    ; uTh    ; 1      ; FF_X57_Y17_N17      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][11]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Hold slack is -0.135 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][23] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][23]      ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock                                                                                                          ;
; Data Arrival Time               ; 3.623                                                                                                          ;
; Data Required Time              ; 3.758                                                                                                          ;
; Slack                           ; -0.135 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.203 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.468 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.682       ; 85         ; 0.000 ; 2.174 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.177       ; 38         ; 0.177 ; 0.177 ;
;    Cell                ;       ; 2     ; 0.097       ; 21         ; 0.000 ; 0.097 ;
;    uTco                ;       ; 1     ; 0.194       ; 41         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.780       ; 83         ; 0.000 ; 2.059 ;
;    Cell                ;       ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                    ;
; 3.155   ; 3.155   ;    ;        ;        ;                    ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                          ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                            ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                           ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                          ;
;   0.981 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                ;
;   3.155 ;   2.174 ; RR ; IC     ; 1      ; FF_X54_Y17_N13     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][23]|clk               ;
;   3.155 ;   0.000 ; RR ; CELL   ; 1      ; FF_X54_Y17_N13     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][23]                   ;
; 3.623   ; 0.468   ;    ;        ;        ;                    ;            ; data path                                                                                                                        ;
;   3.349 ;   0.194 ; FF ; uTco   ; 1      ; FF_X54_Y17_N13     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][23]|q                 ;
;   3.446 ;   0.097 ; FF ; CELL   ; 1      ; FF_X54_Y17_N13     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][23]~la_lab/laboutt[8] ;
;   3.623 ;   0.177 ; FF ; IC     ; 1      ; FF_X54_Y17_N23     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][23]|d                      ;
;   3.623 ;   0.000 ; FF ; CELL   ; 1      ; FF_X54_Y17_N23     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][23]                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                 ;
; 3.358   ; 3.358   ;    ;        ;        ;                     ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                         ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                         ;
;   1.299 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                               ;
;   3.358 ;   2.059 ; RR ; IC     ; 1      ; FF_X54_Y17_N23      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][23]|clk ;
;   3.358 ;   0.000 ; RR ; CELL   ; 1      ; FF_X54_Y17_N23      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][23]     ;
; 3.368   ; 0.010   ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                             ;
; 3.758   ; 0.390   ;    ; uTh    ; 1      ; FF_X54_Y17_N23      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][23]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Hold slack is -0.133 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][9]~DUPLICATE ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][9]               ;
; Launch Clock                    ; clock2x                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                  ;
; Data Arrival Time               ; 3.624                                                                                                                  ;
; Data Required Time              ; 3.757                                                                                                                  ;
; Slack                           ; -0.133 (VIOLATED)                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.204 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.475 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.676       ; 85         ; 0.000 ; 2.168 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.182       ; 38         ; 0.182 ; 0.182 ;
;    Cell                ;       ; 2     ; 0.099       ; 21         ; 0.000 ; 0.099 ;
;    uTco                ;       ; 1     ; 0.194       ; 41         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.775       ; 83         ; 0.000 ; 2.054 ;
;    Cell                ;       ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                  ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                            ;
; 3.149   ; 3.149   ;    ;        ;        ;                    ;            ; clock path                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                  ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                    ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                   ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                  ;
;   0.981 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                        ;
;   3.149 ;   2.168 ; RR ; IC     ; 1      ; FF_X57_Y17_N11     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][9]~DUPLICATE|clk               ;
;   3.149 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y17_N11     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][9]~DUPLICATE                   ;
; 3.624   ; 0.475   ;    ;        ;        ;                    ;            ; data path                                                                                                                                ;
;   3.343 ;   0.194 ; FF ; uTco   ; 1      ; FF_X57_Y17_N11     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][9]~DUPLICATE|q                 ;
;   3.442 ;   0.099 ; FF ; CELL   ; 1      ; FF_X57_Y17_N11     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][9]~DUPLICATE~la_lab/laboutt[7] ;
;   3.624 ;   0.182 ; FF ; IC     ; 1      ; FF_X57_Y17_N5      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][9]|asdata                          ;
;   3.624 ;   0.000 ; FF ; CELL   ; 1      ; FF_X57_Y17_N5      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][9]                                 ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                ;
; 3.353   ; 3.353   ;    ;        ;        ;                     ;            ; clock path                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                        ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                          ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                         ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                        ;
;   1.299 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                              ;
;   3.353 ;   2.054 ; RR ; IC     ; 1      ; FF_X57_Y17_N5       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][9]|clk ;
;   3.353 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y17_N5       ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][9]     ;
; 3.363   ; 0.010   ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                            ;
; 3.757   ; 0.394   ;    ; uTh    ; 1      ; FF_X57_Y17_N5       ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][9]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Hold slack is -0.129 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][30] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][30]     ;
; Launch Clock                    ; clock2x                                                                                                       ;
; Latch Clock                     ; clock                                                                                                         ;
; Data Arrival Time               ; 3.641                                                                                                         ;
; Data Required Time              ; 3.770                                                                                                         ;
; Slack                           ; -0.129 (VIOLATED)                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.204 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.494 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.674       ; 85         ; 0.000 ; 2.166 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.192       ; 39         ; 0.192 ; 0.192 ;
;    Cell                ;       ; 2     ; 0.097       ; 20         ; 0.000 ; 0.097 ;
;    uTco                ;       ; 1     ; 0.205       ; 41         ; 0.205 ; 0.205 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.773       ; 83         ; 0.000 ; 2.052 ;
;    Cell                ;       ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                    ;
; 3.147   ; 3.147   ;    ;        ;        ;                    ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                          ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                            ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                           ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                          ;
;   0.981 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                ;
;   3.147 ;   2.166 ; RR ; IC     ; 1      ; FF_X55_Y17_N31     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][30]|clk                ;
;   3.147 ;   0.000 ; RR ; CELL   ; 1      ; FF_X55_Y17_N31     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][30]                    ;
; 3.641   ; 0.494   ;    ;        ;        ;                    ;            ; data path                                                                                                                        ;
;   3.352 ;   0.205 ; FF ; uTco   ; 1      ; FF_X55_Y17_N31     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][30]|q                  ;
;   3.449 ;   0.097 ; FF ; CELL   ; 2      ; FF_X55_Y17_N31     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][30]~la_mlab/laboutb[0] ;
;   3.641 ;   0.192 ; FF ; IC     ; 1      ; FF_X55_Y17_N49     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][30]|asdata                 ;
;   3.641 ;   0.000 ; FF ; CELL   ; 1      ; FF_X55_Y17_N49     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][30]                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                 ;
; 3.351   ; 3.351   ;    ;        ;        ;                     ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                         ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                         ;
;   1.299 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                               ;
;   3.351 ;   2.052 ; RR ; IC     ; 1      ; FF_X55_Y17_N49      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][30]|clk ;
;   3.351 ;   0.000 ; RR ; CELL   ; 1      ; FF_X55_Y17_N49      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][30]     ;
; 3.361   ; 0.010   ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                             ;
; 3.770   ; 0.409   ;    ; uTh    ; 1      ; FF_X55_Y17_N49      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][30]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Hold slack is -0.128 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][22] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][22]     ;
; Launch Clock                    ; clock2x                                                                                                       ;
; Latch Clock                     ; clock                                                                                                         ;
; Data Arrival Time               ; 3.604                                                                                                         ;
; Data Required Time              ; 3.732                                                                                                         ;
; Slack                           ; -0.128 (VIOLATED)                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.203 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.456 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.675       ; 85         ; 0.000 ; 2.167 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.199       ; 44         ; 0.199 ; 0.199 ;
;    Cell                ;       ; 2     ; 0.063       ; 14         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.194       ; 43         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.773       ; 83         ; 0.000 ; 2.052 ;
;    Cell                ;       ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                   ;
; 3.148   ; 3.148   ;    ;        ;        ;                    ;            ; clock path                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                         ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                           ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                          ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                         ;
;   0.981 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                               ;
;   3.148 ;   2.167 ; RR ; IC     ; 1      ; FF_X56_Y17_N34     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][22]|clk               ;
;   3.148 ;   0.000 ; RR ; CELL   ; 1      ; FF_X56_Y17_N34     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][22]                   ;
; 3.604   ; 0.456   ;    ;        ;        ;                    ;            ; data path                                                                                                                       ;
;   3.342 ;   0.194 ; FF ; uTco   ; 1      ; FF_X56_Y17_N34     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][22]|q                 ;
;   3.405 ;   0.063 ; FF ; CELL   ; 1      ; FF_X56_Y17_N34     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][22]~la_lab/laboutb[2] ;
;   3.604 ;   0.199 ; FF ; IC     ; 1      ; FF_X55_Y17_N59     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][22]|d                     ;
;   3.604 ;   0.000 ; FF ; CELL   ; 1      ; FF_X55_Y17_N59     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][22]                       ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                 ;
; 3.351   ; 3.351   ;    ;        ;        ;                     ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                         ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                         ;
;   1.299 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                               ;
;   3.351 ;   2.052 ; RR ; IC     ; 1      ; FF_X55_Y17_N59      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][22]|clk ;
;   3.351 ;   0.000 ; RR ; CELL   ; 1      ; FF_X55_Y17_N59      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][22]     ;
; 3.361   ; 0.010   ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                             ;
; 3.732   ; 0.371   ;    ; uTh    ; 1      ; FF_X55_Y17_N59      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[3][22]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Hold slack is -0.128 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][12] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][12]      ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock                                                                                                          ;
; Data Arrival Time               ; 3.565                                                                                                          ;
; Data Required Time              ; 3.693                                                                                                          ;
; Slack                           ; -0.128 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.204 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.416 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.676       ; 85         ; 0.000 ; 2.168 ;
;    Cell                ;       ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.158       ; 38         ; 0.158 ; 0.158 ;
;    Cell                ;       ; 2     ; 0.064       ; 15         ; 0.000 ; 0.064 ;
;    uTco                ;       ; 1     ; 0.194       ; 47         ; 0.194 ; 0.194 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.775       ; 83         ; 0.000 ; 2.054 ;
;    Cell                ;       ; 3     ; 0.578       ; 17         ; 0.000 ; 0.578 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                    ;
; 3.149   ; 3.149   ;    ;        ;        ;                    ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                          ;
;   0.508 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                            ;
;   0.981 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                           ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                          ;
;   0.981 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                ;
;   3.149 ;   2.168 ; RR ; IC     ; 1      ; FF_X57_Y17_N44     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][12]|clk               ;
;   3.149 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y17_N44     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][12]                   ;
; 3.565   ; 0.416   ;    ;        ;        ;                    ;            ; data path                                                                                                                        ;
;   3.343 ;   0.194 ; FF ; uTco   ; 1      ; FF_X57_Y17_N44     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][12]|q                 ;
;   3.407 ;   0.064 ; FF ; CELL   ; 1      ; FF_X57_Y17_N44     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][12]~la_lab/laboutb[9] ;
;   3.565 ;   0.158 ; FF ; IC     ; 1      ; FF_X57_Y17_N52     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][12]|d                      ;
;   3.565 ;   0.000 ; FF ; CELL   ; 1      ; FF_X57_Y17_N52     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][12]                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                 ;
; 3.353   ; 3.353   ;    ;        ;        ;                     ;            ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                         ;
;   0.721 ;   0.721 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                           ;
;   1.299 ;   0.578 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                          ;
;   1.299 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                         ;
;   1.299 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                               ;
;   3.353 ;   2.054 ; RR ; IC     ; 1      ; FF_X57_Y17_N52      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][12]|clk ;
;   3.353 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y17_N52      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][12]     ;
; 3.363   ; 0.010   ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                             ;
; 3.693   ; 0.330   ;    ; uTh    ; 1      ; FF_X57_Y17_N52      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][12]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.080 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock2x} -to_clock [get_clocks {clock2x}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock2x}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock2x} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.080 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][12] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][12]                                                                                                                                                      ; clock2x      ; clock2x     ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.081 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][10] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][10]                                                                                                                                                      ; clock2x      ; clock2x     ; 0.000        ; 0.000      ; 0.269      ; Fast 900mV -40C Model           ;
; 0.083 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a15~reg0 ; clock2x      ; clock2x     ; 0.000        ; 0.023      ; 0.340      ; Fast 900mV -40C Model           ;
; 0.083 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a10~reg0 ; clock2x      ; clock2x     ; 0.000        ; 0.023      ; 0.340      ; Fast 900mV -40C Model           ;
; 0.083 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a5~reg0  ; clock2x      ; clock2x     ; 0.000        ; 0.023      ; 0.340      ; Fast 900mV -40C Model           ;
; 0.083 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a28~reg0 ; clock2x      ; clock2x     ; 0.000        ; 0.023      ; 0.340      ; Fast 900mV -40C Model           ;
; 0.083 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a20~reg0 ; clock2x      ; clock2x     ; 0.000        ; 0.023      ; 0.340      ; Fast 900mV -40C Model           ;
; 0.083 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a18~reg0 ; clock2x      ; clock2x     ; 0.000        ; 0.023      ; 0.340      ; Fast 900mV -40C Model           ;
; 0.083 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a14~reg0 ; clock2x      ; clock2x     ; 0.000        ; 0.023      ; 0.340      ; Fast 900mV -40C Model           ;
; 0.083 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a7~reg0  ; clock2x      ; clock2x     ; 0.000        ; 0.023      ; 0.340      ; Fast 900mV -40C Model           ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.080 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][12]  ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][12] ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 1.947                                                                                                          ;
; Data Required Time              ; 1.867                                                                                                          ;
; Slack                           ; 0.080                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.464       ; 87         ; 0.000 ; 1.231 ;
;    Cell                ;       ; 3     ; 0.227       ; 13         ; 0.000 ; 0.227 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.109       ; 43         ; 0.109 ; 0.109 ;
;    Cell                ;       ; 2     ; 0.050       ; 20         ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.647       ; 86         ; 0.000 ; 1.330 ;
;    Cell                ;       ; 3     ; 0.261       ; 14         ; 0.000 ; 0.261 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                    ;
; 1.691   ; 1.691   ;    ;        ;        ;                    ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                          ;
;   0.233 ;   0.233 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                            ;
;   0.460 ;   0.227 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                           ;
;   0.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                          ;
;   0.460 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                ;
;   1.691 ;   1.231 ; RR ; IC     ; 1      ; FF_X57_Y17_N47     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][12]|clk                ;
;   1.691 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y17_N47     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][12]                    ;
; 1.947   ; 0.256   ;    ;        ;        ;                    ;            ; data path                                                                                                                        ;
;   1.788 ;   0.097 ; FF ; uTco   ; 1      ; FF_X57_Y17_N47     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][12]|q                  ;
;   1.838 ;   0.050 ; FF ; CELL   ; 2      ; FF_X57_Y17_N47     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][12]~la_lab/laboutb[11] ;
;   1.947 ;   0.109 ; FF ; IC     ; 1      ; FF_X57_Y17_N44     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][12]|asdata            ;
;   1.947 ;   0.000 ; FF ; CELL   ; 1      ; FF_X57_Y17_N44     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][12]                   ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                               ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                            ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                      ;
; 1.691   ; 1.691    ;    ;        ;        ;                    ;            ; clock path                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                            ;
;   0.317 ;   0.317  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                              ;
;   0.578 ;   0.261  ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                             ;
;   0.578 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                            ;
;   0.578 ;   0.000  ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                  ;
;   1.908 ;   1.330  ; RR ; IC     ; 1      ; FF_X57_Y17_N44     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][12]|clk ;
;   1.908 ;   0.000  ; RR ; CELL   ; 1      ; FF_X57_Y17_N44     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][12]     ;
;   1.691 ;   -0.217 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                            ;
; 1.867   ; 0.176    ;    ; uTh    ; 1      ; FF_X57_Y17_N44     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][12]     ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Hold slack is 0.081 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][10]  ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][10] ;
; Launch Clock                    ; clock2x                                                                                                        ;
; Latch Clock                     ; clock2x                                                                                                        ;
; Data Arrival Time               ; 1.959                                                                                                          ;
; Data Required Time              ; 1.878                                                                                                          ;
; Slack                           ; 0.081                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.269 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.463       ; 87         ; 0.000 ; 1.230 ;
;    Cell                ;       ; 3     ; 0.227       ; 13         ; 0.000 ; 0.227 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.122       ; 45         ; 0.122 ; 0.122 ;
;    Cell                ;       ; 2     ; 0.050       ; 19         ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.097       ; 36         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.646       ; 86         ; 0.000 ; 1.329 ;
;    Cell                ;       ; 3     ; 0.261       ; 14         ; 0.000 ; 0.261 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                   ;
; 1.690   ; 1.690   ;    ;        ;        ;                    ;            ; clock path                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                         ;
;   0.233 ;   0.233 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                           ;
;   0.460 ;   0.227 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                          ;
;   0.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                         ;
;   0.460 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                               ;
;   1.690 ;   1.230 ; RR ; IC     ; 1      ; FF_X56_Y17_N1      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][10]|clk               ;
;   1.690 ;   0.000 ; RR ; CELL   ; 1      ; FF_X56_Y17_N1      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][10]                   ;
; 1.959   ; 0.269   ;    ;        ;        ;                    ;            ; data path                                                                                                                       ;
;   1.787 ;   0.097 ; FF ; uTco   ; 1      ; FF_X56_Y17_N1      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][10]|q                 ;
;   1.837 ;   0.050 ; FF ; CELL   ; 2      ; FF_X56_Y17_N1      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][10]~la_lab/laboutt[0] ;
;   1.959 ;   0.122 ; FF ; IC     ; 1      ; FF_X56_Y17_N32     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][10]|asdata           ;
;   1.959 ;   0.000 ; FF ; CELL   ; 1      ; FF_X56_Y17_N32     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][10]                  ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                               ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                            ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                      ;
; 1.690   ; 1.690    ;    ;        ;        ;                    ;            ; clock path                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                            ;
;   0.317 ;   0.317  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                              ;
;   0.578 ;   0.261  ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                             ;
;   0.578 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                            ;
;   0.578 ;   0.000  ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                  ;
;   1.907 ;   1.329  ; RR ; IC     ; 1      ; FF_X56_Y17_N32     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][10]|clk ;
;   1.907 ;   0.000  ; RR ; CELL   ; 1      ; FF_X56_Y17_N32     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][10]     ;
;   1.690 ;   -0.217 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                            ;
; 1.878   ; 0.188    ;    ; uTh    ; 1      ; FF_X56_Y17_N32     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][10]     ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Hold slack is 0.083 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]                                                                                                                                                             ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a15~reg0 ;
; Launch Clock                    ; clock2x                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock2x                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.034                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 1.951                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.083                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.023 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.340 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.467       ; 87         ; 0.000 ; 1.234 ;
;    Cell                ;       ; 3     ; 0.227       ; 13         ; 0.000 ; 0.227 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.194       ; 57         ; 0.194 ; 0.194 ;
;    Cell                ;       ; 2     ; 0.050       ; 15         ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.096       ; 28         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.648       ; 86         ; 0.000 ; 1.331 ;
;    Cell                ;       ; 3     ; 0.261       ; 14         ; 0.000 ; 0.261 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                               ;
; 1.694   ; 1.694   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                                     ;
;   0.233 ;   0.233 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                                       ;
;   0.460 ;   0.227 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                                      ;
;   0.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                                     ;
;   0.460 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                           ;
;   1.694 ;   1.234 ; RR ; IC     ; 1      ; FF_X57_Y18_N59     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]|clk                                                                                                                                                                 ;
;   1.694 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y18_N59     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]                                                                                                                                                                     ;
; 2.034   ; 0.340   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                   ;
;   1.790 ;   0.096 ; FF ; uTco   ; 1      ; FF_X57_Y18_N59     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]|q                                                                                                                                                                   ;
;   1.840 ;   0.050 ; FF ; CELL   ; 32     ; FF_X57_Y18_N59     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]~la_lab/laboutb[19]                                                                                                                                                  ;
;   2.034 ;   0.194 ; FF ; IC     ; 1      ; EC_X58_Y17_N15     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a15|portaaddr[5] ;
;   2.034 ;   0.000 ; FF ; CELL   ; 1      ; EC_X58_Y17_N15     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a15~reg0         ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                     ;
; 1.717   ; 1.717    ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                             ;
;   0.317 ;   0.317  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                               ;
;   0.578 ;   0.261  ; RR ; CELL ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                              ;
;   0.578 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                             ;
;   0.578 ;   0.000  ; RR ; CELL ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                   ;
;   1.909 ;   1.331  ; RR ; IC   ; 1      ; EC_X58_Y17_N15     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a15|clk0 ;
;   1.909 ;   0.000  ; RR ; CELL ; 1      ; EC_X58_Y17_N15     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a15~reg0 ;
;   1.717 ;   -0.192 ;    ;      ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                             ;
; 1.951   ; 0.234    ;    ; uTh  ; 1      ; EC_X58_Y17_N15     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a15~reg0 ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Hold slack is 0.083 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]                                                                                                                                                             ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a10~reg0 ;
; Launch Clock                    ; clock2x                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock2x                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.034                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 1.951                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.083                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.023 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.340 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.467       ; 87         ; 0.000 ; 1.234 ;
;    Cell                ;       ; 3     ; 0.227       ; 13         ; 0.000 ; 0.227 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.194       ; 57         ; 0.194 ; 0.194 ;
;    Cell                ;       ; 2     ; 0.050       ; 15         ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.096       ; 28         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.648       ; 86         ; 0.000 ; 1.331 ;
;    Cell                ;       ; 3     ; 0.261       ; 14         ; 0.000 ; 0.261 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                               ;
; 1.694   ; 1.694   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                                     ;
;   0.233 ;   0.233 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                                       ;
;   0.460 ;   0.227 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                                      ;
;   0.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                                     ;
;   0.460 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                           ;
;   1.694 ;   1.234 ; RR ; IC     ; 1      ; FF_X57_Y18_N59     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]|clk                                                                                                                                                                 ;
;   1.694 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y18_N59     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]                                                                                                                                                                     ;
; 2.034   ; 0.340   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                   ;
;   1.790 ;   0.096 ; FF ; uTco   ; 1      ; FF_X57_Y18_N59     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]|q                                                                                                                                                                   ;
;   1.840 ;   0.050 ; FF ; CELL   ; 32     ; FF_X57_Y18_N59     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]~la_lab/laboutb[19]                                                                                                                                                  ;
;   2.034 ;   0.194 ; FF ; IC     ; 1      ; EC_X58_Y17_N10     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a10|portaaddr[5] ;
;   2.034 ;   0.000 ; FF ; CELL   ; 1      ; EC_X58_Y17_N10     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a10~reg0         ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                     ;
; 1.717   ; 1.717    ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                             ;
;   0.317 ;   0.317  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                               ;
;   0.578 ;   0.261  ; RR ; CELL ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                              ;
;   0.578 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                             ;
;   0.578 ;   0.000  ; RR ; CELL ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                   ;
;   1.909 ;   1.331  ; RR ; IC   ; 1      ; EC_X58_Y17_N10     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a10|clk0 ;
;   1.909 ;   0.000  ; RR ; CELL ; 1      ; EC_X58_Y17_N10     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a10~reg0 ;
;   1.717 ;   -0.192 ;    ;      ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                             ;
; 1.951   ; 0.234    ;    ; uTh  ; 1      ; EC_X58_Y17_N10     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a10~reg0 ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Hold slack is 0.083 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]                                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a5~reg0 ;
; Launch Clock                    ; clock2x                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock2x                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 2.034                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 1.951                                                                                                                                                                                                                                                              ;
; Slack                           ; 0.083                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.023 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.340 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.467       ; 87         ; 0.000 ; 1.234 ;
;    Cell                ;       ; 3     ; 0.227       ; 13         ; 0.000 ; 0.227 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.194       ; 57         ; 0.194 ; 0.194 ;
;    Cell                ;       ; 2     ; 0.050       ; 15         ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.096       ; 28         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.648       ; 86         ; 0.000 ; 1.331 ;
;    Cell                ;       ; 3     ; 0.261       ; 14         ; 0.000 ; 0.261 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                              ;
; 1.694   ; 1.694   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                                    ;
;   0.233 ;   0.233 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                                      ;
;   0.460 ;   0.227 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                                     ;
;   0.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                                    ;
;   0.460 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                          ;
;   1.694 ;   1.234 ; RR ; IC     ; 1      ; FF_X57_Y18_N59     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]|clk                                                                                                                                                                ;
;   1.694 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y18_N59     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]                                                                                                                                                                    ;
; 2.034   ; 0.340   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                  ;
;   1.790 ;   0.096 ; FF ; uTco   ; 1      ; FF_X57_Y18_N59     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]|q                                                                                                                                                                  ;
;   1.840 ;   0.050 ; FF ; CELL   ; 32     ; FF_X57_Y18_N59     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]~la_lab/laboutb[19]                                                                                                                                                 ;
;   2.034 ;   0.194 ; FF ; IC     ; 1      ; EC_X58_Y17_N5      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a5|portaaddr[5] ;
;   2.034 ;   0.000 ; FF ; CELL   ; 1      ; EC_X58_Y17_N5      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a5~reg0         ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                    ;
; 1.717   ; 1.717    ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                            ;
;   0.317 ;   0.317  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                              ;
;   0.578 ;   0.261  ; RR ; CELL ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                             ;
;   0.578 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                            ;
;   0.578 ;   0.000  ; RR ; CELL ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                  ;
;   1.909 ;   1.331  ; RR ; IC   ; 1      ; EC_X58_Y17_N5      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a5|clk0 ;
;   1.909 ;   0.000  ; RR ; CELL ; 1      ; EC_X58_Y17_N5      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a5~reg0 ;
;   1.717 ;   -0.192 ;    ;      ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                            ;
; 1.951   ; 0.234    ;    ; uTh  ; 1      ; EC_X58_Y17_N5      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a5~reg0 ;
+---------+----------+----+------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Hold slack is 0.083 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]                                                                                                                                                             ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a28~reg0 ;
; Launch Clock                    ; clock2x                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock2x                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.034                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 1.951                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.083                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.023 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.340 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.467       ; 87         ; 0.000 ; 1.234 ;
;    Cell                ;       ; 3     ; 0.227       ; 13         ; 0.000 ; 0.227 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.194       ; 57         ; 0.194 ; 0.194 ;
;    Cell                ;       ; 2     ; 0.050       ; 15         ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.096       ; 28         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.648       ; 86         ; 0.000 ; 1.331 ;
;    Cell                ;       ; 3     ; 0.261       ; 14         ; 0.000 ; 0.261 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                               ;
; 1.694   ; 1.694   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                                     ;
;   0.233 ;   0.233 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                                       ;
;   0.460 ;   0.227 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                                      ;
;   0.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                                     ;
;   0.460 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                           ;
;   1.694 ;   1.234 ; RR ; IC     ; 1      ; FF_X57_Y18_N59     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]|clk                                                                                                                                                                 ;
;   1.694 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y18_N59     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]                                                                                                                                                                     ;
; 2.034   ; 0.340   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                   ;
;   1.790 ;   0.096 ; FF ; uTco   ; 1      ; FF_X57_Y18_N59     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]|q                                                                                                                                                                   ;
;   1.840 ;   0.050 ; FF ; CELL   ; 32     ; FF_X57_Y18_N59     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]~la_lab/laboutb[19]                                                                                                                                                  ;
;   2.034 ;   0.194 ; FF ; IC     ; 1      ; EC_X58_Y17_N28     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a28|portaaddr[5] ;
;   2.034 ;   0.000 ; FF ; CELL   ; 1      ; EC_X58_Y17_N28     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a28~reg0         ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                     ;
; 1.717   ; 1.717    ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                             ;
;   0.317 ;   0.317  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                               ;
;   0.578 ;   0.261  ; RR ; CELL ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                              ;
;   0.578 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                             ;
;   0.578 ;   0.000  ; RR ; CELL ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                   ;
;   1.909 ;   1.331  ; RR ; IC   ; 1      ; EC_X58_Y17_N28     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a28|clk0 ;
;   1.909 ;   0.000  ; RR ; CELL ; 1      ; EC_X58_Y17_N28     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a28~reg0 ;
;   1.717 ;   -0.192 ;    ;      ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                             ;
; 1.951   ; 0.234    ;    ; uTh  ; 1      ; EC_X58_Y17_N28     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a28~reg0 ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Hold slack is 0.083 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]                                                                                                                                                             ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a20~reg0 ;
; Launch Clock                    ; clock2x                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock2x                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.034                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 1.951                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.083                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.023 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.340 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.467       ; 87         ; 0.000 ; 1.234 ;
;    Cell                ;       ; 3     ; 0.227       ; 13         ; 0.000 ; 0.227 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.194       ; 57         ; 0.194 ; 0.194 ;
;    Cell                ;       ; 2     ; 0.050       ; 15         ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.096       ; 28         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.648       ; 86         ; 0.000 ; 1.331 ;
;    Cell                ;       ; 3     ; 0.261       ; 14         ; 0.000 ; 0.261 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                               ;
; 1.694   ; 1.694   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                                     ;
;   0.233 ;   0.233 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                                       ;
;   0.460 ;   0.227 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                                      ;
;   0.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                                     ;
;   0.460 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                           ;
;   1.694 ;   1.234 ; RR ; IC     ; 1      ; FF_X57_Y18_N59     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]|clk                                                                                                                                                                 ;
;   1.694 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y18_N59     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]                                                                                                                                                                     ;
; 2.034   ; 0.340   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                   ;
;   1.790 ;   0.096 ; FF ; uTco   ; 1      ; FF_X57_Y18_N59     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]|q                                                                                                                                                                   ;
;   1.840 ;   0.050 ; FF ; CELL   ; 32     ; FF_X57_Y18_N59     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]~la_lab/laboutb[19]                                                                                                                                                  ;
;   2.034 ;   0.194 ; FF ; IC     ; 1      ; EC_X58_Y17_N20     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a20|portaaddr[5] ;
;   2.034 ;   0.000 ; FF ; CELL   ; 1      ; EC_X58_Y17_N20     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a20~reg0         ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                     ;
; 1.717   ; 1.717    ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                             ;
;   0.317 ;   0.317  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                               ;
;   0.578 ;   0.261  ; RR ; CELL ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                              ;
;   0.578 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                             ;
;   0.578 ;   0.000  ; RR ; CELL ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                   ;
;   1.909 ;   1.331  ; RR ; IC   ; 1      ; EC_X58_Y17_N20     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a20|clk0 ;
;   1.909 ;   0.000  ; RR ; CELL ; 1      ; EC_X58_Y17_N20     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a20~reg0 ;
;   1.717 ;   -0.192 ;    ;      ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                             ;
; 1.951   ; 0.234    ;    ; uTh  ; 1      ; EC_X58_Y17_N20     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a20~reg0 ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Hold slack is 0.083 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]                                                                                                                                                             ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a18~reg0 ;
; Launch Clock                    ; clock2x                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock2x                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.034                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 1.951                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.083                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.023 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.340 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.467       ; 87         ; 0.000 ; 1.234 ;
;    Cell                ;       ; 3     ; 0.227       ; 13         ; 0.000 ; 0.227 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.194       ; 57         ; 0.194 ; 0.194 ;
;    Cell                ;       ; 2     ; 0.050       ; 15         ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.096       ; 28         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.648       ; 86         ; 0.000 ; 1.331 ;
;    Cell                ;       ; 3     ; 0.261       ; 14         ; 0.000 ; 0.261 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                               ;
; 1.694   ; 1.694   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                                     ;
;   0.233 ;   0.233 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                                       ;
;   0.460 ;   0.227 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                                      ;
;   0.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                                     ;
;   0.460 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                           ;
;   1.694 ;   1.234 ; RR ; IC     ; 1      ; FF_X57_Y18_N59     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]|clk                                                                                                                                                                 ;
;   1.694 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y18_N59     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]                                                                                                                                                                     ;
; 2.034   ; 0.340   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                   ;
;   1.790 ;   0.096 ; FF ; uTco   ; 1      ; FF_X57_Y18_N59     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]|q                                                                                                                                                                   ;
;   1.840 ;   0.050 ; FF ; CELL   ; 32     ; FF_X57_Y18_N59     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]~la_lab/laboutb[19]                                                                                                                                                  ;
;   2.034 ;   0.194 ; FF ; IC     ; 1      ; EC_X58_Y17_N18     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a18|portaaddr[5] ;
;   2.034 ;   0.000 ; FF ; CELL   ; 1      ; EC_X58_Y17_N18     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a18~reg0         ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                     ;
; 1.717   ; 1.717    ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                             ;
;   0.317 ;   0.317  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                               ;
;   0.578 ;   0.261  ; RR ; CELL ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                              ;
;   0.578 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                             ;
;   0.578 ;   0.000  ; RR ; CELL ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                   ;
;   1.909 ;   1.331  ; RR ; IC   ; 1      ; EC_X58_Y17_N18     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a18|clk0 ;
;   1.909 ;   0.000  ; RR ; CELL ; 1      ; EC_X58_Y17_N18     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a18~reg0 ;
;   1.717 ;   -0.192 ;    ;      ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                             ;
; 1.951   ; 0.234    ;    ; uTh  ; 1      ; EC_X58_Y17_N18     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a18~reg0 ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Hold slack is 0.083 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]                                                                                                                                                             ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a14~reg0 ;
; Launch Clock                    ; clock2x                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock2x                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.034                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 1.951                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.083                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.023 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.340 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.467       ; 87         ; 0.000 ; 1.234 ;
;    Cell                ;       ; 3     ; 0.227       ; 13         ; 0.000 ; 0.227 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.194       ; 57         ; 0.194 ; 0.194 ;
;    Cell                ;       ; 2     ; 0.050       ; 15         ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.096       ; 28         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.648       ; 86         ; 0.000 ; 1.331 ;
;    Cell                ;       ; 3     ; 0.261       ; 14         ; 0.000 ; 0.261 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                               ;
; 1.694   ; 1.694   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                                     ;
;   0.233 ;   0.233 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                                       ;
;   0.460 ;   0.227 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                                      ;
;   0.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                                     ;
;   0.460 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                           ;
;   1.694 ;   1.234 ; RR ; IC     ; 1      ; FF_X57_Y18_N59     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]|clk                                                                                                                                                                 ;
;   1.694 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y18_N59     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]                                                                                                                                                                     ;
; 2.034   ; 0.340   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                   ;
;   1.790 ;   0.096 ; FF ; uTco   ; 1      ; FF_X57_Y18_N59     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]|q                                                                                                                                                                   ;
;   1.840 ;   0.050 ; FF ; CELL   ; 32     ; FF_X57_Y18_N59     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]~la_lab/laboutb[19]                                                                                                                                                  ;
;   2.034 ;   0.194 ; FF ; IC     ; 1      ; EC_X58_Y17_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a14|portaaddr[5] ;
;   2.034 ;   0.000 ; FF ; CELL   ; 1      ; EC_X58_Y17_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a14~reg0         ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                     ;
; 1.717   ; 1.717    ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                             ;
;   0.317 ;   0.317  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                               ;
;   0.578 ;   0.261  ; RR ; CELL ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                              ;
;   0.578 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                             ;
;   0.578 ;   0.000  ; RR ; CELL ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                   ;
;   1.909 ;   1.331  ; RR ; IC   ; 1      ; EC_X58_Y17_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a14|clk0 ;
;   1.909 ;   0.000  ; RR ; CELL ; 1      ; EC_X58_Y17_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a14~reg0 ;
;   1.717 ;   -0.192 ;    ;      ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                             ;
; 1.951   ; 0.234    ;    ; uTh  ; 1      ; EC_X58_Y17_N14     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a14~reg0 ;
+---------+----------+----+------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Hold slack is 0.083 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]                                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a7~reg0 ;
; Launch Clock                    ; clock2x                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock2x                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 2.034                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 1.951                                                                                                                                                                                                                                                              ;
; Slack                           ; 0.083                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.023 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.340 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.467       ; 87         ; 0.000 ; 1.234 ;
;    Cell                ;       ; 3     ; 0.227       ; 13         ; 0.000 ; 0.227 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.194       ; 57         ; 0.194 ; 0.194 ;
;    Cell                ;       ; 2     ; 0.050       ; 15         ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.096       ; 28         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.648       ; 86         ; 0.000 ; 1.331 ;
;    Cell                ;       ; 3     ; 0.261       ; 14         ; 0.000 ; 0.261 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                                                                                                              ;
; 1.694   ; 1.694   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                                    ;
;   0.233 ;   0.233 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                                      ;
;   0.460 ;   0.227 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                                     ;
;   0.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                                    ;
;   0.460 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                          ;
;   1.694 ;   1.234 ; RR ; IC     ; 1      ; FF_X57_Y18_N59     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]|clk                                                                                                                                                                ;
;   1.694 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y18_N59     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]                                                                                                                                                                    ;
; 2.034   ; 0.340   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                                                                                                                  ;
;   1.790 ;   0.096 ; FF ; uTco   ; 1      ; FF_X57_Y18_N59     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]|q                                                                                                                                                                  ;
;   1.840 ;   0.050 ; FF ; CELL   ; 32     ; FF_X57_Y18_N59     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]~la_lab/laboutb[19]                                                                                                                                                 ;
;   2.034 ;   0.194 ; FF ; IC     ; 1      ; EC_X58_Y17_N7      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a7|portaaddr[5] ;
;   2.034 ;   0.000 ; FF ; CELL   ; 1      ; EC_X58_Y17_N7      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a7~reg0         ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                    ;            ; latch edge time                                                                                                                                                                                                                                                    ;
; 1.717   ; 1.717    ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                    ;            ; source latency                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                                                                                                            ;
;   0.317 ;   0.317  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                                                                                                              ;
;   0.578 ;   0.261  ; RR ; CELL ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                                                                                                             ;
;   0.578 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                                                                                                            ;
;   0.578 ;   0.000  ; RR ; CELL ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                                                                                                                  ;
;   1.909 ;   1.331  ; RR ; IC   ; 1      ; EC_X58_Y17_N7      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a7|clk0 ;
;   1.909 ;   0.000  ; RR ; CELL ; 1      ; EC_X58_Y17_N7      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a7~reg0 ;
;   1.717 ;   -0.192 ;    ;      ;        ;                    ;            ; clock pessimism removed                                                                                                                                                                                                                                            ;
; 1.951   ; 0.234    ;    ; uTh  ; 1      ; EC_X58_Y17_N7      ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a7~reg0 ;
+---------+----------+----+------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 4 recovery paths (4 violated).  Worst case slack is -1.345 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock2x} -to_clock [get_clocks {clock2x}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock2x}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock2x} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -1.345 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; clock        ; clock2x     ; 0.500        ; -0.195     ; 1.509      ; Slow 900mV 100C Model           ;
; -1.343 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head    ; clock        ; clock2x     ; 0.500        ; -0.195     ; 1.509      ; Slow 900mV 100C Model           ;
; -1.316 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock        ; clock2x     ; 0.500        ; -0.195     ; 1.509      ; Slow 900mV 100C Model           ;
; -0.315 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                        ; clock2x      ; clock2x     ; 0.500        ; -0.031     ; 0.671      ; Slow 900mV -40C Model           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is -1.345 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                     ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 4.754                                                                                                                                                     ;
; Data Required Time              ; 3.409                                                                                                                                                     ;
; Slack                           ; -1.345 (VIOLATED)                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.195 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.509  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.756       ; 85         ; 0.672 ; 2.084 ;
;    Cell                ;        ; 2     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.182       ; 78         ; 0.000 ; 1.182 ;
;    Cell                ;        ; 3     ; 0.112       ; 7          ; 0.000 ; 0.112 ;
;    uTco                ;        ; 1     ; 0.215       ; 14         ; 0.215 ; 0.215 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.628       ; 86         ; 0.000 ; 2.157 ;
;    Cell                ;        ; 3     ; 0.422       ; 14         ; 0.000 ; 0.422 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                  ;
; 3.245   ; 3.245   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                          ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                            ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                           ;
;   3.245 ;   2.084 ; RR ; IC     ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]|clk                                                                                                                                             ;
;   3.245 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]                                                                                                                                                 ;
; 4.754   ; 1.509   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                      ;
;   3.460 ;   0.215 ; RR ; uTco   ; 1      ; FF_X60_Y21_N28      ;            ; sync_resetn[2]|q                                                                                                                                               ;
;   3.572 ;   0.112 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]~la_lab/laboutt[18]                                                                                                                              ;
;   3.572 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                         ;
;   3.572 ;   0.000 ; RR ; CELL   ; 2859   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                               ;
;   4.754 ;   1.182 ; RR ; IC     ; 1      ; FF_X59_Y18_N14      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   4.754 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y18_N14      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                               ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                 ;
; 3.550   ; 3.050   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                    ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                       ;
;   0.971 ;   0.471 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                         ;
;   1.393 ;   0.422 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                        ;
;   1.393 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                       ;
;   1.393 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                             ;
;   3.550 ;   2.157 ; RR ; IC     ; 1      ; FF_X59_Y18_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   3.550 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y18_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
; 3.540   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                                                                             ;
; 3.409   ; -0.131  ;    ; uTsu   ; 1      ; FF_X59_Y18_N14     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Recovery slack is -1.343 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                         ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                  ;
; Latch Clock                     ; clock2x                                                                                                                                                ;
; Data Arrival Time               ; 4.754                                                                                                                                                  ;
; Data Required Time              ; 3.411                                                                                                                                                  ;
; Slack                           ; -1.343 (VIOLATED)                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.195 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.509  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.756       ; 85         ; 0.672 ; 2.084 ;
;    Cell                ;        ; 2     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.182       ; 78         ; 0.000 ; 1.182 ;
;    Cell                ;        ; 3     ; 0.112       ; 7          ; 0.000 ; 0.112 ;
;    uTco                ;        ; 1     ; 0.215       ; 14         ; 0.215 ; 0.215 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.628       ; 86         ; 0.000 ; 2.157 ;
;    Cell                ;        ; 3     ; 0.422       ; 14         ; 0.000 ; 0.422 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                               ;
; 3.245   ; 3.245   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                       ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                         ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                        ;
;   3.245 ;   2.084 ; RR ; IC     ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]|clk                                                                                                                                          ;
;   3.245 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]                                                                                                                                              ;
; 4.754   ; 1.509   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                   ;
;   3.460 ;   0.215 ; RR ; uTco   ; 1      ; FF_X60_Y21_N28      ;            ; sync_resetn[2]|q                                                                                                                                            ;
;   3.572 ;   0.112 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]~la_lab/laboutt[18]                                                                                                                           ;
;   3.572 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                      ;
;   3.572 ;   0.000 ; RR ; CELL   ; 2859   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                            ;
;   4.754 ;   1.182 ; RR ; IC     ; 1      ; FF_X59_Y18_N56      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   4.754 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y18_N56      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                    ;
+---------+---------+----+------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;      ;        ;                    ;            ; latch edge time                                                                                                                                            ;
; 3.550   ; 3.050   ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                 ;
;   0.500 ;   0.000 ;    ;      ;        ;                    ;            ; source latency                                                                                                                                             ;
;   0.500 ;   0.000 ;    ;      ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                    ;
;   0.971 ;   0.471 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                      ;
;   1.393 ;   0.422 ; RR ; CELL ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                     ;
;   1.393 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                    ;
;   1.393 ;   0.000 ; RR ; CELL ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                          ;
;   3.550 ;   2.157 ; RR ; IC   ; 1      ; FF_X59_Y18_N56     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   3.550 ;   0.000 ; RR ; CELL ; 1      ; FF_X59_Y18_N56     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
; 3.540   ; -0.010  ;    ;      ;        ;                    ;            ; clock uncertainty                                                                                                                                          ;
; 3.411   ; -0.129  ;    ; uTsu ; 1      ; FF_X59_Y18_N56     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+---------+----+------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Recovery slack is -1.316 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                     ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 4.754                                                                                                                                                     ;
; Data Required Time              ; 3.438                                                                                                                                                     ;
; Slack                           ; -1.316 (VIOLATED)                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.195 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.509  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.756       ; 85         ; 0.672 ; 2.084 ;
;    Cell                ;        ; 2     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.182       ; 78         ; 0.000 ; 1.182 ;
;    Cell                ;        ; 3     ; 0.112       ; 7          ; 0.000 ; 0.112 ;
;    uTco                ;        ; 1     ; 0.215       ; 14         ; 0.215 ; 0.215 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.628       ; 86         ; 0.000 ; 2.157 ;
;    Cell                ;        ; 3     ; 0.422       ; 14         ; 0.000 ; 0.422 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                  ;
; 3.245   ; 3.245   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                          ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                            ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                           ;
;   3.245 ;   2.084 ; RR ; IC     ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]|clk                                                                                                                                             ;
;   3.245 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]                                                                                                                                                 ;
; 4.754   ; 1.509   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                      ;
;   3.460 ;   0.215 ; RR ; uTco   ; 1      ; FF_X60_Y21_N28      ;            ; sync_resetn[2]|q                                                                                                                                               ;
;   3.572 ;   0.112 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]~la_lab/laboutt[18]                                                                                                                              ;
;   3.572 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                         ;
;   3.572 ;   0.000 ; RR ; CELL   ; 2859   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                               ;
;   4.754 ;   1.182 ; RR ; IC     ; 1      ; FF_X59_Y18_N58      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   4.754 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y18_N58      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                               ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                 ;
; 3.550   ; 3.050   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                    ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                       ;
;   0.971 ;   0.471 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                         ;
;   1.393 ;   0.422 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                        ;
;   1.393 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                       ;
;   1.393 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                             ;
;   3.550 ;   2.157 ; RR ; IC     ; 1      ; FF_X59_Y18_N58     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   3.550 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y18_N58     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
; 3.540   ; -0.010  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                                                                             ;
; 3.438   ; -0.102  ;    ; uTsu   ; 1      ; FF_X59_Y18_N58     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Recovery slack is -0.315 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                        ;
; Launch Clock                    ; clock2x                                                                                                                                                   ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 4.245                                                                                                                                                     ;
; Data Required Time              ; 3.930                                                                                                                                                     ;
; Slack                           ; -0.315 (VIOLATED)                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 0.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.031 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.671  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.034       ; 85         ; 0.000 ; 2.356 ;
;    Cell                ;        ; 3     ; 0.540       ; 15         ; 0.000 ; 0.540 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.311       ; 46         ; 0.311 ; 0.311 ;
;    Cell                ;        ; 2     ; 0.126       ; 19         ; 0.000 ; 0.126 ;
;    uTco                ;        ; 1     ; 0.234       ; 35         ; 0.234 ; 0.234 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.668       ; 85         ; 0.000 ; 2.160 ;
;    Cell                ;        ; 3     ; 0.473       ; 15         ; 0.000 ; 0.473 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                               ;
; 3.574   ; 3.574   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                     ;
;   0.678 ;   0.678 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                       ;
;   1.218 ;   0.540 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                      ;
;   1.218 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                     ;
;   1.218 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                           ;
;   3.574 ;   2.356 ; RR ; IC     ; 1      ; FF_X59_Y18_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk               ;
;   3.574 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y18_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ;
; 4.245   ; 0.671   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                   ;
;   3.808 ;   0.234 ; RR ; uTco   ; 1      ; FF_X59_Y18_N14     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                 ;
;   3.934 ;   0.126 ; RR ; CELL   ; 1      ; FF_X59_Y18_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[9] ;
;   4.245 ;   0.311 ; RR ; IC     ; 1      ; FF_X57_Y18_N25     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]|clrn                                                                     ;
;   4.245 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y18_N25     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                  ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------+
; 0.500   ; 0.500   ;    ;        ;        ;                    ;            ; latch edge time                                                                                        ;
; 0.500   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                          ;
; 4.043   ; 3.543   ;    ;        ;        ;                    ;            ; clock path                                                                                             ;
;   0.500 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                         ;
;   0.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                ;
;   1.008 ;   0.508 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                  ;
;   1.481 ;   0.473 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                 ;
;   1.481 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                ;
;   1.481 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                      ;
;   3.641 ;   2.160 ; RR ; IC     ; 1      ; FF_X57_Y18_N25     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]|clk ;
;   3.641 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y18_N25     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
;   4.043 ;   0.402 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                ;
; 3.930   ; -0.113  ;    ; uTsu   ; 1      ; FF_X57_Y18_N25     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -0.890 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node      ; To Node                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -0.890 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                              ; clock        ; clock       ; 1.000        ; -0.027     ; 1.722      ; Slow 900mV 100C Model           ;
; -0.889 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                              ; clock        ; clock       ; 1.000        ; -0.027     ; 1.722      ; Slow 900mV 100C Model           ;
; -0.862 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 1.722      ; Slow 900mV 100C Model           ;
; -0.816 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|i_masked_atax32_delay|delays[0][0]                                                                                                                                                                                                                           ; clock        ; clock       ; 1.000        ; -0.029     ; 1.638      ; Slow 900mV 100C Model           ;
; -0.813 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][21]        ; clock        ; clock       ; 1.000        ; -0.034     ; 1.615      ; Slow 900mV 100C Model           ;
; -0.803 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom27102_pop36_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[3] ; clock        ; clock       ; 1.000        ; -0.034     ; 1.615      ; Slow 900mV 100C Model           ;
; -0.800 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][16]        ; clock        ; clock       ; 1.000        ; -0.036     ; 1.585      ; Slow 900mV 100C Model           ;
; -0.799 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][7]         ; clock        ; clock       ; 1.000        ; -0.036     ; 1.585      ; Slow 900mV 100C Model           ;
; -0.798 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][2]         ; clock        ; clock       ; 1.000        ; -0.036     ; 1.585      ; Slow 900mV 100C Model           ;
; -0.797 ; sync_resetn[2] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|SE_out_i_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x_fromReg0[0]                                                                                                                                                                             ; clock        ; clock       ; 1.000        ; -0.025     ; 1.629      ; Slow 900mV 100C Model           ;
+--------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is -0.890 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                         ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 4.967                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 4.077                                                                                                                                                                                                                                                  ;
; Slack                           ; -0.890 (VIOLATED)                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.027 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.722  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.756       ; 85         ; 0.672 ; 2.084 ;
;    Cell                ;        ; 2     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.395       ; 81         ; 0.000 ; 1.395 ;
;    Cell                ;        ; 3     ; 0.112       ; 7          ; 0.000 ; 0.112 ;
;    uTco                ;        ; 1     ; 0.215       ; 12         ; 0.215 ; 0.215 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.471       ; 85         ; 0.000 ; 1.956 ;
;    Cell                ;        ; 3     ; 0.430       ; 15         ; 0.000 ; 0.430 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                               ;
; 3.245   ; 3.245   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                       ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                         ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                        ;
;   3.245 ;   2.084 ; RR ; IC     ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                          ;
;   3.245 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                              ;
; 4.967   ; 1.722   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                   ;
;   3.460 ;   0.215 ; RR ; uTco   ; 1      ; FF_X60_Y21_N28      ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                            ;
;   3.572 ;   0.112 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]~la_lab/laboutt[18]                                                                                                                                                                                                                           ;
;   3.572 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                      ;
;   3.572 ;   0.000 ; RR ; CELL   ; 2859   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                            ;
;   4.967 ;   1.395 ; RR ; IC     ; 1      ; FF_X42_Y23_N32      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   4.967 ;   0.000 ; RR ; CELL   ; 1      ; FF_X42_Y23_N32      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                            ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                              ;
; 4.218   ; 3.218   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                             ;
;   1.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                      ;
;   1.515 ;   0.515 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                        ;
;   1.945 ;   0.430 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                       ;
;   1.945 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                      ;
;   1.945 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                            ;
;   3.901 ;   1.956 ; RR ; IC     ; 1      ; FF_X42_Y23_N32      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   3.901 ;   0.000 ; RR ; CELL   ; 1      ; FF_X42_Y23_N32      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
;   4.218 ;   0.317 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                    ;
; 4.198   ; -0.020  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                          ;
; 4.077   ; -0.121  ;    ; uTsu   ; 1      ; FF_X42_Y23_N32      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Recovery slack is -0.889 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                         ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 4.967                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 4.078                                                                                                                                                                                                                                                  ;
; Slack                           ; -0.889 (VIOLATED)                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.027 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.722  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.756       ; 85         ; 0.672 ; 2.084 ;
;    Cell                ;        ; 2     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.395       ; 81         ; 0.000 ; 1.395 ;
;    Cell                ;        ; 3     ; 0.112       ; 7          ; 0.000 ; 0.112 ;
;    uTco                ;        ; 1     ; 0.215       ; 12         ; 0.215 ; 0.215 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.471       ; 85         ; 0.000 ; 1.956 ;
;    Cell                ;        ; 3     ; 0.430       ; 15         ; 0.000 ; 0.430 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                               ;
; 3.245   ; 3.245   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                       ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                         ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                        ;
;   3.245 ;   2.084 ; RR ; IC     ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                          ;
;   3.245 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                              ;
; 4.967   ; 1.722   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                   ;
;   3.460 ;   0.215 ; RR ; uTco   ; 1      ; FF_X60_Y21_N28      ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                            ;
;   3.572 ;   0.112 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]~la_lab/laboutt[18]                                                                                                                                                                                                                           ;
;   3.572 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                      ;
;   3.572 ;   0.000 ; RR ; CELL   ; 2859   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                            ;
;   4.967 ;   1.395 ; RR ; IC     ; 1      ; FF_X42_Y23_N29      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   4.967 ;   0.000 ; RR ; CELL   ; 1      ; FF_X42_Y23_N29      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                            ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                              ;
; 4.218   ; 3.218   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                             ;
;   1.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                      ;
;   1.515 ;   0.515 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                        ;
;   1.945 ;   0.430 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                       ;
;   1.945 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                      ;
;   1.945 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                            ;
;   3.901 ;   1.956 ; RR ; IC     ; 1      ; FF_X42_Y23_N29      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   3.901 ;   0.000 ; RR ; CELL   ; 1      ; FF_X42_Y23_N29      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   4.218 ;   0.317 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                    ;
; 4.198   ; -0.020  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                          ;
; 4.078   ; -0.120  ;    ; uTsu   ; 1      ; FF_X42_Y23_N29      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Recovery slack is -0.862 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                      ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 4.967                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.105                                                                                                                                                                                                                                               ;
; Slack                           ; -0.862 (VIOLATED)                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.027 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.722  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.756       ; 85         ; 0.672 ; 2.084 ;
;    Cell                ;        ; 2     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.395       ; 81         ; 0.000 ; 1.395 ;
;    Cell                ;        ; 3     ; 0.112       ; 7          ; 0.000 ; 0.112 ;
;    uTco                ;        ; 1     ; 0.215       ; 12         ; 0.215 ; 0.215 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.471       ; 85         ; 0.000 ; 1.956 ;
;    Cell                ;        ; 3     ; 0.430       ; 15         ; 0.000 ; 0.430 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 3.245   ; 3.245   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   3.245 ;   2.084 ; RR ; IC     ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                       ;
;   3.245 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                           ;
; 4.967   ; 1.722   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                ;
;   3.460 ;   0.215 ; RR ; uTco   ; 1      ; FF_X60_Y21_N28      ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                         ;
;   3.572 ;   0.112 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]~la_lab/laboutt[18]                                                                                                                                                                                                                        ;
;   3.572 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                   ;
;   3.572 ;   0.000 ; RR ; CELL   ; 2859   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                         ;
;   4.967 ;   1.395 ; RR ; IC     ; 1      ; FF_X42_Y23_N25      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   4.967 ;   0.000 ; RR ; CELL   ; 1      ; FF_X42_Y23_N25      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                         ;
; 4.218   ; 3.218   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                   ;
;   1.515 ;   0.515 ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                     ;
;   1.945 ;   0.430 ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                    ;
;   1.945 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                   ;
;   1.945 ;   0.000 ; RR ; CELL ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                         ;
;   3.901 ;   1.956 ; RR ; IC   ; 1      ; FF_X42_Y23_N25      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   3.901 ;   0.000 ; RR ; CELL ; 1      ; FF_X42_Y23_N25      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
;   4.218 ;   0.317 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                 ;
; 4.198   ; -0.020  ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                       ;
; 4.105   ; -0.093  ;    ; uTsu ; 1      ; FF_X42_Y23_N25      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Recovery slack is -0.816 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|i_masked_atax32_delay|delays[0][0] ;
; Launch Clock                    ; clock                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                     ;
; Data Arrival Time               ; 4.883                                                                                                                                     ;
; Data Required Time              ; 4.067                                                                                                                                     ;
; Slack                           ; -0.816 (VIOLATED)                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.029 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.638  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.756       ; 85         ; 0.672 ; 2.084 ;
;    Cell                ;        ; 2     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.311       ; 80         ; 0.000 ; 1.311 ;
;    Cell                ;        ; 3     ; 0.112       ; 7          ; 0.000 ; 0.112 ;
;    uTco                ;        ; 1     ; 0.215       ; 13         ; 0.215 ; 0.215 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.469       ; 85         ; 0.000 ; 1.954 ;
;    Cell                ;        ; 3     ; 0.430       ; 15         ; 0.000 ; 0.430 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                  ;
; 3.245   ; 3.245   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                          ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                            ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                           ;
;   3.245 ;   2.084 ; RR ; IC     ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]|clk                                                                                                                             ;
;   3.245 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]                                                                                                                                 ;
; 4.883   ; 1.638   ;    ;        ;        ;                     ;            ; data path                                                                                                                                      ;
;   3.460 ;   0.215 ; RR ; uTco   ; 1      ; FF_X60_Y21_N28      ;            ; sync_resetn[2]|q                                                                                                                               ;
;   3.572 ;   0.112 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]~la_lab/laboutt[18]                                                                                                              ;
;   3.572 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                         ;
;   3.572 ;   0.000 ; RR ; CELL   ; 2859   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                               ;
;   4.883 ;   1.311 ; RR ; IC     ; 1      ; FF_X43_Y24_N32      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|i_masked_atax32_delay|delays[0][0]|clrn ;
;   4.883 ;   0.000 ; RR ; CELL   ; 1      ; FF_X43_Y24_N32      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|i_masked_atax32_delay|delays[0][0]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                               ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                 ;
; 4.216   ; 3.216   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                         ;
;   1.515 ;   0.515 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                           ;
;   1.945 ;   0.430 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                          ;
;   1.945 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                         ;
;   1.945 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                               ;
;   3.899 ;   1.954 ; RR ; IC     ; 1      ; FF_X43_Y24_N32      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|i_masked_atax32_delay|delays[0][0]|clk ;
;   3.899 ;   0.000 ; RR ; CELL   ; 1      ; FF_X43_Y24_N32      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|i_masked_atax32_delay|delays[0][0]     ;
;   4.216 ;   0.317 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                       ;
; 4.196   ; -0.020  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                             ;
; 4.067   ; -0.129  ;    ; uTsu   ; 1      ; FF_X43_Y24_N32      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|i_masked_atax32_delay|delays[0][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Recovery slack is -0.813 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                               ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][21] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 4.860                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 4.047                                                                                                                                                                                                                                                                                                                                                        ;
; Slack                           ; -0.813 (VIOLATED)                                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.615  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.756       ; 85         ; 0.672 ; 2.084 ;
;    Cell                ;        ; 2     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.288       ; 80         ; 0.000 ; 1.288 ;
;    Cell                ;        ; 3     ; 0.112       ; 7          ; 0.000 ; 0.112 ;
;    uTco                ;        ; 1     ; 0.215       ; 13         ; 0.215 ; 0.215 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.464       ; 85         ; 0.000 ; 1.949 ;
;    Cell                ;        ; 3     ; 0.430       ; 15         ; 0.000 ; 0.430 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                     ;
; 3.245   ; 3.245   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                             ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                               ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                              ;
;   3.245 ;   2.084 ; RR ; IC     ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                ;
;   3.245 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                    ;
; 4.860   ; 1.615   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                         ;
;   3.460 ;   0.215 ; RR ; uTco   ; 1      ; FF_X60_Y21_N28      ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                  ;
;   3.572 ;   0.112 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]~la_lab/laboutt[18]                                                                                                                                                                                                                                                                                                                                 ;
;   3.572 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                                                            ;
;   3.572 ;   0.000 ; RR ; CELL   ; 2859   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                                                  ;
;   4.860 ;   1.288 ; RR ; IC     ; 1      ; FF_X47_Y15_N14      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][21]|clrn ;
;   4.860 ;   0.000 ; RR ; CELL   ; 1      ; FF_X47_Y15_N14      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][21]      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                  ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                    ;
; 4.211   ; 3.211   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                            ;
;   1.515 ;   0.515 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                              ;
;   1.945 ;   0.430 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                             ;
;   1.945 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                            ;
;   1.945 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                  ;
;   3.894 ;   1.949 ; RR ; IC     ; 1      ; FF_X47_Y15_N14      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][21]|clk ;
;   3.894 ;   0.000 ; RR ; CELL   ; 1      ; FF_X47_Y15_N14      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][21]     ;
;   4.211 ;   0.317 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                          ;
; 4.191   ; -0.020  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                ;
; 4.047   ; -0.144  ;    ; uTsu   ; 1      ; FF_X47_Y15_N14      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][21]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Recovery slack is -0.803 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                      ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom27102_pop36_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[3] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 4.860                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.057                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -0.803 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.615  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.756       ; 85         ; 0.672 ; 2.084 ;
;    Cell                ;        ; 2     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.288       ; 80         ; 0.000 ; 1.288 ;
;    Cell                ;        ; 3     ; 0.112       ; 7          ; 0.000 ; 0.112 ;
;    uTco                ;        ; 1     ; 0.215       ; 13         ; 0.215 ; 0.215 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.464       ; 85         ; 0.000 ; 1.949 ;
;    Cell                ;        ; 3     ; 0.430       ; 15         ; 0.000 ; 0.430 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                            ;
; 3.245   ; 3.245   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                      ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                     ;
;   3.245 ;   2.084 ; RR ; IC     ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                       ;
;   3.245 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                           ;
; 4.860   ; 1.615   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                ;
;   3.460 ;   0.215 ; RR ; uTco   ; 1      ; FF_X60_Y21_N28      ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                         ;
;   3.572 ;   0.112 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]~la_lab/laboutt[18]                                                                                                                                                                                                                                                                                                                                        ;
;   3.572 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                   ;
;   3.572 ;   0.000 ; RR ; CELL   ; 2859   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                                                         ;
;   4.860 ;   1.288 ; RR ; IC     ; 1      ; FF_X47_Y15_N23      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom27102_pop36_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[3]|clrn ;
;   4.860 ;   0.000 ; RR ; CELL   ; 1      ; FF_X47_Y15_N23      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom27102_pop36_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[3]      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                           ;
; 4.211   ; 3.211   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.515 ;   0.515 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   1.945 ;   0.430 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   1.945 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                   ;
;   1.945 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                         ;
;   3.894 ;   1.949 ; RR ; IC     ; 1      ; FF_X47_Y15_N23      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom27102_pop36_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[3]|clk ;
;   3.894 ;   0.000 ; RR ; CELL   ; 1      ; FF_X47_Y15_N23      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom27102_pop36_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[3]     ;
;   4.211 ;   0.317 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                 ;
; 4.191   ; -0.020  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                       ;
; 4.057   ; -0.134  ;    ; uTsu   ; 1      ; FF_X47_Y15_N23      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom27102_pop36_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[3]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Recovery slack is -0.800 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                               ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][16] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 4.830                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 4.030                                                                                                                                                                                                                                                                                                                                                        ;
; Slack                           ; -0.800 (VIOLATED)                                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.036 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.585  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.756       ; 85         ; 0.672 ; 2.084 ;
;    Cell                ;        ; 2     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.258       ; 79         ; 0.000 ; 1.258 ;
;    Cell                ;        ; 3     ; 0.112       ; 7          ; 0.000 ; 0.112 ;
;    uTco                ;        ; 1     ; 0.215       ; 14         ; 0.215 ; 0.215 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.462       ; 85         ; 0.000 ; 1.947 ;
;    Cell                ;        ; 3     ; 0.430       ; 15         ; 0.000 ; 0.430 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                     ;
; 3.245   ; 3.245   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                             ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                               ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                              ;
;   3.245 ;   2.084 ; RR ; IC     ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                ;
;   3.245 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                    ;
; 4.830   ; 1.585   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                         ;
;   3.460 ;   0.215 ; RR ; uTco   ; 1      ; FF_X60_Y21_N28      ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                  ;
;   3.572 ;   0.112 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]~la_lab/laboutt[18]                                                                                                                                                                                                                                                                                                                                 ;
;   3.572 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                                                            ;
;   3.572 ;   0.000 ; RR ; CELL   ; 2859   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                                                  ;
;   4.830 ;   1.258 ; RR ; IC     ; 1      ; FF_X49_Y15_N20      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][16]|clrn ;
;   4.830 ;   0.000 ; RR ; CELL   ; 1      ; FF_X49_Y15_N20      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][16]      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                  ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                    ;
; 4.209   ; 3.209   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                            ;
;   1.515 ;   0.515 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                              ;
;   1.945 ;   0.430 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                             ;
;   1.945 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                            ;
;   1.945 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                  ;
;   3.892 ;   1.947 ; RR ; IC     ; 1      ; FF_X49_Y15_N20      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][16]|clk ;
;   3.892 ;   0.000 ; RR ; CELL   ; 1      ; FF_X49_Y15_N20      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][16]     ;
;   4.209 ;   0.317 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                          ;
; 4.189   ; -0.020  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                ;
; 4.030   ; -0.159  ;    ; uTsu   ; 1      ; FF_X49_Y15_N20      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][16]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Recovery slack is -0.799 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                              ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][7] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 4.830                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 4.031                                                                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -0.799 (VIOLATED)                                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.036 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.585  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.756       ; 85         ; 0.672 ; 2.084 ;
;    Cell                ;        ; 2     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.258       ; 79         ; 0.000 ; 1.258 ;
;    Cell                ;        ; 3     ; 0.112       ; 7          ; 0.000 ; 0.112 ;
;    uTco                ;        ; 1     ; 0.215       ; 14         ; 0.215 ; 0.215 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.462       ; 85         ; 0.000 ; 1.947 ;
;    Cell                ;        ; 3     ; 0.430       ; 15         ; 0.000 ; 0.430 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                    ;
; 3.245   ; 3.245   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                            ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                              ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                             ;
;   3.245 ;   2.084 ; RR ; IC     ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                               ;
;   3.245 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                   ;
; 4.830   ; 1.585   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                        ;
;   3.460 ;   0.215 ; RR ; uTco   ; 1      ; FF_X60_Y21_N28      ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                 ;
;   3.572 ;   0.112 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]~la_lab/laboutt[18]                                                                                                                                                                                                                                                                                                                                ;
;   3.572 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                                                           ;
;   3.572 ;   0.000 ; RR ; CELL   ; 2859   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                                                 ;
;   4.830 ;   1.258 ; RR ; IC     ; 1      ; FF_X49_Y15_N14      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][7]|clrn ;
;   4.830 ;   0.000 ; RR ; CELL   ; 1      ; FF_X49_Y15_N14      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][7]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                 ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                   ;
; 4.209   ; 3.209   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                           ;
;   1.515 ;   0.515 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                             ;
;   1.945 ;   0.430 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                            ;
;   1.945 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                           ;
;   1.945 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                 ;
;   3.892 ;   1.947 ; RR ; IC     ; 1      ; FF_X49_Y15_N14      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][7]|clk ;
;   3.892 ;   0.000 ; RR ; CELL   ; 1      ; FF_X49_Y15_N14      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][7]     ;
;   4.209 ;   0.317 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                         ;
; 4.189   ; -0.020  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                               ;
; 4.031   ; -0.158  ;    ; uTsu   ; 1      ; FF_X49_Y15_N14      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][7]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Recovery slack is -0.798 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                              ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][2] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 4.830                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 4.032                                                                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -0.798 (VIOLATED)                                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.036 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.585  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.756       ; 85         ; 0.672 ; 2.084 ;
;    Cell                ;        ; 2     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.258       ; 79         ; 0.000 ; 1.258 ;
;    Cell                ;        ; 3     ; 0.112       ; 7          ; 0.000 ; 0.112 ;
;    uTco                ;        ; 1     ; 0.215       ; 14         ; 0.215 ; 0.215 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.462       ; 85         ; 0.000 ; 1.947 ;
;    Cell                ;        ; 3     ; 0.430       ; 15         ; 0.000 ; 0.430 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                    ;
; 3.245   ; 3.245   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                            ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                              ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                             ;
;   3.245 ;   2.084 ; RR ; IC     ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                               ;
;   3.245 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                   ;
; 4.830   ; 1.585   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                        ;
;   3.460 ;   0.215 ; RR ; uTco   ; 1      ; FF_X60_Y21_N28      ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                 ;
;   3.572 ;   0.112 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]~la_lab/laboutt[18]                                                                                                                                                                                                                                                                                                                                ;
;   3.572 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                                                                                                                                                                                           ;
;   3.572 ;   0.000 ; RR ; CELL   ; 2859   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                                                                                                                                                                                                 ;
;   4.830 ;   1.258 ; RR ; IC     ; 1      ; FF_X49_Y15_N50      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][2]|clrn ;
;   4.830 ;   0.000 ; RR ; CELL   ; 1      ; FF_X49_Y15_N50      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][2]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                 ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                   ;
; 4.209   ; 3.209   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                           ;
;   1.515 ;   0.515 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                             ;
;   1.945 ;   0.430 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                            ;
;   1.945 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                           ;
;   1.945 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                 ;
;   3.892 ;   1.947 ; RR ; IC     ; 1      ; FF_X49_Y15_N50      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][2]|clk ;
;   3.892 ;   0.000 ; RR ; CELL   ; 1      ; FF_X49_Y15_N50      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][2]     ;
;   4.209 ;   0.317 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                         ;
; 4.189   ; -0.020  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                               ;
; 4.032   ; -0.157  ;    ; uTsu   ; 1      ; FF_X49_Y15_N50      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo|data[0][2]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Recovery slack is -0.797 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                          ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|SE_out_i_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x_fromReg0[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                   ;
; Data Arrival Time               ; 4.874                                                                                                                                                                                   ;
; Data Required Time              ; 4.077                                                                                                                                                                                   ;
; Slack                           ; -0.797 (VIOLATED)                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.025 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.629  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.756       ; 85         ; 0.672 ; 2.084 ;
;    Cell                ;        ; 2     ; 0.489       ; 15         ; 0.000 ; 0.489 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.302       ; 80         ; 0.000 ; 1.302 ;
;    Cell                ;        ; 3     ; 0.112       ; 7          ; 0.000 ; 0.112 ;
;    uTco                ;        ; 1     ; 0.215       ; 13         ; 0.215 ; 0.215 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.473       ; 85         ; 0.000 ; 1.958 ;
;    Cell                ;        ; 3     ; 0.430       ; 15         ; 0.000 ; 0.430 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                ;
; 3.245   ; 3.245   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                        ;
;   0.672 ;   0.672 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                          ;
;   1.161 ;   0.489 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                         ;
;   3.245 ;   2.084 ; RR ; IC     ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                           ;
;   3.245 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]                                                                                                                                                                               ;
; 4.874   ; 1.629   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                    ;
;   3.460 ;   0.215 ; RR ; uTco   ; 1      ; FF_X60_Y21_N28      ;            ; sync_resetn[2]|q                                                                                                                                                                             ;
;   3.572 ;   0.112 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]~la_lab/laboutt[18]                                                                                                                                                            ;
;   3.572 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                                                       ;
;   3.572 ;   0.000 ; RR ; CELL   ; 2859   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                                                             ;
;   4.874 ;   1.302 ; RR ; IC     ; 1      ; FF_X48_Y28_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|SE_out_i_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x_fromReg0[0]|clrn ;
;   4.874 ;   0.000 ; RR ; CELL   ; 1      ; FF_X48_Y28_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|SE_out_i_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x_fromReg0[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                             ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                               ;
; 4.220   ; 3.220   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                       ;
;   1.515 ;   0.515 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                         ;
;   1.945 ;   0.430 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                        ;
;   1.945 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                       ;
;   1.945 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                             ;
;   3.903 ;   1.958 ; RR ; IC     ; 1      ; FF_X48_Y28_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|SE_out_i_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x_fromReg0[0]|clk ;
;   3.903 ;   0.000 ; RR ; CELL   ; 1      ; FF_X48_Y28_N56      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|SE_out_i_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x_fromReg0[0]     ;
;   4.220 ;   0.317 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                     ;
; 4.200   ; -0.020  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                           ;
; 4.077   ; -0.123  ;    ; uTsu   ; 1      ; FF_X48_Y28_N56      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|SE_out_i_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x_fromReg0[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.138 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.138 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a2~reg1                                                  ; clock        ; clock       ; 0.000        ; 0.014      ; 0.250      ; Fast 900mV -40C Model           ;
; 0.138 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a7~reg1                                                  ; clock        ; clock       ; 0.000        ; 0.014      ; 0.250      ; Fast 900mV -40C Model           ;
; 0.138 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a6~reg1                                                  ; clock        ; clock       ; 0.000        ; 0.014      ; 0.250      ; Fast 900mV -40C Model           ;
; 0.138 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a3~reg1                                                  ; clock        ; clock       ; 0.000        ; 0.014      ; 0.250      ; Fast 900mV -40C Model           ;
; 0.138 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a4~reg1                                                  ; clock        ; clock       ; 0.000        ; 0.014      ; 0.250      ; Fast 900mV -40C Model           ;
; 0.138 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a5~reg1                                                  ; clock        ; clock       ; 0.000        ; 0.014      ; 0.250      ; Fast 900mV -40C Model           ;
; 0.141 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                     ; clock        ; clock       ; 0.000        ; 0.010      ; 0.213      ; Fast 900mV -40C Model           ;
; 0.143 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                     ; clock        ; clock       ; 0.000        ; 0.010      ; 0.213      ; Fast 900mV -40C Model           ;
; 0.143 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock        ; clock       ; 0.000        ; 0.010      ; 0.225      ; Fast 900mV -40C Model           ;
; 0.144 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                      ; clock        ; clock       ; 0.000        ; 0.010      ; 0.213      ; Fast 900mV -40C Model           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.138 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                 ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a2~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 1.846                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 1.708                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.138                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.250 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.377       ; 86         ; 0.000 ; 1.113 ;
;    Cell                ;       ; 3     ; 0.219       ; 14         ; 0.000 ; 0.219 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.108       ; 43         ; 0.108 ; 0.108 ;
;    Cell                ;       ; 2     ; 0.047       ; 19         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.095       ; 38         ; 0.095 ; 0.095 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.560       ; 86         ; 0.000 ; 1.204 ;
;    Cell                ;       ; 3     ; 0.254       ; 14         ; 0.000 ; 0.254 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                     ;
; 1.596   ; 1.596   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                             ;
;   0.264 ;   0.264 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                               ;
;   0.483 ;   0.219 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                              ;
;   0.483 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                             ;
;   0.483 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                   ;
;   1.596 ;   1.113 ; RR ; IC     ; 1      ; FF_X63_Y19_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.596 ;   0.000 ; RR ; CELL   ; 1      ; FF_X63_Y19_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.846   ; 0.250   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                         ;
;   1.691 ;   0.095 ; RR ; uTco   ; 1      ; FF_X63_Y19_N26      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.738 ;   0.047 ; RR ; CELL   ; 25     ; FF_X63_Y19_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[17] ;
;   1.846 ;   0.108 ; RR ; IC     ; 1      ; EC_X64_Y19_N0       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a2|clr1    ;
;   1.846 ;   0.000 ; RR ; CELL   ; 1      ; EC_X64_Y19_N0       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a2~reg1    ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                ;
; 1.610   ; 1.610    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                          ;
;   0.356 ;   0.356  ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                            ;
;   0.610 ;   0.254  ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                           ;
;   0.610 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                          ;
;   0.610 ;   0.000  ; RR ; CELL ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                ;
;   1.814 ;   1.204  ; RR ; IC   ; 1      ; EC_X64_Y19_N0       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a2|clk1 ;
;   1.814 ;   0.000  ; RR ; CELL ; 1      ; EC_X64_Y19_N0       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a2~reg1 ;
;   1.610 ;   -0.204 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                        ;
; 1.610   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                              ;
; 1.708   ; 0.098    ;    ; uTh  ; 1      ; EC_X64_Y19_N0       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a2~reg1 ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Removal slack is 0.138 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                 ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a7~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 1.846                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 1.708                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.138                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.250 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.377       ; 86         ; 0.000 ; 1.113 ;
;    Cell                ;       ; 3     ; 0.219       ; 14         ; 0.000 ; 0.219 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.108       ; 43         ; 0.108 ; 0.108 ;
;    Cell                ;       ; 2     ; 0.047       ; 19         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.095       ; 38         ; 0.095 ; 0.095 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.560       ; 86         ; 0.000 ; 1.204 ;
;    Cell                ;       ; 3     ; 0.254       ; 14         ; 0.000 ; 0.254 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                     ;
; 1.596   ; 1.596   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                             ;
;   0.264 ;   0.264 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                               ;
;   0.483 ;   0.219 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                              ;
;   0.483 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                             ;
;   0.483 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                   ;
;   1.596 ;   1.113 ; RR ; IC     ; 1      ; FF_X63_Y19_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.596 ;   0.000 ; RR ; CELL   ; 1      ; FF_X63_Y19_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.846   ; 0.250   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                         ;
;   1.691 ;   0.095 ; RR ; uTco   ; 1      ; FF_X63_Y19_N26      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.738 ;   0.047 ; RR ; CELL   ; 25     ; FF_X63_Y19_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[17] ;
;   1.846 ;   0.108 ; RR ; IC     ; 1      ; EC_X64_Y19_N5       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a7|clr1    ;
;   1.846 ;   0.000 ; RR ; CELL   ; 1      ; EC_X64_Y19_N5       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a7~reg1    ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                ;
; 1.610   ; 1.610    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                          ;
;   0.356 ;   0.356  ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                            ;
;   0.610 ;   0.254  ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                           ;
;   0.610 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                          ;
;   0.610 ;   0.000  ; RR ; CELL ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                ;
;   1.814 ;   1.204  ; RR ; IC   ; 1      ; EC_X64_Y19_N5       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a7|clk1 ;
;   1.814 ;   0.000  ; RR ; CELL ; 1      ; EC_X64_Y19_N5       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a7~reg1 ;
;   1.610 ;   -0.204 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                        ;
; 1.610   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                              ;
; 1.708   ; 0.098    ;    ; uTh  ; 1      ; EC_X64_Y19_N5       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a7~reg1 ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Removal slack is 0.138 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                 ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a6~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 1.846                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 1.708                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.138                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.250 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.377       ; 86         ; 0.000 ; 1.113 ;
;    Cell                ;       ; 3     ; 0.219       ; 14         ; 0.000 ; 0.219 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.108       ; 43         ; 0.108 ; 0.108 ;
;    Cell                ;       ; 2     ; 0.047       ; 19         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.095       ; 38         ; 0.095 ; 0.095 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.560       ; 86         ; 0.000 ; 1.204 ;
;    Cell                ;       ; 3     ; 0.254       ; 14         ; 0.000 ; 0.254 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                     ;
; 1.596   ; 1.596   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                             ;
;   0.264 ;   0.264 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                               ;
;   0.483 ;   0.219 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                              ;
;   0.483 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                             ;
;   0.483 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                   ;
;   1.596 ;   1.113 ; RR ; IC     ; 1      ; FF_X63_Y19_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.596 ;   0.000 ; RR ; CELL   ; 1      ; FF_X63_Y19_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.846   ; 0.250   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                         ;
;   1.691 ;   0.095 ; RR ; uTco   ; 1      ; FF_X63_Y19_N26      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.738 ;   0.047 ; RR ; CELL   ; 25     ; FF_X63_Y19_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[17] ;
;   1.846 ;   0.108 ; RR ; IC     ; 1      ; EC_X64_Y19_N4       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a6|clr1    ;
;   1.846 ;   0.000 ; RR ; CELL   ; 1      ; EC_X64_Y19_N4       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a6~reg1    ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                ;
; 1.610   ; 1.610    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                          ;
;   0.356 ;   0.356  ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                            ;
;   0.610 ;   0.254  ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                           ;
;   0.610 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                          ;
;   0.610 ;   0.000  ; RR ; CELL ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                ;
;   1.814 ;   1.204  ; RR ; IC   ; 1      ; EC_X64_Y19_N4       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a6|clk1 ;
;   1.814 ;   0.000  ; RR ; CELL ; 1      ; EC_X64_Y19_N4       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a6~reg1 ;
;   1.610 ;   -0.204 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                        ;
; 1.610   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                              ;
; 1.708   ; 0.098    ;    ; uTh  ; 1      ; EC_X64_Y19_N4       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a6~reg1 ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Removal slack is 0.138 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                 ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a3~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 1.846                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 1.708                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.138                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.250 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.377       ; 86         ; 0.000 ; 1.113 ;
;    Cell                ;       ; 3     ; 0.219       ; 14         ; 0.000 ; 0.219 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.108       ; 43         ; 0.108 ; 0.108 ;
;    Cell                ;       ; 2     ; 0.047       ; 19         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.095       ; 38         ; 0.095 ; 0.095 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.560       ; 86         ; 0.000 ; 1.204 ;
;    Cell                ;       ; 3     ; 0.254       ; 14         ; 0.000 ; 0.254 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                     ;
; 1.596   ; 1.596   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                             ;
;   0.264 ;   0.264 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                               ;
;   0.483 ;   0.219 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                              ;
;   0.483 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                             ;
;   0.483 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                   ;
;   1.596 ;   1.113 ; RR ; IC     ; 1      ; FF_X63_Y19_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.596 ;   0.000 ; RR ; CELL   ; 1      ; FF_X63_Y19_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.846   ; 0.250   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                         ;
;   1.691 ;   0.095 ; RR ; uTco   ; 1      ; FF_X63_Y19_N26      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.738 ;   0.047 ; RR ; CELL   ; 25     ; FF_X63_Y19_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[17] ;
;   1.846 ;   0.108 ; RR ; IC     ; 1      ; EC_X64_Y19_N1       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a3|clr1    ;
;   1.846 ;   0.000 ; RR ; CELL   ; 1      ; EC_X64_Y19_N1       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a3~reg1    ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                ;
; 1.610   ; 1.610    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                          ;
;   0.356 ;   0.356  ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                            ;
;   0.610 ;   0.254  ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                           ;
;   0.610 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                          ;
;   0.610 ;   0.000  ; RR ; CELL ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                ;
;   1.814 ;   1.204  ; RR ; IC   ; 1      ; EC_X64_Y19_N1       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a3|clk1 ;
;   1.814 ;   0.000  ; RR ; CELL ; 1      ; EC_X64_Y19_N1       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a3~reg1 ;
;   1.610 ;   -0.204 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                        ;
; 1.610   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                              ;
; 1.708   ; 0.098    ;    ; uTh  ; 1      ; EC_X64_Y19_N1       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a3~reg1 ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Removal slack is 0.138 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                 ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a4~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 1.846                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 1.708                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.138                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.250 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.377       ; 86         ; 0.000 ; 1.113 ;
;    Cell                ;       ; 3     ; 0.219       ; 14         ; 0.000 ; 0.219 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.108       ; 43         ; 0.108 ; 0.108 ;
;    Cell                ;       ; 2     ; 0.047       ; 19         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.095       ; 38         ; 0.095 ; 0.095 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.560       ; 86         ; 0.000 ; 1.204 ;
;    Cell                ;       ; 3     ; 0.254       ; 14         ; 0.000 ; 0.254 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                     ;
; 1.596   ; 1.596   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                             ;
;   0.264 ;   0.264 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                               ;
;   0.483 ;   0.219 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                              ;
;   0.483 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                             ;
;   0.483 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                   ;
;   1.596 ;   1.113 ; RR ; IC     ; 1      ; FF_X63_Y19_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.596 ;   0.000 ; RR ; CELL   ; 1      ; FF_X63_Y19_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.846   ; 0.250   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                         ;
;   1.691 ;   0.095 ; RR ; uTco   ; 1      ; FF_X63_Y19_N26      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.738 ;   0.047 ; RR ; CELL   ; 25     ; FF_X63_Y19_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[17] ;
;   1.846 ;   0.108 ; RR ; IC     ; 1      ; EC_X64_Y19_N2       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a4|clr1    ;
;   1.846 ;   0.000 ; RR ; CELL   ; 1      ; EC_X64_Y19_N2       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a4~reg1    ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                ;
; 1.610   ; 1.610    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                          ;
;   0.356 ;   0.356  ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                            ;
;   0.610 ;   0.254  ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                           ;
;   0.610 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                          ;
;   0.610 ;   0.000  ; RR ; CELL ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                ;
;   1.814 ;   1.204  ; RR ; IC   ; 1      ; EC_X64_Y19_N2       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a4|clk1 ;
;   1.814 ;   0.000  ; RR ; CELL ; 1      ; EC_X64_Y19_N2       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a4~reg1 ;
;   1.610 ;   -0.204 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                        ;
; 1.610   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                              ;
; 1.708   ; 0.098    ;    ; uTh  ; 1      ; EC_X64_Y19_N2       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a4~reg1 ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Removal slack is 0.138 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                 ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a5~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 1.846                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 1.708                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.138                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.014 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.250 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.377       ; 86         ; 0.000 ; 1.113 ;
;    Cell                ;       ; 3     ; 0.219       ; 14         ; 0.000 ; 0.219 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.108       ; 43         ; 0.108 ; 0.108 ;
;    Cell                ;       ; 2     ; 0.047       ; 19         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.095       ; 38         ; 0.095 ; 0.095 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.560       ; 86         ; 0.000 ; 1.204 ;
;    Cell                ;       ; 3     ; 0.254       ; 14         ; 0.000 ; 0.254 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                     ;
; 1.596   ; 1.596   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                             ;
;   0.264 ;   0.264 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                               ;
;   0.483 ;   0.219 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                              ;
;   0.483 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                             ;
;   0.483 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                   ;
;   1.596 ;   1.113 ; RR ; IC     ; 1      ; FF_X63_Y19_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   1.596 ;   0.000 ; RR ; CELL   ; 1      ; FF_X63_Y19_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 1.846   ; 0.250   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                         ;
;   1.691 ;   0.095 ; RR ; uTco   ; 1      ; FF_X63_Y19_N26      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   1.738 ;   0.047 ; RR ; CELL   ; 25     ; FF_X63_Y19_N26      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[17] ;
;   1.846 ;   0.108 ; RR ; IC     ; 1      ; EC_X64_Y19_N3       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a5|clr1    ;
;   1.846 ;   0.000 ; RR ; CELL   ; 1      ; EC_X64_Y19_N3       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a5~reg1    ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                ;
; 1.610   ; 1.610    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                          ;
;   0.356 ;   0.356  ; RR ; IC   ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                            ;
;   0.610 ;   0.254  ; RR ; CELL ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                           ;
;   0.610 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                          ;
;   0.610 ;   0.000  ; RR ; CELL ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                ;
;   1.814 ;   1.204  ; RR ; IC   ; 1      ; EC_X64_Y19_N3       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a5|clk1 ;
;   1.814 ;   0.000  ; RR ; CELL ; 1      ; EC_X64_Y19_N3       ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a5~reg1 ;
;   1.610 ;   -0.204 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                        ;
; 1.610   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                              ;
; 1.708   ; 0.098    ;    ; uTh  ; 1      ; EC_X64_Y19_N3       ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a5~reg1 ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Removal slack is 0.141 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 1.824                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 1.683                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; 0.141                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                   ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.010 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.213 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.392       ; 86         ; 0.000 ; 1.128 ;
;    Cell                ;       ; 3     ; 0.219       ; 14         ; 0.000 ; 0.219 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.072       ; 34         ; 0.072 ; 0.072 ;
;    Cell                ;       ; 2     ; 0.044       ; 21         ; 0.000 ; 0.044 ;
;    uTco                ;       ; 1     ; 0.097       ; 46         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.571       ; 86         ; 0.000 ; 1.215 ;
;    Cell                ;       ; 3     ; 0.254       ; 14         ; 0.000 ; 0.254 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                             ;
; 1.611   ; 1.611   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                     ;
;   0.264 ;   0.264 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   0.483 ;   0.219 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   0.483 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                     ;
;   0.483 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                           ;
;   1.611 ;   1.128 ; RR ; IC     ; 1      ; FF_X41_Y25_N40      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk               ;
;   1.611 ;   0.000 ; RR ; CELL   ; 1      ; FF_X41_Y25_N40      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ;
; 1.824   ; 0.213   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                 ;
;   1.708 ;   0.097 ; RR ; uTco   ; 1      ; FF_X41_Y25_N40      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                 ;
;   1.752 ;   0.044 ; RR ; CELL   ; 9      ; FF_X41_Y25_N40      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[6] ;
;   1.824 ;   0.072 ; RR ; IC     ; 1      ; FF_X42_Y25_N47      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]|clrn                                                          ;
;   1.824 ;   0.000 ; RR ; CELL   ; 1      ; FF_X42_Y25_N47      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                   ;
; 1.621   ; 1.621    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                           ;
;   0.356 ;   0.356  ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                             ;
;   0.610 ;   0.254  ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                            ;
;   0.610 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                           ;
;   0.610 ;   0.000  ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                 ;
;   1.825 ;   1.215  ; RR ; IC     ; 1      ; FF_X42_Y25_N47      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]|clk ;
;   1.825 ;   0.000  ; RR ; CELL   ; 1      ; FF_X42_Y25_N47      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]     ;
;   1.621 ;   -0.204 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                         ;
; 1.621   ; 0.000    ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                               ;
; 1.683   ; 0.062    ;    ; uTh    ; 1      ; FF_X42_Y25_N47      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Removal slack is 0.143 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 1.824                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 1.681                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; 0.143                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                   ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.010 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.213 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.392       ; 86         ; 0.000 ; 1.128 ;
;    Cell                ;       ; 3     ; 0.219       ; 14         ; 0.000 ; 0.219 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.072       ; 34         ; 0.072 ; 0.072 ;
;    Cell                ;       ; 2     ; 0.044       ; 21         ; 0.000 ; 0.044 ;
;    uTco                ;       ; 1     ; 0.097       ; 46         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.571       ; 86         ; 0.000 ; 1.215 ;
;    Cell                ;       ; 3     ; 0.254       ; 14         ; 0.000 ; 0.254 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                             ;
; 1.611   ; 1.611   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                     ;
;   0.264 ;   0.264 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   0.483 ;   0.219 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   0.483 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                     ;
;   0.483 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                           ;
;   1.611 ;   1.128 ; RR ; IC     ; 1      ; FF_X41_Y25_N40      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk               ;
;   1.611 ;   0.000 ; RR ; CELL   ; 1      ; FF_X41_Y25_N40      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ;
; 1.824   ; 0.213   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                 ;
;   1.708 ;   0.097 ; RR ; uTco   ; 1      ; FF_X41_Y25_N40      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                 ;
;   1.752 ;   0.044 ; RR ; CELL   ; 9      ; FF_X41_Y25_N40      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[6] ;
;   1.824 ;   0.072 ; RR ; IC     ; 1      ; FF_X42_Y25_N19      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]|clrn                                                          ;
;   1.824 ;   0.000 ; RR ; CELL   ; 1      ; FF_X42_Y25_N19      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                   ;
; 1.621   ; 1.621    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                           ;
;   0.356 ;   0.356  ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                             ;
;   0.610 ;   0.254  ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                            ;
;   0.610 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                           ;
;   0.610 ;   0.000  ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                 ;
;   1.825 ;   1.215  ; RR ; IC     ; 1      ; FF_X42_Y25_N19      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]|clk ;
;   1.825 ;   0.000  ; RR ; CELL   ; 1      ; FF_X42_Y25_N19      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]     ;
;   1.621 ;   -0.204 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                         ;
; 1.621   ; 0.000    ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                               ;
; 1.681   ; 0.060    ;    ; uTh    ; 1      ; FF_X42_Y25_N19      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Removal slack is 0.143 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                   ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                           ;
; Data Arrival Time               ; 1.821                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 1.678                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.143                                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.010 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.225 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.377       ; 86         ; 0.000 ; 1.113 ;
;    Cell                ;       ; 3     ; 0.219       ; 14         ; 0.000 ; 0.219 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.082       ; 36         ; 0.082 ; 0.082 ;
;    Cell                ;       ; 2     ; 0.046       ; 20         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.097       ; 43         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.556       ; 86         ; 0.000 ; 1.200 ;
;    Cell                ;       ; 3     ; 0.254       ; 14         ; 0.000 ; 0.254 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                        ;
; 1.596   ; 1.596   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                                ;
;   0.264 ;   0.264 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   0.483 ;   0.219 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   0.483 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                ;
;   0.483 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                      ;
;   1.596 ;   1.113 ; RR ; IC     ; 1      ; FF_X66_Y17_N38      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                                    ;
;   1.596 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y17_N38      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                        ;
; 1.821   ; 0.225   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                            ;
;   1.693 ;   0.097 ; RR ; uTco   ; 1      ; FF_X66_Y17_N38      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                                      ;
;   1.739 ;   0.046 ; RR ; CELL   ; 17     ; FF_X66_Y17_N38      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[5]                      ;
;   1.821 ;   0.082 ; RR ; IC     ; 1      ; FF_X65_Y17_N11      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   1.821 ;   0.000 ; RR ; CELL   ; 1      ; FF_X65_Y17_N11      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                       ;
; 1.606   ; 1.606    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                                               ;
;   0.356 ;   0.356  ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                 ;
;   0.610 ;   0.254  ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                ;
;   0.610 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                               ;
;   0.610 ;   0.000  ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                     ;
;   1.810 ;   1.200  ; RR ; IC     ; 1      ; FF_X65_Y17_N11      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   1.810 ;   0.000  ; RR ; CELL   ; 1      ; FF_X65_Y17_N11      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   1.606 ;   -0.204 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                             ;
; 1.606   ; 0.000    ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                   ;
; 1.678   ; 0.072    ;    ; uTh    ; 1      ; FF_X65_Y17_N11      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Removal slack is 0.144 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 1.824                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 1.680                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; 0.144                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                   ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.010 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.213 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.392       ; 86         ; 0.000 ; 1.128 ;
;    Cell                ;       ; 3     ; 0.219       ; 14         ; 0.000 ; 0.219 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.072       ; 34         ; 0.072 ; 0.072 ;
;    Cell                ;       ; 2     ; 0.044       ; 21         ; 0.000 ; 0.044 ;
;    uTco                ;       ; 1     ; 0.097       ; 46         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.571       ; 86         ; 0.000 ; 1.215 ;
;    Cell                ;       ; 3     ; 0.254       ; 14         ; 0.000 ; 0.254 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                             ;
; 1.611   ; 1.611   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                                                                                     ;
;   0.264 ;   0.264 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   0.483 ;   0.219 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   0.483 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                     ;
;   0.483 ;   0.000 ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                                                                           ;
;   1.611 ;   1.128 ; RR ; IC     ; 1      ; FF_X41_Y25_N40      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk               ;
;   1.611 ;   0.000 ; RR ; CELL   ; 1      ; FF_X41_Y25_N40      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ;
; 1.824   ; 0.213   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                 ;
;   1.708 ;   0.097 ; RR ; uTco   ; 1      ; FF_X41_Y25_N40      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                 ;
;   1.752 ;   0.044 ; RR ; CELL   ; 9      ; FF_X41_Y25_N40      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[6] ;
;   1.824 ;   0.072 ; RR ; IC     ; 1      ; FF_X42_Y25_N59      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]|clrn                                                           ;
;   1.824 ;   0.000 ; RR ; CELL   ; 1      ; FF_X42_Y25_N59      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                  ;
; 1.621   ; 1.621    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                                                                                                                          ;
;   0.356 ;   0.356  ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                            ;
;   0.610 ;   0.254  ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                           ;
;   0.610 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|clock|input                                                                                                                                                                                                                                          ;
;   0.610 ;   0.000  ; RR ; CELL   ; 9189   ; Boundary Port       ;            ; atax_inst|clock                                                                                                                                                                                                                                                ;
;   1.825 ;   1.215  ; RR ; IC     ; 1      ; FF_X42_Y25_N59      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]|clk ;
;   1.825 ;   0.000  ; RR ; CELL   ; 1      ; FF_X42_Y25_N59      ; High Speed ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]     ;
;   1.621 ;   -0.204 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                        ;
; 1.621   ; 0.000    ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                              ;
; 1.680   ; 0.059    ;    ; uTh    ; 1      ; FF_X42_Y25_N59      ;            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 4 removal paths (0 violated).  Worst case slack is 0.237 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock2x} -to_clock [get_clocks {clock2x}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock2x}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock2x} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.237 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                        ; clock2x      ; clock2x     ; 0.000        ; 0.004      ; 0.303      ; Fast 900mV -40C Model           ;
; 0.278 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head    ; clock        ; clock2x     ; 0.000        ; 0.316      ; 0.665      ; Fast 900mV -40C Model           ;
; 0.278 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; clock        ; clock2x     ; 0.000        ; 0.316      ; 0.665      ; Fast 900mV -40C Model           ;
; 0.279 ; sync_resetn[2]                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock        ; clock2x     ; 0.000        ; 0.316      ; 0.665      ; Fast 900mV -40C Model           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.237 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                        ;
; Launch Clock                    ; clock2x                                                                                                                                                   ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 2.003                                                                                                                                                     ;
; Data Required Time              ; 1.766                                                                                                                                                     ;
; Slack                           ; 0.237                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.004 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.303 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.473       ; 87         ; 0.000 ; 1.240 ;
;    Cell                ;       ; 3     ; 0.227       ; 13         ; 0.000 ; 0.227 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.161       ; 53         ; 0.161 ; 0.161 ;
;    Cell                ;       ; 2     ; 0.046       ; 15         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 32         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.651       ; 86         ; 0.000 ; 1.334 ;
;    Cell                ;       ; 3     ; 0.261       ; 14         ; 0.000 ; 0.261 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                               ;
; 1.700   ; 1.700   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                                     ;
;   0.233 ;   0.233 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                                       ;
;   0.460 ;   0.227 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                                      ;
;   0.460 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                                     ;
;   0.460 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                                           ;
;   1.700 ;   1.240 ; RR ; IC     ; 1      ; FF_X59_Y18_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk               ;
;   1.700 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y18_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ;
; 2.003   ; 0.303   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                   ;
;   1.796 ;   0.096 ; RR ; uTco   ; 1      ; FF_X59_Y18_N14     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                 ;
;   1.842 ;   0.046 ; RR ; CELL   ; 1      ; FF_X59_Y18_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[9] ;
;   2.003 ;   0.161 ; RR ; IC     ; 1      ; FF_X57_Y18_N25     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]|clrn                                                                     ;
;   2.003 ;   0.000 ; RR ; CELL   ; 1      ; FF_X57_Y18_N25     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                   ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                        ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                          ;
; 1.704   ; 1.704    ;    ;        ;        ;                    ;            ; clock path                                                                                             ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                         ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                ;
;   0.317 ;   0.317  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                  ;
;   0.578 ;   0.261  ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                 ;
;   0.578 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                ;
;   0.578 ;   0.000  ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                      ;
;   1.912 ;   1.334  ; RR ; IC     ; 1      ; FF_X57_Y18_N25     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]|clk ;
;   1.912 ;   0.000  ; RR ; CELL   ; 1      ; FF_X57_Y18_N25     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
;   1.704 ;   -0.208 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                ;
; 1.766   ; 0.062    ;    ; uTh    ; 1      ; FF_X57_Y18_N25     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]     ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Removal slack is 0.278 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                         ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                  ;
; Latch Clock                     ; clock2x                                                                                                                                                ;
; Data Arrival Time               ; 2.267                                                                                                                                                  ;
; Data Required Time              ; 1.989                                                                                                                                                  ;
; Slack                           ; 0.278                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.316 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.665 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.383       ; 86         ; 0.264 ; 1.119 ;
;    Cell                ;       ; 2     ; 0.219       ; 14         ; 0.000 ; 0.219 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.526       ; 79         ; 0.000 ; 0.526 ;
;    Cell                ;       ; 3     ; 0.044       ; 7          ; 0.000 ; 0.044 ;
;    uTco                ;       ; 1     ; 0.095       ; 14         ; 0.095 ; 0.095 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.657       ; 86         ; 0.000 ; 1.340 ;
;    Cell                ;       ; 3     ; 0.261       ; 14         ; 0.000 ; 0.261 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                               ;
; 1.602   ; 1.602   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                       ;
;   0.264 ;   0.264 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                         ;
;   0.483 ;   0.219 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                        ;
;   1.602 ;   1.119 ; RR ; IC     ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]|clk                                                                                                                                          ;
;   1.602 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]                                                                                                                                              ;
; 2.267   ; 0.665   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                   ;
;   1.697 ;   0.095 ; RR ; uTco   ; 1      ; FF_X60_Y21_N28      ;            ; sync_resetn[2]|q                                                                                                                                            ;
;   1.741 ;   0.044 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]~la_lab/laboutt[18]                                                                                                                           ;
;   1.741 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                      ;
;   1.741 ;   0.000 ; RR ; CELL   ; 2859   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                            ;
;   2.267 ;   0.526 ; RR ; IC     ; 1      ; FF_X59_Y18_N56      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   2.267 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y18_N56      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                    ;
+---------+---------+----+------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                    ;            ; latch edge time                                                                                                                                            ;
; 1.918   ; 1.918   ;    ;      ;        ;                    ;            ; clock path                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                    ;            ; source latency                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                    ;
;   0.317 ;   0.317 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                      ;
;   0.578 ;   0.261 ; RR ; CELL ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                     ;
;   0.578 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                    ;
;   0.578 ;   0.000 ; RR ; CELL ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                          ;
;   1.918 ;   1.340 ; RR ; IC   ; 1      ; FF_X59_Y18_N56     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   1.918 ;   0.000 ; RR ; CELL ; 1      ; FF_X59_Y18_N56     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
; 1.928   ; 0.010   ;    ;      ;        ;                    ;            ; clock uncertainty                                                                                                                                          ;
; 1.989   ; 0.061   ;    ; uTh  ; 1      ; FF_X59_Y18_N56     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+---------+----+------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Removal slack is 0.278 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                     ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 2.267                                                                                                                                                     ;
; Data Required Time              ; 1.989                                                                                                                                                     ;
; Slack                           ; 0.278                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.316 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.665 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.383       ; 86         ; 0.264 ; 1.119 ;
;    Cell                ;       ; 2     ; 0.219       ; 14         ; 0.000 ; 0.219 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.526       ; 79         ; 0.000 ; 0.526 ;
;    Cell                ;       ; 3     ; 0.044       ; 7          ; 0.000 ; 0.044 ;
;    uTco                ;       ; 1     ; 0.095       ; 14         ; 0.095 ; 0.095 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.657       ; 86         ; 0.000 ; 1.340 ;
;    Cell                ;       ; 3     ; 0.261       ; 14         ; 0.000 ; 0.261 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                  ;
; 1.602   ; 1.602   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                          ;
;   0.264 ;   0.264 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                            ;
;   0.483 ;   0.219 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                           ;
;   1.602 ;   1.119 ; RR ; IC     ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]|clk                                                                                                                                             ;
;   1.602 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]                                                                                                                                                 ;
; 2.267   ; 0.665   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                      ;
;   1.697 ;   0.095 ; RR ; uTco   ; 1      ; FF_X60_Y21_N28      ;            ; sync_resetn[2]|q                                                                                                                                               ;
;   1.741 ;   0.044 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]~la_lab/laboutt[18]                                                                                                                              ;
;   1.741 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                         ;
;   1.741 ;   0.000 ; RR ; CELL   ; 2859   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                               ;
;   2.267 ;   0.526 ; RR ; IC     ; 1      ; FF_X59_Y18_N14      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   2.267 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y18_N14      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                 ;
; 1.918   ; 1.918   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                       ;
;   0.317 ;   0.317 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                         ;
;   0.578 ;   0.261 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                        ;
;   0.578 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                       ;
;   0.578 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                             ;
;   1.918 ;   1.340 ; RR ; IC     ; 1      ; FF_X59_Y18_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   1.918 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y18_N14     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
; 1.928   ; 0.010   ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                                                                             ;
; 1.989   ; 0.061   ;    ; uTh    ; 1      ; FF_X59_Y18_N14     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Removal slack is 0.279 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                     ;
; Latch Clock                     ; clock2x                                                                                                                                                   ;
; Data Arrival Time               ; 2.267                                                                                                                                                     ;
; Data Required Time              ; 1.988                                                                                                                                                     ;
; Slack                           ; 0.279                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.316 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.665 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.383       ; 86         ; 0.264 ; 1.119 ;
;    Cell                ;       ; 2     ; 0.219       ; 14         ; 0.000 ; 0.219 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.526       ; 79         ; 0.000 ; 0.526 ;
;    Cell                ;       ; 3     ; 0.044       ; 7          ; 0.000 ; 0.044 ;
;    uTco                ;       ; 1     ; 0.095       ; 14         ; 0.095 ; 0.095 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.657       ; 86         ; 0.000 ; 1.340 ;
;    Cell                ;       ; 3     ; 0.261       ; 14         ; 0.000 ; 0.261 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                  ;
; 1.602   ; 1.602   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; MLABCELL_X13_Y54_N0 ;            ; clock                                                                                                                                                          ;
;   0.264 ;   0.264 ; RR ; IC     ; 2      ; CLKCTRL_1D_G_I7     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                            ;
;   0.483 ;   0.219 ; RR ; CELL   ; 402    ; CLKCTRL_1D_G_I7     ;            ; clock~CLKENA0|outclk                                                                                                                                           ;
;   1.602 ;   1.119 ; RR ; IC     ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]|clk                                                                                                                                             ;
;   1.602 ;   0.000 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]                                                                                                                                                 ;
; 2.267   ; 0.665   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                      ;
;   1.697 ;   0.095 ; RR ; uTco   ; 1      ; FF_X60_Y21_N28      ;            ; sync_resetn[2]|q                                                                                                                                               ;
;   1.741 ;   0.044 ; RR ; CELL   ; 1      ; FF_X60_Y21_N28      ; High Speed ; sync_resetn[2]~la_lab/laboutt[18]                                                                                                                              ;
;   1.741 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; atax_inst|resetn|input                                                                                                                                         ;
;   1.741 ;   0.000 ; RR ; CELL   ; 2859   ; Boundary Port       ;            ; atax_inst|resetn                                                                                                                                               ;
;   2.267 ;   0.526 ; RR ; IC     ; 1      ; FF_X59_Y18_N58      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   2.267 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y18_N58      ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                       ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                 ;
; 1.918   ; 1.918   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X37_Y29_N0 ;            ; clock2x                                                                                                                                                       ;
;   0.317 ;   0.317 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I16   ; High Speed ; clock2x~CLKENA0|inclk                                                                                                                                         ;
;   0.578 ;   0.261 ; RR ; CELL   ; 1      ; CLKCTRL_2A_G_I16   ;            ; clock2x~CLKENA0|outclk                                                                                                                                        ;
;   0.578 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; atax_inst|clock2x|input                                                                                                                                       ;
;   0.578 ;   0.000 ; RR ; CELL   ; 153    ; Boundary Port      ;            ; atax_inst|clock2x                                                                                                                                             ;
;   1.918 ;   1.340 ; RR ; IC     ; 1      ; FF_X59_Y18_N58     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   1.918 ;   0.000 ; RR ; CELL   ; 1      ; FF_X59_Y18_N58     ; High Speed ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
; 1.928   ; 0.010   ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                                                                             ;
; 1.988   ; 0.060   ;    ; uTh    ; 1      ; FF_X59_Y18_N58     ;            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.4.0 Build 72 12/14/2020 SC Pro Edition
    Info: Processing started: Wed Dec 13 00:46:23 2023
    Info: System process ID: 473990
Info: Command: quartus_sta quartus_compile -c quartus_compile --mode=finalize
Info: Using INI file /home/slowe8/HLSDataset/polybench/atax/src/atax_4.prj/quartus/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "component_atax".
Info (16678): Successfully loaded final database: elapsed time is 00:00:02.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Report Timing Closure Recommendations is deprecated as of the 20.3 release and will be removed in a future release. Use the "Report DRC" task as part of Design Assistant instead.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.336
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):    -4.336           -9436.840      clock Slow 900mV -40C Model 
    Info (332119):    -1.643            -103.529    clock2x Slow 900mV 100C Model 
Info (332146): Worst-case hold slack is -0.167
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):    -0.167              -7.015      clock Slow 900mV -40C Model 
    Info (332119):     0.080               0.000    clock2x Fast 900mV -40C Model 
Info (332146): Worst-case recovery slack is -1.345
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):    -1.345              -4.308    clock2x Slow 900mV 100C Model 
    Info (332119):    -0.890           -1427.125      clock Slow 900mV 100C Model 
Info (332146): Worst-case removal slack is 0.138
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):     0.138               0.000      clock Fast 900mV -40C Model 
    Info (332119):     0.237               0.000    clock2x Fast 900mV -40C Model 
Info (332146): Worst-case minimum pulse width slack is -1.720
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):    -1.720           -1156.546      clock Slow 900mV -40C Model 
    Info (332119):    -1.628             -59.994    clock2x Slow 900mV 100C Model 
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 126 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 126
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 2, or 1.6%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Info (332114): Report Metastability (Slow 900mV -40C Model): Found 126 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 126
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 3, or 2.4%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Critical Warning (19536): Report Metastability (Fast 900mV 100C Model): Found 126 synchronizer chains, 3 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 0.0 years or 0.134 seconds.
    Critical Warning (19536): Typical MTBF of Design is 2.89e-06 years or 90.9 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 126
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 3
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.252 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Critical Warning (19536): Report Metastability (Fast 900mV -40C Model): Found 126 synchronizer chains, 125 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 0.0 years or 0.00763 seconds.
    Critical Warning (19536): Typical MTBF of Design is 0.0604 years or 1.9e+06 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 126
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 125
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.370 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 20.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 2228 megabytes
    Info: Processing ended: Wed Dec 13 00:46:31 2023
    Info: Elapsed time: 00:00:08
    Info: System process ID: 473990


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 259   ; 259  ;
; Unconstrained Input Port Paths  ; 261   ; 261  ;
; Unconstrained Output Ports      ; 140   ; 140  ;
; Unconstrained Output Port Paths ; 140   ; 140  ;
+---------------------------------+-------+------+


+----------------------------------------+
; Clock Status Summary                   ;
+---------+---------+------+-------------+
; Target  ; Clock   ; Type ; Status      ;
+---------+---------+------+-------------+
; clock   ; clock   ; Base ; Constrained ;
; clock2x ; clock2x ; Base ; Constrained ;
+---------+---------+------+-------------+


+--------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                          ;
+-----------------------------+--------------------------------------------------------------------------------------+
; Input Port                  ; Comment                                                                              ;
+-----------------------------+--------------------------------------------------------------------------------------+
; atax_A[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[18]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[19]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[20]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[21]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[22]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[23]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[24]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[25]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[26]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[27]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[28]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[29]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[30]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[31]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[32]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[33]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[34]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[35]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[36]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[37]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[38]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[39]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[40]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[41]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[42]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[43]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[44]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[45]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[46]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[47]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[48]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[49]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[50]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[51]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[52]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[53]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[54]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[55]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[56]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[57]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[58]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[59]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[60]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[61]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[62]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[63]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetn                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; atax_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                          ;
+-----------------------------+--------------------------------------------------------------------------------------+
; Input Port                  ; Comment                                                                              ;
+-----------------------------+--------------------------------------------------------------------------------------+
; atax_A[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[18]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[19]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[20]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[21]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[22]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[23]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[24]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[25]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[26]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[27]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[28]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[29]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[30]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[31]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[32]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[33]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[34]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[35]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[36]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[37]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[38]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[39]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[40]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[41]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[42]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[43]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[44]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[45]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[46]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[47]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[48]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[49]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[50]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[51]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[52]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[53]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[54]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[55]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[56]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[57]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[58]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[59]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[60]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[61]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[62]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[63]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetn                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; atax_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+------------------+-----------+--------+-----------+---------+---------------------+
; Clock            ; Setup     ; Hold   ; Recovery  ; Removal ; Minimum Pulse Width ;
+------------------+-----------+--------+-----------+---------+---------------------+
; Worst-case Slack ; -4.336    ; -0.167 ; -1.345    ; 0.138   ; -1.720              ;
;  clock           ; -4.336    ; -0.167 ; -0.890    ; 0.138   ; -1.720              ;
;  clock2x         ; -1.643    ; 0.080  ; -1.345    ; 0.237   ; -1.628              ;
; Design-wide TNS  ; -9540.369 ; -7.015 ; -1431.433 ; 0.0     ; -1216.54            ;
;  clock           ; -9436.840 ; -7.015 ; -1427.125 ; 0.000   ; -1156.546           ;
;  clock2x         ; -103.529  ; 0.000  ; -4.308    ; 0.000   ; -59.994             ;
+------------------+-----------+--------+-----------+---------+---------------------+


