{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493018582071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.1 Build 150 06/03/2015 SJ Web Edition " "Version 15.0.1 Build 150 06/03/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493018582074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 09:23:01 2017 " "Processing started: Mon Apr 24 09:23:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493018582074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493018582074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSP -c DSP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSP -c DSP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493018582074 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1493018582455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FIR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FIR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR-rtl " "Found design unit 1: FIR-rtl" {  } { { "FIR.vhd" "" { Text "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/FIR.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493018592412 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR " "Found entity 1: FIR" {  } { { "FIR.vhd" "" { Text "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/FIR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493018592412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493018592412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493018592415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493018592415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/altpll0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493018592419 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493018592419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493018592419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ADC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC-rtl " "Found design unit 1: ADC-rtl" {  } { { "ADC.vhd" "" { Text "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/ADC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493018592423 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "ADC.vhd" "" { Text "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/ADC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493018592423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493018592423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mult0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mult0-SYN " "Found design unit 1: lpm_mult0-SYN" {  } { { "lpm_mult0.vhd" "" { Text "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/lpm_mult0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493018592426 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult0 " "Found entity 1: lpm_mult0" {  } { { "lpm_mult0.vhd" "" { Text "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/lpm_mult0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493018592426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493018592426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IIR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IIR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IIR-rtl " "Found design unit 1: IIR-rtl" {  } { { "IIR.vhd" "" { Text "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/IIR.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493018592430 ""} { "Info" "ISGN_ENTITY_NAME" "1 IIR " "Found entity 1: IIR" {  } { { "IIR.vhd" "" { Text "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/IIR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493018592430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493018592430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PWM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PWM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-rtl " "Found design unit 1: PWM-rtl" {  } { { "PWM.vhd" "" { Text "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/PWM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493018592434 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/PWM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493018592434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493018592434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OSC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file OSC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OSC-rtl " "Found design unit 1: OSC-rtl" {  } { { "OSC.vhd" "" { Text "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/OSC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493018592438 ""} { "Info" "ISGN_ENTITY_NAME" "1 OSC " "Found entity 1: OSC" {  } { { "OSC.vhd" "" { Text "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/OSC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493018592438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493018592438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MM-rtl " "Found design unit 1: MM-rtl" {  } { { "MM.vhd" "" { Text "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/MM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493018592441 ""} { "Info" "ISGN_ENTITY_NAME" "1 MM " "Found entity 1: MM" {  } { { "MM.vhd" "" { Text "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/MM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493018592441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493018592441 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493018592501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC ADC:inst2 " "Elaborating entity \"ADC\" for hierarchy \"ADC:inst2\"" {  } { { "main.bdf" "inst2" { Schematic "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/main.bdf" { { 368 312 496 496 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst\"" {  } { { "main.bdf" "inst" { Schematic "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/main.bdf" { { 560 240 496 720 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "altpll_component" { Text "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/altpll0.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "" { Text "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/altpll0.vhd" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 125 " "Parameter \"clk0_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 64 " "Parameter \"clk0_multiply_by\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 125 " "Parameter \"clk1_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 256 " "Parameter \"clk1_multiply_by\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592566 ""}  } { { "altpll0.vhd" "" { Text "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/altpll0.vhd" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493018592566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/db/altpll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493018592616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493018592616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/altera/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:inst_PWM " "Elaborating entity \"PWM\" for hierarchy \"PWM:inst_PWM\"" {  } { { "main.bdf" "inst_PWM" { Schematic "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/main.bdf" { { 560 1152 1344 656 "inst_PWM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OSC OSC:inst8 " "Elaborating entity \"OSC\" for hierarchy \"OSC:inst8\"" {  } { { "main.bdf" "inst8" { Schematic "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/main.bdf" { { 776 824 984 856 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592623 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "NEGATIVE math_real_vhdl1993.vhd(3004) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(3004): used initial value expression for variable \"NEGATIVE\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "/opt/altera/quartus/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 3004 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1493018592624 "|main|OSC:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR FIR:inst1 " "Elaborating entity \"FIR\" for hierarchy \"FIR:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/main.bdf" { { 512 824 984 608 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592625 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "x_mem\[0\]\[8\] FIR.vhd(30) " "Using initial value X (don't care) for net \"x_mem\[0\]\[8\]\" at FIR.vhd(30)" {  } { { "FIR.vhd" "" { Text "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/FIR.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493018592626 "|main|FIR:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MM MM:inst11 " "Elaborating entity \"MM\" for hierarchy \"MM:inst11\"" {  } { { "main.bdf" "inst11" { Schematic "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/main.bdf" { { 384 824 984 480 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IIR IIR:inst9 " "Elaborating entity \"IIR\" for hierarchy \"IIR:inst9\"" {  } { { "main.bdf" "inst9" { Schematic "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/main.bdf" { { 640 824 984 736 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493018592633 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "NEGATIVE math_real_vhdl1993.vhd(3004) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(3004): used initial value expression for variable \"NEGATIVE\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "/opt/altera/quartus/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 3004 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1493018592634 "|main|IIR:inst9"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/main.bdf" { { 216 320 496 232 "ADC_SADDR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493018593325 "|main|ADC_SADDR"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1493018593325 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1493018593399 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1493018593858 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493018593858 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1493018593977 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1493018593977 ""} { "Info" "ICUT_CUT_TM_LCELLS" "137 " "Implemented 137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1493018593977 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1493018593977 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1493018593977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1051 " "Peak virtual memory: 1051 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493018594012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 09:23:14 2017 " "Processing ended: Mon Apr 24 09:23:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493018594012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493018594012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493018594012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493018594012 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493018596201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.1 Build 150 06/03/2015 SJ Web Edition " "Version 15.0.1 Build 150 06/03/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493018596204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 09:23:15 2017 " "Processing started: Mon Apr 24 09:23:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493018596204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1493018596204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DSP -c DSP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DSP -c DSP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1493018596204 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1493018596270 ""}
{ "Info" "0" "" "Project  = DSP" {  } {  } 0 0 "Project  = DSP" 0 0 "Fitter" 0 0 1493018596271 ""}
{ "Info" "0" "" "Revision = DSP" {  } {  } 0 0 "Revision = DSP" 0 0 "Fitter" 0 0 1493018596271 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1493018596368 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DSP EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DSP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1493018596375 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1493018596415 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1493018596415 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] 43 84 0 0 " "Implementing clock multiplication of 43, clock division of 84, and phase shift of 0 degrees (0 ps) for altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll0_altpll.v" "" { Text "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/db/altpll0_altpll.v" 46 -1 0 } } { "" "" { Generic "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/" { { 0 { 0 ""} 0 247 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1493018596469 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[1\] 43 21 0 0 " "Implementing clock multiplication of 43, clock division of 21, and phase shift of 0 degrees (0 ps) for altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/altpll0_altpll.v" "" { Text "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/db/altpll0_altpll.v" 46 -1 0 } } { "" "" { Generic "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/" { { 0 { 0 ""} 0 248 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1493018596469 ""}  } { { "db/altpll0_altpll.v" "" { Text "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/db/altpll0_altpll.v" 46 -1 0 } } { "" "" { Generic "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/" { { 0 { 0 ""} 0 247 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1493018596469 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1493018596574 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1493018596582 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493018596676 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493018596676 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493018596676 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1493018596676 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1493018596679 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1493018596679 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1493018596679 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1493018596679 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1493018596681 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493018596931 ""}  } { { "db/altpll0_altpll.v" "" { Text "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/db/altpll0_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/" { { 0 { 0 ""} 0 247 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493018596931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493018596931 ""}  } { { "db/altpll0_altpll.v" "" { Text "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/db/altpll0_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/" { { 0 { 0 ""} 0 247 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493018596931 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DSP.SDC " "Synopsys Design Constraints File file not found: 'DSP.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1493018597031 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1493018597032 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1493018597033 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1493018597034 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1493018597036 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1493018597036 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1493018597037 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1493018597042 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1493018597042 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1493018597043 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1493018597044 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1493018597044 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1493018597045 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1493018597045 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1493018597046 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1493018597056 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1493018597057 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1493018597057 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_ASDO " "Node \"EPCS_ASDO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA0 " "Node \"EPCS_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DCLK " "Node \"EPCS_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_NCSO " "Node \"EPCS_NCSO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[0\] " "Node \"GPIO_2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[10\] " "Node \"GPIO_2\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[12\] " "Node \"GPIO_2\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[2\] " "Node \"GPIO_2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[4\] " "Node \"GPIO_2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[6\] " "Node \"GPIO_2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[8\] " "Node \"GPIO_2\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[0\] " "Node \"GPIO_2_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[1\] " "Node \"GPIO_2_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[2\] " "Node \"GPIO_2_IN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_D1 " "Node \"GPIO_D1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_D1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_D3 " "Node \"GPIO_D3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_D3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[0\] " "Node \"GPU\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[10\] " "Node \"GPU\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[11\] " "Node \"GPU\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[12\] " "Node \"GPU\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[13\] " "Node \"GPU\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[14\] " "Node \"GPU\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[15\] " "Node \"GPU\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[16\] " "Node \"GPU\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[17\] " "Node \"GPU\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[18\] " "Node \"GPU\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[19\] " "Node \"GPU\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[1\] " "Node \"GPU\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[20\] " "Node \"GPU\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[21\] " "Node \"GPU\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[22\] " "Node \"GPU\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[23\] " "Node \"GPU\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[24\] " "Node \"GPU\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[25\] " "Node \"GPU\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[26\] " "Node \"GPU\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[27\] " "Node \"GPU\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[28\] " "Node \"GPU\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[29\] " "Node \"GPU\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[2\] " "Node \"GPU\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[30\] " "Node \"GPU\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[31\] " "Node \"GPU\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[32\] " "Node \"GPU\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[33\] " "Node \"GPU\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[3\] " "Node \"GPU\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[4\] " "Node \"GPU\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[5\] " "Node \"GPU\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[6\] " "Node \"GPU\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[7\] " "Node \"GPU\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[8\] " "Node \"GPU\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU\[9\] " "Node \"GPU\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU_IN\[0\] " "Node \"GPU_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPU_IN\[1\] " "Node \"GPU_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPU_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[0\] " "Node \"GPZ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[10\] " "Node \"GPZ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[11\] " "Node \"GPZ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[12\] " "Node \"GPZ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[13\] " "Node \"GPZ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[14\] " "Node \"GPZ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[15\] " "Node \"GPZ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[16\] " "Node \"GPZ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[17\] " "Node \"GPZ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[18\] " "Node \"GPZ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[19\] " "Node \"GPZ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[1\] " "Node \"GPZ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[20\] " "Node \"GPZ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[21\] " "Node \"GPZ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[22\] " "Node \"GPZ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[23\] " "Node \"GPZ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[24\] " "Node \"GPZ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[25\] " "Node \"GPZ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[26\] " "Node \"GPZ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[27\] " "Node \"GPZ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[28\] " "Node \"GPZ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[29\] " "Node \"GPZ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[2\] " "Node \"GPZ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[30\] " "Node \"GPZ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[31\] " "Node \"GPZ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[32\] " "Node \"GPZ\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[33\] " "Node \"GPZ\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[3\] " "Node \"GPZ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[4\] " "Node \"GPZ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[5\] " "Node \"GPZ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[6\] " "Node \"GPZ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[7\] " "Node \"GPZ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[8\] " "Node \"GPZ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ\[9\] " "Node \"GPZ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ_IN\[0\] " "Node \"GPZ_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPZ_IN\[1\] " "Node \"GPZ_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPZ_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_CS_N " "Node \"G_SENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT " "Node \"G_SENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493018597083 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1493018597083 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493018597087 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1493018597099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1493018598108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493018598180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1493018598205 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1493018598423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493018598424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1493018598651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1493018599640 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1493018599640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493018599708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1493018599708 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1493018599708 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1493018599708 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1493018599720 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1493018599805 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1493018600007 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1493018600078 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1493018600405 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493018600701 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1493018600893 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV E " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "/opt/altera/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/quartus/linux64/pin_planner.ppl" { ADC_SDAT } } } { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "main.bdf" "" { Schematic "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/main.bdf" { { 408 48 224 424 "ADC_SDAT" "" } } } } { "temporary_test_loc" "" { Generic "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/" { { 0 { 0 ""} 0 23 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493018600896 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/opt/altera/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "main.bdf" "" { Schematic "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/main.bdf" { { 616 48 224 632 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/" { { 0 { 0 ""} 0 22 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493018600896 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1493018600896 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/DSP.fit.smsg " "Generated suppressed messages file /home_1/adria.auguets/Desktop/EncastatsFPGA/DSP_restored/DSP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1493018601016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 144 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 144 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1131 " "Peak virtual memory: 1131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493018601488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 09:23:21 2017 " "Processing ended: Mon Apr 24 09:23:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493018601488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493018601488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493018601488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1493018601488 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1493018603550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.1 Build 150 06/03/2015 SJ Web Edition " "Version 15.0.1 Build 150 06/03/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493018603554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 09:23:23 2017 " "Processing started: Mon Apr 24 09:23:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493018603554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1493018603554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DSP -c DSP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DSP -c DSP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1493018603554 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1493018604527 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1493018604569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "840 " "Peak virtual memory: 840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493018604975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 09:23:24 2017 " "Processing ended: Mon Apr 24 09:23:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493018604975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493018604975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493018604975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1493018604975 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1493018605134 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1493018607105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.1 Build 150 06/03/2015 SJ Web Edition " "Version 15.0.1 Build 150 06/03/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493018607108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 09:23:26 2017 " "Processing started: Mon Apr 24 09:23:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493018607108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493018607108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DSP -c DSP " "Command: quartus_sta DSP -c DSP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493018607109 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1493018607189 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1493018607368 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1493018607423 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1493018607423 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DSP.SDC " "Synopsys Design Constraints File file not found: 'DSP.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1493018607679 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1493018607679 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1493018607681 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 84 -multiply_by 43 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 84 -multiply_by 43 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1493018607681 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 21 -multiply_by 43 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 21 -multiply_by 43 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1493018607681 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1493018607681 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1493018607681 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1493018607682 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1493018607809 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1493018607810 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1493018607811 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1493018607826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.676 " "Worst-case setup slack is 5.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018607845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018607845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.676               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.676               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018607845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.869               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   31.869               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018607845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493018607845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018607852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018607852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.357               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018607852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.361               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018607852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493018607852 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1493018607857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1493018607862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.631 " "Worst-case minimum pulse width slack is 4.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018607868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018607868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.631               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.631               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018607868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.747               0.000 CLOCK_50  " "    9.747               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018607868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.279               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.279               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018607868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493018607868 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1493018607973 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1493018607998 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1493018608377 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.031 " "Worst-case setup slack is 6.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.031               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.031               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.602               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   32.602               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493018608448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.311               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.320               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493018608457 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1493018608464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1493018608472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.627 " "Worst-case minimum pulse width slack is 4.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.627               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.627               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.709               0.000 CLOCK_50  " "    9.709               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.277               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.277               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493018608481 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1493018608592 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.326 " "Worst-case setup slack is 7.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.326               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.326               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.972               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   34.972               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493018608774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.194               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493018608784 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1493018608793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1493018608802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.665 " "Worst-case minimum pulse width slack is 4.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.665               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.665               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.416               0.000 CLOCK_50  " "    9.416               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.316               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.316               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493018608811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493018608811 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1493018609387 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1493018609387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "884 " "Peak virtual memory: 884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493018609524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 09:23:29 2017 " "Processing ended: Mon Apr 24 09:23:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493018609524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493018609524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493018609524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493018609524 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 152 s " "Quartus II Full Compilation was successful. 0 errors, 152 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493018609773 ""}
