LIBRARY ieee;
USE ieee.std_logic_1164.all;


ENTITY LAB104 IS
PORT (SW: IN STD_LOGIC_VECTOR(8 DOWNTO 0);
		LDR: OUT STD_LOGIC_VECTOR(8 DOWNTO 0);
		LDG: OUT STD_LOGIC_VECTOR(1 DOWNTO 0));
END LAB104;

ARCHITECTURE Behavior OF LAB104 IS
BEGIN



END Behavior;