{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662905623820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662905623821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 11 16:13:43 2022 " "Processing started: Sun Sep 11 16:13:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662905623821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662905623821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier_4_bit -c multiplier_4_bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier_4_bit -c multiplier_4_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662905623821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662905628730 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662905628730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adder/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/adder/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-rtl " "Found design unit 1: full_adder-rtl" {  } { { "components/adder/full_adder.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/adder/full_adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662905669915 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "components/adder/full_adder.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/adder/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662905669915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662905669915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adder/cla_4_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/adder/cla_4_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_4_bit-rtl " "Found design unit 1: CLA_4_bit-rtl" {  } { { "components/adder/CLA_4_bit.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/adder/CLA_4_bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662905669926 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_4_bit " "Found entity 1: CLA_4_bit" {  } { { "components/adder/CLA_4_bit.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/adder/CLA_4_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662905669926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662905669926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequential_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sequential_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequential_multiplier-rtl " "Found design unit 1: sequential_multiplier-rtl" {  } { { "sequential_multiplier.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/sequential_multiplier.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662905669937 ""} { "Info" "ISGN_ENTITY_NAME" "1 sequential_multiplier " "Found entity 1: sequential_multiplier" {  } { { "sequential_multiplier.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/sequential_multiplier.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662905669937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662905669937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register/register_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register/register_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_1_bit-rtl " "Found design unit 1: register_1_bit-rtl" {  } { { "components/register/register_1_bit.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/register/register_1_bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662905669948 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_1_bit " "Found entity 1: register_1_bit" {  } { { "components/register/register_1_bit.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/register/register_1_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662905669948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662905669948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register/register_4_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register/register_4_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_4_bit-rtl " "Found design unit 1: register_4_bit-rtl" {  } { { "components/register/register_4_bit.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/register/register_4_bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662905669962 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_4_bit " "Found entity 1: register_4_bit" {  } { { "components/register/register_4_bit.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/register/register_4_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662905669962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662905669962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/register_1_bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tests/register_1_bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_1_bit_tb-behave " "Found design unit 1: register_1_bit_tb-behave" {  } { { "tests/register_1_bit_tb.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/tests/register_1_bit_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662905669998 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_1_bit_tb " "Found entity 1: register_1_bit_tb" {  } { { "tests/register_1_bit_tb.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/tests/register_1_bit_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662905669998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662905669998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/controller/state_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/controller/state_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_register-rtl " "Found design unit 1: state_register-rtl" {  } { { "components/controller/state_register.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/controller/state_register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662905670010 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_register " "Found entity 1: state_register" {  } { { "components/controller/state_register.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/controller/state_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662905670010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662905670010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/controller/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/controller/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-rtl " "Found design unit 1: ROM-rtl" {  } { { "components/controller/ROM.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/controller/ROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662905670022 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "components/controller/ROM.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/controller/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662905670022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662905670022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/controller/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/controller/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-rtl " "Found design unit 1: controller-rtl" {  } { { "components/controller/controller.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/controller/controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662905670033 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "components/controller/controller.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/controller/controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662905670033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662905670033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/rom_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tests/rom_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_tb-behave " "Found design unit 1: ROM_tb-behave" {  } { { "tests/ROM_tb.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/tests/ROM_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662905670042 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_tb " "Found entity 1: ROM_tb" {  } { { "tests/ROM_tb.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/tests/ROM_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662905670042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662905670042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/controller_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tests/controller_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller_tb-behave " "Found design unit 1: controller_tb-behave" {  } { { "tests/controller_tb.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/tests/controller_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662905670055 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller_tb " "Found entity 1: controller_tb" {  } { { "tests/controller_tb.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/tests/controller_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662905670055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662905670055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/sequential_multiplier_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tests/sequential_multiplier_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequential_multiplier_tb-behave " "Found design unit 1: sequential_multiplier_tb-behave" {  } { { "tests/sequential_multiplier_tb.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/tests/sequential_multiplier_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662905670068 ""} { "Info" "ISGN_ENTITY_NAME" "1 sequential_multiplier_tb " "Found entity 1: sequential_multiplier_tb" {  } { { "tests/sequential_multiplier_tb.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/tests/sequential_multiplier_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662905670068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662905670068 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sequential_multiplier " "Elaborating entity \"sequential_multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662905670211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller " "Elaborating entity \"controller\" for hierarchy \"controller:controller\"" {  } { { "sequential_multiplier.vhd" "controller" { Text "D:/VHDL/projects/sequential-multiplier/sequential_multiplier.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662905670280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_register controller:controller\|state_register:state_register_ins " "Elaborating entity \"state_register\" for hierarchy \"controller:controller\|state_register:state_register_ins\"" {  } { { "components/controller/controller.vhd" "state_register_ins" { Text "D:/VHDL/projects/sequential-multiplier/components/controller/controller.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662905670292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_4_bit controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit " "Elaborating entity \"register_4_bit\" for hierarchy \"controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\"" {  } { { "components/controller/state_register.vhd" "register_4_bit" { Text "D:/VHDL/projects/sequential-multiplier/components/controller/state_register.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662905670306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1_bit controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1 " "Elaborating entity \"register_1_bit\" for hierarchy \"controller:controller\|state_register:state_register_ins\|register_4_bit:register_4_bit\|register_1_bit:register_1_bit_ins1\"" {  } { { "components/register/register_4_bit.vhd" "register_1_bit_ins1" { Text "D:/VHDL/projects/sequential-multiplier/components/register/register_4_bit.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662905670319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM controller:controller\|ROM:ROM_ins " "Elaborating entity \"ROM\" for hierarchy \"controller:controller\|ROM:ROM_ins\"" {  } { { "components/controller/controller.vhd" "ROM_ins" { Text "D:/VHDL/projects/sequential-multiplier/components/controller/controller.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662905670337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_4_bit CLA_4_bit:adder " "Elaborating entity \"CLA_4_bit\" for hierarchy \"CLA_4_bit:adder\"" {  } { { "sequential_multiplier.vhd" "adder" { Text "D:/VHDL/projects/sequential-multiplier/sequential_multiplier.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662905670362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder CLA_4_bit:adder\|full_adder:full_adder_ins_1 " "Elaborating entity \"full_adder\" for hierarchy \"CLA_4_bit:adder\|full_adder:full_adder_ins_1\"" {  } { { "components/adder/CLA_4_bit.vhd" "full_adder_ins_1" { Text "D:/VHDL/projects/sequential-multiplier/components/adder/CLA_4_bit.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662905670397 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "controller:controller\|ROM:ROM_ins\|Mux1 " "Found clock multiplexer controller:controller\|ROM:ROM_ins\|Mux1" {  } { { "components/controller/ROM.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/controller/ROM.vhd" 96 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1662905671064 "|sequential_multiplier|controller:controller|ROM:ROM_ins|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "controller:controller\|ROM:ROM_ins\|Mux0 " "Found clock multiplexer controller:controller\|ROM:ROM_ins\|Mux0" {  } { { "components/controller/ROM.vhd" "" { Text "D:/VHDL/projects/sequential-multiplier/components/controller/ROM.vhd" 96 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1662905671064 "|sequential_multiplier|controller:controller|ROM:ROM_ins|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1662905671064 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1662905672040 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662905673262 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662905673262 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662905673574 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662905673574 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662905673574 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662905673574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662905673609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 11 16:14:33 2022 " "Processing ended: Sun Sep 11 16:14:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662905673609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662905673609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662905673609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662905673609 ""}
