---
layout: default
title:  7. PoCã®ã¾ã¨ã‚ã¨æ•™è‚²çš„æ„ç¾©  
---

---

# ðŸ“˜ 7. PoCã®ã¾ã¨ã‚ã¨æ•™è‚²çš„æ„ç¾©  
**7. Summary and Educational Reflections on the PoC**

---

## ðŸŽ¯ æœ¬PoCã®ã¾ã¨ã‚ï½œPoC Summary

æœ¬PoCã¯ã€SystemDKæ§‹æƒ³ã«åŸºã¥ãä»¥ä¸‹ã®è¦ç´ ã‚’çµ±åˆã—ãŸæ¼”ç¿’ã§ã‚ã‚‹ï¼š

- GAA / AMS / MRAM ã®ç•°ç¨®ãƒŽãƒ¼ãƒ‰çµ±åˆ
- å¤šç‰©ç†å ´åˆ¶ç´„ï¼ˆSI/PI, ç†±, å¿œåŠ›, EMI/EMCï¼‰ã®æ•´ç†ã¨è¨­è¨ˆåæ˜ 
- PoCãƒœãƒ¼ãƒ‰ä¸Šã§ã®å®Ÿè©•ä¾¡ãŠã‚ˆã³FEMè§£æžã«ã‚ˆã‚‹åˆ¶ç´„æŠ½å‡º
- BRDK / IPDK / PKGDK ã¸ã®æ´¾ç”Ÿã¨SystemDKã¸ã®çµ±åˆ

> This PoC demonstrates practical integration of chiplets under physical constraints,  
> validating design decisions via both FPGA prototyping and multi-physics analysis.

---

## ðŸ§­ å­¦ç¿’æˆæžœã¨èº«ã«ã¤ãè¦–ç‚¹ï½œLearning Outcomes

| è¦–ç‚¹ | ç†è§£ã§ãã‚‹ã“ã¨ |
|------|----------------|
| åˆ¶ç´„ä¸»å°Žè¨­è¨ˆ | æœ€çµ‚GDSã ã‘ã§ãªãã€åˆ¶ç´„æ®µéšŽã‹ã‚‰è¨­è¨ˆãŒå§‹ã¾ã‚‹é‡è¦æ€§ |
| æ§‹é€ ã®å¯è¦–åŒ– | é›»æ°—ãƒ»ç†±ãƒ»æ©Ÿæ¢°çš„ç‰¹æ€§ãŒè¨­è¨ˆå›³é¢ã«ã©ã†å½±éŸ¿ã™ã‚‹ã‹ |
| ãƒˆãƒ¬ãƒ¼ãƒ‰ã‚ªãƒ•æ§‹é€  | ç†± vs EMIã€PI vs æ©Ÿæ¢°å¿œåŠ›ãªã©ã®å®Ÿè£…è¡çªã®èª¿æ•´æ–¹æ³• |
| DesignKitæ€è€ƒ | ç¹°ã‚Šè¿”ã—ä½¿ãˆã‚‹åˆ¶ç´„ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆã¨ã—ã¦ã®çŸ¥è­˜æ•´ç† |

---

## ðŸ§  æ•™æã¨ã—ã¦ã®ç™ºå±•æ€§ï½œExpandability as Educational Material

- **Sky130 / Caravel**ã¨ã®æŽ¥ç¶šï¼šRTL-to-FPGA-to-FEMã®æ‹¡å¼µ
- **AIçµ±åˆè¨­è¨ˆæ”¯æ´**ã¨ã®é€£æºï¼šåˆ¶ç´„ãƒ™ãƒ¼ã‚¹è‡ªå‹•é…ç·šã‚„æœ€é©åŒ–
- **ç”£æ¥­å®Ÿè£…ä¾‹ã¨ã®ç…§åˆ**ï¼šç¾å ´å®Ÿè£…ä¾‹ã¨ã®æ¯”è¼ƒãƒ»æ¤œè¨¼

> SystemDK-PoC serves as a gateway toward scalable, AI-integrated, and industry-informed SoC education.

---

## ðŸ”š æœ¬ç« ã®çµã³ï½œConclusion

SystemDKã«ã‚ˆã‚‹PoCæ¼”ç¿’ã¯ã€SoCè¨­è¨ˆã®ãƒ–ãƒ©ãƒƒã‚¯ãƒœãƒƒã‚¯ã‚¹æ€§ã‚’é–‹æ”¾ã—ã€  
**è¨­è¨ˆåˆ¤æ–­ã®é€æ˜ŽåŒ–ãƒ»åˆ¶ç´„ã®å¯è¦–åŒ–ãƒ»çŸ¥è­˜ã®å†åˆ©ç”¨æ€§**ã‚’é‡è¦–ã—ãŸæ¬¡ä¸–ä»£æ•™è‚²ãƒ¢ãƒ‡ãƒ«ã§ã‚ã‚‹ã€‚

> By shifting from black-box design to constraint-transparent architecture,  
> SystemDK empowers learners with structural design literacy.
