iverilog -o compiled_and2 ./SRC/and2_include_netlists.v -s and2_autocheck_top_tb -I ./SRC
/home/ubuntu/Desktop/OpenFPGA/skywater-pdk/libraries/sky130_fd_sc_hd/latest/cells/inv/sky130_fd_sc_hd__inv_1.v:34: Include file sky130_fd_sc_hd__inv.v not found
error: Unable to find the root module "and2_autocheck_top_tb" in the Verilog source.
     : Perhaps ``-s and2_autocheck_top_tb'' is incorrect?
1 error(s) during elaboration.
1