
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:53:37 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'srpae' on host 'msi' (Windows NT_amd64 version 6.2) on Thu Oct 27 20:05:50 -0700 2022
INFO: [HLS 200-10] In directory 'C:/Users/srpae/OneDrive/Documents/GitHub/WWES237C_team2/CORDIC/Read_the_docs/project_files/project2/cordic/HLS/cordic_LUT'
Sourcing Tcl script 'script.tcl'
INFO: [HLS 200-1510] Running: source script.tcl
INFO: [HLS 200-1510] Running: open_project cordiccart2pol 
INFO: [HLS 200-10] Creating and opening project 'C:/Users/srpae/OneDrive/Documents/GitHub/WWES237C_team2/CORDIC/Read_the_docs/project_files/project2/cordic/HLS/cordic_LUT/cordiccart2pol'.
INFO: [HLS 200-1510] Running: set_top cordiccart2pol 
INFO: [HLS 200-1510] Running: add_files cordiccart2pol.cpp 
INFO: [HLS 200-10] Adding design file 'cordiccart2pol.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cordiccart2pol.h 
INFO: [HLS 200-10] Adding design file 'cordiccart2pol.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb cordiccart2pol_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'cordiccart2pol_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/srpae/OneDrive/Documents/GitHub/WWES237C_team2/CORDIC/Read_the_docs/project_files/project2/cordic/HLS/cordic_LUT/cordiccart2pol/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 0.831 seconds; peak allocated memory: 681.516 MB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Oct 27 20:05:51 2022...
