<div id="pf97" class="pf w0 h0" data-page-no="97"><div class="pc pc97 w0 h0"><img class="bi x109 y18ca w2b hec" alt="" src="bg97.png"/><div class="t m0 x31 h1d y1880 fff fsd fc0 sc0 ls0 ws0">Con<span class="_ _1"></span>trol<span class="_ _5"> </span>and<span class="_ _5"> </span>Status<span class="_ _5"> </span>Read<span class="_ _5"> </span>and<span class="_ _2"> </span>W<span class="_ _7"></span>rite<span class="_ _5"> </span>instructions</div><div class="t m0 x31 hea y1881 ff62 fsd fc0 sc0 ls0 ws0">csrr<span class="_ _c"> </span>rd,<span class="_ _f"> </span>csr</div><div class="t m0 x80 h1d y1882 fff fsd fc0 sc0 ls0 ws0">Copies the v<span class="_ _1"></span>alue from the<span class="_ _38"> </span>control and status register<span class="_ _38"> </span><span class="ff62">csr<span class="_ _38"> </span></span>into register <span class="ff62">rd<span class="_ _13"> </span></span>(Pseudo-</div><div class="t m0 x80 h1d y1883 fff fsd fc0 sc0 ls0 ws0">instruction).</div><div class="t m0 x31 hea y1884 ff62 fsd fc0 sc0 ls0 ws0">csrw<span class="_ _c"> </span>csr,<span class="_ _f"> </span>rs</div><div class="t m0 x80 h1d y1885 fff fsd fc0 sc0 ls0 ws0">Copies the v<span class="_ _1"></span>alue from register<span class="_ _38"> </span><span class="ff62">rs<span class="_ _38"> </span></span>into the control and status register <span class="ff62">csr<span class="_ _38"> </span></span>(Pseudo-</div><div class="t m0 x80 h1d y1886 fff fsd fc0 sc0 ls0 ws0">instruction).</div><div class="t m0 x31 hea y1889 ff62 fsd fc0 sc0 ls0 ws0">csrrw<span class="_ _c"> </span>rd,<span class="_ _f"> </span>csr,<span class="_ _f"> </span>rs1</div><div class="t m0 x80 h1d y1888 fff fsd fc0 sc0 ls0 ws0">Copies<span class="_ _5"> </span>the<span class="_ _5"> </span>v<span class="_ _8"></span>alue<span class="_ _5"> </span>from<span class="_ _5"> </span>the<span class="_ _5"> </span>control<span class="_ _38"> </span>and<span class="_ _5"> </span>status<span class="_ _5"> </span>register<span class="_ _2"> </span><span class="ff62">csr<span class="_ _5"> </span></span>in<span class="_ _1"></span>to<span class="_ _5"> </span>register<span class="_ _5"> </span><span class="ff62">rd<span class="_ _5"> </span></span>and<span class="_ _5"> </span>the</div><div class="t m0 x80 h1d y1889 fff fsd fc0 sc0 ls0 ws0">v<span class="_ _8"></span>alue<span class="_ _5"> </span>from<span class="_ _5"> </span>the<span class="_ _2"> </span><span class="ff62">rs1<span class="_ _5"> </span></span>register<span class="_ _2"> </span>to<span class="_ _5"> </span>the<span class="_ _5"> </span>control<span class="_ _5"> </span>and<span class="_ _5"> </span>status<span class="_ _5"> </span>register<span class="_ _2"> </span><span class="ff62">csr</span>.<span class="_ _3"> </span>If<span class="_ _5"> </span><span class="ff62">rd</span>=<span class="ff62">rs1</span>,<span class="_ _2"> </span>the</div><div class="t m0 x80 h1d y18cb fff fsd fc0 sc0 ls0 ws0">instruction<span class="_ _5"> </span>p<span class="_ _4"></span>erforms<span class="_ _38"> </span>an<span class="_ _5"> </span>atomic<span class="_ _5"> </span>swap<span class="_ _5"> </span>b<span class="_ _4"></span>et<span class="_ _8"></span>ween<span class="_ _38"> </span>registers<span class="_ _5"> </span><span class="ff62">csr<span class="_ _2"> </span></span>and<span class="_ _5"> </span><span class="ff62">rs1</span>..</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
