<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='117' type='void llvm::SIScheduleBlock::addPred(llvm::SIScheduleBlock * Pred)'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='116'>// Add block pred, which has instruction predecessor of SU.</doc>
<def f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='518' ll='534' type='void llvm::SIScheduleBlock::addPred(llvm::SIScheduleBlock * Pred)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1230' u='c' c='_ZN4llvm22SIScheduleBlockCreator22createBlocksForVariantENS_30SISchedulerBlockCreatorVariantE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='517'>// we maintain ascending order of IDs</doc>
