// Seed: 232880376
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire  id_4;
  logic id_5;
  initial cover (-1);
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    input tri id_2,
    inout wire id_3,
    input wire id_4
    , id_15,
    input wand id_5,
    input wand id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri1 id_9,
    output tri0 id_10,
    input wand id_11,
    output supply1 id_12,
    input tri id_13
);
  always @(posedge 1) id_0 = id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15
  );
endmodule
