/dts-v1/;

/ {
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	compatible = "mediatek,MT6853";
	interrupt-parent = <0x01>;
	model = "MT6853";

	2x1_sub_common@1502f000 {
		clock-names = "scp-isp";
		clocks = <0x48 0x07>;
		compatible = "mediatek,2x1_sub_common\0mediatek,smi_common";
		mediatek,smi-id = <0x1c>;
		reg = <0x00 0x1502f000 0x00 0x1000>;
	};

	__symbols__ {
		PM8008_EN = "/i2c9@11d03000/qcom,pm8008@8/qcom,pm8008-chip-en";
		PM8008_L1P = "/i2c9@11d03000/qcom,pm8008@9/qcom,pm8008-l1@4000";
		PM8008_L2P = "/i2c9@11d03000/qcom,pm8008@9/qcom,pm8008-l2@4100";
		PM8008_L3P = "/i2c9@11d03000/qcom,pm8008@9/qcom,pm8008-l3@4200";
		PM8008_L4P = "/i2c9@11d03000/qcom,pm8008@9/qcom,pm8008-l4@4300";
		PM8008_L5P = "/i2c9@11d03000/qcom,pm8008@9/qcom,pm8008-l5@4400";
		PM8008_L6P = "/i2c9@11d03000/qcom,pm8008@9/qcom,pm8008-l6@4400";
		PM8008_L7P = "/i2c9@11d03000/qcom,pm8008@9/qcom,pm8008-l7@4400";
		accdet = "/accdet";
		adc = "/mt6360_pmu_dts/adc";
		adsp_common = "/adsp_common@10800000";
		adsp_core0 = "/adsp_core0@10820000";
		afe = "/mt6853-afe-pcm@11210000";
		als = "/als";
		apdma = "/dma-controller@10217a80";
		apmixed_clk = "/syson@1000c000";
		apu0_clk = "/syson@19030000";
		apu1_clk = "/syson@19031000";
		apu_conn_clk = "/syson@19020000";
		apu_vcore_clk = "/syson@19029000";
		apuart0 = "/serial@11002000";
		apuart1 = "/serial@11003000";
		aud_clk_mosi_off = "/pinctrl/aud_clk_mosi_off";
		aud_clk_mosi_on = "/pinctrl/aud_clk_mosi_on";
		aud_dat_miso2_off = "/pinctrl/aud_dat_miso2_off";
		aud_dat_miso2_on = "/pinctrl/aud_dat_miso2_on";
		aud_dat_miso_ch34_off = "/pinctrl/aud_dat_miso_ch34_off";
		aud_dat_miso_ch34_on = "/pinctrl/aud_dat_miso_ch34_on";
		aud_dat_miso_off = "/pinctrl/aud_dat_miso_off";
		aud_dat_miso_on = "/pinctrl/aud_dat_miso_on";
		aud_dat_mosi_ch34_off = "/pinctrl/aud_dat_mosi_ch34_off";
		aud_dat_mosi_ch34_on = "/pinctrl/aud_dat_mosi_ch34_on";
		aud_dat_mosi_off = "/pinctrl/aud_dat_mosi_off";
		aud_dat_mosi_on = "/pinctrl/aud_dat_mosi_on";
		aud_gpio_i2s0_off = "/pinctrl/aud_gpio_i2s0_off";
		aud_gpio_i2s0_on = "/pinctrl/aud_gpio_i2s0_on";
		aud_gpio_i2s1_off = "/pinctrl/aud_gpio_i2s1_off";
		aud_gpio_i2s1_on = "/pinctrl/aud_gpio_i2s1_on";
		aud_gpio_i2s2_off = "/pinctrl/aud_gpio_i2s2_off";
		aud_gpio_i2s2_on = "/pinctrl/aud_gpio_i2s2_on";
		aud_gpio_i2s3_off = "/pinctrl/aud_gpio_i2s3_off";
		aud_gpio_i2s3_on = "/pinctrl/aud_gpio_i2s3_on";
		aud_gpio_i2s5_off = "/pinctrl/aud_gpio_i2s5_off";
		aud_gpio_i2s5_on = "/pinctrl/aud_gpio_i2s5_on";
		aud_nle_mosi_off = "/pinctrl/aud_nle_mosi_off";
		aud_nle_mosi_on = "/pinctrl/aud_nle_mosi_on";
		audiosys_clk = "/syson@11210000";
		auxadc = "/auxadc@11001000";
		aw87359 = "/i2c6@11f00000/aw87359@59";
		aw87519 = "/i2c6@11f00000/aw87519@58";
		bat_gm30 = "/battery";
		boot_dramboost = "/boot_dramboost";
		btcvsd_snd = "/mtk-btcvsd-snd@18050000";
		bus26m = "/mtk_lpm/resource-ctrl-list/bus26m";
		camera_af_hw_node = "/camera_af_hw_node";
		camsys = "/camsys@1a000000";
		camsys_a = "/camsys_a@1a04f000";
		camsys_b = "/camsys_b@1a06f000";
		camsys_c = "/camsys_c@1a08f000";
		camsys_main_clk = "/syson@1a000000";
		camsys_rawa_clk = "/syson@1a04f000";
		camsys_rawb_clk = "/syson@1a06f000";
		charger = "/charger";
		chosen = "/chosen";
		clk13m = "/clocks/clk13m";
		clk26m = "/clocks/clk26m";
		clk32k = "/clocks/clk32k";
		clk_null = "/clocks/clk_null";
		clkitg = "/clkitg";
		clusteroff_b = "/cpus/idle-states/clusteroff_b";
		clusteroff_l = "/cpus/idle-states/clusteroff_l";
		consys = "/consys@18002000";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@004";
		cpu5 = "/cpus/cpu@005";
		cpu6 = "/cpus/cpu@100";
		cpu7 = "/cpus/cpu@101";
		cpumssv = "/cpumssv";
		cpuoff_b = "/cpus/idle-states/cpuoff_b";
		cpuoff_l = "/cpus/idle-states/cpuoff_l";
		cpupm_sysram = "/mtk_lpm/cpupm-sysram@0011b000";
		dcm = "/dcm@10001000";
		dfd_cache = "/dfd_cache";
		disp_aal0 = "/disp_aal0@1400c000";
		disp_ccorr0 = "/disp_ccorr0@1400b000";
		disp_ccorr1 = "/disp_ccorr1@1400a000";
		disp_color0 = "/disp_color0@14009000";
		disp_dither0 = "/disp_dither0@1400f000";
		disp_dsc_wrap = "/disp_dsc_wrap@14012000";
		disp_gamma0 = "/disp_gamma0@1400d000";
		disp_mutex0 = "/disp_mutex@14001000";
		disp_ovl0 = "/disp_ovl0@14005000";
		disp_ovl0_2l = "/disp_ovl0_2l@14006000";
		disp_postmask0 = "/disp_postmask0@1400e000";
		disp_pwm = "/disp_pwm0@1100e000";
		disp_rdma0 = "/disp_rdma0@14007000";
		disp_rsz0 = "/disp_rsz0@14008000";
		disp_wdma0 = "/disp_wdma0@14014000";
		dispsys_config = "/dispsys_config@14000000";
		doe_dvfs_cl0 = "/cpus/cpu-map/cluster0/doe";
		doe_dvfs_cl1 = "/cpus/cpu-map/cluster1/doe";
		dpmaif = "/dpmaif@10014000";
		dram_s0 = "/mtk_lpm/resource-ctrl-list/dram_s0";
		dram_s1 = "/mtk_lpm/resource-ctrl-list/dram_s1";
		dsi0 = "/dsi@14013000";
		dsi_te = "/dsi_te";
		dvfsp = "/dvfsp@0011bc00";
		dvfsrc = "/dvfsrc@10012000";
		edge_keypad = "/mtk_lpm/irq-remain-list/edge_keypad";
		edge_mdwdt = "/mtk_lpm/irq-remain-list/edge_mdwdt";
		eem_fsm = "/eem_fsm@11278000";
		eemgpu_fsm = "/eemgpu_fsm@1100b000";
		eint = "/apirq@1000b000";
		emicen = "/emicen@10219000";
		emichn = "/emichn@10235000";
		extcon_usb = "/extcon_usb";
		fan53870_l1 = "/i2c9@11d03000/onsemi,ldo@35/on,fan53870@0";
		fan53870_l2 = "/i2c9@11d03000/onsemi,ldo@35/on,fan53870@1";
		fan53870_l3 = "/i2c9@11d03000/onsemi,ldo@35/on,fan53870@2";
		fan53870_l4 = "/i2c9@11d03000/onsemi,ldo@35/on,fan53870@3";
		fan53870_l5 = "/i2c9@11d03000/onsemi,ldo@35/on,fan53870@4";
		fan53870_l6 = "/i2c9@11d03000/onsemi,ldo@35/on,fan53870@5";
		fan53870_l7 = "/i2c9@11d03000/onsemi,ldo@35/on,fan53870@6";
		fan53870_pm = "/i2c9@11d03000/onsemi,ldo@35";
		flashlight_core = "/flashlight_core";
		flashlights_mt6360 = "/flashlights_mt6360";
		gce_mbox = "/gce_mbox@10228000";
		gce_mbox_sec = "/gce_mbox_sec@10228000";
		ged = "/ged";
		gic = "/interrupt-controller";
		goodix_fp = "/fingerprint";
		gpio = "/gpio@10005000";
		gpio_usage_mapping = "/gpio_usage_mapping";
		gpufreq = "/gpufreq";
		gyro = "/gyro";
		haptic_gpio_aw8622_default = "/pinctrl/haptic_gpio_aw8622_default@gpio131";
		haptic_gpio_aw8622_set = "/pinctrl/haptic_gpio_aw8622_set@gpio131";
		haptic_pwm = "/haptic_pwm";
		hwrng = "/hwrng";
		i2c0 = "/i2c0@11e00000";
		i2c1 = "/i2c1@11d20000";
		i2c10 = "/i2c10@11015000";
		i2c11 = "/i2c11@11017000";
		i2c2 = "/i2c2@11d21000";
		i2c3 = "/i2c3@11cb0000";
		i2c4 = "/i2c4@11d22000";
		i2c5 = "/i2c5@11d00000";
		i2c6 = "/i2c6@11f00000";
		i2c7 = "/i2c7@11d01000";
		i2c8 = "/i2c8@11d02000";
		i2c9 = "/i2c9@11d03000";
		i2c_common = "/i2c_common";
		imgsys1_clk = "/syson@15020000";
		imgsys2_clk = "/syscon@15820000";
		imgsys2_config = "/imgsys2_config@15820000";
		imgsys_config = "/imgsys_config@15020000";
		imp_iic_wrap_c_clk = "/syscon@11007000";
		imp_iic_wrap_e_clk = "/syson@11cb1000";
		imp_iic_wrap_n_clk = "/syson@11f01000";
		imp_iic_wrap_s_clk = "/syson@11d04000";
		imp_iic_wrap_w_clk = "/syson@11e01000";
		imp_iic_wrap_ws_clk = "/syson@11d23000";
		infra = "/mtk_lpm/resource-ctrl-list/infra";
		infracfg_ao_clk = "/syson@10001000";
		iocfg_bl = "/iocfg_bl@11d30000";
		iocfg_bm = "/iocfg_bm@11d10000";
		iocfg_br = "/iocfg_br@11d40000";
		iocfg_lm = "/iocfg_lm@11e20000";
		iocfg_rb = "/iocfg_rb@11c30000";
		iocfg_rm = "/iocfg_rm@11c20000";
		iocfg_rt = "/iocfg_rt@11ea0000";
		iocfg_tl = "/iocfg_tl@11f30000";
		iommu0 = "/m4u@14016000";
		iommu0_bank1 = "/m4u@14017000";
		iommu0_bank2 = "/m4u@14018000";
		iommu0_bank3 = "/m4u@14019000";
		iommu0_sec = "/m4u@1401a000";
		iommu1 = "/m4u@19010000";
		iommu1_bank1 = "/m4u@19011000";
		iommu1_bank2 = "/m4u@19012000";
		iommu1_bank3 = "/m4u@19013000";
		iommu1_sec = "/m4u@19014000";
		ion = "/iommu";
		ipesys_clk = "/syson@1b000000";
		ipesys_config = "/ipesys_config@1b000000";
		irq_nfc = "/irq_nfc";
		irtx_pwm = "/irtx_pwm";
		kd_camera_hw1 = "/kd_camera_hw1@1a004000";
		keypad = "/kp@10010000";
		level_mali0 = "/mtk_lpm/irq-remain-list/level_mali0";
		level_mali1 = "/mtk_lpm/irq-remain-list/level_mali1";
		level_mali2 = "/mtk_lpm/irq-remain-list/level_mali2";
		level_mali3 = "/mtk_lpm/irq-remain-list/level_mali3";
		level_mali4 = "/mtk_lpm/irq-remain-list/level_mali4";
		level_vpu_core0 = "/mtk_lpm/irq-remain-list/level_vpu_core0";
		level_vpu_core1 = "/mtk_lpm/irq-remain-list/level_vpu_core1";
		lk_charger = "/lk_charger";
		lpm_sysram = "/mtk_lpm/lpm_sysram@0011b500";
		main_pmic = "/pwrap@10026000/mt6359-pmic";
		mali = "/mali@13000000";
		mcucfg = "/mcucfg@0c530000";
		mcucfg1 = "/mcucfg1@0c530000";
		mcusys_ctrl = "/mcusys-ctrl@0c53a000";
		mcusysoff = "/cpus/idle-states/mcusysoff";
		md1_sim1_hot_plug_eint = "/md1_sim1_hot_plug_eint";
		md1_sim2_hot_plug_eint = "/md1_sim2_hot_plug_eint";
		md_auxadc = "/md_auxadc";
		mddriver = "/mddriver";
		mdp_aal0 = "/mdp_aal0@1f005000";
		mdp_aal1 = "/mdp_aal1@1f006000";
		mdp_color0 = "/mdp_color0@1f00e000";
		mdp_hdr0 = "/mdp_hdr0@1f007000";
		mdp_mutex = "/mdp_mutex@1f001000";
		mdp_rdma0 = "/mdp_rdma0@1f003000";
		mdp_rdma1 = "/mdp_rdma1@1f004000";
		mdp_rsz0 = "/mdp_rsz@1f008000";
		mdp_rsz1 = "/mdp_rsz1@1f009000";
		mdp_tdshp0 = "/mdp_tdshp0@1f00c000";
		mdp_tdshp1 = "/mdp_tdshp1@1f00d000";
		mdp_wrot0 = "/mdp_wrot0@1f00a000";
		mdp_wrot1 = "/mdp_wrot1@1f00b000";
		mdpsys_config = "/mdpsys_config@1f000000";
		mdpsys_config_clk = "/syson@1f000000";
		memory_ssmr_features = "/memory-ssmr-features";
		mfgcfg_clk = "/syson@13fbf000";
		mipi_tx_config0 = "/mipi_tx_config@11e50000";
		mmsys_config_clk = "/syson@14000000";
		mrdump_ext_rst = "/mrdump_ext_rst";
		msdc0 = "/msdc@11230000";
		msdc0_pins_default = "/pinctrl/msdc0@default";
		msdc0_pins_hs200 = "/pinctrl/msdc0@hs200";
		msdc0_pins_hs400 = "/pinctrl/msdc0@hs400";
		msdc0_register_setting_default = "/pinctrl/msdc0@register_default";
		msdc1 = "/msdc@11240000";
		msdc1_ins = "/msdc1_ins";
		msdc1_pins_ddr50 = "/pinctrl/msdc1@ddr50";
		msdc1_pins_default = "/pinctrl/msdc1@default";
		msdc1_pins_sdr104 = "/pinctrl/msdc1@sdr104";
		msdc1_pins_sdr50 = "/pinctrl/msdc1@sdr50";
		msdc1_register_setting_default = "/pinctrl/msdc1@register_default";
		mt6315_3 = "/spmi@10027000/mt6315@3";
		mt6315_3_regulator = "/spmi@10027000/mt6315@3/mt6315_3_regulator";
		mt6315_3_vbuck1 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck1";
		mt6315_3_vbuck3 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck3";
		mt6315_3_vbuck4 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck4";
		mt6359_misc = "/pwrap@10026000/mt6359-pmic/mt6359_misc";
		mt6359_rtc = "/pwrap@10026000/mt6359-pmic/mt6359_rtc";
		mt6359_snd = "/mt6359_snd";
		mt6359regulator = "/pwrap@10026000/mt6359-pmic/mt6359regulator";
		mt635x_ot_debug = "/pwrap@10026000/mt6359-pmic/mt635x-ot-debug";
		mt6360_ldo = "/mt6360_ldo_dts";
		mt6360_pmic = "/mt6360_pmic_dts";
		mt6360_pmu = "/mt6360_pmu_dts";
		mt6360_typec = "/type_c_port0";
		mt_charger = "/mt_charger";
		mt_cpufreq = "/mt_cpufreq";
		mt_pmic_va09_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_va09";
		mt_pmic_va12_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_va12";
		mt_pmic_vaud18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vaud18";
		mt_pmic_vaux18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vaux18";
		mt_pmic_vbbck_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vbbck";
		mt_pmic_vbif28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vbif28";
		mt_pmic_vcamio_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcamio";
		mt_pmic_vcn13_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn13";
		mt_pmic_vcn18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn18";
		mt_pmic_vcn33_1_bt_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_bt";
		mt_pmic_vcn33_1_wifi_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_wifi";
		mt_pmic_vcn33_2_bt_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_bt";
		mt_pmic_vcn33_2_wifi_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_wifi";
		mt_pmic_vcore_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vcore";
		mt_pmic_vefuse_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vefuse";
		mt_pmic_vemc_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vemc";
		mt_pmic_vfe28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vfe28";
		mt_pmic_vfp_ldo_reg = "/mt6360_ldo_dts/ldo1";
		mt_pmic_vgpu11_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vgpu11";
		mt_pmic_vibr_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vibr";
		mt_pmic_vio18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vio18";
		mt_pmic_vio28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vio28";
		mt_pmic_vm18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vm18";
		mt_pmic_vmc_ldo_reg = "/mt6360_ldo_dts/ldo3";
		mt_pmic_vmch_ldo_reg = "/mt6360_ldo_dts/ldo5";
		mt_pmic_vmodem_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vmodem";
		mt_pmic_vpa_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vpa";
		mt_pmic_vproc1_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vproc1";
		mt_pmic_vproc2_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vproc2";
		mt_pmic_vpu_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vpu";
		mt_pmic_vrf12_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrf12";
		mt_pmic_vrf18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrf18";
		mt_pmic_vrfck_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrfck";
		mt_pmic_vs1_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vs1";
		mt_pmic_vs2_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vs2";
		mt_pmic_vsim1_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsim1";
		mt_pmic_vsim2_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsim2";
		mt_pmic_vsram_md_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_md";
		mt_pmic_vsram_others_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_others";
		mt_pmic_vsram_proc1_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_proc1";
		mt_pmic_vsram_proc2_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_proc2";
		mt_pmic_vtp_ldo_reg = "/mt6360_ldo_dts/ldo2";
		mt_pmic_vufs_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vufs";
		mt_pmic_vusb_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vusb";
		mt_pmic_vxo22_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vxo22";
		mtk_composite_v4l2_2 = "/mtk_composite_v4l2_2";
		mtk_lpm = "/mtk_lpm";
		mtkfb = "/mtkfb@0";
		mtu3_0 = "/mtu3_0@11200000";
		nfc = "/nfc";
		odm = "/odm";
		pd_adapter = "/pd_adapter";
		pericfg = "/pericfg@10003000";
		pio = "/pinctrl";
		pm8008_8 = "/i2c9@11d03000/qcom,pm8008@8";
		pm8008_9 = "/i2c9@11d03000/qcom,pm8008@9";
		pmic = "/pwrap@10026000/mt6359-pmic/mt-pmic";
		pmic_auxadc = "/pwrap@10026000/mt6359-pmic/mt635x-auxadc";
		pmic_clock_buffer_ctrl = "/pmic_clock_buffer_ctrl";
		pmic_oc_debug = "/pwrap@10026000/mt6359-pmic/pmic-oc-debug";
		ptp3 = "/ptp3";
		pwrap = "/pwrap@10026000";
		pwraph = "/pwraphal@10026000";
		radio_md_cfg = "/radio_md_cfg";
		rc_bus26m = "/mtk_lpm/constraint-list/rc_bus26m";
		rc_dram = "/mtk_lpm/constraint-list/rc_dram";
		rc_syspll = "/mtk_lpm/constraint-list/rc_syspll";
		reserved_memory = "/reserved-memory";
		s2idle = "/cpus/idle-states/s2idle";
		scp_infra = "/scp_infra@10001000";
		scp_par_clk = "/syson@0x10720000";
		scpsys = "/power-controller@10006000";
		slbc = "/slbc";
		sleep = "/sleep@10006000";
		smart_pa = "/smart_pa";
		smi_larb0 = "/smi_larb0@14003000";
		smi_larb1 = "/smi_larb1@14004000";
		smi_larb11 = "/smi_larb11@1582e000";
		smi_larb13 = "/smi_larb13@1a001000";
		smi_larb14 = "/smi_larb14@1a002000";
		smi_larb16 = "/smi_larb16@1a00f000";
		smi_larb17 = "/smi_larb17@1a010000";
		smi_larb18 = "/smi_larb18@1a011000";
		smi_larb19 = "/smi_larb19@1b10f000";
		smi_larb2 = "/smi_larb2@1f002000";
		smi_larb20 = "/smi_larb20@1b00f000";
		smi_larb4 = "/smi_larb4@1602e000";
		smi_larb7 = "/smi_larb7@17010000";
		smi_larb9 = "/smi_larb9@1502e000";
		snd_audio_dsp = "/snd_audio_dsp";
		sound = "/sound";
		spi0 = "/spi0@1100a000";
		spi1 = "/spi1@11010000";
		spi2 = "/spi2@11012000";
		spi3 = "/spi3@11013000";
		spi4 = "/spi4@11018000";
		spi5 = "/spi5@11019000";
		spi6 = "/spi6@1101d000";
		spi7 = "/spi7@1101e000";
		spmi_bus = "/spmi@10027000";
		spmtwam = "/spmtwam@10006000";
		subpmic_pmu_eint = "/subpmic_pmu_eint";
		syspll = "/mtk_lpm/resource-ctrl-list/syspll";
		tboard_thermistor1 = "/thermal-sensor1";
		tboard_thermistor2 = "/thermal-sensor2";
		tboard_thermistor3 = "/thermal-sensor3";
		tboard_thermistor5 = "/thermal-sensor5";
		tboard_thermistor6 = "/thermal-sensor6";
		tboard_thermistor7 = "/thermal-sensor7";
		tcpc_pd = "/tcpc_pd";
		thermal_message = "/pinctrl/thermal-message";
		timer = "/timer";
		topckgen_clk = "/syson@10000000";
		toprgu = "/toprgu@10007000";
		touch = "/touch";
		ts_focal = "/ts_focal";
		ts_novatek = "/ts_novatek";
		udi = "/udi@10005000";
		ufshci = "/ufshci@11270000";
		ulposc = "/clocks/ulposc";
		usb0phy = "/usb0phy@11e40000";
		vcu = "/vcu@16000000";
		vdec_gcon_clk = "/syson@1602f000";
		venc_gcon_clk = "/syson@17000000";
		vow_clk_miso_off = "/pinctrl/vow_clk_miso_off";
		vow_clk_miso_on = "/pinctrl/vow_clk_miso_on";
		vow_dat_miso_off = "/pinctrl/vow_dat_miso_off";
		vow_dat_miso_on = "/pinctrl/vow_dat_miso_on";
		vpu_core0 = "/vpu_core0@19030000";
		vpu_core1 = "/vpu_core1@19031000";
		wifi_mem = "/reserved-memory/wifi-reserve-memory";
		xhci0 = "/usb_xhci@11200000";
		xiaomi_touch = "/xiaomi_touch";
	};

	accdet {
		compatible = "mediatek,pmic-accdet";
		phandle = <0x10f>;
	};

	adsp_common@10800000 {
		#mbox-cells = <0x01>;
		adsp-rsv-audio = <0x5c0000>;
		adsp-rsv-core-dump-a = <0x400>;
		adsp-rsv-dbg-dump-a = <0x80000>;
		adsp-rsv-ipidma-a = <0x200000>;
		adsp-rsv-logger-a = <0x80000>;
		clock-names = "scp_sys_adsp\0clk_adsp_ck_cg\0clk_top_adsp_sel\0clk_top_clk26m\0clk_top_adsppll\0clk_top_scp_sel";
		clocks = <0x48 0x0e 0x55 0x00 0x45 0xcb 0x45 0x56 0x45 0x36 0x45 0x9b>;
		compatible = "mediatek,adsp_common";
		interrupt-names = "mbox0\0mbox1\0mbox2\0mbox3";
		interrupts = <0x00 0x1c2 0x04 0x00 0x1c3 0x04 0x00 0x1c4 0x04 0x00 0x1c5 0x04>;
		phandle = <0x56>;
		reg = <0x00 0x1080b000 0x00 0x50 0x00 0x10806000 0x00 0x100 0x00 0x10806100 0x00 0x04 0x00 0x1080610c 0x00 0x04 0x00 0x1080b050 0x00 0x04 0x00 0x10807000 0x00 0x100 0x00 0x10807100 0x00 0x04 0x00 0x1080710c 0x00 0x04 0x00 0x1080b054 0x00 0x04 0x00 0x10808000 0x00 0x100 0x00 0x10808100 0x00 0x04 0x00 0x1080810c 0x00 0x04 0x00 0x1080b058 0x00 0x04 0x00 0x10809000 0x00 0x100 0x00 0x10809100 0x00 0x04 0x00 0x1080910c 0x00 0x04 0x00 0x1080b05c 0x00 0x04>;
		reg-names = "cfg_secure\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox0_init\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox1_init\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox2_init\0mbox3_base\0mbox3_set\0mbox3_clr\0mbox3_init";
	};

	adsp_core0@10820000 {
		compatible = "mediatek,adsp_core_0";
		interrupts = <0x00 0x1bc 0x04 0x00 0x1be 0x04 0x00 0x1c0 0x04>;
		mboxes = <0x56 0x00 0x56 0x01>;
		phandle = <0x120>;
		reg = <0x00 0x10800000 0x00 0x6000 0x00 0x10840000 0x00 0x9000 0x00 0x10820000 0x00 0x8000>;
		system = <0x00 0x56000000 0x00 0x900000>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0x00 0x10016000 0x00 0x1000>;
	};

	aliases {
		ccorr0 = "/disp_ccorr0@1400b000";
		ccorr1 = "/disp_ccorr1@1400a000";
		dsi0 = "/dsi@14013000";
		ovl0 = "/disp_ovl0@14005000";
		ovl3 = "/disp_ovl0_2l@14006000";
		rdma0 = "/disp_rdma0@14007000";
	};

	als {
		phandle = <0x10c>;
	};

	amms_control {
		compatible = "mediatek,amms";
		interrupts = <0x00 0x127 0x01>;
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		interrupts = <0x00 0xc2 0x04>;
		reg = <0x00 0x10209000 0x00 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		interrupts = <0x00 0xc4 0x04>;
		reg = <0x00 0x1020b000 0x00 0x1000>;
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		interrupts = <0x00 0xc6 0x04>;
		reg = <0x00 0x1023c000 0x00 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		interrupts = <0x00 0xc7 0x04>;
		reg = <0x00 0x1023e000 0x00 0x1000>;
	};

	ap_ccif4@1024c000 {
		compatible = "mediatek,ap_ccif4";
		reg = <0x00 0x1024c000 0x00 0x1000>;
	};

	ap_ccif5@1025c000 {
		compatible = "mediatek,ap_ccif5";
		reg = <0x00 0x1025c000 0x00 0x1000>;
	};

	apcldmain@1021f000 {
		compatible = "mediatek,apcldmain";
		reg = <0x00 0x1021f000 0x00 0x1000>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0x00 0x10014000 0x00 0x400>;
	};

	apcldmamisc@1021b800 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x00 0x1021b800 0x00 0x400>;
	};

	apcldmamisc@1021bc00 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x00 0x1021bc00 0x00 0x400>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x00 0x10014800 0x00 0x400>;
	};

	apcldmamisc_ao@10014c00 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x00 0x10014c00 0x00 0x400>;
	};

	apcldmaout@1021b400 {
		compatible = "mediatek,apcldmaout";
		reg = <0x00 0x1021b400 0x00 0x400>;
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0x00 0x10014400 0x00 0x400>;
	};

	apdma@10217000 {
		compatible = "mediatek,apdma";
		reg = <0x00 0x10217000 0x00 0x1000>;
	};

	apirq@1000b000 {
		compatible = "mediatek,apirq";
		phandle = <0x37>;
		reg = <0x00 0x1000b000 0x00 0x1000>;
	};

	apusys_devapc@19064000 {
		compatible = "mediatek,mt6853-apusys_devapc";
		interrupts = <0x00 0x198 0x04>;
		reg = <0x00 0x19064000 0x00 0x1000>;
	};

	apusys_mnoc@1906e000 {
		compatible = "mediatek,apusys_mnoc";
		interrupts = <0x00 0x198 0x04>;
		reg = <0x00 0x1906e000 0x00 0x2000 0x00 0x19001000 0x00 0x1000 0x00 0x19020000 0x00 0x1000 0x00 0x10001000 0x00 0x1000 0x00 0x10215000 0x00 0x1000>;
	};

	apusys_power {
		clock-names = "clk_top_dsp_sel\0clk_top_dsp1_sel\0clk_top_dsp1_npupll_sel\0clk_top_dsp2_sel\0clk_top_dsp2_npupll_sel\0clk_top_ipu_if_sel\0clk_apu_core0_jtag_cg\0clk_apu_core0_axi_m_cg\0clk_apu_core0_apu_cg\0clk_apu_core1_jtag_cg\0clk_apu_core1_axi_m_cg\0clk_apu_core1_apu_cg\0clk_apu_conn_ahb_cg\0clk_apu_conn_axi_cg\0clk_apu_conn_isp_cg\0clk_apu_conn_emi_26m_cg\0clk_apu_conn_vpu_udi_cg\0clk_apu_conn_mnoc_cg\0clk_apu_conn_tcm_cg\0clk_apu_conn_md32_cg\0clk_apu_conn_iommu_0_cg\0clk_apu_conn_md32_32k_cg\0clk_apusys_vcore_ahb_cg\0clk_apusys_vcore_axi_cg\0clk_apusys_vcore_adl_cg\0clk_apusys_vcore_qos_cg\0clk_top_clk26m\0clk_top_mainpll_d4_d2\0clk_top_univpll_d4_d2\0clk_top_univpll_d6_d2\0clk_top_mmpll_d6\0clk_top_mmpll_d5\0clk_top_mmpll_d4\0clk_top_univpll_d5\0clk_top_univpll_d6\0clk_top_univpll_d4\0clk_top_univpll_d3\0clk_top_mainpll_d6\0clk_top_mainpll_d4\0clk_top_mainpll_d3\0clk_top_mainpll_d9\0clk_top_tvdpll_ck\0clk_top_npupll_ck\0clk_apmixed_npupll_rate\0mtcmos_scp_sys_vpu";
		clocks = <0x45 0xa5 0x45 0xa6 0x45 0xa7 0x45 0xa8 0x45 0xa9 0x45 0xaa 0x9f 0x02 0x9f 0x01 0x9f 0x00 0xa0 0x02 0xa0 0x01 0xa0 0x00 0x98 0x01 0x98 0x02 0x98 0x03 0x98 0x06 0x98 0x07 0x98 0x0c 0x98 0x0d 0x98 0x0e 0x98 0x0f 0x98 0x10 0xa1 0x00 0xa1 0x01 0xa1 0x02 0xa1 0x03 0x45 0x56 0x45 0x03 0x45 0x1e 0x45 0x27 0x45 0x3e 0x45 0x3b 0x45 0x38 0x45 0x21 0x45 0x26 0x45 0x1d 0x45 0x1c 0x45 0x0b 0x45 0x02 0x45 0x01 0x45 0x13 0x45 0x43 0x45 0x42 0x52 0x0d 0x48 0x12>;
		compatible = "mediatek,apusys_power";
		reg = <0x00 0x190f0000 0x00 0x1000 0x00 0x190f1000 0x00 0x1000 0x00 0x19029000 0x00 0x1000>;
		reg-names = "apusys_rpc\0apusys_pcu\0apusys_vcore";
		vcore-supply = <0x89>;
		vsram_apu-supply = <0x9e>;
		vvpu-supply = <0x4a>;
		vvpu_6315-supply = <0x9d>;
	};

	apusys_reviser@19021000 {
		compatible = "mediatek,apusys_reviser";
		interrupts = <0x00 0x198 0x04>;
		iommus = <0x8b 0x2a2>;
		reg = <0x00 0x19021000 0x00 0x1000 0x00 0x1d800000 0x00 0x200000 0x00 0x1d000000 0x00 0x00 0x00 0x19001000 0x00 0x1000>;
	};

	apxgpt@10008000 {
		compatible = "mediatek,apxgpt";
		interrupts = <0x00 0xd3 0x04>;
		reg = <0x00 0x10008000 0x00 0x1000>;
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
	};

	audio_sram@11212000 {
		block_size = <0x1000>;
		compatible = "mediatek,audio_sram";
		mode_size = <0x12000 0x18000>;
		prefer_mode = <0x00>;
		reg = <0x00 0x11212000 0x00 0x18000>;
	};

	auxadc@11001000 {
		#io-channel-cells = <0x01>;
		clock-names = "main";
		clocks = <0x2b 0x21>;
		compatible = "mediatek,mt6768-auxadc";
		interrupts = <0x00 0x40 0x01>;
		mediatek,cali-efuse-index = <0x71>;
		mediatek,cali-en-bit = <0x14>;
		mediatek,cali-ge-bit = <0x0a>;
		mediatek,cali-oe-bit = <0x00>;
		phandle = <0x4b>;
		reg = <0x00 0x11001000 0x00 0x1000>;
	};

	battery {
		ACTIVE_TABLE = <0x00>;
		CAR_TUNE_VALUE = <0x64>;
		COM_FG_METER_RESISTANCE = <0x64>;
		COM_R_FG_VALUE = <0x00>;
		DIFFERENCE_FULLOCV_ITH = <0xc8>;
		EMBEDDED_SEL = <0x00>;
		FG_METER_RESISTANCE = <0x4b>;
		KEEP_100_PERCENT = <0x01>;
		MULTI_TEMP_GAUGE0 = <0x01>;
		PMIC_MIN_VOL = <0x82dc>;
		PMIC_SHUTDOWN_CURRENT = <0x14>;
		POWERON_SYSTEM_IBOOT = <0x1f4>;
		Q_MAX_SYS_VOLTAGE_BAT0 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT1 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT2 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT3 = <0xd16>;
		R_FG_VALUE = <0x05>;
		SHUTDOWN_1_TIME = <0x1e>;
		SHUTDOWN_GAUGE0_VOLTAGE = <0x84d0>;
		TEMPERATURE_T0 = <0x32>;
		TEMPERATURE_T1 = <0x19>;
		TEMPERATURE_T2 = <0x0a>;
		TEMPERATURE_T3 = <0x00>;
		TEMPERATURE_T4 = <0xfffffff6>;
		battery0_profile_t0 = <0x00 0xaa1e 0x370 0x1fd 0xa98e 0x36c 0x3fa 0xa8fd 0x35a 0x5f8 0xa878 0x360 0x7f5 0xa7f9 0x36b 0x9f2 0xa77c 0x371 0xbef 0xa704 0x382 0xdec 0xa685 0x36c 0xfea 0xa60e 0x37f 0x11e7 0xa590 0x384 0x13e4 0xa516 0x378 0x15e1 0xa49c 0x36b 0x17de 0xa420 0x370 0x19db 0xa3b2 0x384 0x1bd9 0xa33d 0x384 0x1dd6 0xa2c6 0x372 0x1fd3 0xa255 0x379 0x21d0 0xa1e7 0x38e 0x23cd 0xa176 0x397 0x25cb 0xa100 0x384 0x27c8 0xa092 0x384 0x29c5 0xa023 0x384 0x2bc2 0x9fbc 0x394 0x2dbf 0x9f51 0x390 0x2fbd 0x9ee6 0x38d 0x31ba 0x9e80 0x39d 0x33b7 0x9e1a 0x39d 0x35b4 0x9db4 0x39d 0x37b1 0x9d56 0x39d 0x39af 0x9cf9 0x3ac 0x3bac 0x9c9b 0x3b6 0x3da9 0x9c3e 0x3af 0x3fa6 0x9be2 0x3a1 0x41a3 0x9b8d 0x3b6 0x43a1 0x9b38 0x3cb 0x459e 0x9ae3 0x3cf 0x479b 0x9a94 0x3dc 0x4998 0x9a44 0x3e8 0x4b95 0x99ef 0x3ee 0x4d92 0x999a 0x405 0x4f90 0x9945 0x42f 0x518d 0x98cb 0x40d 0x538a 0x983a 0x3c4 0x5587 0x97bd 0x392 0x5784 0x975d 0x384 0x5982 0x970c 0x380 0x5b7f 0x96c8 0x36b 0x5d7c 0x968c 0x380 0x5f79 0x9651 0x372 0x6176 0x961b 0x379 0x6374 0x95e8 0x384 0x6571 0x95b5 0x384 0x676e 0x9582 0x382 0x696b 0x954f 0x36c 0x6b68 0x9524 0x36b 0x6d66 0x94fa 0x36b 0x6f63 0x94d4 0x377 0x7160 0x94af 0x37c 0x735d 0x9486 0x370 0x755a 0x9465 0x384 0x7758 0x9443 0x384 0x7955 0x9421 0x384 0x7b52 0x940a 0x3a1 0x7d4f 0x93f5 0x3b6 0x7f4c 0x93d9 0x3b6 0x8149 0x93b8 0x3b9 0x8347 0x939f 0x3ce 0x8544 0x9385 0x3e4 0x8741 0x9352 0x3c7 0x893e 0x930c 0x39d 0x8b3b 0x92c7 0x384 0x8d39 0x9290 0x384 0x8f36 0x9265 0x384 0x9133 0x923b 0x384 0x9330 0x9210 0x384 0x952d 0x91e6 0x384 0x972b 0x91c0 0x38f 0x9928 0x919e 0x39d 0x9b25 0x917c 0x3a1 0x9d22 0x915a 0x3b6 0x9f1f 0x911f 0x3a1 0xa11d 0x90dd 0x38c 0xa31a 0x90a4 0x39f 0xa517 0x9069 0x3b6 0xa714 0x9020 0x3a4 0xa911 0x8fd1 0x36b 0xab0f 0x8faf 0x36b 0xad0c 0x8fa4 0x37f 0xaf09 0x8f9c 0x3b3 0xb106 0x8f8e 0x3e7 0xb303 0x8f7a 0x422 0xb500 0x8f46 0x458 0xb6fe 0x8ea5 0x419 0xb8fb 0x8d0e 0x3ee 0xbaf8 0x8aed 0x40c 0xbcf5 0x8818 0x452 0xbef2 0x83d9 0x548 0xc0f0 0x7cc2 0x10cf 0xc2ed 0x731e 0xe8d 0xc4ea 0x731e 0xe8d>;
		battery0_profile_t0_num = <0x64>;
		battery0_profile_t1 = <0x00 0xaa82 0x438 0x1fd 0xa9fa 0x434 0x3fa 0xa979 0x433 0x5f8 0xa8fa 0x433 0x7f5 0xa87f 0x433 0x9f2 0xa806 0x433 0xbef 0xa787 0x433 0xdec 0xa710 0x433 0xfea 0xa692 0x433 0x11e7 0xa619 0x433 0x13e4 0xa5a2 0x433 0x15e1 0xa52e 0x43b 0x17de 0xa4bc 0x447 0x19db 0xa43e 0x433 0x1bd9 0xa3d1 0x433 0x1dd6 0xa35c 0x433 0x1fd3 0xa2eb 0x433 0x21d0 0xa27d 0x43d 0x23cd 0xa20c 0x44c 0x25cb 0xa196 0x44c 0x27c8 0xa128 0x44c 0x29c5 0xa0b9 0x44c 0x2bc2 0xa04b 0x44c 0x2dbf 0x9fe2 0x459 0x2fbd 0x9f7f 0x46e 0x31ba 0x9f28 0x488 0x33b7 0x9ee4 0x4b1 0x35b4 0x9ea0 0x4c6 0x37b1 0x9e21 0x4b6 0x39af 0x9d7b 0x4a1 0x3bac 0x9cd6 0x48c 0x3da9 0x9c4f 0x48d 0x3fa6 0x9bf2 0x4bb 0x41a3 0x9bbf 0x4fa 0x43a1 0x9b8c 0x4d1 0x459e 0x9b52 0x4da 0x479b 0x9b0c 0x4ef 0x4998 0x9abf 0x505 0x4b95 0x9a71 0x520 0x4d92 0x9a1b 0x546 0x4f90 0x99be 0x546 0x518d 0x9953 0x533 0x538a 0x98d8 0x4f0 0x5587 0x9855 0x49b 0x5784 0x97d9 0x456 0x5982 0x9776 0x42b 0x5b7f 0x9722 0x401 0x5d7c 0x96de 0x416 0x5f79 0x96a1 0x408 0x6176 0x9665 0x40f 0x6374 0x962a 0x406 0x6571 0x95f4 0x3ee 0x676e 0x95c8 0x401 0x696b 0x9595 0x401 0x6b68 0x956a 0x401 0x6d66 0x9540 0x401 0x6f63 0x951a 0x40d 0x7160 0x94f5 0x412 0x735d 0x94cc 0x406 0x755a 0x94ab 0x41a 0x7758 0x9489 0x41a 0x7955 0x946e 0x42c 0x7b52 0x944f 0x433 0x7d4f 0x9431 0x433 0x7f4c 0x9418 0x43a 0x8149 0x93fe 0x44c 0x8347 0x93e5 0x44c 0x8544 0x93cb 0x461 0x8741 0x93ab 0x454 0x893e 0x938f 0x44c 0x8b3b 0x9372 0x443 0x8d39 0x934e 0x42e 0x8f36 0x9324 0x41a 0x9133 0x9302 0x41a 0x9330 0x92e0 0x41a 0x952d 0x92b8 0x40b 0x972b 0x928e 0x401 0x9928 0x9266 0x401 0x9b25 0x9246 0x405 0x9d22 0x922c 0x41a 0x9f1f 0x9202 0x41a 0xa11d 0x91ca 0x41a 0xa31a 0x9189 0x40d 0xa517 0x914d 0x40b 0xa714 0x9115 0x41a 0xa911 0x90cf 0x41a 0xab0f 0x907b 0x41a 0xad0c 0x9045 0x406 0xaf09 0x9032 0x421 0xb106 0x9024 0x433 0xb303 0x9017 0x443 0xb500 0x900b 0x477 0xb6fe 0x8fef 0x4ca 0xb8fb 0x8f9b 0x4f5 0xbaf8 0x8e65 0x4c5 0xbcf5 0x8c92 0x4da 0xbef2 0x8a12 0x52e 0xc0f0 0x867a 0x5d7 0xc2ed 0x80b4 0xad3 0xc4ea 0x76b6 0x186a>;
		battery0_profile_t1_num = <0x64>;
		battery0_profile_t2 = <0x00 0xaa78 0x76c 0x4d8 0x1fd 0xa9f9 0x76c 0x18e6 0x3fa 0xa979 0x7b2 0x18e6 0x5f8 0xa8f5 0x7c2 0x18e6 0x7f5 0xa871 0x7b7 0x18e6 0x9f2 0xa7f4 0x7b7 0x18e6 0xbef 0xa77d 0x7b7 0x18e6 0xdec 0xa706 0x7b7 0x18e6 0xfea 0xa688 0x790 0x13da 0x11e7 0xa60f 0x795 0x1062 0x13e4 0xa598 0x792 0xe21 0x15e1 0xa521 0x77d 0xd49 0x17de 0xa4ac 0x771 0xbcf 0x19db 0xa43e 0x785 0xab7 0x1bd9 0xa3d1 0x785 0xa1d 0x1dd6 0xa35c 0x773 0x968 0x1fd3 0xa2eb 0x77a 0x8d5 0x21d0 0xa27d 0x785 0x89c 0x23cd 0xa20e 0x785 0x820 0x25cb 0xa1a0 0x788 0x7c0 0x27c8 0xa132 0x79d 0x769 0x29c5 0xa0c3 0x79e 0x74f 0x2bc2 0xa05c 0x7ae 0x712 0x2dbf 0x9ff6 0x7aa 0x6ec 0x2fbd 0x9f9a 0x7b0 0x6b4 0x31ba 0x9f54 0x7ee 0x690 0x33b7 0x9f1f 0x868 0x654 0x35b4 0x9ec1 0x893 0x638 0x37b1 0x9e21 0x860 0x62a 0x39af 0x9d5f 0x812 0x632 0x3bac 0x9cae 0x7e9 0x63f 0x3da9 0x9c24 0x7e9 0x654 0x3fa6 0x9bba 0x7e9 0x636 0x41a3 0x9b65 0x7e9 0x61d 0x43a1 0x9b21 0x813 0x63d 0x459e 0x9af2 0x83d 0x601 0x479b 0x9ac7 0x868 0x5ba 0x4998 0x9a91 0x875 0x5db 0x4b95 0x9a46 0x866 0x5ca 0x4d92 0x99e8 0x862 0x5c5 0x4f90 0x9982 0x838 0x5bc 0x518d 0x9917 0x7fb 0x5bf 0x538a 0x98a3 0x7bb 0x5d0 0x5587 0x982c 0x765 0x5eb 0x5784 0x97be 0x712 0x5e8 0x5982 0x9762 0x6eb 0x5f0 0x5b7f 0x970e 0x6d6 0x602 0x5d7c 0x96ca 0x6c1 0x5fa 0x5f79 0x968d 0x6cf 0x5fb 0x6176 0x9651 0x6c8 0x5f6 0x6374 0x961a 0x6bd 0x5fe 0x6571 0x95e7 0x6bd 0x5f3 0x676e 0x95b5 0x6bf 0x5f0 0x696b 0x958b 0x6d5 0x5ea 0x6b68 0x9560 0x6ea 0x5e9 0x6d66 0x9536 0x6df 0x5e6 0x6f63 0x950b 0x6d6 0x5e0 0x7160 0x94e4 0x6de 0x5de 0x735d 0x94c2 0x6ef 0x5dc 0x755a 0x94a1 0x6f0 0x5dc 0x7758 0x947f 0x705 0x5cc 0x7955 0x945d 0x708 0x5d0 0x7b52 0x9441 0x708 0x5c9 0x7d4f 0x9427 0x713 0x5c5 0x7f4c 0x940e 0x721 0x5c3 0x8149 0x93f4 0x721 0x5bc 0x8347 0x93db 0x721 0x5bc 0x8544 0x93c1 0x721 0x5b6 0x8741 0x93af 0x721 0x5b5 0x893e 0x93a3 0x72e 0x5b6 0x8b3b 0x9397 0x73a 0x5b0 0x8d39 0x9386 0x73f 0x5b1 0x8f36 0x9374 0x752 0x5a5 0x9133 0x935b 0x73c 0x5b8 0x9330 0x9341 0x760 0x5a5 0x952d 0x931c 0x75d 0x5c1 0x972b 0x92f2 0x753 0x5c5 0x9928 0x92ca 0x762 0x5c2 0x9b25 0x92a8 0x78c 0x5cb 0x9d22 0x9286 0x7b7 0x5d3 0x9f1f 0x9253 0x7cc 0x5db 0xa11d 0x9221 0x7f3 0x5e2 0xa31a 0x91e3 0x81d 0x5ea 0xa517 0x91a3 0x847 0x5f0 0xa714 0x9165 0x872 0x5f3 0xa911 0x911f 0x89e 0x5fd 0xab0f 0x90cb 0x8de 0x607 0xad0c 0x9085 0x90a 0x5f7 0xaf09 0x9067 0x954 0x5f5 0xb106 0x9056 0x9c1 0x5e3 0xb303 0x9045 0xa49 0x5d3 0xb500 0x9031 0xae1 0x5b8 0xb6fe 0x900d 0xb8e 0x5b9 0xb8fb 0x8fb9 0xca2 0x5db 0xbaf8 0x8ea8 0xd5c 0x645 0xbcf5 0x8cd6 0xe4a 0x6eb 0xbef2 0x8a42 0xff3 0x41c 0xc0f0 0x8684 0x12e9 0x99b 0xc2ed 0x8077 0x18ff 0xc31 0xc4ea 0x74d6 0x1388 0xe55>;
		battery0_profile_t2_col = <0x04>;
		battery0_profile_t2_num = <0x64>;
		battery0_profile_t3 = <0x00 0xaab4 0xe42 0x4d8 0x1fd 0xaa0a 0xe42 0x64e 0x3fa 0xa975 0xe76 0x739 0x5f8 0xa8e5 0xe7f 0x7b1 0x7f5 0xa85d 0xe74 0x7dd 0x9f2 0xa7de 0xe6e 0x7f2 0xbef 0xa75f 0xe5b 0x7dc 0xdec 0xa6e8 0xe5b 0x806 0xfea 0xa672 0xe47 0x833 0x11e7 0xa5fb 0xe32 0x804 0x13e4 0xa584 0xe29 0x7ea 0x15e1 0xa50d 0xe18 0x7cc 0x17de 0xa496 0xdf2 0x7af 0x19db 0xa420 0xddd 0x7a2 0x1bd9 0xa3b3 0xdc8 0x796 0x1dd6 0xa345 0xdb3 0x785 0x1fd3 0xa2d7 0xd9e 0x773 0x21d0 0xa26d 0xd6a 0x776 0x23cd 0xa204 0xd22 0x762 0x25cb 0xa196 0xcf8 0x75e 0x27c8 0xa128 0xccd 0x767 0x29c5 0xa0b9 0xca3 0x768 0x2bc2 0xa052 0xc89 0x767 0x2dbf 0x9ffb 0xca6 0x766 0x2fbd 0x9fb2 0xd00 0x756 0x31ba 0x9f6c 0xd75 0x732 0x33b7 0x9f1e 0xdc5 0x6f6 0x35b4 0x9eaf 0xdc5 0x6ce 0x37b1 0x9dfe 0xd55 0x6d1 0x39af 0x9d3d 0xcd6 0x71f 0x3bac 0x9c90 0xc78 0x778 0x3da9 0x9c03 0xc47 0x7c1 0x3fa6 0x9b92 0xc35 0x7e5 0x41a3 0x9b3d 0xc35 0x80a 0x43a1 0x9af1 0xc4a 0x813 0x459e 0x9ab2 0xc5f 0x80e 0x479b 0x9a7c 0xc82 0x7fd 0x4998 0x9a41 0xc8f 0x7f2 0x4b95 0x99f6 0xc6f 0x7f1 0x4d92 0x9998 0xc2f 0x80c 0x4f90 0x9932 0xbef 0x834 0x518d 0x98ce 0xb9d 0x86e 0x538a 0x9863 0xb49 0x8ad 0x5587 0x97f9 0xb00 0x8f5 0x5784 0x9799 0xac0 0x93d 0x5982 0x9746 0xa88 0x96d 0x5b7f 0x96fa 0xa73 0x9a2 0x5d7c 0x96b6 0xa73 0x9c7 0x5f79 0x9672 0xa50 0x9de 0x6176 0x9639 0xa4f 0xa07 0x6374 0x9606 0xa5a 0xa14 0x6571 0x95d3 0xa5a 0xa28 0x676e 0x95a0 0xa5a 0xa35 0x696b 0x956d 0xa5a 0xa3b 0x6b68 0x954a 0xa6e 0xa48 0x6d66 0x9522 0xa73 0xa53 0x6f63 0x94f7 0xa73 0xa59 0x7160 0x94d0 0xa7b 0xa64 0x735d 0x94ae 0xa91 0xa6b 0x755a 0x948d 0xaa5 0xa71 0x7758 0x946b 0xaa5 0xa73 0x7955 0x9450 0xab7 0xa7b 0x7b52 0x9431 0xabe 0xa7b 0x7d4f 0x9413 0xac9 0xa85 0x7f4c 0x93fc 0xade 0xa87 0x8149 0x93eb 0xaf3 0xa79 0x8347 0x93da 0xb08 0xa6d 0x8544 0x93d2 0xb1e 0xa5c 0x8741 0x93c3 0xb33 0xa52 0x893e 0x93b7 0xb54 0xa42 0x8b3b 0x93ab 0xb7f 0xa23 0x8d39 0x939a 0xba9 0xa45 0x8f36 0x9389 0xbd5 0xa5c 0x9133 0x9378 0xc15 0xa42 0x9330 0x935f 0xc54 0xa2e 0x952d 0x9340 0xc85 0xa0f 0x972b 0x931e 0xcbb 0x9eb 0x9928 0x92f9 0xd02 0x9cd 0x9b25 0x92cf 0xd56 0x9ab 0x9d22 0x92a4 0xdab 0x986 0x9f1f 0x9271 0xe2a 0x960 0xa11d 0x9238 0xebb 0x938 0xa31a 0x91fc 0xf4f 0x918 0xa517 0x91bd 0xfee 0x905 0xa714 0x9179 0x109d 0x8f3 0xa911 0x9133 0x115a 0x8f4 0xab0f 0x90df 0x1204 0x90d 0xad0c 0x90a1 0x12c1 0x933 0xaf09 0x9079 0x13af 0x95f 0xb106 0x905c 0x14ba 0x990 0xb303 0x9042 0x15ef 0x987 0xb500 0x9025 0x1765 0x90a 0xb6fe 0x8ff9 0x1911 0x66c 0xb8fb 0x8f93 0x1b39 0x65b 0xbaf8 0x8e8e 0x1d4e 0x65b 0xbcf5 0x8cd3 0x1fbd 0x65b 0xbef2 0x8a50 0x2379 0x65b 0xc0f0 0x86a2 0x29c1 0x65b 0xc2ed 0x80f2 0x2fb5 0x65b 0xc4ea 0x76ac 0x186a 0x65b>;
		battery0_profile_t3_col = <0x04>;
		battery0_profile_t3_num = <0x64>;
		battery0_profile_t4 = <0x00 0xaad2 0x1e32 0x1fd 0xaa06 0x1e2e 0x3fa 0xa950 0x1ea7 0x5f8 0xa8ae 0x1ef7 0x7f5 0xa815 0x1ee7 0x9f2 0xa784 0x1e9e 0xbef 0xa703 0x1e71 0xdec 0xa67c 0x1e31 0xfea 0xa5fc 0x1e19 0x11e7 0xa57c 0x1dc4 0x13e4 0xa502 0x1d8b 0x15e1 0xa48b 0x1d54 0x17de 0xa416 0x1d01 0x19db 0xa3a8 0x1d00 0x1bd9 0xa33b 0x1ceb 0x1dd6 0xa2cd 0x1cc4 0x1fd3 0xa259 0x1c70 0x21d0 0xa1e7 0x1c24 0x23cd 0xa178 0x1be7 0x25cb 0xa10b 0x1b7f 0x27c8 0xa0a5 0x1b2a 0x29c5 0xa058 0x1b26 0x2bc2 0xa005 0x1b36 0x2dbf 0x9fb0 0x1b65 0x2fbd 0x9f50 0x1b93 0x31ba 0x9ed6 0x1b85 0x33b7 0x9e33 0x1b09 0x35b4 0x9d79 0x1aca 0x37b1 0x9cc5 0x1a65 0x39af 0x9c31 0x1a18 0x3bac 0x9bb2 0x19ef 0x3da9 0x9b41 0x19da 0x3fa6 0x9ade 0x19cc 0x41a3 0x9a89 0x19e1 0x43a1 0x9a45 0x1a0b 0x459e 0x99fa 0x1a13 0x479b 0x99ae 0x1a06 0x4998 0x995a 0x19e7 0x4b95 0x98fc 0x19bc 0x4d92 0x98a0 0x1994 0x4f90 0x984b 0x197f 0x518d 0x97f0 0x1957 0x538a 0x979f 0x192c 0x5587 0x974e 0x190e 0x5784 0x96ff 0x18f8 0x5982 0x96bc 0x18e7 0x5b7f 0x9678 0x18e7 0x5d7c 0x9634 0x18e7 0x5f79 0x95fe 0x18c4 0x6176 0x95c5 0x18c3 0x6374 0x9592 0x18e2 0x6571 0x9565 0x1900 0x676e 0x9533 0x1905 0x696b 0x9509 0x192f 0x6b68 0x94de 0x1932 0x6d66 0x94ba 0x1952 0x6f63 0x9498 0x1970 0x7160 0x947a 0x1985 0x735d 0x9462 0x19a4 0x755a 0x9451 0x19e4 0x7758 0x9440 0x1a23 0x7955 0x942f 0x1a63 0x7b52 0x941e 0x1ab1 0x7d4f 0x9412 0x1b11 0x7f4c 0x9409 0x1b7b 0x8149 0x93ff 0x1be8 0x8347 0x93ee 0x1c68 0x8544 0x93dd 0x1cbe 0x8741 0x93cd 0x1d43 0x893e 0x93bc 0x1de3 0x8b3b 0x93ab 0x1e8d 0x8d39 0x939a 0x1f3c 0x8f36 0x9388 0x1ffc 0x9133 0x936f 0x20d0 0x9330 0x9355 0x21a5 0x952d 0x9336 0x2288 0x972b 0x9314 0x237c 0x9928 0x92ef 0x2482 0x9b25 0x92c5 0x259a 0x9d22 0x929a 0x26c3 0x9f1f 0x9267 0x2801 0xa11d 0x922e 0x2962 0xa31a 0x91f2 0x2aca 0xa517 0x91b3 0x2c3d 0xa714 0x916f 0x2dbb 0xa911 0x912c 0x2f3f 0xab0f 0x90f1 0x30fc 0xad0c 0x90b5 0x32a6 0xaf09 0x9086 0x344f 0xb106 0x9061 0x35f7 0xb303 0x903f 0x3787 0xb500 0x9018 0x38f4 0xb6fe 0x8fda 0x3a70 0xb8fb 0x8f64 0x3bc4 0xbaf8 0x8e80 0x3ccf 0xbcf5 0x8cfb 0x3de7 0xbef2 0x8aaf 0x3fd7 0xc0f0 0x877a 0x4016 0xc2ed 0x8213 0x33d3 0xc4ea 0x7c06 0x2503>;
		battery0_profile_t4_num = <0x64>;
		compatible = "mediatek,bat_gm30";
		enable_tmp_intr_suspend = <0x00>;
		g_FG_PSEUDO100 = <0x61 0x61 0x61 0x61 0x61 0x61 0x61 0x61 0x5f 0x5f 0x5f 0x5f 0x5c 0x5c 0x5c 0x5c 0x5c 0x5c 0x5c 0x5c 0x61 0x61 0x61 0x61 0x61 0x61 0x61 0x61 0x61 0x61 0x61 0x61 0x61 0x61 0x61 0x61 0x61 0x61 0x61 0x61>;
		g_FG_PSEUDO100_T0 = <0x61>;
		g_FG_PSEUDO100_T1 = <0x61>;
		g_FG_PSEUDO100_T2 = <0x61>;
		g_FG_PSEUDO100_T3 = <0x61>;
		g_FG_PSEUDO100_T4 = <0x61>;
		g_FG_PSEUDO100_col = <0x0a>;
		g_FG_PSEUDO100_row = <0x04>;
		g_PMIC_MIN_VOL = <0x82dc 0x82dc 0x82dc 0x82dc 0x80e8 0x80e8 0x80e8 0x80e8 0x86c4 0x86c4 0x86c4 0x86c4 0x8598 0x8598 0x8598 0x8598 0x82dc 0x82dc 0x82dc 0x82dc 0x7b0c 0x7b0c 0x7b0c 0x7b0c 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x79e0>;
		g_PMIC_MIN_VOL_col = <0x0a>;
		g_PMIC_MIN_VOL_row = <0x04>;
		g_PON_SYS_IBOOT = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>;
		g_PON_SYS_IBOOT_col = <0x0a>;
		g_PON_SYS_IBOOT_row = <0x04>;
		g_QMAX_SYS_VOL = <0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x88b8 0x88b8 0x88b8 0x88b8 0x8598 0x8598 0x8598 0x8598 0x830e 0x830e 0x830e 0x830e 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020>;
		g_QMAX_SYS_VOL_col = <0x0a>;
		g_QMAX_SYS_VOL_row = <0x04>;
		io-channel-names = "batteryID-channel";
		io-channels = <0x4b 0x03>;
		phandle = <0x110>;
	};

	boot_dramboost {
		boost_opp = <0x00>;
		compatible = "mediatek,dvfsrc-boost";
		phandle = <0xff>;
	};

	bpi_bsi_slv0@1021e000 {
		compatible = "mediatek,bpi_bsi_slv0";
		reg = <0x00 0x1021e000 0x00 0x1000>;
	};

	bpi_bsi_slv1@1021f000 {
		compatible = "mediatek,bpi_bsi_slv1";
		reg = <0x00 0x1021f000 0x00 0x1000>;
	};

	bpi_bsi_slv2@10225000 {
		compatible = "mediatek,bpi_bsi_slv2";
		reg = <0x00 0x10225000 0x00 0x1000>;
	};

	btif@1100c000 {
		clock-names = "btifc\0apdmac";
		clocks = <0x2b 0x1a 0x2b 0x72>;
		compatible = "mediatek,btif";
		interrupts = <0x00 0x9e 0x04 0x00 0x98 0x04 0x00 0x99 0x04>;
		reg = <0x00 0x1100c000 0x00 0x1000 0x00 0x10217d80 0x00 0x80 0x00 0x10217e00 0x00 0x80>;
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg-v2";
		interrupt = <0x00 0xc9 0x04>;
		mediatek,bus_dbg_con_offset = <0x2fc>;
		reg = <0x00 0x10208000 0x00 0x1000 0x00 0x10001000 0x00 0x1000>;
	};

	bus_tracer@0d040000 {
		compatible = "mediatek,bus_tracer-v1";
		mediatek,at_id = <0x10 0x30 0x70>;
		mediatek,enabled_tracer = <0x01 0x01 0x01>;
		mediatek,num_tracer = <0x03>;
		reg = <0x00 0xd040000 0x00 0x100 0x00 0xd01a000 0x00 0x1000 0x00 0xd041000 0x00 0x3000 0x00 0xd010000 0x00 0x1000 0x00 0xd040800 0x00 0x100 0x00 0xd040900 0x00 0x100 0x00 0xd040a00 0x00 0x100>;
	};

	cache_parity {
		compatible = "mediatek,cache_parity";
		err_level = <0x00>;
		interrupts = <0x00 0x01 0x04 0x00 0x02 0x04 0x00 0x03 0x04 0x00 0x04 0x04 0x00 0x05 0x04 0x00 0x06 0x04 0x00 0x07 0x04 0x00 0x08 0x04 0x00 0x00 0x04>;
		version = <0x02>;
	};

	cam1@1a030000 {
		compatible = "mediatek,cam1";
		interrupts = <0x00 0x140 0x04>;
		reg = <0x00 0x1a030000 0x00 0x8000>;
	};

	cam1_inner@1a038000 {
		compatible = "mediatek,cam1_inner";
		reg = <0x00 0x1a038000 0x00 0x8000>;
	};

	cam2@1a050000 {
		compatible = "mediatek,cam2";
		interrupts = <0x00 0x141 0x04>;
		reg = <0x00 0x1a050000 0x00 0x8000>;
	};

	cam2_inner@1a058000 {
		compatible = "mediatek,cam2_inner";
		reg = <0x00 0x1a058000 0x00 0x8000>;
	};

	cam3@1a070000 {
		compatible = "mediatek,cam3";
		reg = <0x00 0x1a070000 0x00 0x8000>;
	};

	cam3_inner@1a078000 {
		compatible = "mediatek,cam3_inner";
		reg = <0x00 0x1a078000 0x00 0x8000>;
	};

	cam_smi_subcom@1a00c000 {
		clock-names = "scp-cam";
		clocks = <0x48 0x0f>;
		compatible = "mediatek,cam_smi_subcom\0mediatek,smi_common";
		mediatek,smi-id = <0x1a>;
		reg = <0x00 0x1a00c000 0x00 0x1000>;
	};

	cam_smi_subcom@1a00d000 {
		clock-names = "scp-cam";
		clocks = <0x48 0x0f>;
		compatible = "mediatek,cam_smi_subcom\0mediatek,smi_common";
		mediatek,smi-id = <0x1b>;
		reg = <0x00 0x1a00d000 0x00 0x1000>;
	};

	camera_af_hw_node {
		compatible = "mediatek, camera_af_lens";
		phandle = <0x14b>;
	};

	camsv3@1a092000 {
		compatible = "mediatek,camsv3";
		interrupts = <0x00 0x147 0x04>;
		reg = <0x00 0x1a092000 0x00 0x1000>;
	};

	camsv4@1a093000 {
		compatible = "mediatek,camsv4";
		interrupts = <0x00 0x148 0x04>;
		reg = <0x00 0x1a093000 0x00 0x1000>;
	};

	camsv5@1a094000 {
		compatible = "mediatek,camsv5";
		interrupts = <0x00 0x149 0x04>;
		reg = <0x00 0x1a094000 0x00 0x1000>;
	};

	camsv6@1a095000 {
		compatible = "mediatek,camsv6";
		interrupts = <0x00 0x14a 0x04>;
		reg = <0x00 0x1a095000 0x00 0x1000>;
	};

	camsv7@1a096000 {
		compatible = "mediatek,camsv7";
		interrupts = <0x00 0x14e 0x04>;
		reg = <0x00 0x1a096000 0x00 0x1000>;
	};

	camsv8@1a097000 {
		compatible = "mediatek,camsv8";
		interrupts = <0x00 0x14f 0x04>;
		reg = <0x00 0x1a097000 0x00 0x1000>;
	};

	camsys@1a000000 {
		clock-names = "ISP_SCP_SYS_CAM\0ISP_SCP_SYS_RAWA\0ISP_SCP_SYS_RAWB\0CAMSYS_CAM_CGPDN\0CAMSYS_CAMTG_CGPDN\0CAMSYS_CAMSV0_CGPDN\0CAMSYS_CAMSV1_CGPDN\0CAMSYS_CAMSV2_CGPDN\0CAMSYS_LARB13_CGPDN\0CAMSYS_LARB14_CGPDN\0CAMSYS_CCU0_CGPDN\0CAMSYS_SENINF_CGPDN\0CAMSYS_MAIN_CAM2MM_GALS_CGPDN\0CAMSYS_RAWALARB16_CGPDN\0CAMSYS_RAWACAM_CGPDN\0CAMSYS_RAWATG_CGPDN\0CAMSYS_RAWBLARB17_CGPDN\0CAMSYS_RAWBCAM_CGPDN\0CAMSYS_RAWBTG_CGPDN\0TOPCKGEN_TOP_MUX_CCU\0TOPCKGEN_TOP_MUX_CAMTM";
		clocks = <0x48 0x0f 0x48 0x10 0x48 0x11 0x7a 0x03 0x7a 0x04 0x7a 0x06 0x7a 0x07 0x7a 0x08 0x7a 0x00 0x7a 0x01 0x7a 0x09 0x7a 0x05 0x7a 0x0f 0x86 0x00 0x86 0x01 0x86 0x02 0x87 0x00 0x87 0x01 0x87 0x02 0x45 0xa4 0x45 0xcf>;
		compatible = "mediatek,camsys\0syscon";
		phandle = <0x14f>;
		reg = <0x00 0x1a000000 0x00 0x10000>;
	};

	camsys_a@1a04f000 {
		compatible = "mediatek,camsys_a";
		phandle = <0x150>;
		reg = <0x00 0x1a04f000 0x00 0x1000>;
	};

	camsys_b@1a06f000 {
		compatible = "mediatek,camsys_b";
		phandle = <0x151>;
		reg = <0x00 0x1a06f000 0x00 0x1000>;
	};

	camsys_c@1a08f000 {
		compatible = "mediatek,camsys_c";
		phandle = <0x152>;
		reg = <0x00 0x1a08f000 0x00 0x1000>;
	};

	ccu@1a101000 {
		clock-names = "CCU_CLK_CAM_CCU\0CCU_CLK_TOP_MUX\0CAM_PWR";
		clocks = <0x7a 0x09 0x45 0xa4 0x48 0x0f>;
		compatible = "mediatek,ccu";
		interrupts = <0x00 0x14b 0x04>;
		reg = <0x00 0x1a101000 0x00 0x1000>;
	};

	charger {
		ac_charger_current = <0x2dc6c0>;
		ac_charger_input_current = <0x2dc6c0>;
		algorithm_name = "SwitchCharging2";
		apple_1_0a_charger_current = <0x9eb10>;
		apple_2_1a_charger_current = "\0\f5";
		battery_cv = <0x42fc70>;
		bif_cv_under_threshold2 = <0x43e6d0>;
		bif_threshold1 = <0x40d990>;
		bif_threshold2 = <0x419ce0>;
		cable_imp_threshold = <0x2bb>;
		charging_host_charger_current = <0x16e360>;
		check_hv_current = <0xf4240>;
		chg1_ta_ac_charger_current = <0x16e360>;
		chg2_ta_ac_charger_current = <0x16e360>;
		compatible = "mediatek,charger";
		dual_polling_ieoc = <0xb71b0>;
		enable_dynamic_mivr;
		enable_min_charge_temp;
		enable_pe_4;
		enable_sw_jeita;
		enable_type_c;
		high_temp_to_enter_pe40 = <0x27>;
		high_temp_to_leave_pe40 = <0x2e>;
		ibus_err = <0x0e>;
		jeita_temp_above_t4_cv = <0x3e6890>;
		jeita_temp_below_t0_cv = <0x42fc70>;
		jeita_temp_t0_to_t1_cv = <0x42fc70>;
		jeita_temp_t1_to_t2_cv = <0x42fc70>;
		jeita_temp_t2_to_t3_cv = <0x42fc70>;
		jeita_temp_t3_to_t4_cv = <0x3e6890>;
		low_temp_to_enter_pe40 = <0x10>;
		low_temp_to_leave_pe40 = <0x0a>;
		max_charge_temp = <0x3c>;
		max_charge_temp_minus_x_degree = <0x3a>;
		max_charger_voltage = <0xbebc20>;
		max_dmivr_charger_current = <0x1e8480>;
		mi,connect_therm = <0x02 0x59 0x00>;
		mi,cycle-count-cv = <0x00 0x63 0x42fc70 0x64 0xc7 0x42ae50 0xc8 0x12b 0x426030 0x12c 0xbb7 0x421210>;
		min_charge_temp = <0x00>;
		min_charge_temp_plus_x_degree = <0x02>;
		min_charger_voltage = <0x44aa20>;
		min_charger_voltage_1 = <0x419ce0>;
		min_charger_voltage_2 = <0x401640>;
		non_std_ac_charger_current = <0xf4240>;
		pd_charger_current = <0x2dc6c0>;
		pd_ichg_level_threshold = <0xf4240>;
		pd_stop_battery_soc = <0x50>;
		pd_vbus_low_bound = <0x4c4b40>;
		pd_vbus_upper_bound = <0x895440>;
		pe20_ichg_level_threshold = <0xf4240>;
		pe40_dual_charger_chg1_current = <0x1e8480>;
		pe40_dual_charger_chg2_current = <0x1e8480>;
		pe40_dual_charger_input_current = <0x2dc6c0>;
		pe40_r_cable_1a_lower = <0x229>;
		pe40_r_cable_2a_lower = <0x19f>;
		pe40_r_cable_3a_lower = <0x112>;
		pe40_single_charger_current = <0x2dc6c0>;
		pe40_single_charger_input_current = <0x2dc6c0>;
		pe40_stop_battery_soc = <0x50>;
		pe_ichg_level_threshold = <0xf4240>;
		phandle = <0x182>;
		power_path_support;
		qc_charger_input_current = <0x1e8480>;
		qcom,thermal-mitigation-dcp = <0x2dc6c0 0x2dc6c0 0x2ab980 0x2932e0 0x256250 0x2191c0 0x1e8480 0x1b7740 0x186a00 0x155cc0 0x155cc0 0x124f80 0x124f80 0x10c8e0 0x10c8e0 0xf4240>;
		qcom,thermal-mitigation-pd-base = <0x2dc6c0 0x2ab980 0x27ac40 0x249f00 0x2191c0 0x1e8480 0x1b7740 0x186a00 0x186a00 0x155cc0 0x124f80 0x10c8e0 0xf4240 0xdbba0 0xb7b74 0x802c8>;
		qcom,thermal-mitigation-qc2 = <0x1b7740 0x19f0a0 0x186a00 0x16e360 0x155cc0 0x13d620 0x124f80 0x10c8e0 0xf4240 0xdbba0 0xc3500 0xaae60 0x927c0 0x927c0 0x927c0 0x927c0>;
		set_cap_delay = <0x0a>;
		slave_mivr_diff = <0x186a0>;
		ta_12v_support;
		ta_9v_support;
		ta_ac_12v_input_current = <0x30d400>;
		ta_ac_7v_input_current = <0x30d400>;
		ta_ac_9v_input_current = <0x30d400>;
		ta_ac_charger_current = <0x2dc6c0>;
		ta_start_battery_soc = <0x00>;
		ta_stop_battery_soc = <0x55>;
		temp_neg_10_thres = <0x00>;
		temp_t0_thres = <0x00>;
		temp_t0_thres_plus_x_degree = <0x00>;
		temp_t1_thres = <0x05>;
		temp_t1_thres_plus_x_degree = <0x02>;
		temp_t2_thres = <0x0a>;
		temp_t2_thres_plus_x_degree = <0x08>;
		temp_t3_thres = <0x2d>;
		temp_t3_thres_minus_x_degree = <0x2b>;
		temp_t4_thres = <0x3c>;
		temp_t4_thres_minus_x_degree = <0x3a>;
		usb_charger_current = <0x7a120>;
		usb_charger_current_configured = <0x7a120>;
		usb_charger_current_suspend = <0x00>;
		usb_charger_current_unconfigured = <0x11170>;
		vbat_cable_imp_threshold = <0x3b8260>;
		vsys_watt = <0x4c4b40>;
	};

	chipid@08000000 {
		compatible = "mediatek,chipid";
		reg = <0x00 0x8000000 0x00 0x04 0x00 0x8000004 0x00 0x04 0x00 0x8000008 0x00 0x04 0x00 0x800000c 0x00 0x04>;
	};

	chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram vmalloc=400M slub_debug=OFZPU swiotlb=noforce initcall_debug=1 firmware_class.path=/vendor/firmware page_owner=on loop.max_part=7";
		kaslr-seed = <0x00 0x00>;
		phandle = <0xbd>;
	};

	clkitg {
		compatible = "simple-bus";
		phandle = <0xc9>;
		status = "okay";

		bring-up {
			clocks = <0x2c>;
			compatible = "mediatek,clk-bring-up";
		};
	};

	clocks {

		clk13m {
			#clock-cells = <0x00>;
			clock-frequency = <0xc65d40>;
			compatible = "fixed-clock";
			phandle = <0x49>;
		};

		clk26m {
			#clock-cells = <0x00>;
			clock-frequency = <0x18cba80>;
			compatible = "fixed-clock";
			phandle = <0x2c>;
		};

		clk32k {
			#clock-cells = <0x00>;
			clock-frequency = <0x7d00>;
			compatible = "fixed-clock";
			phandle = <0xcb>;
		};

		clk_null {
			#clock-cells = <0x00>;
			clock-frequency = <0x00>;
			compatible = "fixed-clock";
			phandle = <0xca>;
		};

		ulposc {
			#clock-cells = <0x00>;
			clock-frequency = <0xf7f4900>;
			compatible = "fixed-clock";
			phandle = <0xcc>;
		};
	};

	cmdq-test {
		compatible = "mediatek,cmdq-test";
		mboxes = <0x50 0x17 0x00 0x01 0x50 0x16 0xffffffff 0x01 0x50 0x0b 0x00 0x01>;
		mediatek,gce = <0x50>;
		mediatek,gce-subsys = <0x63 0x01>;
		mmsys_config = <0x51>;
		token_gpr_set4 = [02 c0];
		token_user0 = [02 89];
	};

	consys@18002000 {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		clock-names = "conn\0ccif";
		clocks = <0x48 0x01 0x2b 0x65>;
		compatible = "mediatek,mt6853-consys";
		interrupts = <0x00 0x17a 0x04 0x00 0x4f 0x04 0x00 0x17b 0x04>;
		phandle = <0x128>;
		reg = <0x00 0x18002000 0x00 0x1000 0x00 0x10007000 0x00 0x100 0x00 0x10001000 0x00 0x1000 0x00 0x10006000 0x00 0x1000 0x00 0x18007000 0x00 0x1000 0x00 0x180b1000 0x00 0x1000 0x00 0x180a3000 0x00 0x1000 0x00 0x180a5000 0x00 0x800 0x00 0x180c1000 0x00 0x1000 0x00 0x18004000 0x00 0x1000 0x00 0x1024c000 0x00 0x40 0x00 0x10003000 0x00 0x1000>;
	};

	cpumssv {
		compatible = "mediatek,cpumssv";
		phandle = <0x119>;
		state = <0x00>;
	};

	cpus {
		#address-cells = <0x01>;
		#size-cells = <0x00>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x0b>;
				};

				core1 {
					cpu = <0x0c>;
				};

				core2 {
					cpu = <0x0d>;
				};

				core3 {
					cpu = <0x0e>;
				};

				core4 {
					cpu = <0x0f>;
				};

				core5 {
					cpu = <0x10>;
				};

				doe {
					phandle = <0xbe>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x11>;
				};

				core1 {
					cpu = <0x12>;
				};

				doe {
					phandle = <0xbf>;
				};
			};
		};

		cpu@000 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x05 0x06 0x07 0x08>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0x0b>;
			reg = <0x00>;
		};

		cpu@001 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x05 0x06 0x07 0x08>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0x0c>;
			reg = <0x100>;
		};

		cpu@002 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x05 0x06 0x07 0x08>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0x0d>;
			reg = <0x200>;
		};

		cpu@003 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x05 0x06 0x07 0x08>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0x0e>;
			reg = <0x300>;
		};

		cpu@004 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x05 0x06 0x07 0x08>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0x0f>;
			reg = <0x400>;
		};

		cpu@005 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x05 0x06 0x07 0x08>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0x10>;
			reg = <0x500>;
		};

		cpu@100 {
			clock-frequency = <0x8166d4c0>;
			compatible = "arm,cortex-a76";
			cpu-idle-states = <0x09 0x0a 0x07 0x08>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0x11>;
			reg = <0x600>;
		};

		cpu@101 {
			clock-frequency = <0x8166d4c0>;
			compatible = "arm,cortex-a76";
			cpu-idle-states = <0x09 0x0a 0x07 0x08>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0x12>;
			reg = <0x700>;
		};

		idle-states {
			entry-method = "arm,psci";

			clusteroff_b {
				arm,psci-suspend-param = <0x1010001>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				local-timer-stop;
				min-residency-us = <0x76c>;
				phandle = <0x0a>;
			};

			clusteroff_l {
				arm,psci-suspend-param = <0x1010001>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				local-timer-stop;
				min-residency-us = <0x834>;
				phandle = <0x06>;
			};

			cpuoff_b {
				arm,psci-suspend-param = <0x10001>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				local-timer-stop;
				min-residency-us = <0x578>;
				phandle = <0x09>;
			};

			cpuoff_l {
				arm,psci-suspend-param = <0x10001>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				local-timer-stop;
				min-residency-us = <0x640>;
				phandle = <0x05>;
			};

			mcusysoff {
				arm,psci-suspend-param = <0x1010002>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x12c>;
				exit-latency-us = <0x4b0>;
				local-timer-stop;
				min-residency-us = <0xa28>;
				phandle = <0x07>;
			};

			s2idle {
				arm,psci-suspend-param = <0x1010100>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x1f4>;
				exit-latency-us = <0x578>;
				local-timer-stop;
				min-residency-us = <0xffffffff>;
				phandle = <0x08>;
			};
		};
	};

	cq_dma@10212000 {
		compatible = "mediatek,cq_dma";
		interrupts = <0x00 0x9a 0x04>;
		reg = <0x00 0x10212000 0x00 0x1000>;
	};

	dbg_ao@0d000000 {
		compatible = "mediatek,dbg_ao";
		reg = <0x00 0xd000000 0x00 0x10000>;
	};

	dbg_cti@0d020000 {
		compatible = "mediatek,dbg_cti";
		reg = <0x00 0xd020000 0x00 0x10000>;
	};

	dbg_dem@0d0a0000 {
		compatible = "mediatek,dbg_dem";
		interrupts = <0x00 0xae 0x04>;
		reg = <0x00 0xd0a0000 0x00 0x10000>;
	};

	dbg_etr@0d030000 {
		compatible = "mediatek,dbg_etr";
		reg = <0x00 0xd030000 0x00 0x10000>;
	};

	dbg_mdsys1@0d0c0000 {
		compatible = "mediatek,dbg_mdsys1";
		reg = <0x00 0xd0c0000 0x00 0x40000>;
	};

	dbg_tracker2@10218000 {
		compatible = "mediatek,dbg_tracker2";
		reg = <0x00 0x10218000 0x00 0x1000>;
	};

	dbgtop@1000d000 {
		compatible = "mediatek,dbgtop";
		reg = <0x00 0x1000d000 0x00 0x1000>;
	};

	dcm@10001000 {
		compatible = "mediatek,mt6853-dcm";
		phandle = <0xce>;
		reg = <0x00 0x10001000 0x00 0x1000 0x00 0x10002000 0x00 0x1000 0x00 0x10022000 0x00 0x1000 0x00 0x10219000 0x00 0x1000 0x00 0x10230000 0x00 0x2000 0x00 0x10235000 0x00 0x1000 0x00 0x10238000 0x00 0x1000 0x00 0x10240000 0x00 0x2000 0x00 0x10248000 0x00 0x1000 0x00 0x10400000 0x00 0x1000 0x00 0x11210000 0x00 0x1000 0x00 0xc538000 0x00 0x5000 0x00 0xc53a800 0x00 0x1000>;
		reg-names = "infracfg_ao\0infracfg_ao_mem\0infra_ao_bcrm\0emi\0dramc_ch0_top0\0chn0_emi\0dramc_ch0_top5\0dramc_ch1_top0\0dramc_ch1_top5\0sspm\0audio\0mp_cpusys_top\0cpccfg_reg";
	};

	debug_ao_peri_par@10040000 {
		compatible = "mediatek,debug_ao_peri_par";
		reg = <0x00 0x10040000 0x00 0x1000>;
	};

	depth@1b100000 {
		compatible = "mediatek,depth";
		interrupts = <0x00 0x16a 0x04>;
		reg = <0x00 0x1b100000 0x00 0x1000>;
	};

	devapc@10207000 {
		clock-names = "devapc-infra-clock";
		clocks = <0x2b 0x2b>;
		compatible = "mediatek,mt6853-devapc";
		interrupts = <0x00 0xbb 0x04>;
		reg = <0x00 0x10207000 0x00 0x1000 0x00 0x10274000 0x00 0x1000 0x00 0x10275000 0x00 0x1000 0x00 0x11020000 0x00 0x1000 0x00 0x10030000 0x00 0x1000 0x00 0x1020e000 0x00 0x1000 0x00 0x10033000 0x00 0x1000>;
	};

	devapc_ao_infra@10030000 {
		compatible = "mediatek,devapc_ao_infra";
		reg = <0x00 0x10030000 0x00 0x4000>;
	};

	devapc_ao_infra_peri@1000e000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x00 0x1000e000 0x00 0x1000>;
	};

	devapc_ao_infra_peri@10022000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x00 0x10022000 0x00 0x1000>;
	};

	devapc_ao_infra_peri@10023000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x00 0x10023000 0x00 0x1000>;
	};

	devapc_ao_md@10019000 {
		compatible = "mediatek,devapc_ao_md";
		reg = <0x00 0x10019000 0x00 0x1000>;
	};

	devapc_ao_mm@1001c000 {
		compatible = "mediatek,devapc_ao_mm";
		reg = <0x00 0x1001c000 0x00 0x1000>;
	};

	devapc_ao_peri2@10038000 {
		compatible = "mediatek,devapc_ao_peri2";
		reg = <0x00 0x10038000 0x00 0x4000>;
	};

	devapc_ao_peri@10034000 {
		compatible = "mediatek,devapc_ao_peri";
		reg = <0x00 0x10034000 0x00 0x4000>;
	};

	devapc_ao_peri_par@1003c000 {
		compatible = "mediatek,devapc_ao_peri_par";
		reg = <0x00 0x1003c000 0x00 0x4000>;
	};

	devapc_mpu_ao@10015000 {
		compatible = "mediatek,devapc_mpu_ao";
		reg = <0x00 0x10015000 0x00 0x1000>;
	};

	device_mpu_acp@1030d000 {
		compatible = "mediatek,device_mpu_acp";
		interrupts = <0x00 0xc8 0x04>;
		page-size = <0x200000>;
		prot-base = <0x00 0x40000000>;
		prot-size = <0x04 0x00>;
		reg = <0x00 0x1030d000 0x00 0x1000>;
	};

	device_mpu_low@1021a000 {
		compatible = "mediatek,device_mpu_low";
		interrupts = <0x00 0xbc 0x04>;
		page-size = <0x200000>;
		prot-base = <0x00 0x40000000>;
		prot-size = <0x04 0x00>;
		reg = <0x00 0x1021a000 0x00 0x1000>;
	};

	dfd@0c600000 {
		compatible = "mediatek,dfd";
		mediatek,chain_length = <0x9c40>;
		mediatek,enabled = <0x01>;
		mediatek,rg_dfd_timeout = <0xa0>;
	};

	dfd_cache {
		compatible = "mediatek,dfd_cache";
		mediatek,enabled = <0x00>;
		mediatek,l2c_trigger = <0x00>;
		mediatek,rg_dfd_timeout = <0x5dc0>;
		phandle = <0x121>;
	};

	dip_a0@15021000 {
		compatible = "mediatek,dip1";
		interrupts = <0x00 0x15a 0x04>;
		reg = <0x00 0x15021000 0x00 0xc000>;
	};

	dip_a10@1502b000 {
		compatible = "mediatek,dip_a10";
		reg = <0x00 0x1502b000 0x00 0x1000>;
	};

	dip_a11@1502c000 {
		compatible = "mediatek,dip_a11";
		reg = <0x00 0x1502c000 0x00 0x1000>;
	};

	dip_a1@15022000 {
		compatible = "mediatek,dip_a1";
		reg = <0x00 0x15022000 0x00 0x1000>;
	};

	dip_a2@15023000 {
		compatible = "mediatek,dip_a2";
		reg = <0x00 0x15023000 0x00 0x1000>;
	};

	dip_a3@15024000 {
		compatible = "mediatek,dip_a3";
		reg = <0x00 0x15024000 0x00 0x1000>;
	};

	dip_a4@15025000 {
		compatible = "mediatek,dip_a4";
		reg = <0x00 0x15025000 0x00 0x1000>;
	};

	dip_a5@15026000 {
		compatible = "mediatek,dip_a5";
		reg = <0x00 0x15026000 0x00 0x1000>;
	};

	dip_a6@15027000 {
		compatible = "mediatek,dip_a6";
		reg = <0x00 0x15027000 0x00 0x1000>;
	};

	dip_a7@15028000 {
		compatible = "mediatek,dip_a7";
		reg = <0x00 0x15028000 0x00 0x1000>;
	};

	dip_a8@15029000 {
		compatible = "mediatek,dip_a8";
		reg = <0x00 0x15029000 0x00 0x1000>;
	};

	dip_a9@1502a000 {
		compatible = "mediatek,dip_a9";
		reg = <0x00 0x1502a000 0x00 0x1000>;
	};

	dip_b0@15821000 {
		compatible = "mediatek,dip_b0";
		interrupts = <0x00 0x161 0x04>;
		reg = <0x00 0x15821000 0x00 0x1000>;
	};

	dip_b10@1582b000 {
		compatible = "mediatek,dip_b10";
		reg = <0x00 0x1582b000 0x00 0x1000>;
	};

	dip_b11@1582c000 {
		compatible = "mediatek,dip_b11";
		reg = <0x00 0x1582c000 0x00 0x1000>;
	};

	dip_b1@15822000 {
		compatible = "mediatek,dip_b1";
		reg = <0x00 0x15822000 0x00 0x1000>;
	};

	dip_b2@15823000 {
		compatible = "mediatek,dip_b2";
		reg = <0x00 0x15823000 0x00 0x1000>;
	};

	dip_b3@15824000 {
		compatible = "mediatek,dip_b3";
		reg = <0x00 0x15824000 0x00 0x1000>;
	};

	dip_b4@15825000 {
		compatible = "mediatek,dip_b4";
		reg = <0x00 0x15825000 0x00 0x1000>;
	};

	dip_b5@15826000 {
		compatible = "mediatek,dip_b5";
		reg = <0x00 0x15826000 0x00 0x1000>;
	};

	dip_b6@15827000 {
		compatible = "mediatek,dip_b6";
		reg = <0x00 0x15827000 0x00 0x1000>;
	};

	dip_b7@15828000 {
		compatible = "mediatek,dip_b7";
		reg = <0x00 0x15828000 0x00 0x1000>;
	};

	dip_b8@15829000 {
		compatible = "mediatek,dip_b8";
		reg = <0x00 0x15829000 0x00 0x1000>;
	};

	dip_b9@1582a000 {
		compatible = "mediatek,dip_b9";
		reg = <0x00 0x1582a000 0x00 0x1000>;
	};

	disp_aal0@1400c000 {
		clocks = <0x80 0x08>;
		compatible = "mediatek,disp_aal0\0mediatek,mt6853-disp-aal";
		interrupts = <0x00 0x106 0x04>;
		phandle = <0x137>;
		reg = <0x00 0x1400c000 0x00 0x1000>;
	};

	disp_ccorr0@1400b000 {
		clocks = <0x80 0x09>;
		compatible = "mediatek,disp_ccorr0\0mediatek,mt6853-disp-ccorr";
		interrupts = <0x00 0x104 0x04>;
		phandle = <0x136>;
		reg = <0x00 0x1400b000 0x00 0x1000>;
	};

	disp_ccorr1@1400a000 {
		clocks = <0x80 0x06>;
		compatible = "mediatek,disp_ccorr1\0mediatek,mt6853-disp-ccorr";
		interrupts = <0x00 0x105 0x04>;
		phandle = <0x135>;
		reg = <0x00 0x1400a000 0x00 0x1000>;
	};

	disp_cm0@14010000 {
		compatible = "mediatek,disp_cm0";
		interrupts = <0x00 0x10a 0x04>;
		reg = <0x00 0x14010000 0x00 0x1000>;
	};

	disp_color0@14009000 {
		clocks = <0x80 0x0a>;
		compatible = "mediatek,disp_color0\0mediatek,mt6853-disp-color";
		interrupts = <0x00 0x103 0x04>;
		phandle = <0x134>;
		reg = <0x00 0x14009000 0x00 0x1000>;
	};

	disp_dither0@1400f000 {
		clocks = <0x80 0x10>;
		compatible = "mediatek,disp_dither0\0mediatek,mt6853-disp-dither";
		interrupts = <0x00 0x109 0x04>;
		phandle = <0x13a>;
		reg = <0x00 0x1400f000 0x00 0x1000>;
	};

	disp_dsc_wrap@14012000 {
		clocks = <0x80 0x0c>;
		compatible = "mediatek,disp_dsc_wrap\0mediatek,mt6853-disp-dsc";
		interrupts = <0x00 0x10c 0x04>;
		phandle = <0x13b>;
		reg = <0x00 0x14012000 0x00 0x1000>;
	};

	disp_gamma0@1400d000 {
		clocks = <0x80 0x0d>;
		compatible = "mediatek,disp_gamma0\0mediatek,mt6853-disp-gamma";
		interrupts = <0x00 0x107 0x04>;
		phandle = <0x138>;
		reg = <0x00 0x1400d000 0x00 0x1000>;
	};

	disp_leds {
		compatible = "mediatek,disp-leds";

		backlight {
			default-state = "on";
			label = "lcd-backlight";
			led-bits = <0x0b>;
			max-brightness = <0x7ff>;
			trans-bits = <0x0b>;
		};
	};

	disp_mutex@14001000 {
		clocks = <0x80 0x00>;
		compatible = "mediatek,disp_mutex0\0mediatek,mt6853-disp-mutex";
		interrupts = <0x00 0xfd 0x04>;
		phandle = <0x12e>;
		reg = <0x00 0x14001000 0x00 0x1000>;
	};

	disp_ovl0@14005000 {
		clocks = <0x80 0x02>;
		compatible = "mediatek,disp_ovl0\0mediatek,mt6853-disp-ovl";
		interrupts = <0x00 0xff 0x04>;
		iommus = <0x81 0x02 0x81 0x01>;
		mediatek,larb = <0x7f>;
		mediatek,smi-id = <0x00>;
		phandle = <0x130>;
		reg = <0x00 0x14005000 0x00 0x1000>;
	};

	disp_ovl0_2l@14006000 {
		clocks = <0x80 0x04>;
		compatible = "mediatek,disp_ovl0_2l\0mediatek,mt6853-disp-ovl";
		interrupts = <0x00 0x100 0x04>;
		iommus = <0x81 0x21 0x81 0x20>;
		mediatek,larb = <0x82>;
		mediatek,smi-id = <0x01>;
		phandle = <0x131>;
		reg = <0x00 0x14006000 0x00 0x1000>;
	};

	disp_postmask0@1400e000 {
		clocks = <0x80 0x0e>;
		compatible = "mediatek,disp_postmask0\0mediatek,mt6853-disp-postmask";
		interrupts = <0x00 0x108 0x04>;
		iommus = <0x81 0x00>;
		mediatek,larb = <0x7f>;
		mediatek,smi-id = <0x00>;
		phandle = <0x139>;
		reg = <0x00 0x1400e000 0x00 0x1000>;
	};

	disp_pwm0@1100e000 {
		#pwm-cells = <0x02>;
		clock-names = "main\0mm\0pwm_src";
		clocks = <0x2b 0x35 0x45 0xbd 0x45 0x4f>;
		compatible = "mediatek,disp_pwm0\0mediatek,mt6853-disp-pwm";
		interrupts = <0x00 0xab 0x04>;
		phandle = <0x13>;
		reg = <0x00 0x1100e000 0x00 0x1000>;
	};

	disp_rdma0@14007000 {
		clocks = <0x80 0x03>;
		compatible = "mediatek,disp_rdma0\0mediatek,mt6853-disp-rdma";
		interrupts = <0x00 0x101 0x04>;
		iommus = <0x81 0x22>;
		mediatek,larb = <0x7f>;
		mediatek,smi-id = <0x00>;
		phandle = <0x132>;
		reg = <0x00 0x14007000 0x00 0x1000>;
	};

	disp_rsz0@14008000 {
		clocks = <0x80 0x07>;
		compatible = "mediatek,disp_rsz0\0mediatek,mt6853-disp-rsz";
		interrupts = <0x00 0x102 0x04>;
		phandle = <0x133>;
		reg = <0x00 0x14008000 0x00 0x1000>;
	};

	disp_smi_2x1_sub_common_u0@1401b000 {
		clock-names = "scp-dis";
		clocks = <0x48 0x0c>;
		compatible = "mediatek,disp_smi_2x1_sub_common_u0\0mediatek,smi_common";
		mediatek,smi-id = <0x16>;
		reg = <0x00 0x1401b000 0x00 0x1000>;
	};

	disp_smi_2x1_sub_common_u1@1401c000 {
		clock-names = "scp-dis";
		clocks = <0x48 0x0c>;
		compatible = "mediatek,disp_smi_2x1_sub_common_u1\0mediatek,smi_common";
		mediatek,smi-id = <0x17>;
		reg = <0x00 0x1401c000 0x00 0x1000>;
	};

	disp_smi_common@14002000 {
		clock-names = "scp-dis\0mm-comm\0mm-gals\0mm-infra\0mm-iommu";
		clocks = <0x48 0x0c 0x80 0x11 0x80 0x16 0x80 0x0b 0x80 0x17>;
		compatible = "mediatek,disp_smi_common\0mediatek,smi_common";
		mediatek,smi-cnt = <0x1d>;
		mediatek,smi-id = <0x15>;
		mmsys_config = <0x80>;
		reg = <0x00 0x14002000 0x00 0x1000>;
	};

	disp_spr0@14011000 {
		compatible = "mediatek,disp_spr0";
		interrupts = <0x00 0x10b 0x04>;
		reg = <0x00 0x14011000 0x00 0x1000>;
	};

	disp_wdma0@14014000 {
		clocks = <0x80 0x05>;
		compatible = "mediatek,disp_wdma0\0mediatek,mt6853-disp-wdma";
		interrupts = <0x00 0x10e 0x04>;
		iommus = <0x81 0x23>;
		mediatek,larb = <0x82>;
		mediatek,smi-id = <0x01>;
		phandle = <0x13e>;
		reg = <0x00 0x14014000 0x00 0x1000>;
	};

	dispsys {
		clock-names = "MMSYS_MTCMOS\0MMSYS_SMI_COMMON\0MMSYS_SMI_GALS\0MMSYS_SMI_INFRA\0MMSYS_SMI_IOMMU\0MMSYS_DISP_OVL0\0MMSYS_DISP_OVL0_2L\0MMSYS_DISP_RDMA0\0MMSYS_DISP_WDMA0\0MMSYS_DISP_COLOR0\0MMSYS_DISP_CCORR0\0MMSYS_DISP_AAL0\0MMSYS_DISP_GAMMA0\0MMSYS_DISP_POSTMASK0\0MMSYS_DISP_DITHER0\0MMSYS_DSI0\0MMSYS_DSI0_IF_CK\0MMSYS_26M\0MMSYS_DISP_MUTEX0\0MMSYS_DISP_CONFIG\0MMSYS_DISP_RSZ0\0APMIXED_MIPI_26M\0TOP_MUX_DISP_PWM\0DISP_PWM\0TOP_26M\0TOP_MUX_DISP\0TOP_UNIVPLL2_D4";
		clocks = <0x48 0x0c 0x80 0x11 0x80 0x16 0x80 0x0b 0x80 0x17 0x80 0x02 0x80 0x04 0x80 0x03 0x80 0x05 0x80 0x0a 0x80 0x09 0x80 0x08 0x80 0x0d 0x80 0x0e 0x80 0x10 0x80 0x13 0x80 0x18 0x80 0x19 0x80 0x00 0x80 0x01 0x80 0x07 0x52 0x11 0x45 0xd0 0x2b 0x35 0x2c 0x45 0x9d 0x45 0x1d>;
		compatible = "mediatek,dispsys";
		mediatek,larb = <0x7f>;
	};

	dispsys_config@14000000 {
		clock-num = <0x04>;
		clocks = <0x48 0x0c 0x80 0x19 0x80 0x01 0x80 0x00>;
		compatible = "mediatek,dispsys_config\0syscon\0mediatek,mt6853-mmsys";
		fake-engine = <0x7f 0x03 0x82 0x24>;
		gce-client-names = "CLIENT_CFG0\0CLIENT_CFG1\0CLIENT_CFG2\0CLIENT_TRIG_LOOP0\0CLIENT_SODI_LOOP0\0CLIENT_SUB_CFG0\0CLIENT_DSI_CFG0\0CLIENT_SEC_CFG0";
		gce-event-names = "disp_mutex0_eof\0disp_token_stream_dirty0\0disp_token_sodi0\0disp_wait_dsi0_te\0disp_token_stream_eof0\0disp_dsi0_eof\0disp_token_esd_eof0\0disp_rdma0_eof0\0disp_wdma0_eof0\0disp_token_stream_block0\0disp_token_cabc_eof0\0disp_wdma0_eof2\0disp_dsi0_sof0";
		gce-events = <0x50 0x1b2 0x50 0x280 0x50 0x29f 0x50 0x1c2 0x50 0x281 0x50 0x19a 0x50 0x282 0x50 0x19e 0x50 0x19b 0x50 0x283 0x50 0x284 0x50 0x19b 0x50 0x18e>;
		gce-subsys = <0x50 0x14000000 0x01 0x50 0x14010000 0x02 0x50 0x14020000 0x03>;
		helper-name = "MTK_DRM_OPT_STAGE\0MTK_DRM_OPT_USE_CMDQ\0MTK_DRM_OPT_USE_M4U\0MTK_DRM_OPT_SODI_SUPPORT\0MTK_DRM_OPT_IDLE_MGR\0MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE\0MTK_DRM_OPT_IDLEMGR_BY_REPAINT\0MTK_DRM_OPT_IDLEMGR_ENTER_ULPS\0MTK_DRM_OPT_IDLEMGR_KEEP_LP11\0MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING\0MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ\0MTK_DRM_OPT_MET_LOG\0MTK_DRM_OPT_USE_PQ\0MTK_DRM_OPT_ESD_CHECK_RECOVERY\0MTK_DRM_OPT_ESD_CHECK_SWITCH\0MTK_DRM_OPT_PRESENT_FENCE\0MTK_DRM_OPT_RDMA_UNDERFLOW_AEE\0MTK_DRM_OPT_DSI_UNDERRUN_AEE\0MTK_DRM_OPT_HRT\0MTK_DRM_OPT_HRT_MODE\0MTK_DRM_OPT_DELAYED_TRIGGER\0MTK_DRM_OPT_OVL_EXT_LAYER\0MTK_DRM_OPT_AOD\0MTK_DRM_OPT_RPO\0MTK_DRM_OPT_DUAL_PIPE\0MTK_DRM_OPT_DC_BY_HRT\0MTK_DRM_OPT_OVL_WCG\0MTK_DRM_OPT_OVL_SBCH\0MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK\0MTK_DRM_OPT_MET\0MTK_DRM_OPT_REG_PARSER_RAW_DUMP\0MTK_DRM_OPT_VP_PQ\0MTK_DRM_OPT_GAME_PQ\0MTK_DRM_OPT_MMPATH\0MTK_DRM_OPT_HBM\0MTK_DRM_OPT_VDS_PATH_SWITCH\0MTK_DRM_OPT_LAYER_REC\0MTK_DRM_OPT_CLEAR_LAYER";
		helper-value = <0x00 0x01 0x01 0x00 0x01 0x00 0x01 0x00 0x00 0x00 0x01 0x00 0x01 0x01 0x00 0x01 0x00 0x01 0x01 0x01 0x00 0x01 0x00 0x01 0x00 0x00 0x00 0x00 0x01 0x00 0x00 0x00 0x00 0x00 0x00 0x01 0x00 0x01>;
		iommus = <0x81 0x21>;
		mboxes = <0x50 0x00 0x00 0x04 0x50 0x05 0x00 0x04 0x50 0x02 0x00 0x04 0x50 0x03 0xffffffff 0x02 0x50 0x01 0xffffffff 0x06 0x50 0x04 0x00 0x04 0x50 0x06 0x00 0x03 0x83 0x08 0x00 0x03>;
		mediatek,larb = <0x82>;
		mediatek,mailbox-gce = <0x50>;
		phandle = <0x12d>;
		reg = <0x00 0x14000000 0x00 0x1000>;
	};

	dma-controller@10217a80 {
		#dma-cells = <0x01>;
		clock-names = "apdma";
		clocks = <0x2b 0x72>;
		compatible = "mediatek,mt6577-uart-dma";
		dma-bits = <0x22>;
		interrupts = <0x00 0x92 0x04 0x00 0x93 0x04 0x00 0x94 0x04 0x00 0x95 0x04>;
		phandle = <0x2d>;
		reg = <0x00 0x10217a80 0x00 0x80 0x00 0x10217b00 0x00 0x80 0x00 0x10217b80 0x00 0x80 0x00 0x10217c00 0x00 0x80>;
	};

	dpmaif@10014000 {
		compatible = "mediatek,dpmaif";
		interrupts = <0x00 0xd1 0x04>;
		mediatek,dpmaif_capability = <0x06>;
		phandle = <0x100>;
		reg = <0x00 0x10014000 0x00 0x1000 0x00 0x1022d000 0x00 0x1000 0x00 0x1022c000 0x00 0x1000 0x00 0x1022e000 0x00 0x1000>;
	};

	dramc@10230000 {
		ckdiv4 = <0x874 0x04 0x02 0x874 0x04 0x02>;
		cldiv2 = <0x8b4 0x02 0x01 0x8b4 0x02 0x01>;
		compatible = "mediatek,mt6873-dramc\0mediatek,common-dramc";
		crystal_freq = <0x34>;
		dqopen = <0x870 0x200000 0x15 0x870 0x200000 0x15>;
		dqsopen = <0x870 0x100000 0x14 0x870 0x100000 0x14>;
		fbksel = <0x70c 0x40 0x06 0x70c 0x40 0x06>;
		fmeter_version = <0x01>;
		mr4_rg = <0x90 0xffff 0x00>;
		mr4_version = <0x01>;
		pll_id = <0x50c 0x100 0x08>;
		pll_md = <0x744 0x100 0x08 0x744 0x100 0x08>;
		posdiv = <0x708 0x07 0x00 0x728 0x07 0x00>;
		prediv = <0x708 0xc0000 0x12 0x728 0xc0000 0x12>;
		reg = <0x00 0x10230000 0x00 0x2000 0x00 0x10240000 0x00 0x2000 0x00 0x10234000 0x00 0x1000 0x00 0x10244000 0x00 0x1000 0x00 0x10238000 0x00 0x2000 0x00 0x10248000 0x00 0x2000 0x00 0x10236000 0x00 0x1000 0x00 0x10246000 0x00 0x1000 0x00 0x10006000 0x00 0x1000>;
		sdmpcw = <0x704 0xffff0000 0x10 0x724 0xffff0000 0x10>;
		shu_lv = <0x50c 0x30000 0x10>;
		shu_of = <0x700>;
	};

	dramc_ch1_rsv@10246000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10246000 0x00 0x2000>;
	};

	dramc_ch1_rsv@10248000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10248000 0x00 0x2000>;
	};

	dramc_ch1_rsv@1024a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x1024a000 0x00 0x2000>;
	};

	dramc_ch1_rsv@10256000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10256000 0x00 0x2000>;
	};

	dramc_ch1_rsv@10258000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10258000 0x00 0x2000>;
	};

	dramc_ch1_rsv@1025a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x1025a000 0x00 0x2000>;
	};

	dramc_ch1_rsv@10266000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10266000 0x00 0x2000>;
	};

	dramc_ch1_rsv@10268000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10268000 0x00 0x2000>;
	};

	dramc_ch1_rsv@1026a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x1026a000 0x00 0x2000>;
	};

	dramc_ch1_rsv@10900000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10900000 0x00 0x40000>;
	};

	dramc_ch1_rsv@10940000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10940000 0x00 0xc0000>;
	};

	dramc_ch1_rsv@10a00000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10a00000 0x00 0x40000>;
	};

	dramc_ch1_rsv@10a40000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10a40000 0x00 0xc0000>;
	};

	dramc_ch1_top0@10240000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x00 0x10240000 0x00 0x2000>;
	};

	dramc_ch1_top0@10250000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x00 0x10250000 0x00 0x2000>;
	};

	dramc_ch1_top0@10260000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x00 0x10260000 0x00 0x2000>;
	};

	dramc_ch1_top1@10242000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x00 0x10242000 0x00 0x2000>;
	};

	dramc_ch1_top1@10252000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x00 0x10252000 0x00 0x2000>;
	};

	dramc_ch1_top1@10262000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x00 0x10262000 0x00 0x2000>;
	};

	dramc_ch1_top2@10244000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x00 0x10244000 0x00 0x1000>;
	};

	dramc_ch1_top2@10254000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x00 0x10254000 0x00 0x1000>;
	};

	dramc_ch1_top2@10264000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x00 0x10264000 0x00 0x1000>;
	};

	dramc_ch1_top3@10255000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0x00 0x10255000 0x00 0x1000>;
	};

	dramc_ch1_top3@10265000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0x00 0x10265000 0x00 0x1000>;
	};

	dsi@14013000 {
		clock-names = "engine\0digital\0hs";
		clocks = <0x80 0x13 0x80 0x18 0x8a>;
		compatible = "mediatek,dsi0\0mediatek,mt6853-dsi";
		interrupts = <0x00 0x10d 0x04>;
		phandle = <0x13c>;
		phy-names = "dphy";
		phys = <0x8a>;
		reg = <0x00 0x14013000 0x00 0x1000>;
	};

	dsi_te {
		compatible = "mediatek, dsi_te-eint";
		phandle = <0x13d>;
		status = "disabled";
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		cpus = <0x0b 0x0c 0x0d 0x0e 0x0f 0x10 0x11 0x12>;
		interrupts = <0x00 0x12 0x04>;
	};

	dvfsp@0011bc00 {
		B-table = <0x8a2 0x60 0x01 0x01 0x82d 0x5a 0x01 0x01 0x7d0 0x56 0x01 0x01 0x772 0x51 0x01 0x01 0x6fe 0x4c 0x01 0x01 0x6b8 0x48 0x01 0x01 0x672 0x45 0x02 0x01 0x5fe 0x40 0x02 0x01 0x58a 0x3c 0x02 0x01 0x4fa 0x36 0x02 0x01 0x469 0x30 0x02 0x01 0x412 0x2d 0x02 0x01 0x3d9 0x2a 0x02 0x01 0x382 0x27 0x02 0x01 0x348 0x25 0x02 0x01 0x2d5 0x20 0x02 0x01>;
		CCI-table = <0x578 0x60 0x02 0x01 0x54c 0x5d 0x02 0x01 0x4e6 0x55 0x02 0x01 0x480 0x4d 0x02 0x01 0x454 0x49 0x02 0x01 0x41a 0x45 0x02 0x01 0x3cf 0x40 0x02 0x01 0x384 0x3c 0x02 0x01 0x339 0x37 0x02 0x01 0x300 0x34 0x02 0x01 0x2a3 0x2e 0x04 0x01 0x258 0x29 0x04 0x01 0x232 0x27 0x04 0x01 0x20d 0x25 0x04 0x01 0x1e7 0x22 0x04 0x01 0x1c2 0x20 0x04 0x01>;
		L-table = <0x7d0 0x60 0x01 0x01 0x77c 0x5b 0x01 0x01 0x714 0x56 0x01 0x01 0x6d6 0x53 0x01 0x01 0x66d 0x4d 0x02 0x01 0x5dc 0x45 0x02 0x01 0x571 0x40 0x02 0x01 0x507 0x3c 0x02 0x01 0x468 0x35 0x02 0x01 0x418 0x31 0x02 0x01 0x3c8 0x2e 0x02 0x01 0x35e 0x29 0x02 0x01 0x2f4 0x25 0x04 0x01 0x2bf 0x22 0x04 0x01 0x28a 0x20 0x04 0x01 0x1f4 0x20 0x04 0x01>;
		big-down-time = <0x2ee>;
		big-rise-time = <0x3e8>;
		change_flag = <0x00>;
		compatible = "mediatek,mt6853-dvfsp";
		imax_state = <0x02>;
		little-down-time = <0x2ee>;
		little-rise-time = <0x3e8>;
		phandle = <0x117>;
		reg = <0x00 0x11bc00 0x00 0x1400 0x00 0x11bc00 0x00 0x1400>;
		state = <0x01>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0x00 0x10227000 0x00 0x1000>;
	};

	dvfsrc@10012000 {
		compatible = "mediatek,dvfsrc";
		interrupts = <0x00 0xf9 0x04>;
		phandle = <0xfe>;
		reg = <0x00 0x10012000 0x00 0x1000 0x00 0x10006000 0x00 0x1000>;
	};

	dvp@1b100800 {
		EVENT_IPE_DVP_DONE = <0xb5>;
		clock-names = "DPE_TOP_MUX\0DPE_CLK_IPE_DPE";
		clocks = <0x45 0xa2 0x88 0x06>;
		compatible = "mediatek,dvp";
		interrupts = <0x00 0x16b 0x04>;
		iommus = <0x81 0x260>;
		reg = <0x00 0x1b100000 0x00 0x1000>;
	};

	dvs@1b100000 {
		EVENT_IPE_DVS_DONE = <0xb4>;
		clock-names = "DPE_TOP_MUX\0DPE_CLK_IPE_DPE";
		clocks = <0x45 0xa2 0x88 0x06>;
		compatible = "mediatek,dvs";
		interrupts = <0x00 0x16a 0x04>;
		iommus = <0x81 0x260>;
		mboxes = <0x50 0x10 0x00 0x01>;
		reg = <0x00 0x1b100000 0x00 0x1000>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		interrupts = <0x00 0xd0 0x04>;
		reg = <0x00 0x10210000 0x00 0x1000>;
	};

	eem_fsm@11278000 {
		compatible = "mediatek,eem_fsm";
		eem-clamp-big = <0x00>;
		eem-clamp-cci = <0x00>;
		eem-clamp-gpu = <0x00>;
		eem-clamp-little = <0x00>;
		eem-initmon-big = <0xff>;
		eem-initmon-cci = <0xff>;
		eem-initmon-gpu = <0xff>;
		eem-initmon-little = <0xff>;
		eem-offset-big = <0xff>;
		eem-offset-cci = <0xff>;
		eem-offset-gpu = <0xff>;
		eem-offset-little = <0xff>;
		eem-status = <0x01>;
		interrupts = <0x00 0xa8 0x04>;
		phandle = <0x105>;
		proc1-supply = <0x3d>;
		proc2-supply = <0x4a>;
		reg = <0x00 0x11278000 0x00 0x1000>;
		sn-status = <0x01>;
	};

	eemgpu_fsm@1100b000 {
		compatible = "mediatek,eemgpu_fsm";
		eemg-clamp-gpu = <0x00>;
		eemg-initmon-gpu = <0x0f>;
		eemg-offset-gpu = <0xff>;
		eemg-status = <0x01>;
		interrupts = <0x00 0xa7 0x04>;
		phandle = <0x106>;
		reg = <0x00 0x1100b000 0x00 0x1000>;
	};

	emicen@10219000 {
		compatible = "mediatek,mt6853-emicen\0mediatek,common-emicen";
		mediatek,emi-reg = <0x4c>;
		phandle = <0x4d>;
		reg = <0x00 0x10219000 0x00 0x1000>;
	};

	emichn@10235000 {
		compatible = "mediatek,mt6853-emichn\0mediatek,common-emichn";
		phandle = <0x4c>;
		reg = <0x00 0x10235000 0x00 0x1000 0x00 0x10245000 0x00 0x1000>;
	};

	emiisu {
		compatible = "mediatek,mt6873-emiisu\0mediatek,common-emiisu";
		ctrl_intf = <0x01>;
	};

	emimpu@10226000 {
		addr_align = <0x10>;
		ap_apc = <0x00 0x05 0x05 0x05 0x00 0x00 0x06 0x05 0x00 0x00 0x05 0x00 0x00 0x00 0x05 0x05>;
		ap_region = <0x1f>;
		clear = <0x160 0xffffffff 0x10 0x200 0x03 0x10 0x1f0 0x80000000 0x01>;
		clear_md = <0x1fc 0x80000000 0x01>;
		compatible = "mediatek,mt6853-emimpu\0mediatek,common-emimpu";
		ctrl_intf = <0x01>;
		domain_cnt = <0x10>;
		dump = <0x1f0 0x1f8 0x1fc>;
		interrupts = <0x00 0xbd 0x04>;
		mediatek,emi-reg = <0x4d>;
		reg = <0x00 0x10226000 0x00 0x1000>;
		region_cnt = <0x20>;
		slverr = <0x00>;
	};

	extcon_usb {
		compatible = "mediatek,extcon-usb";
		phandle = <0x54>;
	};

	fdvt@1b001000 {
		clock-names = "FD_CLK_IPE_FD";
		clocks = <0x88 0x03>;
		compatible = "mediatek,fdvt";
		fdvt_frame_done = <0xb1>;
		interrupts = <0x00 0x167 0x04>;
		mboxes = <0x50 0x0e 0x00 0x01 0x83 0x0b 0x00 0x01>;
		reg = <0x00 0x1b001000 0x00 0x1000>;
	};

	fe@1b002000 {
		compatible = "mediatek,fe";
		interrupts = <0x00 0x169 0x04>;
		reg = <0x00 0x1b002000 0x00 0x1000>;
	};

	fhctl@1000ce00 {
		compatible = "mediatek,fhctl";
		reg = <0x00 0x1000ce00 0x00 0x200>;
	};

	fingerprint {
		compatible = "mediatek,fpc1022_irq\0mediatek,goodix-fp";
		phandle = <0x10e>;
	};

	flashlight_core {
		compatible = "mediatek,flashlight_core";
		phandle = <0x149>;
	};

	flashlights_mt6360 {
		compatible = "mediatek,flashlights_mt6360";
		decouple = <0x01>;
		phandle = <0x14a>;

		channel@1 {
			ct = <0x00>;
			part = <0x00>;
			type = <0x00>;
		};

		channel@2 {
			ct = <0x01>;
			part = <0x00>;
			type = <0x00>;
		};
	};

	g3d_secure_reg@13fbc000 {
		compatible = "mediatek,g3d_secure_reg";
		reg = <0x00 0x13fbc000 0x00 0x1000>;
	};

	g3d_testbench@13fbd000 {
		compatible = "mediatek,g3d_testbench\0syscon";
		reg = <0x00 0x13fbd000 0x00 0x1000>;
	};

	gauge_timer {
		compatible = "mediatek,gauge_timer_service";
	};

	gce_mbox@10228000 {
		#gce-event-cells = <0x01>;
		#gce-subsys-cells = <0x02>;
		#mbox-cells = <0x03>;
		clock-names = "gce\0gce-timer";
		clocks = <0x2b 0x07 0x2b 0x18>;
		compatible = "mediatek,mt6853-gce";
		default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
		interrupts = <0x00 0xcb 0x04>;
		phandle = <0x50>;
		reg = <0x00 0x10228000 0x00 0x4000>;
	};

	gce_mbox_sec@10228000 {
		#mbox-cells = <0x03>;
		clock-names = "gce";
		clocks = <0x2b 0x07>;
		compatible = "mediatek,mailbox-gce-sec";
		mboxes = <0x50 0x0f 0xffffffff 0x01>;
		phandle = <0x83>;
		reg = <0x00 0x10228000 0x00 0x4000>;
	};

	ged {
		compatible = "mediatek,ged";
		gpufreq-supply = <0x7e>;
		phandle = <0x12b>;
	};

	gic500@0c000000 {
		compatible = "mediatek,gic500";
		reg = <0x00 0xc000000 0x00 0x400000>;
	};

	gic_cpu@0c400000 {
		compatible = "mediatek,gic_cpu";
		reg = <0x00 0xc400000 0x00 0x40000>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio";
		phandle = <0x2e>;
		reg = <0x00 0x10005000 0x00 0x1000>;
	};

	gpio_usage_mapping {
		compatible = "mediatek,gpio_usage_mapping";
		phandle = <0x109>;
	};

	gpufreq {
		_vgpu-supply = <0x7c>;
		_vsram_gpu-supply = <0x7d>;
		clock-names = "clk_mux\0clk_main_parent\0clk_sub_parent\0subsys_bg3d\0mtcmos_mfg0\0mtcmos_mfg1\0mtcmos_mfg2\0mtcmos_mfg3\0mtcmos_mfg5";
		clocks = <0x45 0xac 0x45 0x2d 0x45 0xab 0x7b 0x00 0x48 0x02 0x48 0x03 0x48 0x04 0x48 0x05 0x48 0x06>;
		compatible = "mediatek,gpufreq";
		phandle = <0x7e>;
	};

	gyro {
		phandle = <0x10b>;
	};

	hacc@1000a000 {
		compatible = "mediatek,hacc";
		interrupts = <0x00 0xe6 0x04>;
		reg = <0x00 0x1000a000 0x00 0x1000>;
	};

	haptic_pwm {
		center_freq = <0xd0>;
		compatible = "awinic,aw8622";
		default_pwm_freq = <0x6590>;
		hwen-gpio = <0x02 0x86 0x00>;
		phandle = <0x17c>;
		pinctrl-0 = <0xb6>;
		pinctrl-1 = <0xb7>;
		pinctrl-names = "haptic_gpio_aw8622_default\0haptic_gpio_aw8622_set";
		pwm_ch = <0x00>;
		pwm_data_invert = <0x00>;
		status = "okay";
		waveform_sample_period = <0xa2c2>;
	};

	hwrng {
		compatible = "mediatek,mt67xx-rng";
		phandle = <0x103>;
	};

	i2c0@11e00000 {
		aed = <0x1a>;
		clock-div = <0x05>;
		clock-names = "main\0dma\0mux\0p_main\0p_univ";
		clocks = <0xaf 0x00 0x2b 0x72 0x45 0xc0 0x45 0x05 0x45 0x23>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x11e20000>;
		id = <0x00>;
		interrupts = <0x00 0x70 0x04>;
		mem_len = <0x200>;
		phandle = <0x15c>;
		pu_cfg = <0x70>;
		reg = <0x00 0x11e00000 0x00 0x1000 0x00 0x10217080 0x00 0x80>;
		rsel_cfg = <0x90>;
		scl-gpio-id = <0x61>;
		sda-gpio-id = <0x62>;
	};

	i2c10@11015000 {
		aed = <0x1a>;
		clock-div = <0x05>;
		clock-names = "main\0mux\0p_main\0p_univ";
		clocks = <0xb5 0x00 0x45 0xc0 0x45 0x05 0x45 0x23>;
		compatible = "mediatek,i2c";
		id = <0x0a>;
		interrupts = <0x00 0x7a 0x04>;
		mediatek,fifo_only;
		phandle = <0x179>;
		reg = <0x00 0x11015000 0x00 0x1000>;
	};

	i2c11@11017000 {
		aed = <0x1a>;
		clock-div = <0x05>;
		clock-names = "main\0mux\0p_main\0p_univ";
		clocks = <0xb5 0x01 0x45 0xc0 0x45 0x05 0x45 0x23>;
		compatible = "mediatek,i2c";
		id = <0x0b>;
		interrupts = <0x00 0x7b 0x04>;
		mediatek,fifo_only;
		phandle = <0x17a>;
		reg = <0x00 0x11017000 0x00 0x1000>;
	};

	i2c1@11d20000 {
		aed = <0x1a>;
		clock-div = <0x05>;
		clock-names = "main\0dma\0mux\0p_main\0p_univ";
		clocks = <0xb0 0x00 0x2b 0x72 0x45 0xc0 0x45 0x05 0x45 0x23>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x50>;
		gpio_start = <0x11d40000>;
		id = <0x01>;
		interrupts = <0x00 0x71 0x04>;
		mem_len = <0x200>;
		phandle = <0x15d>;
		pu_cfg = <0xc0>;
		reg = <0x00 0x11d20000 0x00 0x1000 0x00 0x10217100 0x00 0x80>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0x63>;
		sda-gpio-id = <0x64>;
	};

	i2c2@11d21000 {
		aed = <0x1a>;
		clock-div = <0x05>;
		clock-names = "main\0dma\0mux\0p_main\0p_univ";
		clocks = <0xb0 0x01 0x2b 0x72 0x45 0xc0 0x45 0x05 0x45 0x23>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11d40000>;
		id = <0x02>;
		interrupts = <0x00 0x72 0x04>;
		mem_len = <0x200>;
		phandle = <0x15e>;
		pu_cfg = <0xb0>;
		reg = <0x00 0x11d21000 0x00 0x1000 0x00 0x10217180 0x00 0x180>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0x65>;
		sda-gpio-id = <0x66>;
	};

	i2c3@11cb0000 {
		aed = <0x1a>;
		clock-div = <0x05>;
		clock-names = "main\0dma\0mux\0p_main\0p_univ";
		clocks = <0xb1 0x00 0x2b 0x72 0x45 0xc0 0x45 0x05 0x45 0x23>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x11ea0000>;
		id = <0x03>;
		interrupts = <0x00 0x73 0x04>;
		mem_len = <0x200>;
		phandle = <0x15f>;
		pu_cfg = <0x70>;
		reg = <0x00 0x11cb0000 0x00 0x1000 0x00 0x10217300 0x00 0x80>;
		rsel_cfg = <0x90>;
		scl-gpio-id = <0x67>;
		sda-gpio-id = <0x68>;
	};

	i2c4@11d22000 {
		aed = <0x1a>;
		clock-div = <0x05>;
		clock-names = "main\0dma\0mux\0p_main\0p_univ";
		clocks = <0xb0 0x02 0x2b 0x72 0x45 0xc0 0x45 0x05 0x45 0x23>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11d40000>;
		id = <0x04>;
		interrupts = <0x00 0x74 0x04>;
		mem_len = <0x200>;
		phandle = <0x160>;
		pu_cfg = <0xb0>;
		reg = <0x00 0x11d22000 0x00 0x1000 0x00 0x10217380 0x00 0x180>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0x69>;
		sda-gpio-id = <0x6a>;
	};

	i2c5@11d00000 {
		aed = <0x1a>;
		clock-div = <0x05>;
		clock-names = "main\0dma\0mux\0p_main\0p_univ";
		clocks = <0xb2 0x00 0x2b 0x72 0x45 0xc0 0x45 0x05 0x45 0x23>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11d40000>;
		id = <0x05>;
		interrupts = <0x00 0x75 0x04>;
		mem_len = <0x200>;
		phandle = <0x161>;
		pu_cfg = <0xb0>;
		reg = <0x00 0x11d00000 0x00 0x1000 0x00 0x10217500 0x00 0x80>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0x6b>;
		sda-gpio-id = <0x6c>;
	};

	i2c6@11f00000 {
		aed = <0x1a>;
		clock-div = <0x05>;
		clock-names = "main\0dma\0mux\0p_main\0p_univ";
		clocks = <0xb3 0x00 0x2b 0x72 0x45 0xc0 0x45 0x05 0x45 0x23>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x11f30000>;
		id = <0x06>;
		interrupts = <0x00 0x76 0x04>;
		mem_len = <0x200>;
		phandle = <0x162>;
		pu_cfg = <0x70>;
		reg = <0x00 0x11f00000 0x00 0x1000 0x00 0x10217580 0x00 0x80>;
		rsel_cfg = <0xd0>;
		scl-gpio-id = <0x6d>;
		sda-gpio-id = <0x6e>;

		aw87359@59 {
			compatible = "awinic,aw87359_pa";
			phandle = <0x163>;
			reg = <0x59>;
			status = "okay";
		};

		aw87519@58 {
			compatible = "awinic,aw87519_pa";
			phandle = <0x164>;
			reg = <0x58>;
			reset-gpio = <0x02 0x8c 0x00>;
			status = "okay";
		};
	};

	i2c7@11d01000 {
		aed = <0x1a>;
		clock-div = <0x05>;
		clock-names = "main\0dma\0mux\0p_main\0p_univ";
		clocks = <0xb2 0x01 0x2b 0x72 0x45 0xc0 0x45 0x05 0x45 0x23>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11d40000>;
		id = <0x07>;
		interrupts = <0x00 0x77 0x04>;
		mem_len = <0x200>;
		phandle = <0x165>;
		pu_cfg = <0xc0>;
		reg = <0x00 0x11d01000 0x00 0x1000 0x00 0x10217600 0x00 0x180>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0x6f>;
		sda-gpio-id = <0x70>;
	};

	i2c8@11d02000 {
		aed = <0x1a>;
		clock-div = <0x05>;
		clock-names = "main\0dma\0mux\0p_main\0p_univ";
		clocks = <0xb2 0x02 0x2b 0x72 0x45 0xc0 0x45 0x05 0x45 0x23>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11d40000>;
		id = <0x08>;
		interrupts = <0x00 0x78 0x04>;
		mem_len = <0x200>;
		phandle = <0x166>;
		pu_cfg = <0xb0>;
		reg = <0x00 0x11d02000 0x00 0x1000 0x00 0x10217780 0x00 0x180>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0x71>;
		sda-gpio-id = <0x72>;
	};

	i2c9@11d03000 {
		aed = <0x1a>;
		clock-div = <0x05>;
		clock-names = "main\0dma\0mux\0p_main\0p_univ";
		clocks = <0xb2 0x03 0x2b 0x72 0x45 0xc0 0x45 0x05 0x45 0x23>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11d40000>;
		id = <0x09>;
		interrupts = <0x00 0x79 0x04>;
		mem_len = <0x200>;
		phandle = <0x167>;
		pu_cfg = <0xb0>;
		reg = <0x00 0x11d03000 0x00 0x1000 0x00 0x10217900 0x00 0x180>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0x8d>;
		sda-gpio-id = <0x8e>;

		onsemi,ldo@35 {
			compatible = "onsemi,fan53870";
			phandle = <0x171>;
			reg = <0x35>;

			on,fan53870@0 {
				init-voltage = <0x118c30>;
				iout_ua = <0x9eb10>;
				min-dropout-voltage = <0x36ee8>;
				offset = [00 00];
				phandle = <0x172>;
				regulator-max-microvolt = <0x16f300>;
				regulator-min-microvolt = <0x80e80>;
				regulator-name = "fan53870-l1";
			};

			on,fan53870@1 {
				init-voltage = <0x124f80>;
				iout_ua = <0x9eb10>;
				min-dropout-voltage = <0x36ee8>;
				offset = [00 01];
				phandle = <0x173>;
				regulator-max-microvolt = <0x16f300>;
				regulator-min-microvolt = <0x80e80>;
				regulator-name = "fan53870-l2";
			};

			on,fan53870@2 {
				init-voltage = <0x2ab980>;
				iout_ua = <0x9eb10>;
				min-dropout-voltage = <0x30d40>;
				offset = [00 02];
				phandle = <0x174>;
				regulator-max-microvolt = <0x33e140>;
				regulator-min-microvolt = <0x16e360>;
				regulator-name = "fan53870-l3";
			};

			on,fan53870@3 {
				init-voltage = <0x2ab980>;
				iout_ua = <0x9eb10>;
				min-dropout-voltage = <0x30d40>;
				offset = [00 03];
				phandle = <0x175>;
				regulator-max-microvolt = <0x33e140>;
				regulator-min-microvolt = <0x16e360>;
				regulator-name = "fan53870-l4";
			};

			on,fan53870@4 {
				init-voltage = <0x2ab980>;
				iout_ua = <0x9eb10>;
				min-dropout-voltage = <0x493e0>;
				offset = [00 04];
				phandle = <0x176>;
				regulator-max-microvolt = <0x33e140>;
				regulator-min-microvolt = <0x16e360>;
				regulator-name = "fan53870-l5";
			};

			on,fan53870@5 {
				init-voltage = <0x2ab980>;
				iout_ua = <0x9eb10>;
				min-dropout-voltage = <0x493e0>;
				offset = [00 05];
				phandle = <0x177>;
				regulator-max-microvolt = <0x33e140>;
				regulator-min-microvolt = <0x16e360>;
				regulator-name = "fan53870-l6";
			};

			on,fan53870@6 {
				init-voltage = <0x2ab980>;
				iout_ua = <0x9eb10>;
				min-dropout-voltage = <0x493e0>;
				offset = [00 06];
				phandle = <0x178>;
				regulator-max-microvolt = <0x33e140>;
				regulator-min-microvolt = <0x16e360>;
				regulator-name = "fan53870-l7";
			};
		};

		qcom,pm8008@8 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			compatible = "qcom,pm8008-chip";
			interrupt-names = "ocp";
			interrupt-parent = <0x02>;
			interrupts = <0x07 0x01 0x07 0x00>;
			phandle = <0x168>;
			reg = <0x08>;

			qcom,pm8008-chip-en {
				phandle = <0xb4>;
				regulator-name = "pm8008-chip-en";
			};
		};

		qcom,pm8008@9 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			compatible = "qcom,pm8008-regulator";
			phandle = <0x169>;
			pm8008_en-supply = <0xb4>;
			qcom,enable-ocp-broadcast;
			reg = <0x09>;
			status = "okay";

			qcom,pm8008-l1@4000 {
				phandle = <0x16a>;
				qcom,hpm-min-load = <0x2710>;
				qcom,min-dropout-voltage = <0x36ee8>;
				reg = <0x4000>;
				regulator-max-microvolt = <0x16f300>;
				regulator-min-microvolt = <0x80e80>;
				regulator-name = "pm8008_l1";
			};

			qcom,pm8008-l2@4100 {
				phandle = <0x16b>;
				qcom,hpm-min-load = <0x2710>;
				qcom,min-dropout-voltage = <0x36ee8>;
				reg = <0x4100>;
				regulator-max-microvolt = <0x16f300>;
				regulator-min-microvolt = <0x80e80>;
				regulator-name = "pm8008_l2";
			};

			qcom,pm8008-l3@4200 {
				phandle = <0x16c>;
				qcom,hpm-min-load = <0x2710>;
				qcom,min-dropout-voltage = <0x30d40>;
				reg = <0x4200>;
				regulator-max-microvolt = <0x33e140>;
				regulator-min-microvolt = <0x16e360>;
				regulator-name = "pm8008_l3";
			};

			qcom,pm8008-l4@4300 {
				phandle = <0x16d>;
				qcom,hpm-min-load = <0x2710>;
				qcom,min-dropout-voltage = <0x30d40>;
				reg = <0x4300>;
				regulator-max-microvolt = <0x33e140>;
				regulator-min-microvolt = <0x16e360>;
				regulator-name = "pm8008_l4";
			};

			qcom,pm8008-l5@4400 {
				phandle = <0x16e>;
				qcom,hpm-min-load = <0x2710>;
				qcom,min-dropout-voltage = <0x493e0>;
				reg = <0x4400>;
				regulator-max-microvolt = <0x33e140>;
				regulator-min-microvolt = <0x16e360>;
				regulator-name = "pm8008_l5";
			};

			qcom,pm8008-l6@4400 {
				phandle = <0x16f>;
				qcom,hpm-min-load = <0x2710>;
				qcom,min-dropout-voltage = <0x493e0>;
				reg = <0x4500>;
				regulator-max-microvolt = <0x33e140>;
				regulator-min-microvolt = <0x16e360>;
				regulator-name = "pm8008_l6";
			};

			qcom,pm8008-l7@4400 {
				phandle = <0x170>;
				qcom,hpm-min-load = <0x2710>;
				qcom,min-dropout-voltage = <0x493e0>;
				reg = <0x4600>;
				regulator-max-microvolt = <0x33e140>;
				regulator-min-microvolt = <0x16e360>;
				regulator-name = "pm8008_l7";
			};
		};
	};

	i2c_common {
		check_max_freq = [01];
		cnt_constraint = [01];
		compatible = "mediatek,i2c_common";
		dma_support = [03];
		dma_ver = [01];
		ext_time_config = [18 01];
		idvfs = [01];
		phandle = <0x15b>;
		set_dt_div = [01];
		set_ltiming = [01];
		ver = [02];
	};

	img1_smi_2x1_sub_common@1401e000 {
		clock-names = "scp-dis";
		clocks = <0x48 0x0c>;
		compatible = "mediatek,img1_smi_2x1_sub_common\0mediatek,smi_common";
		mediatek,smi-id = <0x18>;
		reg = <0x00 0x1401e000 0x00 0x1000>;
	};

	imgsys2_config@15820000 {
		compatible = "mediatek,imgsys2\0syscon";
		phandle = <0x14d>;
		reg = <0x00 0x15820000 0x00 0x1000>;
	};

	imgsys_config@15020000 {
		clock-names = "DIP_CG_IMG_LARB9\0DIP_CG_IMG_DIP\0DIP_CG_IMG_LARB11\0DIP_CG_IMG_DIP_MSS\0DIP_CG_IMG_MFB_DIP";
		clocks = <0x99 0x00 0x99 0x02 0x9a 0x00 0x9a 0x04 0x9a 0x02>;
		compatible = "mediatek,imgsys\0syscon";
		phandle = <0x148>;
		reg = <0x00 0x15020000 0x00 0x1000>;
	};

	imgsys_mfb_b@15820000 {
		compatible = "mediatek,imgsys_mfb_b";
		reg = <0x00 0x15820000 0x00 0x1000>;
	};

	infra_bcrm@10215000 {
		compatible = "mediatek,infra_bcrm";
		reg = <0x00 0x10215000 0x00 0x1000>;
	};

	infra_device_mpu@1021b000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x00 0x1021b000 0x00 0x1000>;
	};

	infra_device_mpu@1021d000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x00 0x1021d000 0x00 0x1000>;
	};

	infra_device_mpu@1021e000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x00 0x1021e000 0x00 0x1000>;
	};

	infra_device_mpu@10225000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x00 0x10225000 0x00 0x1000>;
	};

	infra_dpmaif@1022c000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x00 0x1022c000 0x00 0x1000>;
	};

	infra_dpmaif@1022d000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x00 0x1022d000 0x00 0x1000>;
	};

	infra_dpmaif@1022e000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x00 0x1022e000 0x00 0x1000>;
	};

	infra_dpmaif@1022f000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x00 0x1022f000 0x00 0x1000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0x00 0x1020d000 0x00 0x1000>;
	};

	infra_md@1021d000 {
		compatible = "mediatek,infra_md";
		reg = <0x00 0x1021d000 0x00 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0x00 0x1020e000 0x00 0x1000>;
	};

	infracfg_ao_mem@10002000 {
		compatible = "mediatek,infracfg_ao_mem";
		reg = <0x00 0x10002000 0x00 0x1000>;
	};

	infracfg_mem@1021c000 {
		compatible = "mediatek,infracfg_mem";
		reg = <0x00 0x1021c000 0x00 0x1000>;
	};

	interrupt-controller {
		#address-cells = <0x02>;
		#interrupt-cells = <0x03>;
		#redistributor-regions = <0x01>;
		#size-cells = <0x02>;
		compatible = "arm,gic-v3";
		interrupt-controller;
		interrupt-parent = <0x01>;
		interrupts = <0x01 0x09 0x04>;
		phandle = <0x01>;
		reg = <0x00 0xc000000 0x00 0x40000 0x00 0xc040000 0x00 0x200000 0x00 0xc53d668 0x00 0x100>;
	};

	iocfg_bl@11d30000 {
		compatible = "mediatek,iocfg_bl";
		phandle = <0x32>;
		reg = <0x00 0x11d30000 0x00 0x1000>;
	};

	iocfg_bm@11d10000 {
		compatible = "mediatek,iocfg_bm";
		phandle = <0x31>;
		reg = <0x00 0x11d10000 0x00 0x1000>;
	};

	iocfg_br@11d40000 {
		compatible = "mediatek,iocfg_br";
		phandle = <0x33>;
		reg = <0x00 0x11d40000 0x00 0x1000>;
	};

	iocfg_lm@11e20000 {
		compatible = "mediatek,iocfg_lm";
		phandle = <0x34>;
		reg = <0x00 0x11e20000 0x00 0x1000>;
	};

	iocfg_rb@11c30000 {
		compatible = "mediatek,iocfg_rb";
		phandle = <0x2f>;
		reg = <0x00 0x11c30000 0x00 0x1000>;
	};

	iocfg_rm@11c20000 {
		compatible = "mediatek,iocfg_rm";
		phandle = <0x30>;
		reg = <0x00 0x11c20000 0x00 0x1000>;
	};

	iocfg_rt@11ea0000 {
		compatible = "mediatek,iocfg_rt";
		phandle = <0x35>;
		reg = <0x00 0x11ea0000 0x00 0x1000>;
	};

	iocfg_tl@11f30000 {
		compatible = "mediatek,iocfg_tl";
		phandle = <0x36>;
		reg = <0x00 0x11f30000 0x00 0x1000>;
	};

	iommu {
		compatible = "mediatek,ion";
		iommus = <0x81 0x03>;
		phandle = <0x13f>;
	};

	ipe_smi_subcom@1b00e000 {
		clock-names = "scp-ipe";
		clocks = <0x48 0x09>;
		compatible = "mediatek,ipe_smi_subcom\0mediatek,smi_common";
		mediatek,smi-id = <0x19>;
		reg = <0x00 0x1b00e000 0x00 0x1000>;
	};

	ipesys_config@1b000000 {
		compatible = "mediatek,ipesys_config\0syscon";
		phandle = <0x12f>;
		reg = <0x00 0x1b000000 0x00 0x1000>;
	};

	irq_nfc {
		compatible = "mediatek,irq_nfc-eint";
		phandle = <0x185>;
	};

	irtx_pwm {
		compatible = "mediatek,irtx-pwm";
		phandle = <0x17b>;
		pwm_ch = <0x03>;
		pwm_data_invert = <0x00>;
	};

	jpgenc@17030000 {
		clock-names = "jpgenc";
		clocks = <0x9c 0x02>;
		compatible = "mediatek,jpgenc";
		cshot-spec = <0x170>;
		interrupts = <0x00 0x137 0x04>;
		iommus = <0x81 0xe9>;
		mediatek,larb = <0x8e>;
		port-id = <0xe9 0xea 0xeb 0xec>;
		reg = <0x00 0x17030000 0x00 0x10000>;
	};

	kd_camera_hw1@1a004000 {
		compatible = "mediatek,imgsensor";
		phandle = <0x12a>;
	};

	kp@10010000 {
		compatible = "mediatek,kp";
		interrupts = <0x00 0x4a 0x01>;
		phandle = <0x25>;
		reg = <0x00 0x10010000 0x00 0x1000>;
	};

	lk_charger {
		ac_charger_current = <0x16e360>;
		ac_charger_input_current = <0x16e360>;
		charging_host_charger_current = <0x16e360>;
		compatible = "mediatek,lk_charger";
		enable_anime;
		enable_pd20_reset;
		fast_charge_voltage = <0x2dc6c0>;
		max_charger_voltage = <0xbebc20>;
		non_std_ac_charger_current = <0xf4240>;
		pd_charger_current = <0x16e360>;
		phandle = <0x181>;
		power_path_support;
		ta_ac_charger_current = <0x16e360>;
		temp_t1_threshold = <0x00>;
		temp_t3_threshold = <0x2d>;
		temp_t4_threshold = <0x3c>;
		usb_charger_current = <0x7a120>;
	};

	m4u@10205000 {
		compatible = "mediatek,m4u";
		reg = <0x00 0x10205000 0x00 0x1000>;
	};

	m4u@10220000 {
		compatible = "mediatek,m4u";
		reg = <0x00 0x10220000 0x00 0x1000>;
	};

	m4u@10221000 {
		compatible = "mediatek,m4u";
		reg = <0x00 0x10221000 0x00 0x1000>;
	};

	m4u@10222000 {
		compatible = "mediatek,m4u";
		reg = <0x00 0x10222000 0x00 0x1000>;
	};

	m4u@10223000 {
		compatible = "mediatek,m4u";
		reg = <0x00 0x10223000 0x00 0x1000>;
	};

	m4u@10224000 {
		compatible = "mediatek,m4u";
		reg = <0x00 0x10224000 0x00 0x1000>;
	};

	m4u@14016000 {
		#iommu-cells = <0x01>;
		cell-index = <0x00>;
		clock-names = "disp-iommu-ck\0power";
		clocks = <0x80 0x17 0x48 0x0c>;
		compatible = "mediatek,iommu_v0";
		interrupts = <0x00 0x10f 0x04>;
		mediatek,larbs = <0x7f 0x82 0x8c 0x8d 0x8e 0x8f 0x90 0x91 0x92 0x93 0x94 0x95 0x96 0x97>;
		phandle = <0x81>;
		reg = <0x00 0x14016000 0x00 0x1000>;
	};

	m4u@14017000 {
		cell-index = <0x00>;
		compatible = "mediatek,bank1_m4u0";
		interrupts = <0x00 0x110 0x04>;
		phandle = <0x140>;
		reg = <0x00 0x14017000 0x00 0x1000>;
	};

	m4u@14018000 {
		cell-index = <0x00>;
		compatible = "mediatek,bank2_m4u0";
		interrupts = <0x00 0x111 0x04>;
		phandle = <0x141>;
		reg = <0x00 0x14018000 0x00 0x1000>;
	};

	m4u@14019000 {
		cell-index = <0x00>;
		compatible = "mediatek,bank3_m4u0";
		interrupts = <0x00 0x112 0x04>;
		phandle = <0x142>;
		reg = <0x00 0x14019000 0x00 0x1000>;
	};

	m4u@1401a000 {
		cell-index = <0x00>;
		compatible = "mediatek,sec_m4u0";
		interrupts = <0x00 0x113 0x04>;
		phandle = <0x143>;
		reg = <0x00 0x1401a000 0x00 0x1000>;
	};

	m4u@19010000 {
		#iommu-cells = <0x01>;
		cell-index = <0x01>;
		clock-names = "clock\0power";
		clocks = <0x98 0x0f 0x48 0x12>;
		compatible = "mediatek,iommu_v0";
		interrupts = <0x00 0x18b 0x04>;
		phandle = <0x8b>;
		reg = <0x00 0x19010000 0x00 0x1000>;
	};

	m4u@19011000 {
		cell-index = <0x01>;
		compatible = "mediatek,bank1_m4u1";
		interrupts = <0x00 0x18c 0x04>;
		phandle = <0x144>;
		reg = <0x00 0x19011000 0x00 0x1000>;
	};

	m4u@19012000 {
		cell-index = <0x01>;
		compatible = "mediatek,bank2_m4u1";
		interrupts = <0x00 0x18d 0x04>;
		phandle = <0x145>;
		reg = <0x00 0x19012000 0x00 0x1000>;
	};

	m4u@19013000 {
		cell-index = <0x01>;
		compatible = "mediatek,bank3_m4u1";
		interrupts = <0x00 0x18e 0x04>;
		phandle = <0x146>;
		reg = <0x00 0x19013000 0x00 0x1000>;
	};

	m4u@19014000 {
		cell-index = <0x01>;
		compatible = "mediatek,sec_m4u1";
		interrupts = <0x00 0x18f 0x04>;
		phandle = <0x147>;
		reg = <0x00 0x19014000 0x00 0x1000>;
	};

	mali@13000000 {
		compatible = "mediatek,mali\0arm,mali-valhall";
		interrupt-names = "GPU\0MMU\0JOB\0EVENT\0PWR";
		interrupts = <0x00 0x16c 0x04 0x00 0x16d 0x04 0x00 0x16e 0x04 0x00 0x16f 0x04 0x00 0x170 0x04>;
		phandle = <0x29>;
		reg = <0x00 0x13000000 0x00 0x4000>;
	};

	mali_dvfs_hint@13fbb000 {
		compatible = "mediatek,mali_dvfs_hint\0syscon";
		reg = <0x00 0x13fbb000 0x00 0x1000>;
	};

	mbist@17060000 {
		compatible = "mediatek,mbist";
		reg = <0x00 0x17060000 0x00 0x10000>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0x00 0x10013000 0x00 0x1000>;
	};

	mcucfg1@0c530000 {
		compatible = "mediatek,mcucfg-dvfs";
		phandle = <0x102>;
		reg = <0x00 0xc530000 0x00 0x10000>;
	};

	mcucfg@0c530000 {
		compatible = "mediatek,mcucfg";
		phandle = <0x2a>;
		reg = <0x00 0xc530000 0x00 0x10000>;
	};

	mcucfg_mp0_counter {
		compatible = "mediatek,mcucfg_mp0_counter";
		reg_mp0_counter_base = <0x2a>;
	};

	mcupm@0c540000 {
		compatible = "mediatek,mcupm";
		interrupt-names = "mbox0\0mbox1\0mbox2\0mbox3\0mbox4\0mbox5\0mbox6\0mbox7";
		interrupts = <0x00 0x21 0x04 0x00 0x22 0x04 0x00 0x23 0x04 0x00 0x24 0x04 0x00 0x25 0x04 0x00 0x26 0x04 0x00 0x27 0x04 0x00 0x28 0x04>;
		reg = <0x00 0xc540000 0x00 0x22000 0x00 0xc55fb00 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55fba0 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55fc40 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55fce0 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55fd80 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55fe20 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55fec0 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55ff60 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04>;
		reg-names = "mcupm_base\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox0_send\0mbox0_recv\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox1_send\0mbox1_recv\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox2_send\0mbox2_recv\0mbox3_base\0mbox3_set\0mbox3_clr\0mbox3_send\0mbox3_recv\0mbox4_base\0mbox4_set\0mbox4_clr\0mbox4_send\0mbox4_recv\0mbox5_base\0mbox5_set\0mbox5_clr\0mbox5_send\0mbox5_recv\0mbox6_base\0mbox6_set\0mbox6_clr\0mbox6_send\0mbox6_recv\0mbox7_base\0mbox7_set\0mbox7_clr\0mbox7_send\0mbox7_recv";
	};

	mcusys-ctrl@0c53a000 {
		compatible = "mediatek,mcusys-ctrl";
		phandle = <0xc3>;
		reg = <0x00 0xc53a000 0x00 0x1000>;
	};

	md1_sim1_hot_plug_eint {
		phandle = <0x115>;
	};

	md1_sim2_hot_plug_eint {
		phandle = <0x116>;
	};

	md2md_md1_ccif0@10211000 {
		compatible = "mediatek,md2md_md1_ccif0";
		reg = <0x00 0x10211000 0x00 0x1000>;
	};

	md2md_md2_ccif0@10213000 {
		compatible = "mediatek,md2md_md2_ccif0";
		reg = <0x00 0x10213000 0x00 0x1000>;
	};

	md_auxadc {
		compatible = "mediatek,md_auxadc";
		io-channel-names = "md-channel";
		io-channels = <0x4b 0x02>;
		phandle = <0x107>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0x00 0x1020a000 0x00 0x1000>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0x00 0x1020c000 0x00 0x1000>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0x00 0x1023d000 0x00 0x1000>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0x00 0x1023f000 0x00 0x1000>;
	};

	md_ccif4@1024d000 {
		compatible = "mediatek,md_ccif4";
		reg = <0x00 0x1024d000 0x00 0x1000>;
	};

	md_ccif4@1024e000 {
		compatible = "mediatek,md_ccif4";
		reg = <0x00 0x1024e000 0x00 0x1000>;
	};

	md_ccif5@1025d000 {
		compatible = "mediatek,md_ccif5";
		reg = <0x00 0x1025d000 0x00 0x1000>;
	};

	mdcldmain@1021c000 {
		compatible = "mediatek,mdcldmain";
		reg = <0x00 0x1021c000 0x00 0x400>;
	};

	mddriver {
		clock-names = "scp-sys-md1-main\0infra-dpmaif-clk\0infra-dpmaif-blk-clk\0infra-ccif-ap\0infra-ccif-md\0infra-ccif1-ap\0infra-ccif1-md\0infra-ccif2-ap\0infra-ccif2-md\0infra-ccif4-md";
		clocks = <0x48 0x00 0x2b 0x64 0x2b 0x36 0x2b 0x2c 0x2b 0x2f 0x2b 0x23 0x2b 0x24 0x2b 0x5b 0x2b 0x5c 0x2b 0x66>;
		compatible = "mediatek,mddriver";
		interrupts = <0x00 0x4e 0x01 0x00 0xc2 0x04 0x00 0xc3 0x04>;
		mediatek,cldma_capability = <0x06>;
		mediatek,md_id = <0x00>;
		mediatek,mdhif_type = <0x06>;
		phandle = <0x26>;
		reg = <0x00 0x10209000 0x00 0x1000 0x00 0x1020a000 0x00 0x1000>;
	};

	mdp_aal0@1f005000 {
		clock-names = "MDP_AAL0";
		clocks = <0x84 0x0f>;
		compatible = "mediatek,mdp_aal0";
		phandle = <0xab>;
		reg = <0x00 0x1f005000 0x00 0x1000>;
	};

	mdp_aal1@1f006000 {
		clock-names = "MDP_AAL1";
		clocks = <0x84 0x10>;
		compatible = "mediatek,mdp_aal1";
		phandle = <0xac>;
		reg = <0x00 0x1f006000 0x00 0x1000>;
	};

	mdp_color0@1f00e000 {
		clock-names = "MDP_COLOR0";
		clocks = <0x84 0x11>;
		compatible = "mediatek,mdp_color0";
		phandle = <0xad>;
		reg = <0x00 0x1f00e000 0x00 0x1000>;
	};

	mdp_hdr0@1f007000 {
		clock-names = "MDP_HDR0";
		clocks = <0x84 0x0a>;
		compatible = "mediatek,mdp_hdr0";
		phandle = <0xae>;
		reg = <0x00 0x1f007000 0x00 0x1000>;
	};

	mdp_mutex@1f001000 {
		clock-names = "MDP_MUTEX0";
		clocks = <0x84 0x0b>;
		compatible = "mediatek,mdp_mutex";
		phandle = <0xa2>;
		reg = <0x00 0x1f001000 0x00 0x1000>;
	};

	mdp_rdma0@1f003000 {
		ap_dma_base = <0x18010000 0x17 0xffff0000>;
		audio_base = <0x17000000 0x12 0xffff0000>;
		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
		camsys_base = <0x18080000 0x1b 0xffff0000>;
		clock-names = "MDP_RDMA0\0GCE\0GCE_TIMER";
		clocks = <0x84 0x00 0x2b 0x08 0x2b 0x18>;
		compatible = "mediatek,mdp_rdma0\0mediatek,mdp";
		conn_peri_base = <0x18820000 0x07 0xffff0000>;
		dip2_cq_thread21_frame_done = <0xd6>;
		dip2_cq_thread23_frame_done = <0xd8>;
		dip_cq_thread0_frame_done = <0xe1>;
		dip_cq_thread10_frame_done = <0xeb>;
		dip_cq_thread11_frame_done = <0xec>;
		dip_cq_thread12_frame_done = <0xed>;
		dip_cq_thread13_frame_done = <0xee>;
		dip_cq_thread14_frame_done = <0xef>;
		dip_cq_thread15_frame_done = <0xf0>;
		dip_cq_thread16_frame_done = <0xf1>;
		dip_cq_thread17_frame_done = <0xf2>;
		dip_cq_thread18_frame_done = <0xf3>;
		dip_cq_thread1_frame_done = <0xe2>;
		dip_cq_thread2_frame_done = <0xe3>;
		dip_cq_thread3_frame_done = <0xe4>;
		dip_cq_thread4_frame_done = <0xe5>;
		dip_cq_thread5_frame_done = <0xe6>;
		dip_cq_thread6_frame_done = <0xe7>;
		dip_cq_thread7_frame_done = <0xe8>;
		dip_cq_thread8_frame_done = <0xe9>;
		dip_cq_thread9_frame_done = <0xea>;
		disp_dither_base = <0x14010000 0x02 0xffff0000>;
		dre30_hist_sram_start = <0x600>;
		g3d_config_base = <0x13000000 0x00 0xffff0000>;
		gce_base = <0x18020000 0x18 0xffff0000>;
		gcpu_base = <0x10050000 0x0f 0xffff0000>;
		img_dl_relay1_sof = <0x10c>;
		img_dl_relay_sof = <0x10b>;
		imgsys_base = <0x15020000 0x04 0xffff0000>;
		infra_na3_base = <0x10010000 0x0b 0xffff0000>;
		infra_na4_base = <0x10020000 0x0c 0xffff0000>;
		kp_base = <0x18840000 0x09 0xffff0000>;
		mboxes = <0x83 0x0a 0x00 0x01 0x50 0x13 0x00 0x01 0x50 0x14 0x00 0x01 0x50 0x15 0x00 0x01 0x50 0x16 0x00 0x01>;
		mcucfg_base = <0x10040000 0x0e 0xffff0000>;
		mdp_aal0 = <0xab>;
		mdp_aal1 = <0xac>;
		mdp_aal1_frame_done = <0x135>;
		mdp_aal1_sof = <0x103>;
		mdp_aal_frame_done = <0x136>;
		mdp_aal_sof = <0x102>;
		mdp_color0 = <0xad>;
		mdp_color_frame_done = <0x132>;
		mdp_color_sof = <0x10d>;
		mdp_hdr0 = <0xae>;
		mdp_hdr0_frame_done = <0x131>;
		mdp_hdr0_sof = <0x104>;
		mdp_rdma0 = <0xa3>;
		mdp_rdma0_frame_done = <0x12f>;
		mdp_rdma0_sof = <0x100>;
		mdp_rdma1 = <0xa4>;
		mdp_rdma1_frame_done = <0x12e>;
		mdp_rdma1_sof = <0x101>;
		mdp_rsz0 = <0xa5>;
		mdp_rsz0_frame_done = <0x12b>;
		mdp_rsz0_sof = <0x105>;
		mdp_rsz1 = <0xa6>;
		mdp_rsz1_frame_done = <0x12a>;
		mdp_rsz1_sof = <0x106>;
		mdp_tdshp0 = <0xa9>;
		mdp_tdshp1 = <0xaa>;
		mdp_tdshp1_frame_done = <0x126>;
		mdp_tdshp1_sof = <0x10a>;
		mdp_tdshp_frame_done = <0x127>;
		mdp_tdshp_sof = <0x109>;
		mdp_wrot0 = <0xa7>;
		mdp_wrot0_sof = <0x107>;
		mdp_wrot0_write_frame_done = <0x123>;
		mdp_wrot1 = <0xa8>;
		mdp_wrot1_sof = <0x108>;
		mdp_wrot1_write_frame_done = <0x122>;
		mediatek,mailbox-gce = <0x50>;
		mm_mutex = <0xa2>;
		mm_na_base = <0x14020000 0x03 0xffff0000>;
		mmsys_config = <0x51>;
		mmsys_config_base = <0x14000000 0x01 0xffff0000>;
		msdc2_base = <0x17020000 0x14 0xffff0000>;
		msdc3_base = <0x18000000 0x16 0xffff0000>;
		phandle = <0xa3>;
		reg = <0x00 0x1f003000 0x00 0x1000>;
		scp_base = <0x10030000 0x0d 0xffff0000>;
		scp_sram_base = <0x10000000 0x0a 0xffff0000>;
		thread_count = <0x18>;
		topckgen_base = <0x18830000 0x08 0xffff0000>;
		usb0_base = <0x10200000 0x10 0xffff0000>;
		usb_sif_base = <0x10280000 0x11 0xffff0000>;
		vdec1_base = <0x17030000 0x15 0xffff0000>;
		vdec2_base = <0x18040000 0x19 0xffff0000>;
		vdec3_base = <0x18050000 0x1a 0xffff0000>;
		vdec_base = <0x17010000 0x13 0xffff0000>;
		vdec_gcon_base = <0x18800000 0x05 0xffff0000>;
		venc_gcon_base = <0x18810000 0x06 0xffff0000>;
		wpe_b_frame_done = <0xd7>;
	};

	mdp_rdma1@1f004000 {
		clock-names = "MDP_RDMA1";
		clocks = <0x84 0x04>;
		compatible = "mediatek,mdp_rdma1";
		phandle = <0xa4>;
		reg = <0x00 0x1f004000 0x00 0x1000>;
	};

	mdp_rsz1@1f009000 {
		clock-names = "MDP_RSZ1";
		clocks = <0x84 0x0d>;
		compatible = "mediatek,mdp_rsz1";
		phandle = <0xa6>;
		reg = <0x00 0x1f009000 0x00 0x1000>;
	};

	mdp_rsz@1f008000 {
		clock-names = "MDP_RSZ0";
		clocks = <0x84 0x09>;
		compatible = "mediatek,mdp_rsz0";
		phandle = <0xa5>;
		reg = <0x00 0x1f008000 0x00 0x1000>;
	};

	mdp_smi_larb0@1f002000 {
		compatible = "mediatek,mdp_smi_larb0";
		reg = <0x00 0x1f002000 0x00 0x1000>;
	};

	mdp_tdshp0@1f00c000 {
		clock-names = "MDP_TDSHP0";
		clocks = <0x84 0x01>;
		compatible = "mediatek,mdp_tdshp0";
		phandle = <0xa9>;
		reg = <0x00 0x1f00c000 0x00 0x1000>;
	};

	mdp_tdshp1@1f00d000 {
		clock-names = "MDP_TDSHP1";
		clocks = <0x84 0x05>;
		compatible = "mediatek,mdp_tdshp1";
		phandle = <0xaa>;
		reg = <0x00 0x1f00d000 0x00 0x1000>;
	};

	mdp_wrot0@1f00a000 {
		clock-names = "MDP_WROT0";
		clocks = <0x84 0x08>;
		compatible = "mediatek,mdp_wrot0";
		phandle = <0xa7>;
		reg = <0x00 0x1f00a000 0x00 0x1000>;
	};

	mdp_wrot1@1f00b000 {
		clock-names = "MDP_WROT1";
		clocks = <0x84 0x0c>;
		compatible = "mediatek,mdp_wrot1";
		phandle = <0xa8>;
		reg = <0x00 0x1f00b000 0x00 0x1000>;
	};

	mdpsys_config@1f000000 {
		clock-names = "MDP_IMG_DL_ASYNC0\0MDP_IMG_DL_ASYNC1\0MDP_IMG_DL_RELAY0_ASYNC0\0MDP_IMG_DL_RELAY1_ASYNC1\0MDP_APB_BUS";
		clocks = <0x84 0x02 0x84 0x03 0x84 0x12 0x84 0x13 0x84 0x07>;
		compatible = "mediatek,mdpsys_config\0syscon";
		phandle = <0x51>;
		reg = <0x00 0x1f000000 0x00 0x1000>;
	};

	memory {
		device_type = "memory";
		reg = <0x00 0x40000000 0x00 0x3e605000>;
	};

	memory-ssmr-features {
		2d_fr-size = <0x00 0x00>;
		compatible = "mediatek,memory-ssmr-features";
		iris-recognition-size = <0x00 0x10000000>;
		phandle = <0x17e>;
		prot-sharedmem-size = <0x00 0x8000000>;
		sdsp-firmware-size = <0x00 0x1000000>;
		sdsp-tee-sharedmem-size = <0x00 0x1000000>;
		svp-size = <0x00 0x10000000>;
		ta-elf-size = <0x00 0x1000000>;
		ta-stack-heap-size = <0x00 0x6000000>;
		tui-size = <0x00 0x4000000>;
		wfd-size = <0x00 0x4000000>;
	};

	mfb@15010000 {
		compatible = "mediatek,mfb";
		interrupts = <0x00 0x15c 0x04>;
		reg = <0x00 0x15010000 0x00 0x1000>;
	};

	mfb@15012000 {
		compatible = "mediatek,mfb";
		reg = <0x00 0x15012000 0x00 0x1000>;
	};

	mipi_tx_config@11e50000 {
		#clock-cells = <0x00>;
		#phy-cells = <0x00>;
		clock-output-names = "mipi_tx0_pll";
		clocks = <0x2c>;
		compatible = "mediatek,mipi_tx_config0\0mediatek,mt6853-mipi-tx";
		phandle = <0x8a>;
		reg = <0x00 0x11e50000 0x00 0x1000>;
	};

	mm_vpu_m0_sub_common@1025e000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0x00 0x1025e000 0x00 0x1000>;
	};

	mm_vpu_m0_sub_common@10309000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0x00 0x10309000 0x00 0x1000>;
	};

	mm_vpu_m1_sub_common@1025f000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x00 0x1025f000 0x00 0x1000>;
	};

	mm_vpu_m1_sub_common@1030a000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x00 0x1030a000 0x00 0x1000>;
	};

	mm_vpu_m1_sub_common@1030b000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x00 0x1030b000 0x00 0x1000>;
	};

	mm_vpu_m1_sub_common@1030c000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x00 0x1030c000 0x00 0x1000>;
	};

	mmdvfs_pmqos {
		cam_freq = "cam_step0\0cam_step1\0cam_step2\0cam_step3";
		cam_larb = <0x0d 0x0e 0x10 0x11 0x17 0x18>;
		cam_step0 = <0x270 0x01 0x01 0x0e>;
		cam_step1 = <0x1f3 0x01 0x01 0x0f>;
		cam_step2 = <0x188 0x01 0x01 0x10>;
		cam_step3 = <0x111 0x01 0x01 0x11>;
		ccu_freq = "ccu_step0\0ccu_step1\0ccu_step2\0ccu_step3";
		ccu_step0 = <0x1f3 0x01 0x09 0x0f>;
		ccu_step1 = <0x188 0x01 0x09 0x10>;
		ccu_step2 = <0x16c 0x01 0x09 0x15>;
		ccu_step3 = <0xe5 0x01 0x09 0x13>;
		clock-names = "CLK_TOP_DISP_SEL\0CLK_TOP_CAM_SEL\0CLK_TOP_IMG1_SEL\0CLK_TOP_IMG2_SEL\0CLK_TOP_DPE_SEL\0CLK_TOP_IPE_SEL\0CLK_TOP_VENC_SEL\0CLK_TOP_VDEC_SEL\0CLK_TOP_MDP_SEL\0CLK_TOP_CCU_SEL\0CLK_TOP_MAINPLL_D4\0CLK_TOP_UNIVPLL_D6\0CLK_TOP_UNIVPLL_D4_D2\0CLK_TOP_UNIVPLL_D6_D2\0CLK_TOP_UNIVPLL_D4\0CLK_TOP_UNIVPLL_D5\0CLK_TOP_MMPLL_D7\0CLK_TOP_MAINPLL_D4_D2\0CLK_TOP_MMPLL_D4_D2\0CLK_TOP_MMPLL_D5_D2\0CLK_TOP_MMPLL_D6\0CLK_TOP_MAINPLL_D6\0CLK_TOP_UNIVPLL_D5_D2\0CLK_TOP_MAINPLL_D5_D2\0CLK_TOP_TVDPLL\0CLK_TOP_MAINPLL_D5";
		clocks = <0x45 0x9d 0x45 0xa3 0x45 0x9f 0x45 0xa0 0x45 0xa2 0x45 0xa1 0x45 0xcd 0x45 0xce 0x45 0x9e 0x45 0xa4 0x45 0x02 0x45 0x26 0x45 0x1e 0x45 0x27 0x45 0x1d 0x45 0x21 0x45 0x40 0x45 0x03 0x45 0x39 0x45 0x3c 0x45 0x3e 0x45 0x0b 0x45 0x22 0x45 0x08 0x45 0x43 0x45 0x07>;
		comm_freq = "disp_freq";
		compatible = "mediatek,mmdvfs_pmqos";
		disp_freq = "disp_step0\0disp_step1\0disp_step2\0disp_step3";
		disp_step0 = <0x222 0x01 0x00 0x0a>;
		disp_step1 = <0x1a0 0x01 0x00 0x0b>;
		disp_step2 = <0x138 0x01 0x00 0x0c>;
		disp_step3 = <0xd0 0x01 0x00 0x0d>;
		dpe_freq = "dpe_step0\0dpe_step1\0dpe_step2\0dpe_step3";
		dpe_step0 = <0x222 0x01 0x04 0x0a>;
		dpe_step1 = <0x1ca 0x01 0x04 0x14>;
		dpe_step2 = <0x16c 0x01 0x04 0x15>;
		dpe_step3 = <0xf9 0x01 0x04 0x16>;
		img2_freq = "img2_step0\0img2_step1\0img2_step2\0img2_step3";
		img2_step0 = <0x270 0x01 0x03 0x0e>;
		img2_step1 = <0x1ca 0x01 0x03 0x14>;
		img2_step2 = <0x157 0x01 0x03 0x12>;
		img2_step3 = <0xe5 0x01 0x03 0x13>;
		img_freq = "img_step0\0img_step1\0img_step2\0img_step3";
		img_step0 = <0x270 0x01 0x02 0x0e>;
		img_step1 = <0x1ca 0x01 0x02 0x14>;
		img_step2 = <0x157 0x01 0x02 0x12>;
		img_step3 = <0xe5 0x01 0x02 0x13>;
		ipe_freq = "ipe_step0\0ipe_step1\0ipe_step2\0ipe_step3";
		ipe_step0 = <0x222 0x01 0x05 0x0a>;
		ipe_step1 = <0x1a0 0x01 0x05 0x0b>;
		ipe_step2 = <0x138 0x01 0x05 0x0c>;
		ipe_step3 = <0xe5 0x01 0x05 0x13>;
		larb0 = <0x08 0x07 0x08 0x08>;
		larb1 = <0x07 0x08 0x08 0x09 0x08>;
		larb11 = <0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x07 0x07 0x08 0x09 0x08 0x06 0x06 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x07>;
		larb13 = <0x07 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x07 0x08 0x07>;
		larb14 = <0x07 0x08 0x08 0x08 0x07 0x08>;
		larb16 = <0x08 0x08 0x07 0x07 0x08 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x07>;
		larb17 = <0x08 0x08 0x07 0x07 0x08 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x07>;
		larb19 = <0x07 0x08 0x07 0x08>;
		larb2 = <0x07 0x07 0x08 0x08 0x08>;
		larb20 = <0x07 0x07 0x08 0x08 0x07 0x08>;
		larb4 = <0x03 0x07 0x04 0x07 0x07 0x07 0x07 0x07 0x07 0x06 0x07 0x04>;
		larb7 = <0x07 0x08 0x08 0x08 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x08>;
		larb9 = <0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x07 0x07 0x08 0x09 0x08 0x06 0x06 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x07>;
		larb_groups = <0x00 0x01 0x02 0x04 0x07 0x09 0x0b 0x0d 0x0e 0x10 0x11 0x13 0x14>;
		max_ostd = <0x28>;
		max_ostd_larb = <0x00 0x01>;
		mdp_freq = "mdp_step0\0mdp_step1\0mdp_step2\0mdp_step3";
		mdp_step0 = <0x252 0x01 0x08 0x18>;
		mdp_step0_ext = <0x252 0x02 0x09 0x1a713b>;
		mdp_step1 = <0x1b4 0x01 0x08 0x19>;
		mdp_step1_ext = <0x1b4 0x02 0x09 0x1a713b>;
		mdp_step2 = <0x157 0x01 0x08 0x12>;
		mdp_step2_ext = <0x157 0x02 0x09 0x1a713b>;
		mdp_step3 = <0xe5 0x01 0x08 0x13>;
		mdp_step3_ext = <0xe5 0x02 0x09 0x1604ec>;
		vcore-supply = <0x89>;
		vdec_freq = "vdec_step0\0vdec_step1\0vdec_step2\0vdec_step3";
		vdec_step0 = <0x222 0x01 0x07 0x0a>;
		vdec_step1 = <0x1a0 0x01 0x07 0x0b>;
		vdec_step2 = <0x138 0x01 0x07 0x0c>;
		vdec_step3 = <0xda 0x01 0x07 0x17>;
		venc_freq = "venc_step0\0venc_step1\0venc_step2\0venc_step3";
		venc_step0 = <0x270 0x01 0x06 0x0e>;
		venc_step1 = <0x1ca 0x01 0x06 0x14>;
		venc_step2 = <0x16c 0x01 0x06 0x15>;
		venc_step3 = <0xf9 0x01 0x06 0x16>;
		vopp_steps = <0x00 0x01 0x02 0x03>;
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x00 0x53 0x01>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0x00 0x10018000 0x00 0x1000>;
	};

	mrdump_ext_rst {
		compatible = "mediatek, mrdump_ext_rst-eint";
		mode = "IRQ";
		phandle = <0x10a>;
		status = "okay";
	};

	msdc0_top@11f50000 {
		compatible = "mediatek,msdc0_top";
		reg = <0x00 0x11f50000 0x00 0x1000>;
	};

	msdc1_ins {
		phandle = <0x114>;
	};

	msdc1_top@11c70000 {
		compatible = "mediatek,msdc1_top";
		reg = <0x00 0x11c70000 0x00 0x1000>;
	};

	msdc@11230000 {
		bootable;
		bus-width = <0x08>;
		cap-mmc-highspeed;
		clk_src = [01];
		clock-names = "msdc0-clock\0msdc0-hclock\0msdc0-aes-clock";
		clocks = <0x2b 0x1e 0x2b 0x1c 0x2b 0x28>;
		compatible = "mediatek,msdc";
		host_function = [00];
		index = [00];
		interrupts = <0x00 0x63 0x04>;
		max-frequency = <0xbebc200>;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		mmc-hs400-1_8v;
		no-sd;
		no-sdio;
		non-removable;
		phandle = <0xd2>;
		pinctl = <0x38>;
		pinctl_hs200 = <0x3a>;
		pinctl_hs400 = <0x39>;
		reg = <0x00 0x11230000 0x00 0x10000>;
		register_setting = <0x3b>;
		status = "okay";
		vcore-supply = <0x3d>;
		vmmc-supply = <0x3c>;
	};

	msdc@11240000 {
		bus-width = <0x04>;
		cap-sd-highspeed;
		cd-gpios = <0x02 0x04 0x00>;
		cd_level = [01];
		clk_src = [02];
		clock-names = "msdc1-clock\0msdc1-hclock";
		clocks = <0x2b 0x27 0x2b 0x1d>;
		compatible = "mediatek,msdc";
		host_function = [01];
		index = [01];
		interrupts = <0x00 0x67 0x04>;
		max-frequency = <0xbebc200>;
		no-mmc;
		no-sdio;
		phandle = <0xd3>;
		pinctl = <0x3e>;
		pinctl_ddr50 = <0x41>;
		pinctl_sdr104 = <0x3f>;
		pinctl_sdr50 = <0x40>;
		reg = <0x00 0x11240000 0x00 0x1000>;
		register_setting = <0x42>;
		sd-uhs-ddr50;
		sd-uhs-sdr104;
		sd-uhs-sdr12;
		sd-uhs-sdr25;
		sd-uhs-sdr50;
		status = "okay";
		vmmc-supply = <0x43>;
		vqmmc-supply = <0x44>;
	};

	msf_b@15810000 {
		clock-names = "MFB_CG_IMG2_LARB11\0MFB_CG_IMG2_MSS\0MFB_CG_IMG2_MFB\0MFB_CG_IMG1_GALS";
		clocks = <0x9a 0x00 0x9a 0x04 0x9a 0x02 0x48 0x07>;
		compatible = "mediatek,msf_b";
		interrupts = <0x00 0x1f4 0x04>;
		mboxes = <0x50 0x12 0x00 0x01>;
		msf_frame_done = [00 d6];
		msf_token = [02 9a];
		reg = <0x00 0x15810000 0x00 0x1000>;
	};

	msfdl@15810000 {
		compatible = "mediatek,msfdl";
		interrupts = <0x00 0x1f4 0x04>;
		reg = <0x00 0x15810000 0x00 0x1000>;
	};

	mss_b@15812000 {
		compatible = "mediatek,mss_b";
		interrupts = <0x00 0x1f5 0x04>;
		mboxes = <0x50 0x11 0x00 0x01>;
		mss_frame_done = [00 d8];
		mss_token = [02 99];
		reg = <0x00 0x15812000 0x00 0x1000>;
	};

	mssdl@15812000 {
		compatible = "mediatek,mssdl";
		interrupts = <0x00 0x1f5 0x04>;
		reg = <0x00 0x15812000 0x00 0x1000>;
	};

	mt6359_gauge {
		alias_name = "MT6359";
		compatible = "mediatek,mt6359_gauge";
		gauge_name = "gauge";
	};

	mt6359_snd {
		compatible = "mediatek,mt6359-sound";
		mediatek,pwrap-regmap = <0x47>;
		phandle = <0x77>;
	};

	mt6360_ldo_dts {
		interrupt-names = "ldo1_oc_evt\0ldo2_oc_evt\0ldo3_oc_evt\0ldo5_oc_evt\0ldo1_pgb_evt\0ldo2_pgb_evt\0ldo3_pgb_evt\0ldo5_pgb_evt";
		interrupt-parent = <0x03>;
		interrupts = <0x71 0x00 0x72 0x00 0x73 0x00 0x75 0x00 0x79 0x00 0x7a 0x00 0x7b 0x00 0x7d 0x00>;
		phandle = <0xb9>;
		status = "ok";

		ldo1 {
			phandle = <0xba>;
			regulator-compatible = "LDO1";
			regulator-max-microvolt = <0x36ee80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-name = "VFP";
		};

		ldo2 {
			phandle = <0xbb>;
			regulator-always-on;
			regulator-compatible = "LDO2";
			regulator-max-microvolt = <0x36ee80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-name = "VTP";
		};

		ldo3 {
			phandle = <0x44>;
			regulator-compatible = "LDO3";
			regulator-max-microvolt = <0x36ee80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-name = "VMC";
		};

		ldo5 {
			phandle = <0x43>;
			regulator-compatible = "LDO5";
			regulator-max-microvolt = <0x36ee80>;
			regulator-min-microvolt = <0x2932e0>;
			regulator-name = "VMCH";
		};
	};

	mt6360_pmic_dts {
		interrupt-names = "buck1_pgb_evt\0buck1_oc_evt\0buck1_ov_evt\0buck1_uv_evt\0buck2_pgb_evt\0buck2_oc_evt\0buck2_ov_evt\0buck2_uv_evt\0ldo6_oc_evt\0ldo7_oc_evt\0ldo6_pgb_evt\0ldo7_pgb_evt";
		interrupt-parent = <0x03>;
		interrupts = <0x60 0x00 0x64 0x00 0x65 0x00 0x66 0x00 0x68 0x00 0x6c 0x00 0x6d 0x00 0x6e 0x00 0x76 0x00 0x77 0x00 0x7e 0x00 0x7f 0x00>;
		phandle = <0xb8>;
		pwr_off_seq = <0x6040002>;
		status = "ok";

		buck1 {
			regulator-always-on;
			regulator-compatible = "BUCK1";
			regulator-max-microvolt = <0x13d620>;
			regulator-min-microvolt = <0x493e0>;
			regulator-name = "VMDLA";
		};

		buck2 {
			regulator-compatible = "BUCK2";
			regulator-max-microvolt = <0x13d620>;
			regulator-min-microvolt = <0x493e0>;
			regulator-name = "VDRAM1";
		};

		ldo6 {
			regulator-always-on;
			regulator-compatible = "LDO6";
			regulator-max-microvolt = <0x200b20>;
			regulator-min-microvolt = <0x7a120>;
			regulator-name = "VMDDR";
		};

		ldo7 {
			regulator-always-on;
			regulator-compatible = "LDO7";
			regulator-max-microvolt = <0x200b20>;
			regulator-min-microvolt = <0x7a120>;
			regulator-name = "VDRAM2";
		};
	};

	mt6360_pmu_dts {
		#interrupt-cells = <0x02>;
		interrupt-controller;
		mt6360,intr_gpio = <0x02 0x18 0x00>;
		mt6360,intr_gpio_num = <0x18>;
		phandle = <0x03>;
		status = "ok";

		adc {
			#io-channel-cells = <0x01>;
			compatible = "mediatek,mt6360_pmu_adc";
			interrupt-names = "bat_ovp_adc_evt\0adc_wakeup_evt\0adc_donei";
			interrupt-parent = <0x03>;
			interrupts = <0x29 0x00 0x2b 0x00 0x2c 0x00>;
			phandle = <0x04>;
		};

		chg {
			aicc_once = <0x01>;
			aicr = <0x7a120>;
			batoc_notify = <0x00>;
			chg_name = "primary_chg";
			compatible = "mediatek,mt6360_pmu_chg";
			cv = <0x43e6d0>;
			en_te = <0x01>;
			en_wdt = <0x01>;
			ichg = <0x1e8480>;
			ieoc = <0x30d40>;
			interrupt-names = "chg_treg_evt\0chg_mivr_evt\0pwr_rdy_evt\0chg_batsysuv_evt\0chg_vsysuv_evt\0chg_vsysov_evt\0chg_vbatov_evt\0chg_vbusov_evt\0chg_tmri\0chg_adpbadi\0chg_aiccmeasl\0wdtmri\0pumpx_donei\0attachi\0chrdet_ext_evt";
			interrupt-parent = <0x03>;
			interrupts = <0x04 0x00 0x06 0x00 0x07 0x00 0x09 0x00 0x0c 0x00 0x0d 0x00 0x0e 0x00 0x0f 0x00 0x1b 0x00 0x1d 0x00 0x20 0x00 0x23 0x00 0x28 0x00 0x30 0x00 0x3c 0x00>;
			io-channel-names = "USBID\0VBUSDIV5\0VSYS\0VBAT\0IBUS\0IBAT\0TEMP_JC\0TS";
			io-channels = <0x04 0x00 0x04 0x01 0x04 0x03 0x04 0x04 0x04 0x05 0x04 0x06 0x04 0x08 0x04 0x0a>;
			ircmp_resistor = <0x61a8>;
			ircmp_vclamp = <0x7d00>;
			mivr = <0x432380>;
			post_aicc = <0x01>;
			safety_timer = <0x0c>;
		};

		core {
			apwdtrst_en = <0x01>;
			cc_open_sel = <0x03>;
			compatible = "mediatek,mt6360_pmu_core";
			i2c_cc_open_tsel = <0x01>;
			interrupt-names = "ap_wdtrst_evt\0en_evt\0qonb_rst_evt\0mrstb_evt\0otp_evt\0vddaov_evt\0sysuv_evt";
			interrupt-parent = <0x03>;
			interrupts = <0x41 0x00 0x42 0x00 0x43 0x00 0x44 0x00 0x45 0x00 0x46 0x00 0x47 0x00>;
			ldo5_otp_en = <0x00>;
			mren = <0x01>;
		};

		fled {
			compatible = "mediatek,mt6360_pmu_fled";
			fled1_strb_cur = <0xb71b0>;
			fled1_tor_cur = <0x927c>;
			fled2_strb_cur = "\0\f5";
			fled2_tor_cur = <0x927c>;
			fled_strb_tout = <0x4e0>;
			fled_vmid_track = <0x00>;
			interrupt-names = "fled_chg_vinovp_evt\0fled_tx_evt\0fled_lvf_evt\0fled2_short_evt\0fled1_short_evt";
			interrupt-parent = <0x03>;
			interrupts = <0x0b 0x00 0x4a 0x00 0x4b 0x00 0x4e 0x00 0x4f 0x00>;
		};

		rgbled {
			compatible = "mediatek,mt6360_pmu_rgbled";
			mt,led_default_trigger = "cc_mode\0cc_mode\0cc_mode\0none";
			mt,led_name = "white\0mt6360_pmu_led2\0mt6360_pmu_led3\0mt6360_pmu_led4";
		};
	};

	mt6853-afe-pcm@11210000 {
		apmixed = <0x52>;
		clock-names = "aud_afe_clk\0aud_dac_clk\0aud_dac_predis_clk\0aud_adc_clk\0aud_adda6_adc_clk\0aud_apll22m_clk\0aud_apll24m_clk\0aud_apll1_tuner_clk\0aud_apll2_tuner_clk\0aud_tdm_clk\0aud_tml_clk\0aud_nle\0aud_dac_hires_clk\0aud_adc_hires_clk\0aud_adc_hires_tml\0aud_adda6_adc_hires_clk\0aud_3rd_dac_clk\0aud_3rd_dac_predis_clk\0aud_3rd_dac_tml\0aud_3rd_dac_hires_clk\0scp_sys_audio\0aud_infra_clk\0aud_infra_26m_clk\0top_mux_audio\0top_mux_audio_int\0top_mainpll_d4_d4\0top_mux_aud_1\0top_apll1_ck\0top_mux_aud_2\0top_apll2_ck\0top_mux_aud_eng1\0top_apll1_d4\0top_mux_aud_eng2\0top_apll2_d4\0top_i2s0_m_sel\0top_i2s1_m_sel\0top_i2s2_m_sel\0top_i2s3_m_sel\0top_i2s4_m_sel\0top_i2s5_m_sel\0top_apll12_div0\0top_apll12_div1\0top_apll12_div2\0top_apll12_div3\0top_apll12_div4\0top_apll12_divb\0top_apll12_div5\0top_mux_audio_h\0top_clk26m_clk";
		clocks = <0x5a 0x00 0x5a 0x07 0x5a 0x08 0x5a 0x06 0x5a 0x15 0x5a 0x01 0x5a 0x02 0x5a 0x04 0x5a 0x03 0x5a 0x05 0x5a 0x09 0x5a 0x0a 0x5a 0x12 0x5a 0x13 0x5a 0x14 0x5a 0x16 0x5a 0x17 0x5a 0x18 0x5a 0x19 0x5a 0x1a 0x48 0x0d 0x2b 0x2e 0x2b 0x37 0x45 0xb7 0x45 0xb8 0x45 0x04 0x45 0xc9 0x45 0x2e 0x45 0xca 0x45 0x32 0x45 0xc5 0x45 0x30 0x45 0xc6 0x45 0x34 0x45 0xd7 0x45 0xd8 0x45 0xd9 0x45 0xda 0x45 0xdb 0x45 0xdc 0x45 0xe1 0x45 0xe2 0x45 0xe3 0x45 0xe4 0x45 0xe5 0x45 0xe6 0x45 0xe7 0x45 0xd1 0x45 0x56>;
		compatible = "mediatek,mt6853-sound";
		infracfg_ao = <0x2b>;
		interrupts = <0x00 0xca 0x04>;
		phandle = <0x78>;
		pinctrl-0 = <0x5b>;
		pinctrl-1 = <0x5c>;
		pinctrl-10 = <0x65>;
		pinctrl-11 = <0x66>;
		pinctrl-12 = <0x67>;
		pinctrl-13 = <0x68>;
		pinctrl-14 = <0x69>;
		pinctrl-15 = <0x6a>;
		pinctrl-16 = <0x6b>;
		pinctrl-17 = <0x6c>;
		pinctrl-18 = <0x6d>;
		pinctrl-19 = <0x6e>;
		pinctrl-2 = <0x5d>;
		pinctrl-20 = <0x6f>;
		pinctrl-21 = <0x70>;
		pinctrl-22 = <0x71>;
		pinctrl-23 = <0x72>;
		pinctrl-24 = <0x73>;
		pinctrl-25 = <0x74>;
		pinctrl-26 = <0x75>;
		pinctrl-27 = <0x76>;
		pinctrl-3 = <0x5e>;
		pinctrl-4 = <0x5f>;
		pinctrl-5 = <0x60>;
		pinctrl-6 = <0x61>;
		pinctrl-7 = <0x62>;
		pinctrl-8 = <0x63>;
		pinctrl-9 = <0x64>;
		pinctrl-names = "aud_clk_mosi_off\0aud_clk_mosi_on\0aud_dat_mosi_off\0aud_dat_mosi_on\0aud_dat_miso_off\0aud_dat_miso_on\0vow_dat_miso_off\0vow_dat_miso_on\0vow_clk_miso_off\0vow_clk_miso_on\0aud_nle_mosi_off\0aud_nle_mosi_on\0aud_dat_miso2_off\0aud_dat_miso2_on\0aud_gpio_i2s0_off\0aud_gpio_i2s0_on\0aud_gpio_i2s1_off\0aud_gpio_i2s1_on\0aud_gpio_i2s2_off\0aud_gpio_i2s2_on\0aud_gpio_i2s3_off\0aud_gpio_i2s3_on\0aud_gpio_i2s5_off\0aud_gpio_i2s5_on\0aud_dat_mosi_ch34_off\0aud_dat_mosi_ch34_on\0aud_dat_miso_ch34_off\0aud_dat_miso_ch34_on";
		reg = <0x00 0x11210000 0x00 0x2000>;
		topckgen = <0x45>;
	};

	mt_charger {
		compatible = "mediatek,mt-charger";
		phandle = <0x180>;
	};

	mt_cpufreq {
		compatible = "mediatek,mt-cpufreq";
		phandle = <0x118>;
		proc1-supply = <0x3d>;
		proc2-supply = <0x4a>;
		sram_proc1-supply = <0x4e>;
		sram_proc2-supply = <0x4f>;
	};

	mt_soc_playback_offload {
		compatible = "mediatek,mt_soc_offload_common";
	};

	mtk-btcvsd-snd@18050000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		disable_write_silence = <0x01>;
		interrupts = <0x00 0x177 0x04>;
		mediatek,infracfg = <0x2b>;
		mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
		phandle = <0x59>;
		reg = <0x00 0x18050000 0x00 0x1000 0x00 0x18080000 0x00 0x14000>;
	};

	mtk_composite_v4l2_2 {
		compatible = "mediatek,mtk_composite_v4l2_2";
		phandle = <0x14c>;
	};

	mtk_lpm {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		compatible = "mediatek,mtk-lpm";
		constraints = <0x22 0x23 0x24>;
		cpupm-method = "mcu";
		irq-remain = <0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c>;
		phandle = <0xc0>;
		ranges;
		resource-ctrl = <0x1d 0x1e 0x1f 0x20 0x21>;
		suspend-method = "s2idle";

		constraint-list {

			rc_bus26m {
				id = <0x00>;
				phandle = <0x22>;
				value = <0x01>;
			};

			rc_dram {
				id = <0x02>;
				phandle = <0x24>;
				value = <0x01>;
			};

			rc_syspll {
				id = <0x01>;
				phandle = <0x23>;
				value = <0x01>;
			};
		};

		cpupm-sysram@0011b000 {
			compatible = "mediatek,cpupm-sysram";
			phandle = <0xc1>;
			reg = <0x00 0x11b000 0x00 0x500>;
		};

		irq-remain-list {

			edge_keypad {
				phandle = <0x14>;
				target = <0x25>;
				value = <0x01 0x00 0x00 0x04>;
			};

			edge_mdwdt {
				phandle = <0x15>;
				target = <0x26>;
				value = <0x01 0x00 0x80000000 0x2000000>;
			};

			level_mali0 {
				phandle = <0x18>;
				target = <0x29>;
				value = <0x00 0x00 0x00 0x00>;
			};

			level_mali1 {
				phandle = <0x19>;
				target = <0x29>;
				value = <0x00 0x01 0x00 0x00>;
			};

			level_mali2 {
				phandle = <0x1a>;
				target = <0x29>;
				value = <0x00 0x02 0x00 0x00>;
			};

			level_mali3 {
				phandle = <0x1b>;
				target = <0x29>;
				value = <0x00 0x03 0x00 0x00>;
			};

			level_mali4 {
				phandle = <0x1c>;
				target = <0x29>;
				value = <0x00 0x04 0x00 0x00>;
			};

			level_vpu_core0 {
				phandle = <0x16>;
				target = <0x27>;
				value = <0x00 0x00 0x00 0x00>;
			};

			level_vpu_core1 {
				phandle = <0x17>;
				target = <0x28>;
				value = <0x00 0x00 0x00 0x00>;
			};
		};

		lpm_sysram@0011b500 {
			compatible = "mediatek,lpm-sysram";
			phandle = <0xc2>;
			reg = <0x00 0x11b500 0x00 0x300>;
		};

		resource-ctrl-list {

			bus26m {
				id = <0x00>;
				phandle = <0x1d>;
				value = <0x00>;
			};

			dram_s0 {
				id = <0x03>;
				phandle = <0x20>;
				value = <0x00>;
			};

			dram_s1 {
				id = <0x04>;
				phandle = <0x21>;
				value = <0x00>;
			};

			infra {
				id = <0x01>;
				phandle = <0x1e>;
				value = <0x00>;
			};

			syspll {
				id = <0x02>;
				phandle = <0x1f>;
				value = <0x00>;
			};
		};
	};

	mtkfb@0 {
		compatible = "mediatek,mtkfb";
		phandle = <0x12c>;
	};

	mtu3_0@11200000 {
		apmixed = <0x52>;
		clock-names = "sys_ck\0rel_clk\0dma_ck\0host_ck";
		clocks = <0x2b 0x34 0x52 0x0e 0x2b 0x72 0x2b 0x4f>;
		compatible = "mediatek,mt6853-mtu3";
		dr_mode = "otg";
		extcon = <0x54>;
		infra_ao = <0x2b>;
		interrupt-names = "ssusb_mac";
		interrupts = <0x00 0x60 0x04>;
		phandle = <0x11a>;
		phy-cells = <0x01>;
		phy-names = "port0_phy";
		phys = <0x53 0x00>;
		reg = <0x00 0x11201000 0x00 0x3000 0x00 0x11203e00 0x00 0x100>;
		reg-names = "mac\0ippc";
	};

	nfc {
		compatible = "mediatek,nfc-gpio-v2";
		gpio-irq = <0x05>;
		gpio-irq-std = <0x02 0x05 0x00>;
		gpio-rst = <0x5c>;
		gpio-rst-std = <0x02 0x5c 0x00>;
		phandle = <0x184>;
	};

	odm {
		compatible = "simple-bus";
		phandle = <0x17d>;
	};

	pd_adapter {
		adapter_name = "pd_adapter";
		compatible = "mediatek,pd_adapter";
		phandle = <0x183>;
	};

	pericfg@10003000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,pericfg\0mediatek,mt6853-pericfg\0syscon";
		phandle = <0xcf>;
		reg = <0x00 0x10003000 0x00 0x1000>;
	};

	pinctrl {
		#gpio-cells = <0x02>;
		#interrupt-cells = <0x02>;
		compatible = "mediatek,mt6853-pinctrl";
		gpio-controller;
		gpio-ranges = <0x02 0x00 0x00 0xcb>;
		interrupt-controller;
		interrupt-parent = <0x01>;
		interrupts = <0x00 0xd4 0x04>;
		phandle = <0x02>;
		pins-are-numbered;
		reg_base_eint = <0x37>;
		reg_bases = <0x2e 0x2f 0x30 0x31 0x32 0x33 0x34 0x35 0x36>;

		aud_clk_mosi_off {
			phandle = <0x5b>;

			pins_cmd0_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9800>;
			};

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9900>;
			};
		};

		aud_clk_mosi_on {
			phandle = <0x5c>;

			pins_cmd0_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9801>;
			};

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9901>;
			};
		};

		aud_dat_miso2_off {
			phandle = <0x67>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xa100>;
			};
		};

		aud_dat_miso2_on {
			phandle = <0x68>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xa101>;
			};
		};

		aud_dat_miso_ch34_off {
			phandle = <0x75>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xa100>;
			};
		};

		aud_dat_miso_ch34_on {
			phandle = <0x76>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xa101>;
			};
		};

		aud_dat_miso_off {
			phandle = <0x5f>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9f00>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-enable;
				pinmux = <0xa000>;
			};
		};

		aud_dat_miso_on {
			phandle = <0x60>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9f01>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xa001>;
			};
		};

		aud_dat_mosi_ch34_off {
			phandle = <0x73>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9c00>;
			};
		};

		aud_dat_mosi_ch34_on {
			phandle = <0x74>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9c01>;
			};
		};

		aud_dat_mosi_off {
			phandle = <0x5d>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9a00>;
			};

			pins_cmd2_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9b00>;
			};
		};

		aud_dat_mosi_on {
			phandle = <0x5e>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9a01>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9b01>;
			};
		};

		aud_gpio_i2s0_off {
			phandle = <0x69>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x2300>;
			};
		};

		aud_gpio_i2s0_on {
			phandle = <0x6a>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x2301>;
			};
		};

		aud_gpio_i2s1_off {
			phandle = <0x6b>;
		};

		aud_gpio_i2s1_on {
			phandle = <0x6c>;
		};

		aud_gpio_i2s2_off {
			phandle = <0x6d>;
		};

		aud_gpio_i2s2_on {
			phandle = <0x6e>;
		};

		aud_gpio_i2s3_off {
			phandle = <0x6f>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x2100>;
			};

			pins_cmd2_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x2200>;
			};

			pins_cmd3_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x2400>;
			};
		};

		aud_gpio_i2s3_on {
			phandle = <0x70>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x2101>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x2201>;
			};

			pins_cmd3_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x2401>;
			};
		};

		aud_gpio_i2s5_off {
			phandle = <0x71>;
		};

		aud_gpio_i2s5_on {
			phandle = <0x72>;
		};

		aud_nle_mosi_off {
			phandle = <0x65>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9e00>;
			};

			pins_cmd2_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9d00>;
			};
		};

		aud_nle_mosi_on {
			phandle = <0x66>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9e01>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9d01>;
			};
		};

		haptic_gpio_aw8622_default@gpio131 {
			phandle = <0xb6>;

			pins_cmd_dat {
				bias-disable;
				input-schmitt-enable = <0x00>;
				output-low;
				pinmux = <0x8300>;
				slew-rate = <0x01>;
			};
		};

		haptic_gpio_aw8622_set@gpio131 {
			phandle = <0xb7>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x8302>;
				slew-rate = <0x01>;
			};
		};

		msdc0@default {
			phandle = <0x38>;

			pins_clk {
				drive-strength = [04];
			};

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};
		};

		msdc0@hs200 {
			phandle = <0x3a>;

			pins_clk {
				drive-strength = [04];
			};

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};
		};

		msdc0@hs400 {
			phandle = <0x39>;

			pins_clk {
				drive-strength = [04];
			};

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};
		};

		msdc0@register_default {
			cmd_edge = [00];
			phandle = <0x3b>;
			rdata_edge = [00];
			wdata_edge = [00];
		};

		msdc1@ddr50 {
			phandle = <0x41>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@default {
			phandle = <0x3e>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@register_default {
			cmd_edge = [00];
			phandle = <0x42>;
			rdata_edge = [00];
			wdata_edge = [00];
		};

		msdc1@sdr104 {
			phandle = <0x3f>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@sdr50 {
			phandle = <0x40>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		thermal-message {
			phandle = <0xd1>;
		};

		vow_clk_miso_off {
			phandle = <0x63>;

			pins_cmd3_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xa000>;
			};
		};

		vow_clk_miso_on {
			phandle = <0x64>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xa002>;
			};
		};

		vow_dat_miso_off {
			phandle = <0x61>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9f00>;
			};
		};

		vow_dat_miso_on {
			phandle = <0x62>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9f02>;
			};
		};
	};

	pmic_clock_buffer_ctrl {
		compatible = "mediatek,pmic_clock_buffer";
		mediatek,clkbuf-config = <0x02 0x01 0x01 0x02 0x00 0x00 0x01>;
		mediatek,clkbuf-controls-for-desense = <0x00 0x04 0x00 0x04 0x00 0x00 0x00>;
		mediatek,clkbuf-output_impedance = <0x06 0x04 0x04 0x04 0x00 0x00 0x04>;
		mediatek,clkbuf-quantity = <0x07>;
		phandle = <0x108>;
		tcxo_support = "false";
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x01>;
		interrupts = <0x01 0x07 0x04>;
	};

	power-controller@10006000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,scpsys\0mediatek,mt6853-scpsys\0syscon";
		phandle = <0x48>;
		reg = <0x00 0x10001000 0x00 0x1000 0x00 0x10006000 0x00 0x1000 0x00 0x1020e000 0x00 0x1000 0x00 0x10215000 0x00 0x1000>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	pseudo_m4u {
		compatible = "mediatek,mt-pseudo_m4u";
		iommus = <0x81 0x03>;
	};

	pseudo_m4u-ccu0 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x81 0x1a9 0x81 0x1aa 0x81 0x2c0>;
		mediatek,larbid = <0x16>;
	};

	pseudo_m4u-ccu1 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x81 0x1c4 0x81 0x1c5 0x81 0x2e0>;
		mediatek,larbid = <0x17>;
	};

	pseudo_m4u-larb0 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x81 0x00 0x81 0x01 0x81 0x02 0x81 0x03>;
		mediatek,larbid = <0x00>;
	};

	pseudo_m4u-larb1 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x81 0x20 0x81 0x21 0x81 0x22 0x81 0x23 0x81 0x24>;
		mediatek,larbid = <0x01>;
	};

	pseudo_m4u-larb11 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x81 0x160 0x81 0x161 0x81 0x162 0x81 0x163 0x81 0x164 0x81 0x165 0x81 0x166 0x81 0x167 0x81 0x168 0x81 0x169 0x81 0x16a 0x81 0x16b 0x81 0x16c 0x81 0x16d 0x81 0x16e 0x81 0x16f 0x81 0x170 0x81 0x171 0x81 0x172 0x81 0x173 0x81 0x174 0x81 0x175 0x81 0x176 0x81 0x177 0x81 0x178 0x81 0x179 0x81 0x17a 0x81 0x17b 0x81 0x17c>;
		mediatek,larbid = <0x0b>;
	};

	pseudo_m4u-larb13 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x81 0x1a0 0x81 0x1a1 0x81 0x1a2 0x81 0x1a3 0x81 0x1a4 0x81 0x1a5 0x81 0x1a6 0x81 0x1a7 0x81 0x1a8 0x81 0x1a9 0x81 0x1aa 0x81 0x1ab>;
		mediatek,larbid = <0x0d>;
	};

	pseudo_m4u-larb14 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x81 0x1c0 0x81 0x1c1 0x81 0x1c2 0x81 0x1c3 0x81 0x1c4 0x81 0x1c5>;
		mediatek,larbid = <0x0e>;
	};

	pseudo_m4u-larb16 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x81 0x200 0x81 0x201 0x81 0x202 0x81 0x203 0x81 0x204 0x81 0x205 0x81 0x206 0x81 0x207 0x81 0x208 0x81 0x209 0x81 0x20a 0x81 0x20b 0x81 0x20c 0x81 0x20d 0x81 0x20e 0x81 0x20f 0x81 0x210>;
		mediatek,larbid = <0x10>;
	};

	pseudo_m4u-larb17 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x81 0x220 0x81 0x221 0x81 0x222 0x81 0x223 0x81 0x224 0x81 0x225 0x81 0x226 0x81 0x227 0x81 0x228 0x81 0x229 0x81 0x22a 0x81 0x22b 0x81 0x22c 0x81 0x22d 0x81 0x22e 0x81 0x22f 0x81 0x230>;
		mediatek,larbid = <0x11>;
	};

	pseudo_m4u-larb18 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x81 0x240 0x81 0x241 0x81 0x242 0x81 0x243 0x81 0x244 0x81 0x245 0x81 0x246 0x81 0x247 0x81 0x248 0x81 0x249 0x81 0x24a 0x81 0x24b 0x81 0x24c 0x81 0x24d 0x81 0x24e 0x81 0x24f 0x81 0x250>;
		mediatek,larbid = <0x12>;
	};

	pseudo_m4u-larb19 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x81 0x260 0x81 0x261 0x81 0x262 0x81 0x263>;
		mediatek,larbid = <0x13>;
	};

	pseudo_m4u-larb2 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x81 0x40 0x81 0x41 0x81 0x42 0x81 0x43 0x81 0x44>;
		mediatek,larbid = <0x02>;
	};

	pseudo_m4u-larb20 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x81 0x280 0x81 0x281 0x81 0x282 0x81 0x283 0x81 0x284 0x81 0x285>;
		mediatek,larbid = <0x14>;
	};

	pseudo_m4u-larb4 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x81 0x80 0x81 0x81 0x81 0x82 0x81 0x83 0x81 0x84 0x81 0x85 0x81 0x86 0x81 0x87 0x81 0x88 0x81 0x89 0x81 0x8a 0x81 0x8a>;
		mediatek,larbid = <0x04>;
	};

	pseudo_m4u-larb7 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x81 0xe0 0x81 0xe1 0x81 0xe2 0x81 0xe3 0x81 0xe4 0x81 0xe5 0x81 0xe6 0x81 0xe7 0x81 0xe8 0x81 0xe9 0x81 0xea 0x81 0xeb 0x81 0xec>;
		mediatek,larbid = <0x07>;
	};

	pseudo_m4u-larb9 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x81 0x120 0x81 0x121 0x81 0x122 0x81 0x123 0x81 0x124 0x81 0x125 0x81 0x126 0x81 0x127 0x81 0x128 0x81 0x129 0x81 0x12a 0x81 0x12b 0x81 0x12c 0x81 0x12d 0x81 0x12e 0x81 0x12f 0x81 0x130 0x81 0x131 0x81 0x132 0x81 0x133 0x81 0x134 0x81 0x135 0x81 0x136 0x81 0x137 0x81 0x138 0x81 0x139 0x81 0x13a 0x81 0x13b 0x81 0x13c>;
		mediatek,larbid = <0x09>;
	};

	pseudo_m4u-misc {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x81 0x03>;
		mediatek,larbid = <0x18>;
	};

	pseudo_m4u-vpu-code {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x8b 0x2a0>;
		mediatek,larbid = <0x19>;
	};

	pseudo_m4u-vpu-data {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x8b 0x2a1>;
		mediatek,larbid = <0x1a>;
	};

	pseudo_m4u-vpu-vlm {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x8b 0x2a2>;
		mediatek,larbid = <0x1b>;
	};

	ptp3 {
		cinst_doe_const_mode = <0x100>;
		cinst_doe_enable = <0x10000>;
		cinst_doe_ls_credit = <0x20>;
		cinst_doe_ls_idx_sel = <0x100>;
		cinst_doe_ls_low_freq_enable = <0x02>;
		cinst_doe_ls_low_freq_period = <0x08>;
		cinst_doe_ls_period = <0x08>;
		cinst_doe_vx_credit = <0x20>;
		cinst_doe_vx_low_freq_enable = <0x02>;
		cinst_doe_vx_low_freq_period = <0x08>;
		cinst_doe_vx_period = <0x08>;
		compatible = "mediatek,ptp3";
		drcc0_Code = <0xff>;
		drcc0_Hwgatepct = <0xff>;
		drcc0_Vref = <0xff>;
		drcc1_Code = <0xff>;
		drcc1_Hwgatepct = <0xff>;
		drcc1_Vref = <0xff>;
		drcc2_Code = <0xff>;
		drcc2_Hwgatepct = <0xff>;
		drcc2_Vref = <0xff>;
		drcc3_Code = <0xff>;
		drcc3_Hwgatepct = <0xff>;
		drcc3_Vref = <0xff>;
		drcc4_Code = <0xff>;
		drcc4_Hwgatepct = <0xff>;
		drcc4_Vref = <0xff>;
		drcc5_Code = <0xff>;
		drcc5_Hwgatepct = <0xff>;
		drcc5_Vref = <0xff>;
		drcc6_Code = <0xff>;
		drcc6_Hwgatepct = <0xff>;
		drcc6_Vref = <0xff>;
		drcc7_Code = <0xff>;
		drcc7_Hwgatepct = <0xff>;
		drcc7_Vref = <0xff>;
		drcc_state = <0x00>;
		fll_doe_bren = <0x100>;
		fll_doe_fll05 = <0x00>;
		fll_doe_fll06 = <0x00>;
		fll_doe_fll07 = <0x00>;
		fll_doe_fll08 = <0x00>;
		fll_doe_fll09 = <0x00>;
		fll_doe_pllclken = <0x100>;
		phandle = <0x14e>;
	};

	pwm@10048000 {
		clock-names = "PWM1-main\0PWM2-main\0PWM3-main\0PWM4-main\0PWM-HCLK-main\0PWM-main";
		clocks = <0x2b 0x0f 0x2b 0x10 0x2b 0x11 0x2b 0x12 0x2b 0x0e 0x2b 0x13>;
		compatible = "mediatek,pwm";
		interrupts = <0x00 0xd2 0x04>;
		reg = <0x00 0x10048000 0x00 0x1000>;
	};

	pwmleds {
		compatible = "mediatek,pwm-leds";

		backlight {
			label = "lcd-backlight";
			led-bits = <0x08>;
			max-brightness = <0xff>;
			pwm-names = "lcd-backlight";
			pwms = <0x13 0x00 0x99d9>;
		};
	};

	pwrap@10026000 {
		clock-names = "spi\0wrap\0ulposc\0ulposc_osc";
		clocks = <0x2b 0x02 0x2b 0x01 0x45 0xb9 0x45 0x52>;
		compatible = "mediatek,mt6853-pwrap";
		interrupts = <0x00 0xdc 0x04>;
		phandle = <0x47>;
		reg = <0x00 0x10026000 0x00 0x1000>;
		reg-names = "pwrap";

		mt6359-pmic {
			#interrupt-cells = <0x02>;
			compatible = "mediatek,mt6359-pmic";
			interrupt-controller;
			interrupt-names = "vpu_oc\0vcore_oc\0vgpu11_oc\0vgpu12_oc\0vmodem_oc\0vproc1_oc\0vproc2_oc\0vs1_oc\0vs2_oc\0vpa_oc\0vfe28_oc\0vxo22_oc\0vrf18_oc\0vrf12_oc\0vefuse_oc\0vcn33_1_oc\0vcn33_2_oc\0vcn13_oc\0vcn18_oc\0va09_oc\0vcamio_oc\0va12_oc\0vaux18_oc\0vaud18_oc\0vio18_oc\0vsram_proc1_oc\0vsram_proc2_oc\0vsram_others_oc\0vsram_md_oc\0vemc_oc\0vsim1_oc\0vsim2_oc\0vusb_oc\0vrfck_oc\0vbbck_oc\0vbif28_oc\0vibr_oc\0vio28_oc\0vm18_oc\0vufs_oc\0pwrkey\0homekey\0pwrkey_r\0homekey_r\0ni_lbat_int\0chrdet_edge\0rtc\0fg_bat_h\0fg_bat_l\0fg_cur_h\0fg_cur_l\0fg_zcv\0fg_n_charge_l\0fg_iavg_h\0fg_iavg_l\0fg_discharge\0fg_charge\0baton_lv\0baton_bat_in\0baton_bat_out\0bif\0bat_h\0bat_l\0bat2_h\0bat2_l\0bat_temp_h\0bat_temp_l\0thr_h\0thr_l\0auxadc_imp\0nag_c_dltv\0audio\0accdet\0accdet_eint0\0accdet_eint1\0spi_cmd_alert";
			interrupt-parent = <0x02>;
			interrupts = <0x76 0x04 0x76 0x00>;
			mediatek,num-pmic-irqs = <0x91>;
			mediatek,pmic-irqs = <0x00 0x00 0x01 0x00 0x02 0x00 0x03 0x00 0x04 0x00 0x05 0x00 0x06 0x00 0x07 0x00 0x08 0x00 0x09 0x00 0x10 0x01 0x11 0x01 0x12 0x01 0x13 0x01 0x14 0x01 0x15 0x01 0x16 0x01 0x17 0x01 0x18 0x01 0x19 0x01 0x1a 0x01 0x1b 0x01 0x1c 0x01 0x1d 0x01 0x1e 0x01 0x1f 0x01 0x20 0x01 0x21 0x01 0x22 0x01 0x23 0x01 0x24 0x01 0x25 0x01 0x26 0x01 0x27 0x01 0x28 0x01 0x29 0x01 0x2a 0x01 0x2b 0x01 0x2c 0x01 0x2d 0x01 0x30 0x02 0x31 0x02 0x32 0x02 0x33 0x02 0x34 0x02 0x35 0x02 0x40 0x03 0x50 0x04 0x51 0x04 0x52 0x04 0x53 0x04 0x54 0x04 0x57 0x04 0x58 0x04 0x59 0x04 0x5b 0x04 0x5c 0x04 0x60 0x04 0x62 0x04 0x63 0x04 0x64 0x04 0x70 0x05 0x71 0x05 0x72 0x05 0x73 0x05 0x74 0x05 0x75 0x05 0x76 0x05 0x77 0x05 0x78 0x05 0x79 0x05 0x80 0x06 0x85 0x06 0x86 0x06 0x87 0x06 0x90 0x07>;
			phandle = <0xd5>;
			status = "okay";

			mt-pmic {
				compatible = "mediatek,mt-pmic";
				interrupt-names = "pwrkey\0pwrkey_r\0homekey\0homekey_r\0bat_h\0bat_l\0fg_cur_h\0fg_cur_l";
				interrupts = <0x30 0x04 0x32 0x04 0x31 0x04 0x33 0x04 0x70 0x04 0x71 0x04 0x52 0x04 0x53 0x04>;
				phandle = <0xd8>;
			};

			mt6359_misc {
				base = <0x580>;
				compatible = "mediatek,mt6359p-misc";
				phandle = <0xfc>;
			};

			mt6359_rtc {
				base = <0x580>;
				compatible = "mediatek,mt6359-rtc";
				interrupt-names = "rtc";
				interrupts = <0x40 0x00>;
				phandle = <0xfb>;
			};

			mt6359regulator {
				compatible = "mediatek,mt6359p-regulator";
				interrupt-names = "VPU\0VCORE\0VGPU11\0VMODEM\0VPROC1\0VPROC2\0VS1\0VS2\0VPA\0VFE28\0VXO22\0VRF18\0VRF12\0VEFUSE\0VCN33_1_BT\0VCN33_2_BT\0VCN13\0VCN18\0VA09\0VA12\0VAUX18\0VAUD18\0VIO18\0VSRAM_PROC1\0VSRAM_PROC2\0VSRAM_OTHERS\0VSRAM_MD\0VEMC\0VUSB\0VRFCK\0VBIF28\0VIO28\0VM18\0VUFS";
				interrupts = <0x00 0x04 0x01 0x04 0x02 0x04 0x04 0x04 0x05 0x04 0x06 0x04 0x07 0x04 0x08 0x04 0x09 0x04 0x10 0x04 0x11 0x04 0x12 0x04 0x13 0x04 0x14 0x04 0x15 0x04 0x16 0x04 0x17 0x04 0x18 0x04 0x19 0x04 0x1b 0x04 0x1c 0x04 0x1d 0x04 0x1e 0x04 0x1f 0x04 0x20 0x04 0x21 0x04 0x22 0x04 0x23 0x04 0x26 0x04 0x27 0x04 0x29 0x04 0x2b 0x04 0x2c 0x04 0x2d 0x04>;
				phandle = <0xda>;

				buck_vcore {
					phandle = <0x89>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x7b98a>;
					regulator-name = "vcore";
				};

				buck_vgpu11 {
					phandle = <0x3d>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vgpu11";
				};

				buck_vmodem {
					phandle = <0xdc>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x10c8e0>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vmodem";
				};

				buck_vpa {
					phandle = <0xdf>;
					regulator-enable-ramp-delay = <0x12c>;
					regulator-max-microvolt = <0x37b1d0>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vpa";
				};

				buck_vproc1 {
					phandle = <0x7c>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vproc1";
				};

				buck_vproc2 {
					phandle = <0x4a>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vproc2";
				};

				buck_vpu {
					phandle = <0xdd>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vpu";
				};

				buck_vs1 {
					phandle = <0xdb>;
					regulator-enable-ramp-delay = <0x00>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-min-microvolt = "\0\f5";
					regulator-name = "vs1";
				};

				buck_vs2 {
					phandle = <0xde>;
					regulator-enable-ramp-delay = <0x00>;
					regulator-max-microvolt = <0x186a00>;
					regulator-min-microvolt = "\0\f5";
					regulator-name = "vs2";
				};

				ldo_va09 {
					phandle = <0xf5>;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = "\0\f5";
					regulator-name = "va09";
				};

				ldo_va12 {
					phandle = <0xf4>;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "va12";
				};

				ldo_vaud18 {
					compatible = "regulator-fixed";
					phandle = <0xe0>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vaud18";
				};

				ldo_vaux18 {
					compatible = "regulator-fixed";
					phandle = <0xec>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vaux18";
				};

				ldo_vbbck {
					phandle = <0xf9>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x10c8e0>;
					regulator-name = "vbbck";
				};

				ldo_vbif28 {
					compatible = "regulator-fixed";
					phandle = <0xf0>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vbif28";
				};

				ldo_vcamio {
					phandle = <0xe6>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vcamio";
				};

				ldo_vcn13 {
					phandle = <0xe9>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "vcn13";
				};

				ldo_vcn18 {
					compatible = "regulator-fixed";
					phandle = <0xe7>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcn18";
				};

				ldo_vcn33_1_bt {
					phandle = <0xea>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_1_bt";
				};

				ldo_vcn33_1_wifi {
					phandle = <0xeb>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_1_wifi";
				};

				ldo_vcn33_2_bt {
					phandle = <0xf2>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_2_bt";
				};

				ldo_vcn33_2_wifi {
					phandle = <0xf3>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_2_wifi";
				};

				ldo_vefuse {
					phandle = <0xed>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vefuse";
				};

				ldo_vemc {
					phandle = <0x3c>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2625a0>;
					regulator-name = "vemc";
				};

				ldo_vfe28 {
					compatible = "regulator-fixed";
					phandle = <0xe8>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vfe28";
				};

				ldo_vibr {
					phandle = <0xe2>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "vibr";
				};

				ldo_vio18 {
					phandle = <0xe5>;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vio18";
				};

				ldo_vio28 {
					phandle = <0xf1>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vio28";
				};

				ldo_vm18 {
					phandle = <0xf8>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vm18";
				};

				ldo_vrf12 {
					phandle = <0xe3>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x10c8e0>;
					regulator-name = "vrf12";
				};

				ldo_vrf18 {
					phandle = <0xf6>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b9e50>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vrf18";
				};

				ldo_vrfck {
					phandle = <0xef>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x186a00>;
					regulator-min-microvolt = <0x12ebc0>;
					regulator-name = "vrfck";
				};

				ldo_vsim1 {
					phandle = <0xe1>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vsim1";
				};

				ldo_vsim2 {
					phandle = <0xfa>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vsim2";
				};

				ldo_vsram_md {
					phandle = <0x7d>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_md";
				};

				ldo_vsram_others {
					phandle = <0x9e>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_others";
				};

				ldo_vsram_proc1 {
					phandle = <0x4e>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_proc1";
				};

				ldo_vsram_proc2 {
					phandle = <0x4f>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_proc2";
				};

				ldo_vufs {
					phandle = <0xf7>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vufs";
				};

				ldo_vusb {
					compatible = "regulator-fixed";
					phandle = <0xe4>;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-name = "vusb";
				};

				ldo_vxo22 {
					phandle = <0xee>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vxo22";
				};
			};

			mt635x-auxadc {
				#io-channel-cells = <0x01>;
				compatible = "mediatek,mt6359-auxadc";
				phandle = <0xd9>;

				accdet {
					channel = <0x09>;
				};

				bat_temp {
					channel = <0x03>;
					resistance-ratio = <0x05 0x02>;
				};

				batadc {
					avg-num = <0x80>;
					channel = <0x00>;
					resistance-ratio = <0x07 0x02>;
				};

				chip_temp {
					channel = <0x05>;
				};

				dcxo_temp {
					avg-num = <0x10>;
					channel = <0x0d>;
				};

				dcxo_volt {
					channel = <0x0a>;
					resistance-ratio = <0x03 0x02>;
				};

				hpofs_cal {
					avg-num = <0x100>;
					channel = <0x0c>;
				};

				tsx_temp {
					avg-num = <0x80>;
					channel = <0x0b>;
				};

				vbif {
					channel = <0x0e>;
					resistance-ratio = <0x05 0x02>;
				};

				vcore_temp {
					channel = <0x06>;
				};

				vgpu_temp {
					channel = <0x08>;
				};

				vproc_temp {
					channel = <0x07>;
				};
			};

			mt635x-ot-debug {
				compatible = "mediatek,mt635x-ot-debug";
				interrupts-extended = <0x46 0x05 0x01>;
				phandle = <0xd6>;
			};

			pmic-oc-debug {
				compatible = "mediatek,pmic-oc-debug";
				phandle = <0xd7>;
			};
		};
	};

	pwrap_mpu@10026000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0x00 0x10026000 0x00 0x1000>;
	};

	pwraphal@10026000 {
		compatible = "mediatek,pwraph";
		mediatek,pwrap-regmap = <0x47>;
		phandle = <0xfd>;
	};

	qos@0011bb00 {
		compatible = "mediatek,qos-2.0";
		reg = <0x00 0x11bb00 0x00 0x100>;
	};

	radio_md_cfg {
		compatible = "mediatek,radio_md_cfg";
		phandle = <0x101>;
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		phandle = <0xc4>;
		ranges;

		consys-reserve-memory {
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			size = <0x00 0x400000>;
		};

		ion-carveout-heap {
			alignment = <0x00 0x1000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
			compatible = "mediatek,ion-carveout-heap";
			no-map;
			size = <0x00 0xc000>;
		};

		reserve-memory-adsp_share {
			alignment = <0x00 0x10000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x40000000>;
			compatible = "mediatek,reserve-memory-adsp_share";
			no-map;
			size = <0x00 0x1000000>;
		};

		reserve-memory-mcupm_share {
			alignment = <0x00 0x10000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x60000000>;
			compatible = "mediatek,reserve-memory-mcupm_share";
			no-map;
			size = <0x00 0x610000>;
			status = "okay";
		};

		reserve-memory-scp_share {
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x50000000 0x00 0x40000000>;
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0x00 0x300000>;
		};

		reserve-memory-sspm_share {
			alignment = <0x00 0x10000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x60000000>;
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			size = <0x00 0x510000>;
			status = "okay";
		};

		soter-shared-mem {
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x50000000>;
			compatible = "microtrust,shared_mem";
			no-map;
			size = <0x00 0xc00000>;
		};

		wifi-reserve-memory {
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
			compatible = "shared-dma-pool";
			no-map;
			phandle = <0x57>;
			size = <0x00 0x600000>;
		};

		zmc-default {
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0xc0000000 0x04 0x00>;
			compatible = "mediatek,zone_movable_cma";
			size = <0x00 0x2d000000>;
		};
	};

	reserved@14015000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x14015000 0x00 0x1000>;
	};

	reserved@1401d000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x1401d000 0x00 0x1000>;
	};

	reserved@1401f000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x1401f000 0x00 0xe1000>;
	};

	rsc@1b003000 {
		clock-names = "RSC_CLK_IPE_RSC";
		clocks = <0x88 0x05>;
		compatible = "mediatek,rsc";
		gce-event-names = "rsc_eof";
		gce-events = <0x50 0xb3>;
		interrupts = <0x00 0x168 0x04>;
		mboxes = <0x50 0x0d 0x00 0x01>;
		mediatek,larb = <0x97>;
		reg = <0x00 0x1b003000 0x00 0x1000>;
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	scp@10500000 {
		compatible = "mediatek,scp";
		core_0 = "enable";
		interrupt-names = "ipc0\0ipc1\0mbox0\0mbox1\0mbox2\0mbox3\0mbox4";
		interrupts = <0x00 0x1b2 0x04 0x00 0x1b3 0x04 0x00 0x1b4 0x04 0x00 0x1b5 0x04 0x00 0x1b6 0x04 0x00 0x1b7 0x04 0x00 0x1b8 0x04>;
		reg = <0x00 0x10500000 0x00 0xc0000 0x00 0x10724000 0x00 0x1000 0x00 0x10721000 0x00 0x1000 0x00 0x10730000 0x00 0x1000 0x00 0x10740000 0x00 0x1000 0x00 0x10752000 0x00 0x1000 0x00 0x10760000 0x00 0x40000 0x00 0x107a5000 0x00 0x04 0x00 0x107fb000 0x00 0x100 0x00 0x107fb100 0x00 0x04 0x00 0x107fb10c 0x00 0x04 0x00 0x107a5020 0x00 0x04 0x00 0x107fc000 0x00 0x100 0x00 0x107fc100 0x00 0x04 0x00 0x107fc10c 0x00 0x04 0x00 0x107a5024 0x00 0x04 0x00 0x107fd000 0x00 0x100 0x00 0x107fd100 0x00 0x04 0x00 0x107fd10c 0x00 0x04 0x00 0x107a5028 0x00 0x04 0x00 0x107fe000 0x00 0x100 0x00 0x107fe100 0x00 0x04 0x00 0x107fe10c 0x00 0x04 0x00 0x107a502c 0x00 0x04 0x00 0x107ff000 0x00 0x100 0x00 0x107ff100 0x00 0x04 0x00 0x107ff10c 0x00 0x04 0x00 0x107a5030 0x00 0x04>;
		reg-names = "scp_sram_base\0scp_cfgreg\0scp_clkreg\0scp_cfgreg_core0\0scp_cfgreg_core1\0scp_bus_tracker\0scp_l1creg\0scp_cfgreg_sec\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox0_init\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox1_init\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox2_init\0mbox3_base\0mbox3_set\0mbox3_clr\0mbox3_init\0mbox4_base\0mbox4_set\0mbox4_clr\0mbox4_init";
		scp_sramSize = <0xc0000>;
		status = "okay";
	};

	scp_dvfs {
		clock-names = "clk_mux\0clk_pll_0\0clk_pll_1\0clk_pll_2\0clk_pll_3\0clk_pll_4\0clk_pll_5\0clk_pll_6\0clk_pll_7";
		clocks = <0x45 0x9b 0x45 0x56 0x45 0x1d 0x45 0x36 0x45 0x0b 0x45 0x26 0x45 0x03 0x45 0x02 0x45 0x0f>;
		compatible = "mediatek,scp_dvfs";
	};

	scp_infra@10001000 {
		compatible = "mediatek,scp_infra\0syscon";
		phandle = <0xcd>;
		reg = <0x00 0x10001000 0x00 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0x00 0x1001a000 0x00 0x1000>;
	};

	seninf1@1a004000 {
		compatible = "mediatek,seninf1";
		reg = <0x00 0x1a004000 0x00 0x1000>;
	};

	seninf2@1a005000 {
		compatible = "mediatek,seninf2";
		reg = <0x00 0x1a005000 0x00 0x1000>;
	};

	seninf3@1a006000 {
		compatible = "mediatek,seninf3";
		reg = <0x00 0x1a006000 0x00 0x1000>;
	};

	seninf4@1a007000 {
		compatible = "mediatek,seninf4";
		reg = <0x00 0x1a007000 0x00 0x1000>;
	};

	seninf5@1a008000 {
		compatible = "mediatek,seninf5";
		reg = <0x00 0x1a008000 0x00 0x1000>;
	};

	seninf6@1a009000 {
		compatible = "mediatek,seninf6";
		reg = <0x00 0x1a009000 0x00 0x1000>;
	};

	seninf_top@1a004000 {
		clock-names = "SCP_SYS_CAM\0CAMSYS_SENINF_CGPDN\0TOP_MUX_SENINF\0TOP_MUX_SENINF1\0TOP_MUX_SENINF2\0TOP_MUX_CAMTG\0TOP_MUX_CAMTG2\0TOP_MUX_CAMTG3\0TOP_MUX_CAMTG4\0TOP_MUX_CAMTG5\0TOP_CLK26M\0TOP_UNIVP_192M_D8\0TOP_UNIVPLL_D6_D8\0TOP_UNIVP_192M_D4\0TOP_F26M_CK_D2\0TOP_UNIVP_192M_D16\0TOP_UNIVP_192M_D32\0TOP_UNIVP_D4_D2\0TOP_MAINP_D5";
		clocks = <0x48 0x0f 0x7a 0x05 0x45 0xc1 0x45 0xc2 0x45 0xc3 0x45 0xad 0x45 0xae 0x45 0xaf 0x45 0xb0 0x45 0xb1 0x45 0x56 0x45 0x17 0x45 0x29 0x45 0x16 0x45 0x57 0x45 0x18 0x45 0x19 0x45 0x03 0x45 0x21>;
		compatible = "mediatek,seninf_top";
		reg = <0x00 0x1a004000 0x00 0x1000>;
	};

	serial@11002000 {
		clock-names = "baud\0bus";
		clocks = <0x2c 0x2b 0x14>;
		compatible = "mediatek,mt6577-uart";
		dma-names = "tx\0rx";
		dmas = <0x2d 0x00 0x2d 0x01>;
		interrupts = <0x00 0x6d 0x04>;
		phandle = <0xc7>;
		reg = <0x00 0x11002000 0x00 0x1000>;
	};

	serial@11003000 {
		clock-names = "baud\0bus";
		clocks = <0x2c 0x2b 0x15>;
		compatible = "mediatek,mt6577-uart";
		dma-names = "tx\0rx";
		dmas = <0x2d 0x02 0x2d 0x03>;
		interrupts = <0x00 0x6e 0x04>;
		phandle = <0xc8>;
		reg = <0x00 0x11003000 0x00 0x1000>;
	};

	slbc {
		compatible = "mediatek,slbc";
		phandle = <0x17f>;
		status = "enable";
	};

	sleep@10006000 {
		compatible = "mediatek,sleep\0syscon";
		interrupts = <0x00 0xde 0x04>;
		phandle = <0x58>;
		reg = <0x00 0x10006000 0x00 0x1000>;
	};

	sleep_sram@1001e000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x00 0x1001e000 0x00 0x4000>;
	};

	sleep_sram@1001f000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x00 0x1001f000 0x00 0x1000>;
	};

	sleep_sram@10020000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x00 0x10020000 0x00 0x1000>;
	};

	sleep_sram@10021000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x00 0x10021000 0x00 0x1000>;
	};

	smart_pa {
		phandle = <0x113>;
	};

	smi_larb0@14003000 {
		clock-names = "scp-dis";
		clocks = <0x48 0x0c>;
		compatible = "mediatek,smi_larb0\0mediatek,smi_larb";
		interrupts = <0x00 0x115 0x04>;
		mediatek,larb-id = <0x00>;
		mediatek,smi-id = <0x00>;
		phandle = <0x7f>;
		reg = <0x00 0x14003000 0x00 0x1000>;
	};

	smi_larb10@15030000 {
		clock-names = "scp-isp";
		clocks = <0x48 0x07>;
		compatible = "mediatek,smi_larb10\0mediatek,smi_larb";
		mediatek,larb-id = <0x0a>;
		mediatek,smi-id = <0x0a>;
		reg = <0x00 0x15030000 0x00 0x1000>;
	};

	smi_larb11@1582e000 {
		clock-names = "scp-isp2\0img2-larb9";
		clocks = <0x48 0x08 0x9a 0x00>;
		compatible = "mediatek,smi_larb11\0mediatek,smi_larb";
		interrupts = <0x00 0x160 0x04>;
		mediatek,larb-id = <0x0b>;
		mediatek,smi-id = <0x0b>;
		phandle = <0x90>;
		reg = <0x00 0x1582e000 0x00 0x1000>;
	};

	smi_larb12@15830000 {
		clock-names = "scp-isp2";
		clocks = <0x48 0x08>;
		compatible = "mediatek,smi_larb12\0mediatek,smi_larb";
		interrupts = <0x00 0x162 0x04>;
		mediatek,larb-id = <0x0c>;
		mediatek,smi-id = <0x0c>;
		reg = <0x00 0x15830000 0x00 0x1000>;
	};

	smi_larb13@1a001000 {
		clock-names = "scp-cam\0cam-larb13";
		clocks = <0x48 0x0f 0x7a 0x00>;
		compatible = "mediatek,smi_larb13\0mediatek,smi_larb";
		mediatek,larb-id = <0x0d>;
		mediatek,smi-id = <0x0d>;
		phandle = <0x91>;
		reg = <0x00 0x1a001000 0x00 0x1000>;
	};

	smi_larb14@1a002000 {
		clock-names = "scp-cam\0cam-larb14";
		clocks = <0x48 0x0f 0x7a 0x01>;
		compatible = "mediatek,smi_larb14\0mediatek,smi_larb";
		mediatek,larb-id = <0x0e>;
		mediatek,smi-id = <0x0e>;
		phandle = <0x92>;
		reg = <0x00 0x1a002000 0x00 0x1000>;
	};

	smi_larb15@1a003000 {
		clock-names = "scp-cam";
		clocks = <0x48 0x0f>;
		compatible = "mediatek,smi_larb15\0mediatek,smi_larb";
		mediatek,larb-id = <0x0f>;
		mediatek,smi-id = <0x0f>;
		reg = <0x00 0x1a003000 0x00 0x1000>;
	};

	smi_larb16@1a00f000 {
		clock-names = "scp-cam-rawa\0cam-rawa-larbx";
		clocks = <0x48 0x10 0x86 0x00>;
		compatible = "mediatek,smi_larb16\0mediatek,smi_larb";
		mediatek,larb-id = <0x10>;
		mediatek,smi-id = <0x10>;
		phandle = <0x93>;
		reg = <0x00 0x1a00f000 0x00 0x1000>;
	};

	smi_larb17@1a010000 {
		clock-names = "scp-cam-rawb\0cam-rawb-larbx";
		clocks = <0x48 0x11 0x87 0x00>;
		compatible = "mediatek,smi_larb17\0mediatek,smi_larb";
		mediatek,larb-id = <0x11>;
		mediatek,smi-id = <0x11>;
		phandle = <0x94>;
		reg = <0x00 0x1a010000 0x00 0x1000>;
	};

	smi_larb18@1a011000 {
		clock-names = "scp-cam-rawb";
		clocks = <0x48 0x11>;
		compatible = "mediatek,smi_larb18\0mediatek,smi_larb";
		mediatek,larb-id = <0x12>;
		mediatek,smi-id = <0x12>;
		phandle = <0x95>;
		reg = <0x00 0x1a011000 0x00 0x1000>;
	};

	smi_larb19@1b10f000 {
		clock-names = "scp-ipe\0ipe-larb19";
		clocks = <0x48 0x09 0x88 0x00>;
		compatible = "mediatek,smi_larb19\0mediatek,smi_larb";
		mediatek,larb-id = <0x13>;
		mediatek,smi-id = <0x13>;
		phandle = <0x96>;
		reg = <0x00 0x1b10f000 0x00 0x1000>;
	};

	smi_larb1@14004000 {
		clock-names = "scp-dis";
		clocks = <0x48 0x0c>;
		compatible = "mediatek,smi_larb1\0mediatek,smi_larb";
		interrupts = <0x00 0x114 0x04>;
		mediatek,larb-id = <0x01>;
		mediatek,smi-id = <0x01>;
		phandle = <0x82>;
		reg = <0x00 0x14004000 0x00 0x1000>;
	};

	smi_larb20@1b00f000 {
		clock-names = "scp-ipe\0ipe-larb20";
		clocks = <0x48 0x09 0x88 0x01>;
		compatible = "mediatek,smi_larb20\0mediatek,smi_larb";
		mediatek,larb-id = <0x14>;
		mediatek,smi-id = <0x14>;
		phandle = <0x97>;
		reg = <0x00 0x1b00f000 0x00 0x1000>;
	};

	smi_larb2@1f002000 {
		clock-names = "scp-dis\0mdp-smi";
		clocks = <0x48 0x0c 0x84 0x06>;
		compatible = "mediatek,smi_larb2\0mediatek,smi_larb";
		mediatek,larb-id = <0x02>;
		mediatek,smi-id = <0x02>;
		phandle = <0x8c>;
		reg = <0x00 0x1f002000 0x00 0x1000>;
	};

	smi_larb3@1f00f000 {
		clock-names = "scp-dis\0mdp-smi";
		clocks = <0x48 0x0c 0x84 0x06>;
		compatible = "mediatek,smi_larb3\0mediatek,smi_larb";
		mediatek,larb-id = <0x03>;
		mediatek,smi-id = <0x03>;
		reg = <0x00 0x1f00f000 0x00 0x1000>;
	};

	smi_larb4@1602e000 {
		clock-names = "scp-vdec\0vdec-larb";
		clocks = <0x48 0x0a 0x85 0x01>;
		compatible = "mediatek,smi_larb4\0mediatek,smi_larb";
		mediatek,larb-id = <0x04>;
		mediatek,smi-id = <0x04>;
		phandle = <0x8d>;
		reg = <0x00 0x1602e000 0x00 0x1000>;
	};

	smi_larb5@16030000 {
		clock-names = "scp-vdec";
		clocks = <0x48 0x0a>;
		compatible = "mediatek,smi_larb5\0mediatek,smi_larb";
		mediatek,larb-id = <0x05>;
		mediatek,smi-id = <0x05>;
		reg = <0x00 0x16030000 0x00 0x1000>;
	};

	smi_larb6@16031000 {
		clock-names = "scp-vdec";
		clocks = <0x48 0x0a>;
		compatible = "mediatek,smi_larb6\0mediatek,smi_larb";
		mediatek,larb-id = <0x06>;
		mediatek,smi-id = <0x06>;
		reg = <0x00 0x16031000 0x00 0x1000>;
	};

	smi_larb7@17010000 {
		clock-names = "scp-venc\0venc-set1\0venc-set2";
		clocks = <0x48 0x0b 0x9c 0x01 0x9c 0x02>;
		compatible = "mediatek,smi_larb7\0mediatek,smi_larb";
		interrupts = <0x00 0x135 0x04>;
		mediatek,larb-id = <0x07>;
		mediatek,smi-id = <0x07>;
		phandle = <0x8e>;
		reg = <0x00 0x17010000 0x00 0x1000>;
	};

	smi_larb8@17011000 {
		clock-names = "scp-venc";
		clocks = <0x48 0x0b>;
		compatible = "mediatek,smi_larb8\0mediatek,smi_larb";
		mediatek,larb-id = <0x08>;
		mediatek,smi-id = <0x08>;
		reg = <0x00 0x17011000 0x00 0x1000>;
	};

	smi_larb9@1502e000 {
		clock-names = "scp-isp\0img1-larb9";
		clocks = <0x48 0x07 0x99 0x00>;
		compatible = "mediatek,smi_larb9\0mediatek,smi_larb";
		interrupts = <0x00 0x159 0x04>;
		mediatek,larb-id = <0x09>;
		mediatek,smi-id = <0x09>;
		phandle = <0x8f>;
		reg = <0x00 0x1502e000 0x00 0x1000>;
	};

	snd_audio_dsp {
		compatible = "mediatek,snd_audio_dsp";
		mtk_dsp_a2dp = <0x00 0xffffffff 0xffffffff 0xffffffff 0x40000>;
		mtk_dsp_call_final = <0x01 0x00 0x10 0x14 0x18000>;
		mtk_dsp_capture1 = <0x01 0xffffffff 0x0d 0x13 0x20000>;
		mtk_dsp_capture_raw = <0x01 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk_dsp_dataprovider = <0x00 0xffffffff 0x0f 0xffffffff 0x30000>;
		mtk_dsp_deep = <0x05 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_fast = <0x07 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk_dsp_ktv = <0x01 0x08 0x12 0xffffffff 0x10000>;
		mtk_dsp_mem_afe = <0x01 0x40000>;
		mtk_dsp_music = <0x01 0xffffffff 0xffffffff 0xffffffff 0x00>;
		mtk_dsp_offload = <0x00 0xffffffff 0xffffffff 0xffffffff 0x400000>;
		mtk_dsp_playback = <0x01 0x04 0xffffffff 0x14 0x30000>;
		mtk_dsp_primary = <0x1f 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_ver = <0x01>;
		mtk_dsp_voip = <0x1f 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		phandle = <0x79>;
		swdsp_smartpa_process_enable = <0x01>;
	};

	sound {
		compatible = "mediatek,mt6853-mt6359-sound";
		mediatek,audio-codec = <0x77>;
		mediatek,platform = <0x78>;
		mediatek,snd_audio_dsp = <0x79>;
		mtk_spk_i2s_in = <0x00>;
		mtk_spk_i2s_out = <0x03>;
		phandle = <0x129>;
	};

	spi0@1100a000 {
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		clocks = <0x45 0x09 0x45 0xb3 0x2b 0x1b>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x00 0x9f 0x04>;
		mediatek,pad-select = <0x00>;
		phandle = <0x153>;
		reg = <0x00 0x1100a000 0x00 0x100>;
	};

	spi1@11010000 {
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		clocks = <0x45 0x09 0x45 0xb3 0x2b 0x39>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x00 0xa0 0x04>;
		mediatek,pad-select = <0x00>;
		phandle = <0x154>;
		reg = <0x00 0x11010000 0x00 0x100>;
	};

	spi2@11012000 {
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		clocks = <0x45 0x09 0x45 0xb3 0x2b 0x3b>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x00 0xa1 0x04>;
		mediatek,pad-select = <0x00>;
		phandle = <0x155>;
		reg = <0x00 0x11012000 0x00 0x100>;
	};

	spi3@11013000 {
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		clocks = <0x45 0x09 0x45 0xb3 0x2b 0x3c>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x00 0xa2 0x04>;
		mediatek,pad-select = <0x00>;
		phandle = <0x156>;
		reg = <0x00 0x11013000 0x00 0x100>;
	};

	spi4@11018000 {
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		clocks = <0x45 0x09 0x45 0xb3 0x2b 0x49>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x00 0xa3 0x04>;
		mediatek,pad-select = <0x00>;
		phandle = <0x157>;
		reg = <0x00 0x11018000 0x00 0x100>;
	};

	spi5@11019000 {
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		clocks = <0x45 0x09 0x45 0xb3 0x2b 0x4a>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x00 0xa4 0x04>;
		mediatek,pad-select = <0x00>;
		phandle = <0x158>;
		reg = <0x00 0x11019000 0x00 0x100>;
	};

	spi6@1101d000 {
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		clocks = <0x45 0x09 0x45 0xb3 0x2b 0x67>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x00 0xa5 0x04>;
		mediatek,pad-select = <0x00>;
		phandle = <0x159>;
		reg = <0x00 0x1101d000 0x00 0x100>;
	};

	spi7@1101e000 {
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		clocks = <0x45 0x09 0x45 0xb3 0x2b 0x68>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x00 0xa6 0x04>;
		mediatek,pad-select = <0x00>;
		phandle = <0x15a>;
		reg = <0x00 0x1101e000 0x00 0x100>;
	};

	spmi@10027000 {
		#address-cells = <0x02>;
		#size-cells = <0x00>;
		ap_swinf_no = <0x02>;
		clock-names = "pmif_sys_ck\0pmif_tmr_ck\0pmif_clk_mux\0pmif_clk_osc_d10\0pmif_clk26m\0spmimst_clk_mux\0spmimst_clk26m\0spmimst_clk_osc_d10";
		clocks = <0x2b 0x02 0x2b 0x01 0x45 0xb9 0x45 0x52 0x45 0x56 0x45 0xd2 0x45 0x56 0x45 0x52>;
		compatible = "mediatek,mt6853-pmif-m";
		grpid = <0x0b>;
		interrupt-names = "pmif_irq";
		interrupts = <0x00 0xdd 0x04>;
		irq_event_en = <0x00 0x00 0x80000000 0x180000 0x00>;
		phandle = <0x11c>;
		reg = <0x00 0x10027000 0x00 0xd00 0x00 0x10027e00 0x00 0x1ff 0x00 0x10029000 0x00 0x100>;
		reg-names = "pmif\0pmifmpu\0spmimst";
		swinf_ch_start = <0x04>;

		mt6315@3 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			compatible = "mediatek,mt6315\0mtk,spmi-pmic";
			phandle = <0x11d>;
			reg = <0x03 0x00 0x0b 0x01>;

			mt6315_3_regulator {
				#interrupt-cells = <0x02>;
				compatible = "mediatek,mt6315_3-regulator";
				interrupt-controller;
				interrupt-parent = <0x02>;
				interrupts = <0x00 0x04 0x00 0x00>;
				phandle = <0x46>;

				3_vbuck1 {
					phandle = <0x11e>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "3_vbuck1";
				};

				3_vbuck3 {
					phandle = <0x9d>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "3_vbuck3";
				};

				3_vbuck4 {
					phandle = <0x11f>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "3_vbuck4";
				};
			};
		};
	};

	spmtwam@10006000 {
		compatible = "mediatek,spmtwam";
		interrupts = <0x00 0xde 0x04>;
		phandle = <0xc5>;
		reg = <0x00 0x10006000 0x00 0x1000>;
		spm_irq_mask = <0xb4>;
		spm_irq_sta = <0x128>;
		spm_twam_con = <0x990>;
		spm_twam_idle_sel = <0x998>;
		spm_twam_last_sta0 = <0x1d0>;
		spm_twam_last_sta1 = <0x1d4>;
		spm_twam_last_sta2 = <0x1d8>;
		spm_twam_last_sta3 = <0x1dc>;
		spm_twam_window_len = <0x994>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0x00 0x10214000 0x00 0x1000>;
	};

	srclken@1000f800 {
		compatible = "mediatek,srclken";
		reg = <0x00 0x1000f800 0x00 0x1000>;
	};

	sspm@10400000 {
		compatible = "mediatek,sspm";
		interrupt-names = "ipc\0mbox0\0mbox1\0mbox2\0mbox3\0mbox4";
		interrupts = <0x00 0xf1 0x04 0x00 0xf4 0x04 0x00 0xf5 0x04 0x00 0xf6 0x04 0x00 0xf7 0x04 0x00 0xf8 0x04>;
		reg = <0x00 0x10400000 0x00 0x28000 0x00 0x10440000 0x00 0x10000 0x00 0x10450000 0x00 0x100 0x00 0x10451000 0x00 0x04 0x00 0x10451004 0x00 0x04 0x00 0x10460000 0x00 0x100 0x00 0x10461000 0x00 0x04 0x00 0x10461004 0x00 0x04 0x00 0x10470000 0x00 0x100 0x00 0x10471000 0x00 0x04 0x00 0x10471004 0x00 0x04 0x00 0x10480000 0x00 0x100 0x00 0x10481000 0x00 0x04 0x00 0x10481004 0x00 0x04 0x00 0x10490000 0x00 0x100 0x00 0x10491000 0x00 0x04 0x00 0x10491004 0x00 0x04>;
		reg-names = "sspm_base\0cfgreg\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox3_base\0mbox3_set\0mbox3_clr\0mbox4_base\0mbox4_set\0mbox4_clr";
	};

	sub_infra_bcrm@10216000 {
		compatible = "mediatek,sub_infra_bcrm";
		reg = <0x00 0x10216000 0x00 0x1000>;
	};

	subpmic_pmu_eint {
		phandle = <0x111>;
	};

	sys_timer@10017000 {
		clocks = <0x49>;
		compatible = "mediatek,sys_timer";
		interrupts = <0x00 0xe9 0x04>;
		reg = <0x00 0x10017000 0x00 0x1000>;
		reg-names = "sys_timer_base";
	};

	syscon@11007000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,imp_iic_wrap_c\0mediatek,mt6853-imp_iic_wrap_c\0syscon";
		phandle = <0xb5>;
		pwr-regmap = <0x45>;
		reg = <0x00 0x11007000 0x00 0x1000>;
	};

	syscon@15820000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,mt6853-imgsys2\0syscon";
		phandle = <0x9a>;
		pwr-regmap = <0x58>;
		reg = <0x00 0x15820000 0x00 0x1000>;
	};

	syson@0x10720000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,mt6853-scp\0syscon";
		phandle = <0x55>;
		reg = <0x00 0x10720000 0x00 0x1000>;
	};

	syson@10000000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,topckgen\0mediatek,mt6853-topckgen\0syscon";
		phandle = <0x45>;
		reg = <0x00 0x10000000 0x00 0x1000>;
	};

	syson@10001000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,infracfg_ao\0mediatek,mt6853-infracfg_ao\0syscon";
		phandle = <0x2b>;
		reg = <0x00 0x10001000 0x00 0x1000>;
	};

	syson@1000c000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,mt6853-apmixedsys\0syscon";
		phandle = <0x52>;
		reg = <0x00 0x1000c000 0x00 0xe00>;
	};

	syson@11210000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,audio\0mediatek,mt6853-audio\0syscon";
		mediatek,btcvsd_snd = <0x59>;
		phandle = <0x5a>;
		pwr-regmap = <0x58>;
		reg = <0x00 0x11210000 0x00 0x2000>;
	};

	syson@11cb1000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,imp_iic_wrap_e\0mediatek,mt6853-imp_iic_wrap_e\0syscon";
		phandle = <0xb1>;
		pwr-regmap = <0x45>;
		reg = <0x00 0x11cb1000 0x00 0x1000>;
	};

	syson@11d04000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,imp_iic_wrap_s\0mediatek,mt6853-imp_iic_wrap_s\0syscon";
		phandle = <0xb2>;
		pwr-regmap = <0x45>;
		reg = <0x00 0x11d04000 0x00 0x1000>;
	};

	syson@11d23000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,imp_iic_wrap_ws\0mediatek,mt6853-imp_iic_wrap_ws\0syscon";
		phandle = <0xb0>;
		pwr-regmap = <0x45>;
		reg = <0x00 0x11d23000 0x00 0x1000>;
	};

	syson@11e01000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,imp_iic_wrap_w\0mediatek,mt6853-imp_iic_wrap_w\0syscon";
		phandle = <0xaf>;
		pwr-regmap = <0x45>;
		reg = <0x00 0x11e01000 0x00 0x1000>;
	};

	syson@11f01000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,imp_iic_wrap_n\0mediatek,mt6853-imp_iic_wrap_n\0syscon";
		phandle = <0xb3>;
		pwr-regmap = <0x45>;
		reg = <0x00 0x11f01000 0x00 0x1000>;
	};

	syson@13fbf000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,mfgcfg\0mediatek,mt6853-mfgsys\0syscon";
		phandle = <0x7b>;
		pwr-regmap = <0x58>;
		reg = <0x00 0x13fbf000 0x00 0x1000>;
	};

	syson@14000000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,mmsys_config\0mediatek,mt6853-mmsys_config\0syscon";
		phandle = <0x80>;
		pwr-regmap = <0x58>;
		reg = <0x00 0x14000000 0x00 0x1000>;
	};

	syson@15020000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,mt6853-imgsys1\0syscon";
		phandle = <0x99>;
		pwr-regmap = <0x58>;
		reg = <0x00 0x15020000 0x00 0x1000>;
	};

	syson@1602f000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,vdec_gcon\0mediatek,mt6853-vdec_gcon\0syscon";
		phandle = <0x85>;
		pwr-regmap = <0x58>;
		reg = <0x00 0x1602f000 0x00 0x1000>;
	};

	syson@17000000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,venc_gcon\0mediatek,mt6853-venc_gcon\0syscon";
		phandle = <0x9c>;
		pwr-regmap = <0x58>;
		reg = <0x00 0x17000000 0x00 0x10000>;
	};

	syson@19020000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,apu_conn\0mediatek,mt6853-apu_conn\0syscon";
		phandle = <0x98>;
		pwr-regmap = <0x58>;
		reg = <0x00 0x19020000 0x00 0x1000>;
	};

	syson@19029000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,apu_vcore\0mediatek,mt6853-apu_vcore\0syscon";
		phandle = <0xa1>;
		pwr-regmap = <0x58>;
		reg = <0x00 0x19029000 0x00 0x1000>;
	};

	syson@19030000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,apu0\0mediatek,mt6853-apu0\0syscon";
		phandle = <0x9f>;
		pwr-regmap = <0x58>;
		reg = <0x00 0x19030000 0x00 0x1000>;
	};

	syson@19031000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,apu1\0mediatek,mt6853-apu1\0syscon";
		phandle = <0xa0>;
		pwr-regmap = <0x58>;
		reg = <0x00 0x19031000 0x00 0x1000>;
	};

	syson@1a000000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,camsys_main\0mediatek,mt6853-camsys_main\0syscon";
		phandle = <0x7a>;
		pwr-regmap = <0x58>;
		reg = <0x00 0x1a000000 0x00 0x1000>;
	};

	syson@1a04f000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,camsys_rawa\0mediatek,mt6853-camsys_rawa\0syscon";
		phandle = <0x86>;
		pwr-regmap = <0x58>;
		reg = <0x00 0x1a04f000 0x00 0x1000>;
	};

	syson@1a06f000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,camsys_rawb\0mediatek,mt6853-camsys_rawb\0syscon";
		phandle = <0x87>;
		pwr-regmap = <0x58>;
		reg = <0x00 0x1a06f000 0x00 0x1000>;
	};

	syson@1b000000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,ipesys\0mediatek,mt6853-ipesys\0syscon";
		phandle = <0x88>;
		pwr-regmap = <0x58>;
		reg = <0x00 0x1b000000 0x00 0x1000>;
	};

	syson@1f000000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,mt6853-mdpsys_config\0syscon";
		phandle = <0x84>;
		pwr-regmap = <0x58>;
		reg = <0x00 0x1f000000 0x00 0x1000>;
	};

	tcpc_pd {
		phandle = <0x112>;
	};

	tee_sanity {
		compatible = "mediatek,tee_sanity";
		interrupts = <0x00 0x54 0x01>;
	};

	therm_ctrl@1100b000 {
		clock-names = "therm-main";
		clocks = <0x2b 0x09>;
		compatible = "mediatek,therm_ctrl";
		interrupts = <0x00 0xa9 0x04 0x00 0xaa 0x04>;
		reg = <0x00 0x1100b000 0x00 0x26e200>;
	};

	thermal-sensor1 {
		compatible = "mediatek,mtboard-thermistor1";
		io-channel-names = "thermistor-ch0";
		io-channels = <0x4b 0x00>;
		phandle = <0x122>;
	};

	thermal-sensor2 {
		compatible = "mediatek,mtboard-thermistor2";
		io-channel-names = "thermistor-ch1";
		io-channels = <0x4b 0x01>;
		phandle = <0x123>;
	};

	thermal-sensor3 {
		compatible = "mediatek,mtboard-thermistor3";
		io-channel-names = "thermistor-ch2";
		io-channels = <0x4b 0x02>;
		phandle = <0x124>;
	};

	thermal-sensor5 {
		compatible = "mediatek,mtboard-thermistor5";
		io-channel-names = "thermistor-ch4";
		io-channels = <0x4b 0x04>;
		phandle = <0x125>;
	};

	thermal-sensor6 {
		compatible = "mediatek,mtboard-thermistor6";
		io-channel-names = "thermistor-ch5";
		io-channels = <0x4b 0x05>;
		phandle = <0x126>;
	};

	thermal-sensor7 {
		compatible = "mediatek,mtboard-thermistor7";
		io-channel-names = "thermistor-ch6";
		io-channels = <0x4b 0x06>;
		phandle = <0x127>;
	};

	timer {
		clock-frequency = <0xc65d40>;
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x01>;
		interrupts = <0x01 0x0d 0x04 0x01 0x0e 0x04 0x01 0x0b 0x04 0x01 0x0a 0x04>;
		phandle = <0xc6>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0x00 0x1001b000 0x00 0x1000>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0x00 0x10011000 0x00 0x1000>;
	};

	toprgu@10007000 {
		compatible = "mediatek,toprgu";
		interrupts = <0x00 0x1b1 0x04>;
		phandle = <0xd4>;
		reg = <0x00 0x10007000 0x00 0x1000>;
	};

	touch {
		compatible = "mediatek,touch";
		phandle = <0x10d>;
	};

	trng@1020f000 {
		compatible = "mediatek,trng";
		interrupts = <0x00 0xcf 0x04>;
		reg = <0x00 0x1020f000 0x00 0x1000>;
	};

	ts_focal {
		phandle = <0x187>;
	};

	ts_novatek {
		phandle = <0x186>;
	};

	type_c_port0 {
		interrupt-names = "usbid_evt";
		interrupt-parent = <0x03>;
		interrupts = <0x40 0x00>;
		mt-dual,supported_modes = <0x00>;
		mt-tcpc,name = "type_c_port0";
		mt-tcpc,notifier_supply_num = <0x03>;
		mt-tcpc,role_def = <0x04>;
		mt-tcpc,rp_level = <0x01>;
		mt-tcpc,vconn_supply = <0x01>;
		mt6360pd,intr_gpio = <0x02 0x18 0x00>;
		mt6360pd,intr_gpio_num = <0x18>;
		mt6360pd,pcb_gpio = <0x02 0x10 0x00>;
		mt6360pd,pcb_gpio_num = <0x10>;
		mt6360pd,pcb_gpio_polarity = <0x00>;
		phandle = <0xbc>;

		displayport {
			1st_connection = "dfp_d";
			2nd_connection = "dfp_d";
			signal,dp_v13;
			typec,receptacle;
			usbr20_not_used;

			dfp_d {
				pin_assignment,mode_c;
				pin_assignment,mode_d;
				pin_assignment,mode_e;
				pin_assignment,mode_f;
			};

			ufp_d {
			};
		};

		dpm_caps {
			attemp_discover_cable;
			attemp_discover_id;
			attemp_enter_dp_mode;
			dr_check = <0x00>;
			local_dr_data;
			local_dr_power;
			local_no_suspend;
			local_usb_comm;
			local_vconn_supply;
			pr_check = <0x00>;
		};

		pd-data {
			bat,nr = <0x01>;
			pd,charging_policy = <0x21>;
			pd,id-vdo-data = <0xd60029cf 0x00 0x63600000>;
			pd,id-vdo-size = <0x03>;
			pd,mfrs = "RichtekTCPC";
			pd,pid = <0x6360>;
			pd,sink-pdo-data = <0x1912c 0x190c8>;
			pd,sink-pdo-size = <0x02>;
			pd,source-cap-ext = <0x636029cf 0x00 0x00 0x00 0x00 0x7000000>;
			pd,source-pdo-data = <0x19096>;
			pd,source-pdo-size = <0x01>;
			pd,vid = <0x29cf>;

			bat-info0 {
				bat,design_cap = <0xbb8>;
				bat,mfrs = "bat1";
				bat,pid = <0x6360>;
				bat,vid = <0x29cf>;
			};
		};
	};

	udi@10005000 {
		compatible = "mediatek,udi";
		ecc_debug = <0x01>;
		phandle = <0xd0>;
		reg = <0x00 0x10005000 0x00 0x1000>;
		udi_offset1 = <0x3f0>;
		udi_offset2 = <0x400>;
		udi_value1 = "D@\0";
		udi_value2 = <0x44>;
	};

	ufs_mphy@11fa0000 {
		compatible = "mediatek,ufs_mphy";
		reg = <0x00 0x11fa0000 0x00 0xc000>;
	};

	ufshci@11270000 {
		clock-names = "ufs-clk\0ufs-unipro-clk\0ufs-mp-clk\0ufs-crypto-clk\0ufs-vendor-crypto-clk-mux\0ufs-vendor-crypto-normal-parent-clk\0ufs-vendor-crypto-perf-parent-clk";
		clocks = <0x2b 0x4c 0x2b 0x3d 0x2b 0x3f 0x2b 0x4d 0x45 0xc7 0x45 0x26 0x45 0x02>;
		compatible = "mediatek,ufshci";
		freq-table-hz = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		interrupts = <0x00 0x69 0x04>;
		lanes-per-direction = <0x02>;
		mediatek,auto-hibern8-timer = <0x0a>;
		mediatek,perf-crypto-vcore = <0x02>;
		mediatek,rpm-autosuspend-delay = <0x7d0>;
		mediatek,rpm-enable = <0x01>;
		mediatek,rpm-level = <0x03>;
		mediatek,spm-level = <0x03>;
		phandle = <0x104>;
		reg = <0x00 0x11270000 0x00 0x2300>;
		vcc-fixed-regulator;
		vcc-supply = <0x3c>;
		vcc-voltage = <0x2dc6c0>;
		vcc-voltage-plus = <0x00>;
	};

	usb0phy@11e40000 {
		#phy-cells = <0x01>;
		compatible = "mediatek,mt6853-phy";
		phandle = <0x53>;
		reg = <0x00 0x11e40000 0x00 0x10000 0x00 0x11203e00 0x00 0x100>;
		reg-names = "sif_base\0ippc";

		usb_phy_tuning {
			compatible = "mediatek,phy_tuning";
			u2_discth_cn = <0x07>;
			u2_discth_gl_jp = <0x07>;
			u2_enhance_cn = <0x02>;
			u2_enhance_gl_jp = <0x03>;
			u2_intr_cal_cn = <0x12>;
			u2_intr_cal_gl_jp = <0x14>;
			u2_term_ref_cn = <0x05>;
			u2_term_ref_gl_jp = <0x04>;
			u2_vrt_ref_cn = <0x05>;
			u2_vrt_ref_gl_jp = <0x04>;
		};
	};

	usb_boost_manager {
		boost_period = <0x1e>;
		compatible = "mediatek,usb_boost";
	};

	usb_xhci@11200000 {
		clock-names = "sys_ck";
		clocks = <0x2b 0x4f>;
		compatible = "mediatek,mt67xx-xhci";
		interrupt-names = "xhci";
		interrupts = <0x00 0x61 0x04>;
		phandle = <0x11b>;
		phy-names = "port0_phy";
		phys = <0x53 0x00>;
		reg = <0x00 0x11200000 0x00 0x1000>;
		reg-names = "mac";
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x00 0x128 0x01 0x00 0x129 0x01>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	vcu@16000000 {
		compatible = "mediatek-vcu";
		gce-event-names = "venc_eof\0venc_cmdq_pause_done\0venc_mb_done\0venc_sps_done\0venc_pps_done\0venc_128B_cnt_done\0vdec_pic_start\0vdec_decode_done\0vdec_pause\0vdec_dec_error\0vdec_mc_busy_overflow_timeout\0vdec_all_dram_req_done\0vdec_ini_fetch_rdy\0vdec_process_flag\0vdec_search_start_code_done\0vdec_ref_reorder_done\0vdec_wp_tble_done\0vdec_count_sram_clr_done\0vdec_gce_cnt_op_threshold";
		gce-events = <0x50 0x81 0x50 0x82 0x50 0x84 0x50 0x89 0x50 0x88 0x50 0x85 0x50 0xa0 0x50 0xa1 0x50 0xa2 0x50 0xa3 0x50 0xa4 0x50 0xa5 0x50 0xa6 0x50 0xa7 0x50 0xa8 0x50 0xa9 0x50 0xaa 0x50 0xab 0x50 0xaf>;
		gce-gpr = <0x0a 0x0b>;
		iommus = <0x81 0x80>;
		mboxes = <0x50 0x07 0x00 0x01 0x50 0x0c 0x00 0x01 0x83 0x09 0x00 0x01>;
		mediatek,dec_gce_th_num = <0x01>;
		mediatek,enc_gce_th_num = <0x01>;
		mediatek,mailbox-gce = <0x50>;
		mediatek,vcuid = <0x00>;
		mediatek,vcuname = "vcu";
		phandle = <0x9b>;
		reg = <0x00 0x16000000 0x00 0x40000 0x00 0x17020000 0x00 0x10000 0x00 0x17820000 0x00 0x10000>;
	};

	vdec@16000000 {
		clock-names = "MT_CG_VDEC";
		clocks = <0x85 0x01>;
		compatible = "mediatek,mt6853-vcodec-dec";
		interrupts = <0x00 0x1aa 0x04>;
		iommus = <0x81 0x80>;
		mediatek,larb = <0x8d>;
		mediatek,vcu = <0x9b>;
		reg = <0x00 0x1602f000 0x00 0x1000 0x00 0x16020000 0x00 0x400 0x00 0x16025000 0x00 0x1000>;
	};

	venc@17000000 {
		clock-names = "MT_CG_VENC";
		clocks = <0x9c 0x01>;
		compatible = "mediatek,mt6853-vcodec-enc";
		interrupts = <0x00 0x136 0x04>;
		iommus = <0x81 0xe4>;
		mediatek,larb = <0x8e>;
		mediatek,vcu = <0x9b>;
		reg = <0x00 0x17020000 0x00 0x2000>;
	};

	venc@17020000 {
		compatible = "mediatek,venc";
		interrupts = <0x00 0x136 0x04>;
		reg = <0x00 0x17020000 0x00 0x10000>;
	};

	vpu_core0@19030000 {
		compatible = "mediatek,vpu_core0";
		id = <0x00>;
		interrupts = <0x00 0x1a5 0x04>;
		iommus = <0x8b 0x2a0>;
		kernel-lib = <0x7de00000 0x500000 0xffffffff>;
		main-prog = <0x7db00000 0x300000 0x100000>;
		phandle = <0x27>;
		reg = <0x00 0x19030000 0x00 0x1000 0x00 0x1d100000 0x00 0x40000 0x00 0x1d140000 0x00 0x30000 0x00 0xd190000 0x00 0x4000>;
		reset-vector = <0x7da00000 0x100000 0x00>;
		work-buf = <0x00 0x12000 0xffffffff>;
	};

	vpu_core1@19031000 {
		compatible = "mediatek,vpu_core1";
		id = <0x01>;
		interrupts = <0x00 0x1a6 0x04>;
		iommus = <0x8b 0x2a0>;
		kernel-lib = <0x7e700000 0x500000 0xffffffff>;
		main-prog = <0x7e400000 0x300000 0x500000>;
		phandle = <0x28>;
		reg = <0x00 0x19031000 0x00 0x1000 0x00 0x1d200000 0x00 0x40000 0x00 0x1d240000 0x00 0x30000 0x00 0xd194000 0x00 0x4000>;
		reset-vector = <0x7e300000 0x100000 0x400000>;
		work-buf = <0x00 0x12000 0xffffffff>;
	};

	wifi@18000000 {
		compatible = "mediatek,wifi";
		interrupts = <0x00 0x179 0x04>;
		memory-region = <0x57>;
		reg = <0x00 0x18000000 0x00 0x100000>;
	};

	wpe_a@15811000 {
		clock-names = "WPE_CLK_IMG_LARB9\0WPE_CLK_IMG_WPE_A\0WPE_CLK_IMG";
		clocks = <0x9a 0x00 0x9a 0x03 0x48 0x07>;
		compatible = "mediatek,wpe_a";
		interrupts = <0x00 0x15d 0x04>;
		reg = <0x00 0x15811000 0x00 0x1000>;
	};

	wpe_b@15811000 {
		compatible = "mediatek,wpe_b";
		reg = <0x00 0x15811000 0x00 0x1000>;
	};

	xiaomi_touch {
		phandle = <0x188>;
	};
};
