INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/1_Reti_Combinatorie_Elementari/Esercizio_1.2/esercizio_1.2.srcs/sources_1/new/tb_interconnection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_interconnection'
