
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v
Parsing SystemVerilog input from `/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v' to AST representation.
Storing AST representation for module `$abstract\latch_002_gate'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: $abstract\latch_002_gate
Automatically selected $abstract\latch_002_gate as design top module.

2.2. Analyzing design hierarchy..
Top module:  $abstract\latch_002_gate

2.3. Analyzing design hierarchy..
Top module:  $abstract\latch_002_gate
Removed 0 unused modules.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Executing AST frontend in derive mode using pre-parsed AST for module `\latch_002_gate'.
Generating RTLIL representation for module `\latch_002_gate'.

3.2. Analyzing design hierarchy..
Top module:  \latch_002_gate

3.3. Analyzing design hierarchy..
Top module:  \latch_002_gate
Removing unused module `$abstract\latch_002_gate'.
Removed 1 unused modules.

4. Executing PROC pass (convert processes to netlists).

4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.4. Executing PROC_INIT pass (extract init attributes).

4.5. Executing PROC_ARST pass (detect async resets in processes).

4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1'.
     1/64: $0\dword[63:0] [63]
     2/64: $0\dword[63:0] [62]
     3/64: $0\dword[63:0] [60]
     4/64: $0\dword[63:0] [61]
     5/64: $0\dword[63:0] [59]
     6/64: $0\dword[63:0] [58]
     7/64: $0\dword[63:0] [57]
     8/64: $0\dword[63:0] [56]
     9/64: $0\dword[63:0] [55]
    10/64: $0\dword[63:0] [54]
    11/64: $0\dword[63:0] [53]
    12/64: $0\dword[63:0] [52]
    13/64: $0\dword[63:0] [51]
    14/64: $0\dword[63:0] [50]
    15/64: $0\dword[63:0] [49]
    16/64: $0\dword[63:0] [48]
    17/64: $0\dword[63:0] [47]
    18/64: $0\dword[63:0] [46]
    19/64: $0\dword[63:0] [45]
    20/64: $0\dword[63:0] [44]
    21/64: $0\dword[63:0] [43]
    22/64: $0\dword[63:0] [42]
    23/64: $0\dword[63:0] [41]
    24/64: $0\dword[63:0] [40]
    25/64: $0\dword[63:0] [39]
    26/64: $0\dword[63:0] [38]
    27/64: $0\dword[63:0] [37]
    28/64: $0\dword[63:0] [36]
    29/64: $0\dword[63:0] [35]
    30/64: $0\dword[63:0] [34]
    31/64: $0\dword[63:0] [33]
    32/64: $0\dword[63:0] [32]
    33/64: $0\dword[63:0] [31]
    34/64: $0\dword[63:0] [30]
    35/64: $0\dword[63:0] [29]
    36/64: $0\dword[63:0] [28]
    37/64: $0\dword[63:0] [27]
    38/64: $0\dword[63:0] [26]
    39/64: $0\dword[63:0] [25]
    40/64: $0\dword[63:0] [24]
    41/64: $0\dword[63:0] [23]
    42/64: $0\dword[63:0] [22]
    43/64: $0\dword[63:0] [21]
    44/64: $0\dword[63:0] [20]
    45/64: $0\dword[63:0] [19]
    46/64: $0\dword[63:0] [18]
    47/64: $0\dword[63:0] [17]
    48/64: $0\dword[63:0] [16]
    49/64: $0\dword[63:0] [15]
    50/64: $0\dword[63:0] [14]
    51/64: $0\dword[63:0] [6]
    52/64: $0\dword[63:0] [13]
    53/64: $0\dword[63:0] [5]
    54/64: $0\dword[63:0] [12]
    55/64: $0\dword[63:0] [4]
    56/64: $0\dword[63:0] [11]
    57/64: $0\dword[63:0] [3]
    58/64: $0\dword[63:0] [10]
    59/64: $0\dword[63:0] [2]
    60/64: $0\dword[63:0] [8]
    61/64: $0\dword[63:0] [1]
    62/64: $0\dword[63:0] [9]
    63/64: $0\dword[63:0] [0]
    64/64: $0\dword[63:0] [7]

4.7. Executing PROC_DLATCH pass (convert process syncs to latches).
Latch inferred for signal `\latch_002_gate.\dword [0]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$2719
Latch inferred for signal `\latch_002_gate.\dword [1]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$2742
Latch inferred for signal `\latch_002_gate.\dword [2]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$2771
Latch inferred for signal `\latch_002_gate.\dword [3]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$2806
Latch inferred for signal `\latch_002_gate.\dword [4]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$2847
Latch inferred for signal `\latch_002_gate.\dword [5]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$2894
Latch inferred for signal `\latch_002_gate.\dword [6]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$2947
Latch inferred for signal `\latch_002_gate.\dword [7]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$3006
Latch inferred for signal `\latch_002_gate.\dword [8]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$3065
Latch inferred for signal `\latch_002_gate.\dword [9]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$3124
Latch inferred for signal `\latch_002_gate.\dword [10]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$3183
Latch inferred for signal `\latch_002_gate.\dword [11]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$3242
Latch inferred for signal `\latch_002_gate.\dword [12]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$3301
Latch inferred for signal `\latch_002_gate.\dword [13]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$3360
Latch inferred for signal `\latch_002_gate.\dword [14]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$3419
Latch inferred for signal `\latch_002_gate.\dword [15]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$3478
Latch inferred for signal `\latch_002_gate.\dword [16]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$3537
Latch inferred for signal `\latch_002_gate.\dword [17]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$3596
Latch inferred for signal `\latch_002_gate.\dword [18]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$3655
Latch inferred for signal `\latch_002_gate.\dword [19]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$3714
Latch inferred for signal `\latch_002_gate.\dword [20]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$3773
Latch inferred for signal `\latch_002_gate.\dword [21]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$3832
Latch inferred for signal `\latch_002_gate.\dword [22]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$3891
Latch inferred for signal `\latch_002_gate.\dword [23]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$3950
Latch inferred for signal `\latch_002_gate.\dword [24]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$4009
Latch inferred for signal `\latch_002_gate.\dword [25]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$4068
Latch inferred for signal `\latch_002_gate.\dword [26]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$4127
Latch inferred for signal `\latch_002_gate.\dword [27]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$4186
Latch inferred for signal `\latch_002_gate.\dword [28]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$4245
Latch inferred for signal `\latch_002_gate.\dword [29]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$4304
Latch inferred for signal `\latch_002_gate.\dword [30]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$4363
Latch inferred for signal `\latch_002_gate.\dword [31]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$4422
Latch inferred for signal `\latch_002_gate.\dword [32]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$4481
Latch inferred for signal `\latch_002_gate.\dword [33]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$4540
Latch inferred for signal `\latch_002_gate.\dword [34]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$4599
Latch inferred for signal `\latch_002_gate.\dword [35]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$4658
Latch inferred for signal `\latch_002_gate.\dword [36]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$4717
Latch inferred for signal `\latch_002_gate.\dword [37]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$4776
Latch inferred for signal `\latch_002_gate.\dword [38]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$4835
Latch inferred for signal `\latch_002_gate.\dword [39]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$4894
Latch inferred for signal `\latch_002_gate.\dword [40]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$4953
Latch inferred for signal `\latch_002_gate.\dword [41]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$5012
Latch inferred for signal `\latch_002_gate.\dword [42]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$5071
Latch inferred for signal `\latch_002_gate.\dword [43]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$5130
Latch inferred for signal `\latch_002_gate.\dword [44]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$5189
Latch inferred for signal `\latch_002_gate.\dword [45]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$5248
Latch inferred for signal `\latch_002_gate.\dword [46]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$5307
Latch inferred for signal `\latch_002_gate.\dword [47]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$5366
Latch inferred for signal `\latch_002_gate.\dword [48]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$5425
Latch inferred for signal `\latch_002_gate.\dword [49]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$5484
Latch inferred for signal `\latch_002_gate.\dword [50]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$5543
Latch inferred for signal `\latch_002_gate.\dword [51]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$5602
Latch inferred for signal `\latch_002_gate.\dword [52]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$5661
Latch inferred for signal `\latch_002_gate.\dword [53]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$5720
Latch inferred for signal `\latch_002_gate.\dword [54]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$5779
Latch inferred for signal `\latch_002_gate.\dword [55]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$5838
Latch inferred for signal `\latch_002_gate.\dword [56]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$5897
Latch inferred for signal `\latch_002_gate.\dword [57]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$5956
Latch inferred for signal `\latch_002_gate.\dword [58]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$6015
Latch inferred for signal `\latch_002_gate.\dword [59]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$6074
Latch inferred for signal `\latch_002_gate.\dword [60]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$6133
Latch inferred for signal `\latch_002_gate.\dword [61]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$6192
Latch inferred for signal `\latch_002_gate.\dword [62]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$6251
Latch inferred for signal `\latch_002_gate.\dword [63]' from process `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1': $auto$proc_dlatch.cc:427:proc_dlatch$6310

4.8. Executing PROC_DFF pass (convert process syncs to FFs).

4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1'.
Removing empty process `latch_002_gate.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/latch_002_gate_good.v:7$1'.
Cleaned up 2 empty switches.

4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module latch_002_gate.
<suppressed ~816 debug messages>

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module latch_002_gate.
<suppressed ~3 debug messages>

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latch_002_gate'.
<suppressed ~2520 debug messages>
Removed a total of 840 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latch_002_gate..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latch_002_gate.
    New ctrl vector for $pmux cell $procmux$2686: { $procmux$2693_CMP $procmux$2692_CMP $procmux$2691_CMP $procmux$2690_CMP $procmux$2689_CMP $procmux$2688_CMP $procmux$2687_CMP }
    New ctrl vector for $pmux cell $procmux$2552: { $procmux$2691_CMP $procmux$2690_CMP $procmux$2689_CMP $procmux$2688_CMP $procmux$2687_CMP $procmux$2554_CMP $procmux$2553_CMP }
    New ctrl vector for $pmux cell $procmux$2493: $procmux$2693_CMP
    New ctrl vector for $pmux cell $procmux$2420: { $procmux$2692_CMP $procmux$2691_CMP $procmux$2690_CMP $procmux$2689_CMP $procmux$2688_CMP $procmux$2687_CMP $procmux$2554_CMP }
    New ctrl vector for $pmux cell $procmux$2359: { $procmux$2693_CMP $procmux$2692_CMP }
    New ctrl vector for $pmux cell $procmux$2287: { $procmux$2690_CMP $procmux$2689_CMP $procmux$2688_CMP $procmux$2687_CMP $procmux$2554_CMP $procmux$2553_CMP $procmux$2288_CMP }
    New ctrl vector for $pmux cell $procmux$2227: { $procmux$2693_CMP $procmux$2692_CMP $procmux$2691_CMP }
    New ctrl vector for $pmux cell $procmux$2156: { $procmux$2689_CMP $procmux$2688_CMP $procmux$2687_CMP $procmux$2554_CMP $procmux$2553_CMP $procmux$2288_CMP $procmux$2157_CMP }
    New ctrl vector for $pmux cell $procmux$2096: { $procmux$2693_CMP $procmux$2692_CMP $procmux$2691_CMP $procmux$2690_CMP }
    New ctrl vector for $pmux cell $procmux$2026: { $procmux$2688_CMP $procmux$2687_CMP $procmux$2554_CMP $procmux$2553_CMP $procmux$2288_CMP $procmux$2157_CMP $procmux$2027_CMP }
    New ctrl vector for $pmux cell $procmux$1966: { $procmux$2693_CMP $procmux$2692_CMP $procmux$2691_CMP $procmux$2690_CMP $procmux$2689_CMP }
    New ctrl vector for $pmux cell $procmux$1897: { $procmux$2687_CMP $procmux$2554_CMP $procmux$2553_CMP $procmux$2288_CMP $procmux$2157_CMP $procmux$2027_CMP $procmux$1898_CMP }
    New ctrl vector for $pmux cell $procmux$1837: { $procmux$2693_CMP $procmux$2692_CMP $procmux$2691_CMP $procmux$2690_CMP $procmux$2689_CMP $procmux$2688_CMP }
    New ctrl vector for $pmux cell $procmux$1769: { $procmux$2554_CMP $procmux$2553_CMP $procmux$2288_CMP $procmux$2157_CMP $procmux$2027_CMP $procmux$1898_CMP $procmux$1770_CMP }
    New ctrl vector for $pmux cell $procmux$1709: { $procmux$2553_CMP $procmux$2288_CMP $procmux$2157_CMP $procmux$2027_CMP $procmux$1898_CMP $procmux$1770_CMP $procmux$1710_CMP }
    New ctrl vector for $pmux cell $procmux$1650: { $procmux$2288_CMP $procmux$2157_CMP $procmux$2027_CMP $procmux$1898_CMP $procmux$1770_CMP $procmux$1710_CMP $procmux$1651_CMP }
    New ctrl vector for $pmux cell $procmux$1592: { $procmux$2157_CMP $procmux$2027_CMP $procmux$1898_CMP $procmux$1770_CMP $procmux$1710_CMP $procmux$1651_CMP $procmux$1593_CMP }
    New ctrl vector for $pmux cell $procmux$1535: { $procmux$2027_CMP $procmux$1898_CMP $procmux$1770_CMP $procmux$1710_CMP $procmux$1651_CMP $procmux$1593_CMP $procmux$1536_CMP }
    New ctrl vector for $pmux cell $procmux$1479: { $procmux$1898_CMP $procmux$1770_CMP $procmux$1710_CMP $procmux$1651_CMP $procmux$1593_CMP $procmux$1536_CMP $procmux$1480_CMP }
    New ctrl vector for $pmux cell $procmux$1424: { $procmux$1770_CMP $procmux$1710_CMP $procmux$1651_CMP $procmux$1593_CMP $procmux$1536_CMP $procmux$1480_CMP $procmux$1425_CMP }
    New ctrl vector for $pmux cell $procmux$1370: { $procmux$1710_CMP $procmux$1651_CMP $procmux$1593_CMP $procmux$1536_CMP $procmux$1480_CMP $procmux$1425_CMP $procmux$1371_CMP }
    New ctrl vector for $pmux cell $procmux$1317: { $procmux$1651_CMP $procmux$1593_CMP $procmux$1536_CMP $procmux$1480_CMP $procmux$1425_CMP $procmux$1371_CMP $procmux$1318_CMP }
    New ctrl vector for $pmux cell $procmux$1265: { $procmux$1593_CMP $procmux$1536_CMP $procmux$1480_CMP $procmux$1425_CMP $procmux$1371_CMP $procmux$1318_CMP $procmux$1266_CMP }
    New ctrl vector for $pmux cell $procmux$1214: { $procmux$1536_CMP $procmux$1480_CMP $procmux$1425_CMP $procmux$1371_CMP $procmux$1318_CMP $procmux$1266_CMP $procmux$1215_CMP }
    New ctrl vector for $pmux cell $procmux$1164: { $procmux$1480_CMP $procmux$1425_CMP $procmux$1371_CMP $procmux$1318_CMP $procmux$1266_CMP $procmux$1215_CMP $procmux$1165_CMP }
    New ctrl vector for $pmux cell $procmux$1115: { $procmux$1425_CMP $procmux$1371_CMP $procmux$1318_CMP $procmux$1266_CMP $procmux$1215_CMP $procmux$1165_CMP $procmux$1116_CMP }
    New ctrl vector for $pmux cell $procmux$1067: { $procmux$1371_CMP $procmux$1318_CMP $procmux$1266_CMP $procmux$1215_CMP $procmux$1165_CMP $procmux$1116_CMP $procmux$1068_CMP }
    New ctrl vector for $pmux cell $procmux$1020: { $procmux$1318_CMP $procmux$1266_CMP $procmux$1215_CMP $procmux$1165_CMP $procmux$1116_CMP $procmux$1068_CMP $procmux$1021_CMP }
    New ctrl vector for $pmux cell $procmux$974: { $procmux$1266_CMP $procmux$1215_CMP $procmux$1165_CMP $procmux$1116_CMP $procmux$1068_CMP $procmux$1021_CMP $procmux$975_CMP }
    New ctrl vector for $pmux cell $procmux$929: { $procmux$1215_CMP $procmux$1165_CMP $procmux$1116_CMP $procmux$1068_CMP $procmux$1021_CMP $procmux$975_CMP $procmux$930_CMP }
    New ctrl vector for $pmux cell $procmux$885: { $procmux$1165_CMP $procmux$1116_CMP $procmux$1068_CMP $procmux$1021_CMP $procmux$975_CMP $procmux$930_CMP $procmux$886_CMP }
    New ctrl vector for $pmux cell $procmux$842: { $procmux$1116_CMP $procmux$1068_CMP $procmux$1021_CMP $procmux$975_CMP $procmux$930_CMP $procmux$886_CMP $procmux$843_CMP }
    New ctrl vector for $pmux cell $procmux$800: { $procmux$1068_CMP $procmux$1021_CMP $procmux$975_CMP $procmux$930_CMP $procmux$886_CMP $procmux$843_CMP $procmux$801_CMP }
    New ctrl vector for $pmux cell $procmux$759: { $procmux$1021_CMP $procmux$975_CMP $procmux$930_CMP $procmux$886_CMP $procmux$843_CMP $procmux$801_CMP $procmux$760_CMP }
    New ctrl vector for $pmux cell $procmux$719: { $procmux$975_CMP $procmux$930_CMP $procmux$886_CMP $procmux$843_CMP $procmux$801_CMP $procmux$760_CMP $procmux$720_CMP }
    New ctrl vector for $pmux cell $procmux$680: { $procmux$930_CMP $procmux$886_CMP $procmux$843_CMP $procmux$801_CMP $procmux$760_CMP $procmux$720_CMP $procmux$681_CMP }
    New ctrl vector for $pmux cell $procmux$642: { $procmux$886_CMP $procmux$843_CMP $procmux$801_CMP $procmux$760_CMP $procmux$720_CMP $procmux$681_CMP $procmux$643_CMP }
    New ctrl vector for $pmux cell $procmux$605: { $procmux$843_CMP $procmux$801_CMP $procmux$760_CMP $procmux$720_CMP $procmux$681_CMP $procmux$643_CMP $procmux$606_CMP }
    New ctrl vector for $pmux cell $procmux$569: { $procmux$801_CMP $procmux$760_CMP $procmux$720_CMP $procmux$681_CMP $procmux$643_CMP $procmux$606_CMP $procmux$570_CMP }
    New ctrl vector for $pmux cell $procmux$534: { $procmux$760_CMP $procmux$720_CMP $procmux$681_CMP $procmux$643_CMP $procmux$606_CMP $procmux$570_CMP $procmux$535_CMP }
    New ctrl vector for $pmux cell $procmux$500: { $procmux$720_CMP $procmux$681_CMP $procmux$643_CMP $procmux$606_CMP $procmux$570_CMP $procmux$535_CMP $procmux$501_CMP }
    New ctrl vector for $pmux cell $procmux$467: { $procmux$681_CMP $procmux$643_CMP $procmux$606_CMP $procmux$570_CMP $procmux$535_CMP $procmux$501_CMP $procmux$468_CMP }
    New ctrl vector for $pmux cell $procmux$435: { $procmux$643_CMP $procmux$606_CMP $procmux$570_CMP $procmux$535_CMP $procmux$501_CMP $procmux$468_CMP $procmux$436_CMP }
    New ctrl vector for $pmux cell $procmux$404: { $procmux$606_CMP $procmux$570_CMP $procmux$535_CMP $procmux$501_CMP $procmux$468_CMP $procmux$436_CMP $procmux$405_CMP }
    New ctrl vector for $pmux cell $procmux$374: { $procmux$570_CMP $procmux$535_CMP $procmux$501_CMP $procmux$468_CMP $procmux$436_CMP $procmux$405_CMP $procmux$375_CMP }
    New ctrl vector for $pmux cell $procmux$345: { $procmux$535_CMP $procmux$501_CMP $procmux$468_CMP $procmux$436_CMP $procmux$405_CMP $procmux$375_CMP $procmux$346_CMP }
    New ctrl vector for $pmux cell $procmux$317: { $procmux$501_CMP $procmux$468_CMP $procmux$436_CMP $procmux$405_CMP $procmux$375_CMP $procmux$346_CMP $procmux$318_CMP }
    New ctrl vector for $pmux cell $procmux$290: { $procmux$468_CMP $procmux$436_CMP $procmux$405_CMP $procmux$375_CMP $procmux$346_CMP $procmux$318_CMP $procmux$291_CMP }
    New ctrl vector for $pmux cell $procmux$264: { $procmux$436_CMP $procmux$405_CMP $procmux$375_CMP $procmux$346_CMP $procmux$318_CMP $procmux$291_CMP $procmux$265_CMP }
    New ctrl vector for $pmux cell $procmux$239: { $procmux$405_CMP $procmux$375_CMP $procmux$346_CMP $procmux$318_CMP $procmux$291_CMP $procmux$265_CMP $procmux$240_CMP }
    New ctrl vector for $pmux cell $procmux$215: { $procmux$375_CMP $procmux$346_CMP $procmux$318_CMP $procmux$291_CMP $procmux$265_CMP $procmux$240_CMP $procmux$216_CMP }
    New ctrl vector for $pmux cell $procmux$192: { $procmux$346_CMP $procmux$318_CMP $procmux$291_CMP $procmux$265_CMP $procmux$240_CMP $procmux$216_CMP $procmux$193_CMP }
    New ctrl vector for $pmux cell $procmux$170: { $procmux$318_CMP $procmux$291_CMP $procmux$265_CMP $procmux$240_CMP $procmux$216_CMP $procmux$193_CMP $procmux$171_CMP }
    New ctrl vector for $pmux cell $procmux$149: { $procmux$291_CMP $procmux$265_CMP $procmux$240_CMP $procmux$216_CMP $procmux$193_CMP $procmux$171_CMP $procmux$150_CMP }
    New ctrl vector for $pmux cell $procmux$129: { $procmux$265_CMP $procmux$240_CMP $procmux$216_CMP $procmux$193_CMP $procmux$171_CMP $procmux$150_CMP $procmux$130_CMP }
    New ctrl vector for $pmux cell $procmux$110: { $procmux$240_CMP $procmux$216_CMP $procmux$193_CMP $procmux$171_CMP $procmux$150_CMP $procmux$130_CMP $procmux$111_CMP }
    New ctrl vector for $pmux cell $procmux$92: { $procmux$216_CMP $procmux$193_CMP $procmux$171_CMP $procmux$150_CMP $procmux$130_CMP $procmux$111_CMP $procmux$93_CMP }
    New ctrl vector for $pmux cell $procmux$75: { $procmux$193_CMP $procmux$171_CMP $procmux$150_CMP $procmux$130_CMP $procmux$111_CMP $procmux$93_CMP $procmux$76_CMP }
    New ctrl vector for $pmux cell $procmux$59: { $procmux$171_CMP $procmux$150_CMP $procmux$130_CMP $procmux$111_CMP $procmux$93_CMP $procmux$76_CMP $procmux$60_CMP }
    New ctrl vector for $pmux cell $procmux$44: { $procmux$130_CMP $procmux$111_CMP $procmux$93_CMP $procmux$76_CMP $procmux$60_CMP $procmux$46_CMP $procmux$45_CMP }
    New ctrl vector for $pmux cell $procmux$31: { $procmux$150_CMP $procmux$130_CMP $procmux$111_CMP $procmux$93_CMP $procmux$76_CMP $procmux$60_CMP $procmux$46_CMP }
    New ctrl vector for $pmux cell $procmux$17: { $procmux$111_CMP $procmux$93_CMP $procmux$76_CMP $procmux$60_CMP $procmux$46_CMP $procmux$45_CMP $procmux$18_CMP }
    New ctrl vector for $pmux cell $procmux$5: { $procmux$93_CMP $procmux$76_CMP $procmux$60_CMP $procmux$46_CMP $procmux$45_CMP $procmux$18_CMP $procmux$6_CMP }
  Optimizing cells in module \latch_002_gate.
Performed a total of 63 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latch_002_gate'.
Removed a total of 0 cells.

5.6. Executing OPT_DFF pass (perform DFF optimizations).

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latch_002_gate..
Removed 64 unused cells and 1777 unused wires.
<suppressed ~66 debug messages>

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module latch_002_gate.
<suppressed ~533 debug messages>

5.9. Rerunning OPT passes. (Maybe there is more to do..)

5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latch_002_gate..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/8 on $pmux $procmux$1020.
    dead port 2/8 on $pmux $procmux$1020.
    dead port 3/8 on $pmux $procmux$1020.
    dead port 4/8 on $pmux $procmux$1020.
    dead port 6/8 on $pmux $procmux$1020.
    dead port 7/8 on $pmux $procmux$1020.
    dead port 1/8 on $pmux $procmux$1067.
    dead port 2/8 on $pmux $procmux$1067.
    dead port 3/8 on $pmux $procmux$1067.
    dead port 5/8 on $pmux $procmux$1067.
    dead port 6/8 on $pmux $procmux$1067.
    dead port 7/8 on $pmux $procmux$1067.
    dead port 2/8 on $pmux $procmux$110.
    dead port 3/8 on $pmux $procmux$110.
    dead port 4/8 on $pmux $procmux$110.
    dead port 5/8 on $pmux $procmux$110.
    dead port 6/8 on $pmux $procmux$110.
    dead port 7/8 on $pmux $procmux$110.
    dead port 1/8 on $pmux $procmux$1115.
    dead port 2/8 on $pmux $procmux$1115.
    dead port 4/8 on $pmux $procmux$1115.
    dead port 5/8 on $pmux $procmux$1115.
    dead port 6/8 on $pmux $procmux$1115.
    dead port 7/8 on $pmux $procmux$1115.
    dead port 1/8 on $pmux $procmux$1164.
    dead port 3/8 on $pmux $procmux$1164.
    dead port 4/8 on $pmux $procmux$1164.
    dead port 5/8 on $pmux $procmux$1164.
    dead port 6/8 on $pmux $procmux$1164.
    dead port 7/8 on $pmux $procmux$1164.
    dead port 2/8 on $pmux $procmux$1214.
    dead port 3/8 on $pmux $procmux$1214.
    dead port 4/8 on $pmux $procmux$1214.
    dead port 5/8 on $pmux $procmux$1214.
    dead port 6/8 on $pmux $procmux$1214.
    dead port 7/8 on $pmux $procmux$1214.
    dead port 1/8 on $pmux $procmux$1265.
    dead port 2/8 on $pmux $procmux$1265.
    dead port 3/8 on $pmux $procmux$1265.
    dead port 4/8 on $pmux $procmux$1265.
    dead port 5/8 on $pmux $procmux$1265.
    dead port 6/8 on $pmux $procmux$1265.
    dead port 7/8 on $pmux $procmux$1265.
    dead port 1/8 on $pmux $procmux$129.
    dead port 2/8 on $pmux $procmux$129.
    dead port 3/8 on $pmux $procmux$129.
    dead port 4/8 on $pmux $procmux$129.
    dead port 5/8 on $pmux $procmux$129.
    dead port 6/8 on $pmux $procmux$129.
    dead port 7/8 on $pmux $procmux$129.
    dead port 1/8 on $pmux $procmux$1317.
    dead port 2/8 on $pmux $procmux$1317.
    dead port 3/8 on $pmux $procmux$1317.
    dead port 4/8 on $pmux $procmux$1317.
    dead port 5/8 on $pmux $procmux$1317.
    dead port 6/8 on $pmux $procmux$1317.
    dead port 1/8 on $pmux $procmux$1370.
    dead port 2/8 on $pmux $procmux$1370.
    dead port 3/8 on $pmux $procmux$1370.
    dead port 4/8 on $pmux $procmux$1370.
    dead port 5/8 on $pmux $procmux$1370.
    dead port 7/8 on $pmux $procmux$1370.
    dead port 1/8 on $pmux $procmux$1424.
    dead port 2/8 on $pmux $procmux$1424.
    dead port 3/8 on $pmux $procmux$1424.
    dead port 4/8 on $pmux $procmux$1424.
    dead port 6/8 on $pmux $procmux$1424.
    dead port 7/8 on $pmux $procmux$1424.
    dead port 1/8 on $pmux $procmux$1479.
    dead port 2/8 on $pmux $procmux$1479.
    dead port 3/8 on $pmux $procmux$1479.
    dead port 5/8 on $pmux $procmux$1479.
    dead port 6/8 on $pmux $procmux$1479.
    dead port 7/8 on $pmux $procmux$1479.
    dead port 1/8 on $pmux $procmux$149.
    dead port 2/8 on $pmux $procmux$149.
    dead port 3/8 on $pmux $procmux$149.
    dead port 4/8 on $pmux $procmux$149.
    dead port 5/8 on $pmux $procmux$149.
    dead port 6/8 on $pmux $procmux$149.
    dead port 1/8 on $pmux $procmux$1535.
    dead port 2/8 on $pmux $procmux$1535.
    dead port 4/8 on $pmux $procmux$1535.
    dead port 5/8 on $pmux $procmux$1535.
    dead port 6/8 on $pmux $procmux$1535.
    dead port 7/8 on $pmux $procmux$1535.
    dead port 1/8 on $pmux $procmux$1592.
    dead port 3/8 on $pmux $procmux$1592.
    dead port 4/8 on $pmux $procmux$1592.
    dead port 5/8 on $pmux $procmux$1592.
    dead port 6/8 on $pmux $procmux$1592.
    dead port 7/8 on $pmux $procmux$1592.
    dead port 2/8 on $pmux $procmux$1650.
    dead port 3/8 on $pmux $procmux$1650.
    dead port 4/8 on $pmux $procmux$1650.
    dead port 5/8 on $pmux $procmux$1650.
    dead port 6/8 on $pmux $procmux$1650.
    dead port 7/8 on $pmux $procmux$1650.
    dead port 1/8 on $pmux $procmux$17.
    dead port 2/8 on $pmux $procmux$17.
    dead port 3/8 on $pmux $procmux$17.
    dead port 4/8 on $pmux $procmux$17.
    dead port 5/8 on $pmux $procmux$17.
    dead port 6/8 on $pmux $procmux$17.
    dead port 1/8 on $pmux $procmux$170.
    dead port 2/8 on $pmux $procmux$170.
    dead port 3/8 on $pmux $procmux$170.
    dead port 4/8 on $pmux $procmux$170.
    dead port 5/8 on $pmux $procmux$170.
    dead port 7/8 on $pmux $procmux$170.
    dead port 1/8 on $pmux $procmux$1709.
    dead port 2/8 on $pmux $procmux$1709.
    dead port 3/8 on $pmux $procmux$1709.
    dead port 4/8 on $pmux $procmux$1709.
    dead port 5/8 on $pmux $procmux$1709.
    dead port 6/8 on $pmux $procmux$1709.
    dead port 7/8 on $pmux $procmux$1709.
    dead port 1/8 on $pmux $procmux$1769.
    dead port 2/8 on $pmux $procmux$1769.
    dead port 3/8 on $pmux $procmux$1769.
    dead port 4/8 on $pmux $procmux$1769.
    dead port 5/8 on $pmux $procmux$1769.
    dead port 6/8 on $pmux $procmux$1769.
    dead port 1/7 on $pmux $procmux$1837.
    dead port 2/7 on $pmux $procmux$1837.
    dead port 3/7 on $pmux $procmux$1837.
    dead port 4/7 on $pmux $procmux$1837.
    dead port 5/7 on $pmux $procmux$1837.
    dead port 6/7 on $pmux $procmux$1837.
    dead port 1/8 on $pmux $procmux$1897.
    dead port 2/8 on $pmux $procmux$1897.
    dead port 3/8 on $pmux $procmux$1897.
    dead port 4/8 on $pmux $procmux$1897.
    dead port 5/8 on $pmux $procmux$1897.
    dead port 7/8 on $pmux $procmux$1897.
    dead port 1/8 on $pmux $procmux$192.
    dead port 2/8 on $pmux $procmux$192.
    dead port 3/8 on $pmux $procmux$192.
    dead port 4/8 on $pmux $procmux$192.
    dead port 6/8 on $pmux $procmux$192.
    dead port 7/8 on $pmux $procmux$192.
    dead port 1/6 on $pmux $procmux$1966.
    dead port 2/6 on $pmux $procmux$1966.
    dead port 3/6 on $pmux $procmux$1966.
    dead port 4/6 on $pmux $procmux$1966.
    dead port 5/6 on $pmux $procmux$1966.
    dead port 1/8 on $pmux $procmux$2026.
    dead port 2/8 on $pmux $procmux$2026.
    dead port 3/8 on $pmux $procmux$2026.
    dead port 4/8 on $pmux $procmux$2026.
    dead port 6/8 on $pmux $procmux$2026.
    dead port 7/8 on $pmux $procmux$2026.
    dead port 1/5 on $pmux $procmux$2096.
    dead port 2/5 on $pmux $procmux$2096.
    dead port 3/5 on $pmux $procmux$2096.
    dead port 4/5 on $pmux $procmux$2096.
    dead port 1/8 on $pmux $procmux$215.
    dead port 2/8 on $pmux $procmux$215.
    dead port 3/8 on $pmux $procmux$215.
    dead port 5/8 on $pmux $procmux$215.
    dead port 6/8 on $pmux $procmux$215.
    dead port 7/8 on $pmux $procmux$215.
    dead port 1/8 on $pmux $procmux$2156.
    dead port 2/8 on $pmux $procmux$2156.
    dead port 3/8 on $pmux $procmux$2156.
    dead port 5/8 on $pmux $procmux$2156.
    dead port 6/8 on $pmux $procmux$2156.
    dead port 7/8 on $pmux $procmux$2156.
    dead port 1/4 on $pmux $procmux$2227.
    dead port 2/4 on $pmux $procmux$2227.
    dead port 3/4 on $pmux $procmux$2227.
    dead port 1/8 on $pmux $procmux$2287.
    dead port 2/8 on $pmux $procmux$2287.
    dead port 4/8 on $pmux $procmux$2287.
    dead port 5/8 on $pmux $procmux$2287.
    dead port 6/8 on $pmux $procmux$2287.
    dead port 7/8 on $pmux $procmux$2287.
    dead port 1/3 on $pmux $procmux$2359.
    dead port 2/3 on $pmux $procmux$2359.
    dead port 1/8 on $pmux $procmux$239.
    dead port 2/8 on $pmux $procmux$239.
    dead port 4/8 on $pmux $procmux$239.
    dead port 5/8 on $pmux $procmux$239.
    dead port 6/8 on $pmux $procmux$239.
    dead port 7/8 on $pmux $procmux$239.
    dead port 2/8 on $pmux $procmux$2420.
    dead port 3/8 on $pmux $procmux$2420.
    dead port 4/8 on $pmux $procmux$2420.
    dead port 5/8 on $pmux $procmux$2420.
    dead port 6/8 on $pmux $procmux$2420.
    dead port 7/8 on $pmux $procmux$2420.
    dead port 1/8 on $pmux $procmux$2552.
    dead port 3/8 on $pmux $procmux$2552.
    dead port 4/8 on $pmux $procmux$2552.
    dead port 5/8 on $pmux $procmux$2552.
    dead port 6/8 on $pmux $procmux$2552.
    dead port 7/8 on $pmux $procmux$2552.
    dead port 1/8 on $pmux $procmux$264.
    dead port 3/8 on $pmux $procmux$264.
    dead port 4/8 on $pmux $procmux$264.
    dead port 5/8 on $pmux $procmux$264.
    dead port 6/8 on $pmux $procmux$264.
    dead port 7/8 on $pmux $procmux$264.
    dead port 1/8 on $pmux $procmux$2686.
    dead port 2/8 on $pmux $procmux$2686.
    dead port 3/8 on $pmux $procmux$2686.
    dead port 4/8 on $pmux $procmux$2686.
    dead port 5/8 on $pmux $procmux$2686.
    dead port 6/8 on $pmux $procmux$2686.
    dead port 7/8 on $pmux $procmux$2686.
    dead port 2/8 on $pmux $procmux$290.
    dead port 3/8 on $pmux $procmux$290.
    dead port 4/8 on $pmux $procmux$290.
    dead port 5/8 on $pmux $procmux$290.
    dead port 6/8 on $pmux $procmux$290.
    dead port 7/8 on $pmux $procmux$290.
    dead port 1/8 on $pmux $procmux$31.
    dead port 2/8 on $pmux $procmux$31.
    dead port 3/8 on $pmux $procmux$31.
    dead port 4/8 on $pmux $procmux$31.
    dead port 6/8 on $pmux $procmux$31.
    dead port 7/8 on $pmux $procmux$31.
    dead port 1/8 on $pmux $procmux$317.
    dead port 2/8 on $pmux $procmux$317.
    dead port 3/8 on $pmux $procmux$317.
    dead port 4/8 on $pmux $procmux$317.
    dead port 5/8 on $pmux $procmux$317.
    dead port 6/8 on $pmux $procmux$317.
    dead port 7/8 on $pmux $procmux$317.
    dead port 1/8 on $pmux $procmux$345.
    dead port 2/8 on $pmux $procmux$345.
    dead port 3/8 on $pmux $procmux$345.
    dead port 4/8 on $pmux $procmux$345.
    dead port 5/8 on $pmux $procmux$345.
    dead port 6/8 on $pmux $procmux$345.
    dead port 1/8 on $pmux $procmux$374.
    dead port 2/8 on $pmux $procmux$374.
    dead port 3/8 on $pmux $procmux$374.
    dead port 4/8 on $pmux $procmux$374.
    dead port 5/8 on $pmux $procmux$374.
    dead port 7/8 on $pmux $procmux$374.
    dead port 1/8 on $pmux $procmux$404.
    dead port 2/8 on $pmux $procmux$404.
    dead port 3/8 on $pmux $procmux$404.
    dead port 4/8 on $pmux $procmux$404.
    dead port 6/8 on $pmux $procmux$404.
    dead port 7/8 on $pmux $procmux$404.
    dead port 1/8 on $pmux $procmux$435.
    dead port 2/8 on $pmux $procmux$435.
    dead port 3/8 on $pmux $procmux$435.
    dead port 5/8 on $pmux $procmux$435.
    dead port 6/8 on $pmux $procmux$435.
    dead port 7/8 on $pmux $procmux$435.
    dead port 1/8 on $pmux $procmux$44.
    dead port 2/8 on $pmux $procmux$44.
    dead port 3/8 on $pmux $procmux$44.
    dead port 4/8 on $pmux $procmux$44.
    dead port 5/8 on $pmux $procmux$44.
    dead port 7/8 on $pmux $procmux$44.
    dead port 1/8 on $pmux $procmux$467.
    dead port 2/8 on $pmux $procmux$467.
    dead port 4/8 on $pmux $procmux$467.
    dead port 5/8 on $pmux $procmux$467.
    dead port 6/8 on $pmux $procmux$467.
    dead port 7/8 on $pmux $procmux$467.
    dead port 1/8 on $pmux $procmux$5.
    dead port 2/8 on $pmux $procmux$5.
    dead port 3/8 on $pmux $procmux$5.
    dead port 4/8 on $pmux $procmux$5.
    dead port 5/8 on $pmux $procmux$5.
    dead port 6/8 on $pmux $procmux$5.
    dead port 7/8 on $pmux $procmux$5.
    dead port 1/8 on $pmux $procmux$500.
    dead port 3/8 on $pmux $procmux$500.
    dead port 4/8 on $pmux $procmux$500.
    dead port 5/8 on $pmux $procmux$500.
    dead port 6/8 on $pmux $procmux$500.
    dead port 7/8 on $pmux $procmux$500.
    dead port 2/8 on $pmux $procmux$534.
    dead port 3/8 on $pmux $procmux$534.
    dead port 4/8 on $pmux $procmux$534.
    dead port 5/8 on $pmux $procmux$534.
    dead port 6/8 on $pmux $procmux$534.
    dead port 7/8 on $pmux $procmux$534.
    dead port 1/8 on $pmux $procmux$569.
    dead port 2/8 on $pmux $procmux$569.
    dead port 3/8 on $pmux $procmux$569.
    dead port 4/8 on $pmux $procmux$569.
    dead port 5/8 on $pmux $procmux$569.
    dead port 6/8 on $pmux $procmux$569.
    dead port 7/8 on $pmux $procmux$569.
    dead port 1/8 on $pmux $procmux$59.
    dead port 2/8 on $pmux $procmux$59.
    dead port 3/8 on $pmux $procmux$59.
    dead port 5/8 on $pmux $procmux$59.
    dead port 6/8 on $pmux $procmux$59.
    dead port 7/8 on $pmux $procmux$59.
    dead port 1/8 on $pmux $procmux$605.
    dead port 2/8 on $pmux $procmux$605.
    dead port 3/8 on $pmux $procmux$605.
    dead port 4/8 on $pmux $procmux$605.
    dead port 5/8 on $pmux $procmux$605.
    dead port 6/8 on $pmux $procmux$605.
    dead port 1/8 on $pmux $procmux$642.
    dead port 2/8 on $pmux $procmux$642.
    dead port 3/8 on $pmux $procmux$642.
    dead port 4/8 on $pmux $procmux$642.
    dead port 5/8 on $pmux $procmux$642.
    dead port 7/8 on $pmux $procmux$642.
    dead port 1/8 on $pmux $procmux$680.
    dead port 2/8 on $pmux $procmux$680.
    dead port 3/8 on $pmux $procmux$680.
    dead port 4/8 on $pmux $procmux$680.
    dead port 6/8 on $pmux $procmux$680.
    dead port 7/8 on $pmux $procmux$680.
    dead port 1/8 on $pmux $procmux$719.
    dead port 2/8 on $pmux $procmux$719.
    dead port 3/8 on $pmux $procmux$719.
    dead port 5/8 on $pmux $procmux$719.
    dead port 6/8 on $pmux $procmux$719.
    dead port 7/8 on $pmux $procmux$719.
    dead port 1/8 on $pmux $procmux$75.
    dead port 2/8 on $pmux $procmux$75.
    dead port 4/8 on $pmux $procmux$75.
    dead port 5/8 on $pmux $procmux$75.
    dead port 6/8 on $pmux $procmux$75.
    dead port 7/8 on $pmux $procmux$75.
    dead port 1/8 on $pmux $procmux$759.
    dead port 2/8 on $pmux $procmux$759.
    dead port 4/8 on $pmux $procmux$759.
    dead port 5/8 on $pmux $procmux$759.
    dead port 6/8 on $pmux $procmux$759.
    dead port 7/8 on $pmux $procmux$759.
    dead port 1/8 on $pmux $procmux$800.
    dead port 3/8 on $pmux $procmux$800.
    dead port 4/8 on $pmux $procmux$800.
    dead port 5/8 on $pmux $procmux$800.
    dead port 6/8 on $pmux $procmux$800.
    dead port 7/8 on $pmux $procmux$800.
    dead port 2/8 on $pmux $procmux$842.
    dead port 3/8 on $pmux $procmux$842.
    dead port 4/8 on $pmux $procmux$842.
    dead port 5/8 on $pmux $procmux$842.
    dead port 6/8 on $pmux $procmux$842.
    dead port 7/8 on $pmux $procmux$842.
    dead port 1/8 on $pmux $procmux$885.
    dead port 2/8 on $pmux $procmux$885.
    dead port 3/8 on $pmux $procmux$885.
    dead port 4/8 on $pmux $procmux$885.
    dead port 5/8 on $pmux $procmux$885.
    dead port 6/8 on $pmux $procmux$885.
    dead port 7/8 on $pmux $procmux$885.
    dead port 1/8 on $pmux $procmux$92.
    dead port 3/8 on $pmux $procmux$92.
    dead port 4/8 on $pmux $procmux$92.
    dead port 5/8 on $pmux $procmux$92.
    dead port 6/8 on $pmux $procmux$92.
    dead port 7/8 on $pmux $procmux$92.
    dead port 1/8 on $pmux $procmux$929.
    dead port 2/8 on $pmux $procmux$929.
    dead port 3/8 on $pmux $procmux$929.
    dead port 4/8 on $pmux $procmux$929.
    dead port 5/8 on $pmux $procmux$929.
    dead port 6/8 on $pmux $procmux$929.
    dead port 1/8 on $pmux $procmux$974.
    dead port 2/8 on $pmux $procmux$974.
    dead port 3/8 on $pmux $procmux$974.
    dead port 4/8 on $pmux $procmux$974.
    dead port 5/8 on $pmux $procmux$974.
    dead port 7/8 on $pmux $procmux$974.
Removed 370 multiplexer ports.
<suppressed ~62 debug messages>

5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latch_002_gate.
Performed a total of 0 changes.

5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latch_002_gate'.
<suppressed ~336 debug messages>
Removed a total of 112 cells.

5.13. Executing OPT_DFF pass (perform DFF optimizations).

5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latch_002_gate..
Removed 0 unused cells and 644 unused wires.
<suppressed ~1 debug messages>

5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module latch_002_gate.

5.16. Rerunning OPT passes. (Maybe there is more to do..)

5.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latch_002_gate..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~49 debug messages>

5.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latch_002_gate.
Performed a total of 0 changes.

5.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latch_002_gate'.
Removed a total of 0 cells.

5.20. Executing OPT_DFF pass (perform DFF optimizations).

5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latch_002_gate..

5.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module latch_002_gate.

5.23. Finished OPT passes. (There is nothing left to do.)

6. Printing statistics.

=== latch_002_gate ===

   Number of wires:                 38
   Number of wire bits:            178
   Number of public wires:           4
   Number of public wire bits:      81
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                146
     $and                            8
     $dlatch                        64
     $eq                             7
     $logic_not                      1
     $mux                           49
     $not                            9
     $reduce_or                      8

End of script. Logfile hash: bd553254c4, CPU: user 0.43s system 0.00s, MEM: 21.32 MB peak
Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 57% 5x opt_expr (0 sec), 14% 4x opt_merge (0 sec), ...
