// Seed: 4129049664
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = -1'b0 == id_2;
  logic [1 : -1] id_4;
  ;
  assign id_3 = ~-1;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output tri0 id_2,
    output tri id_3,
    output wire id_4,
    input tri id_5,
    input supply0 id_6,
    input tri id_7,
    input tri1 id_8
);
  parameter id_10 = -1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
  assign modCall_1.id_3 = 0;
endmodule
