

Implementation tool: Xilinx Vivado v.2018.2
Project:             hlsProject8Bit
Solution:            solution1
Device target:       xc7a100tcsg324-1
Report date:         Sun Dec 09 13:14:45 EST 2018

#=== Post-Implementation Resource usage ===
SLICE:         1911
LUT:           5056
FF:            4717
DSP:             19
BRAM:            70
SRL:              5
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.558
CP achieved post-implementation:    9.476
Timing met
