aag 2650 179 241 1 2230
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
206
208
210
212
214
216
218
220
222
224
226
228
230
232
234
236
238
240
242
244
246
248
250
252
254
256
258
260
262
264
266
268
270
272
274
276
278
280
282
284
286
288
290
292
294
296
298
300
302
304
306
308
310
312
314
316
318
320
322
324
326
328
330
332
334
336
338
340
342
344
346
348
350
352
354
356
358
360 1
362 975
364 987
366 999
368 1011
370 1023
372 1035
374 1047
376 1059
378 1075
380 1087
382 1099
384 1111
386 1123
388 1135
390 1147
392 1159
394 1171
396 1183
398 1195
400 1207
402 1219
404 1231
406 1243
408 1255
410 1267
412 1279
414 1291
416 1303
418 1315
420 1327
422 1339
424 1351
426 1363
428 1375
430 1387
432 1399
434 1411
436 1423
438 1435
440 1447
442 1459
444 1471
446 1483
448 1495
450 1507
452 1519
454 1531
456 1543
458 1571
460 1583
462 1591
464 1599
466 1607
468 1615
470 1623
472 1635
474 1647
476 1659
478 1671
480 1683
482 1695
484 1707
486 1719
488 1731
490 1743
492 1755
494 1767
496 1779
498 1791
500 1803
502 1815
504 1827
506 1953
508 1972
510 1990
512 2007
514 2019
516 2031
518 2043
520 2055
522 2067
524 2079
526 2091
528 2103
530 2115
532 2127
534 2139
536 2151
538 2163
540 2175
542 2187
544 2199
546 2211
548 2223
550 2235
552 2247
554 2259
556 2271
558 2283
560 2317
562 2335
564 2353
566 2371
568 2389
570 2407
572 2425
574 2443
576 2463
578 2501
580 2533
582 2551
584 2569
586 2587
588 2605
590 2623
592 2641
594 2659
596 2969
598 2997
600 3003
602 3009
604 3015
606 3021
608 3027
610 3033
612 3039
614 3045
616 3057
618 3069
620 3081
622 3093
624 3105
626 3117
628 3129
630 3141
632 4535
634 4584
636 4622
638 4660
640 4667
642 4673
644 4679
646 4685
648 4691
650 4697
652 4703
654 4709
656 4715
658 4721
660 4727
662 4733
664 4739
666 4745
668 4751
670 4757
672 4763
674 4769
676 4775
678 4781
680 4787
682 4793
684 4799
686 4805
688 4811
690 4817
692 4823
694 4829
696 4835
698 4841
700 4847
702 4853
704 4859
706 4865
708 4871
710 4877
712 4883
714 4889
716 4895
718 4901
720 4907
722 4913
724 4919
726 4925
728 4931
730 4937
732 4943
734 4949
736 4955
738 4956
740 4964
742 4974
744 4984
746 5005
748 5011
750 5017
752 5023
754 5029
756 5035
758 5041
760 5047
762 5053
764 5059
766 5065
768 5071
770 5077
772 5083
774 5089
776 5095
778 5115
780 5121
782 5127
784 5133
786 5139
788 5145
790 5151
792 5157
794 5163
796 5169
798 5175
800 5181
802 5187
804 5193
806 5199
808 5205
810 5211
812 5217
814 5223
816 5229
818 5235
820 5241
822 5247
824 5253
826 5259
828 5265
830 5271
832 5277
834 5283
836 5289
838 5295
840 5301
925
842 745 360
844 744 360
846 843 360
848 743 360
850 742 360
852 849 360
854 741 360
856 740 360
858 855 360
860 739 360
862 738 360
864 861 360
866 865 859
868 866 853
870 868 847
872 871 846
874 872 869
876 864 856
878 877 867
880 867 850
882 881 869
884 869 847
886 868 844
888 887 885
890 878 864
892 890 882
894 892 888
896 895 875
898 339 337
900 898 341
902 901 340
904 902 899
906 338 336
908 907 899
910 899 341
912 898 340
914 913 911
916 336 335
918 916 908
920 918 914
922 921 905
924 922 896
926 337 335
928 926 339
930 928 341
932 247 245
934 932 249
936 934 250
938 936 253
940 938 255
942 940 257
944 942 259
946 944 930
948 4 3
950 948 7
952 950 9
954 952 11
956 954 13
958 956 15
960 958 17
962 960 946
964 363 360
966 362 360
968 965 360
970 962 18
972 966 963
974 973 971
976 365 360
978 364 360
980 977 360
982 962 20
984 978 963
986 985 983
988 367 360
990 366 360
992 989 360
994 962 22
996 990 963
998 997 995
1000 369 360
1002 368 360
1004 1001 360
1006 962 24
1008 1002 963
1010 1009 1007
1012 371 360
1014 370 360
1016 1013 360
1018 962 26
1020 1014 963
1022 1021 1019
1024 373 360
1026 372 360
1028 1025 360
1030 962 28
1032 1026 963
1034 1033 1031
1036 375 360
1038 374 360
1040 1037 360
1042 962 30
1044 1038 963
1046 1045 1043
1048 377 360
1050 376 360
1052 1049 360
1054 962 32
1056 1050 963
1058 1057 1055
1060 926 338
1062 1060 341
1064 379 360
1066 378 360
1068 1065 360
1070 1062 178
1072 1066 1063
1074 1073 1071
1076 381 360
1078 380 360
1080 1077 360
1082 1062 180
1084 1078 1063
1086 1085 1083
1088 383 360
1090 382 360
1092 1089 360
1094 1062 182
1096 1090 1063
1098 1097 1095
1100 385 360
1102 384 360
1104 1101 360
1106 1062 184
1108 1102 1063
1110 1109 1107
1112 387 360
1114 386 360
1116 1113 360
1118 1062 186
1120 1114 1063
1122 1121 1119
1124 389 360
1126 388 360
1128 1125 360
1130 1062 188
1132 1126 1063
1134 1133 1131
1136 391 360
1138 390 360
1140 1137 360
1142 1062 190
1144 1138 1063
1146 1145 1143
1148 393 360
1150 392 360
1152 1149 360
1154 1062 192
1156 1150 1063
1158 1157 1155
1160 395 360
1162 394 360
1164 1161 360
1166 1062 34
1168 1162 1063
1170 1169 1167
1172 397 360
1174 396 360
1176 1173 360
1178 1062 36
1180 1174 1063
1182 1181 1179
1184 399 360
1186 398 360
1188 1185 360
1190 1062 38
1192 1186 1063
1194 1193 1191
1196 401 360
1198 400 360
1200 1197 360
1202 1062 40
1204 1198 1063
1206 1205 1203
1208 403 360
1210 402 360
1212 1209 360
1214 1062 42
1216 1210 1063
1218 1217 1215
1220 405 360
1222 404 360
1224 1221 360
1226 1062 44
1228 1222 1063
1230 1229 1227
1232 407 360
1234 406 360
1236 1233 360
1238 1062 46
1240 1234 1063
1242 1241 1239
1244 409 360
1246 408 360
1248 1245 360
1250 1062 48
1252 1246 1063
1254 1253 1251
1256 411 360
1258 410 360
1260 1257 360
1262 1062 50
1264 1258 1063
1266 1265 1263
1268 413 360
1270 412 360
1272 1269 360
1274 1062 52
1276 1270 1063
1278 1277 1275
1280 415 360
1282 414 360
1284 1281 360
1286 1062 54
1288 1282 1063
1290 1289 1287
1292 417 360
1294 416 360
1296 1293 360
1298 1062 56
1300 1294 1063
1302 1301 1299
1304 419 360
1306 418 360
1308 1305 360
1310 1062 58
1312 1306 1063
1314 1313 1311
1316 421 360
1318 420 360
1320 1317 360
1322 1062 60
1324 1318 1063
1326 1325 1323
1328 423 360
1330 422 360
1332 1329 360
1334 1062 62
1336 1330 1063
1338 1337 1335
1340 425 360
1342 424 360
1344 1341 360
1346 1062 64
1348 1342 1063
1350 1349 1347
1352 427 360
1354 426 360
1356 1353 360
1358 1062 66
1360 1354 1063
1362 1361 1359
1364 429 360
1366 428 360
1368 1365 360
1370 1062 68
1372 1366 1063
1374 1373 1371
1376 431 360
1378 430 360
1380 1377 360
1382 1062 70
1384 1378 1063
1386 1385 1383
1388 433 360
1390 432 360
1392 1389 360
1394 1062 72
1396 1390 1063
1398 1397 1395
1400 435 360
1402 434 360
1404 1401 360
1406 1062 74
1408 1402 1063
1410 1409 1407
1412 437 360
1414 436 360
1416 1413 360
1418 1062 76
1420 1414 1063
1422 1421 1419
1424 439 360
1426 438 360
1428 1425 360
1430 1062 78
1432 1426 1063
1434 1433 1431
1436 441 360
1438 440 360
1440 1437 360
1442 1062 80
1444 1438 1063
1446 1445 1443
1448 443 360
1450 442 360
1452 1449 360
1454 1062 82
1456 1450 1063
1458 1457 1455
1460 445 360
1462 444 360
1464 1461 360
1466 1062 84
1468 1462 1063
1470 1469 1467
1472 447 360
1474 446 360
1476 1473 360
1478 1062 86
1480 1474 1063
1482 1481 1479
1484 449 360
1486 448 360
1488 1485 360
1490 1062 88
1492 1486 1063
1494 1493 1491
1496 451 360
1498 450 360
1500 1497 360
1502 1062 90
1504 1498 1063
1506 1505 1503
1508 453 360
1510 452 360
1512 1509 360
1514 1062 92
1516 1510 1063
1518 1517 1515
1520 455 360
1522 454 360
1524 1521 360
1526 1062 94
1528 1522 1063
1530 1529 1527
1532 457 360
1534 456 360
1536 1533 360
1538 1062 96
1540 1534 1063
1542 1541 1539
1544 5 2
1546 1544 7
1548 1546 9
1550 1548 11
1552 1550 13
1554 1552 15
1556 1554 17
1558 1556 946
1560 459 360
1562 458 360
1564 1561 360
1566 1558 18
1568 1562 1559
1570 1569 1567
1572 461 360
1574 460 360
1576 1573 360
1578 1558 20
1580 1574 1559
1582 1581 1579
1584 462 360
1586 1558 22
1588 1584 1559
1590 1589 1587
1592 464 360
1594 1558 24
1596 1592 1559
1598 1597 1595
1600 466 360
1602 1558 26
1604 1600 1559
1606 1605 1603
1608 468 360
1610 1558 28
1612 1608 1559
1614 1613 1611
1616 470 360
1618 1558 30
1620 1616 1559
1622 1621 1619
1624 473 360
1626 472 360
1628 1625 360
1630 1558 32
1632 1626 1559
1634 1633 1631
1636 475 360
1638 474 360
1640 1637 360
1642 1062 282
1644 1638 1063
1646 1645 1643
1648 477 360
1650 476 360
1652 1649 360
1654 1062 284
1656 1650 1063
1658 1657 1655
1660 479 360
1662 478 360
1664 1661 360
1666 1062 286
1668 1662 1063
1670 1669 1667
1672 481 360
1674 480 360
1676 1673 360
1678 1062 288
1680 1674 1063
1682 1681 1679
1684 483 360
1686 482 360
1688 1685 360
1690 1062 290
1692 1686 1063
1694 1693 1691
1696 485 360
1698 484 360
1700 1697 360
1702 1062 292
1704 1698 1063
1706 1705 1703
1708 487 360
1710 486 360
1712 1709 360
1714 1062 294
1716 1710 1063
1718 1717 1715
1720 489 360
1722 488 360
1724 1721 360
1726 1062 296
1728 1722 1063
1730 1729 1727
1732 491 360
1734 490 360
1736 1733 360
1738 1062 194
1740 1734 1063
1742 1741 1739
1744 493 360
1746 492 360
1748 1745 360
1750 1062 196
1752 1746 1063
1754 1753 1751
1756 495 360
1758 494 360
1760 1757 360
1762 1062 198
1764 1758 1063
1766 1765 1763
1768 497 360
1770 496 360
1772 1769 360
1774 1062 200
1776 1770 1063
1778 1777 1775
1780 499 360
1782 498 360
1784 1781 360
1786 1062 202
1788 1782 1063
1790 1789 1787
1792 501 360
1794 500 360
1796 1793 360
1798 1062 204
1800 1794 1063
1802 1801 1799
1804 503 360
1806 502 360
1808 1805 360
1810 1062 206
1812 1806 1063
1814 1813 1811
1816 505 360
1818 504 360
1820 1817 360
1822 1062 208
1824 1818 1063
1826 1825 1823
1828 337 334
1830 1828 339
1832 1830 340
1834 507 360
1836 506 360
1838 1835 360
1840 509 360
1842 508 360
1844 1841 360
1846 511 360
1848 510 360
1850 1847 360
1852 1843 1837
1854 1852 1849
1856 1854 1832
1858 1576 1563
1860 1858 1585
1862 1860 1593
1864 1862 1601
1866 1864 1609
1868 1866 1617
1870 1868 1627
1872 1870 1856
1874 1868 1628
1876 1874 1856
1878 1576 1564
1880 1878 1585
1882 1880 1593
1884 1882 1601
1886 1884 1609
1888 1886 1617
1890 1888 1627
1892 1890 1856
1894 1015 1003
1896 1894 1027
1898 1896 1040
1900 1898 1051
1902 1900 1892
1904 1843 1838
1906 1904 1849
1908 1906 1832
1910 1908 332
1912 1844 1837
1914 1912 1849
1916 1914 1832
1918 1916 342
1920 1844 1838
1922 1920 1849
1924 1922 1832
1926 1924 260
1928 1852 1850
1930 1928 1832
1932 1930 260
1934 1933 1836
1936 1934 1927
1938 1936 1919
1940 1938 1911
1942 1940 1893
1944 1942 1903
1946 1945 1903
1948 1947 1877
1950 1948 1873
1952 1951 1873
1954 1933 1842
1956 1954 1927
1958 1956 1919
1960 1958 1911
1962 1960 1893
1964 1962 1903
1966 1965 1903
1968 1967 1877
1970 1969 1877
1972 1971 1873
1974 1933 1848
1976 1974 1927
1978 1976 1919
1980 1978 1911
1982 1980 1893
1984 1983 1893
1986 1985 1903
1988 1986 1877
1990 1988 1873
1992 916 339
1994 1992 341
1996 513 360
1998 512 360
2000 1997 360
2002 1994 298
2004 1998 1995
2006 2005 2003
2008 515 360
2010 514 360
2012 2009 360
2014 1994 300
2016 2010 1995
2018 2017 2015
2020 517 360
2022 516 360
2024 2021 360
2026 1994 302
2028 2022 1995
2030 2029 2027
2032 519 360
2034 518 360
2036 2033 360
2038 1994 304
2040 2034 1995
2042 2041 2039
2044 521 360
2046 520 360
2048 2045 360
2050 1994 306
2052 2046 1995
2054 2053 2051
2056 523 360
2058 522 360
2060 2057 360
2062 1994 308
2064 2058 1995
2066 2065 2063
2068 525 360
2070 524 360
2072 2069 360
2074 1994 310
2076 2070 1995
2078 2077 2075
2080 527 360
2082 526 360
2084 2081 360
2086 1994 312
2088 2082 1995
2090 2089 2087
2092 529 360
2094 528 360
2096 2093 360
2098 1994 314
2100 2094 1995
2102 2101 2099
2104 531 360
2106 530 360
2108 2105 360
2110 1994 316
2112 2106 1995
2114 2113 2111
2116 533 360
2118 532 360
2120 2117 360
2122 1994 318
2124 2118 1995
2126 2125 2123
2128 535 360
2130 534 360
2132 2129 360
2134 1994 320
2136 2130 1995
2138 2137 2135
2140 537 360
2142 536 360
2144 2141 360
2146 1994 322
2148 2142 1995
2150 2149 2147
2152 539 360
2154 538 360
2156 2153 360
2158 1994 324
2160 2154 1995
2162 2161 2159
2164 541 360
2166 540 360
2168 2165 360
2170 1994 326
2172 2166 1995
2174 2173 2171
2176 543 360
2178 542 360
2180 2177 360
2182 1994 328
2184 2178 1995
2186 2185 2183
2188 545 360
2190 544 360
2192 2189 360
2194 1062 228
2196 2190 1063
2198 2197 2195
2200 547 360
2202 546 360
2204 2201 360
2206 1062 230
2208 2202 1063
2210 2209 2207
2212 549 360
2214 548 360
2216 2213 360
2218 1062 232
2220 2214 1063
2222 2221 2219
2224 551 360
2226 550 360
2228 2225 360
2230 1062 234
2232 2226 1063
2234 2233 2231
2236 553 360
2238 552 360
2240 2237 360
2242 1062 236
2244 2238 1063
2246 2245 2243
2248 555 360
2250 554 360
2252 2249 360
2254 1062 238
2256 2250 1063
2258 2257 2255
2260 557 360
2262 556 360
2264 2261 360
2266 1062 240
2268 2262 1063
2270 2269 2267
2272 559 360
2274 558 360
2276 2273 360
2278 1062 242
2280 2274 1063
2282 2281 2279
2284 4 2
2286 2284 7
2288 2286 9
2290 2288 11
2292 2290 13
2294 2292 15
2296 2294 17
2298 2296 946
2300 811 360
2302 810 360
2304 2301 360
2306 561 360
2308 560 360
2310 2307 360
2312 2302 2298
2314 2308 2299
2316 2315 2313
2318 813 360
2320 812 360
2322 2319 360
2324 563 360
2326 562 360
2328 2325 360
2330 2320 2298
2332 2326 2299
2334 2333 2331
2336 815 360
2338 814 360
2340 2337 360
2342 565 360
2344 564 360
2346 2343 360
2348 2338 2298
2350 2344 2299
2352 2351 2349
2354 817 360
2356 816 360
2358 2355 360
2360 567 360
2362 566 360
2364 2361 360
2366 2356 2298
2368 2362 2299
2370 2369 2367
2372 819 360
2374 818 360
2376 2373 360
2378 569 360
2380 568 360
2382 2379 360
2384 2374 2298
2386 2380 2299
2388 2387 2385
2390 821 360
2392 820 360
2394 2391 360
2396 571 360
2398 570 360
2400 2397 360
2402 2392 2298
2404 2398 2299
2406 2405 2403
2408 823 360
2410 822 360
2412 2409 360
2414 573 360
2416 572 360
2418 2415 360
2420 2410 2298
2422 2416 2299
2424 2423 2421
2426 825 360
2428 824 360
2430 2427 360
2432 575 360
2434 574 360
2436 2433 360
2438 2428 2298
2440 2434 2299
2442 2441 2439
2444 948 6
2446 2444 9
2448 2446 11
2450 2448 13
2452 2450 15
2454 2452 17
2456 2454 946
2458 2456 30
2460 2457 30
2462 2461 2459
2464 246 245
2466 2464 249
2468 2466 251
2470 2468 253
2472 2470 255
2474 2472 257
2476 2474 259
2478 2476 930
2480 5 3
2482 2480 7
2484 2482 9
2486 2484 11
2488 2486 13
2490 2488 15
2492 2490 17
2494 2492 2478
2496 2494 18
2498 2495 18
2500 2499 2497
2502 2480 6
2504 2502 9
2506 2504 11
2508 2506 13
2510 2508 15
2512 2510 17
2514 2512 946
2516 827 360
2518 826 360
2520 2517 360
2522 581 360
2524 580 360
2526 2523 360
2528 2518 2514
2530 2524 2515
2532 2531 2529
2534 829 360
2536 828 360
2538 2535 360
2540 583 360
2542 582 360
2544 2541 360
2546 2536 2514
2548 2542 2515
2550 2549 2547
2552 831 360
2554 830 360
2556 2553 360
2558 585 360
2560 584 360
2562 2559 360
2564 2554 2514
2566 2560 2515
2568 2567 2565
2570 833 360
2572 832 360
2574 2571 360
2576 587 360
2578 586 360
2580 2577 360
2582 2572 2514
2584 2578 2515
2586 2585 2583
2588 835 360
2590 834 360
2592 2589 360
2594 589 360
2596 588 360
2598 2595 360
2600 2590 2514
2602 2596 2515
2604 2603 2601
2606 837 360
2608 836 360
2610 2607 360
2612 591 360
2614 590 360
2616 2613 360
2618 2608 2514
2620 2614 2515
2622 2621 2619
2624 839 360
2626 838 360
2628 2625 360
2630 593 360
2632 592 360
2634 2631 360
2636 2626 2514
2638 2632 2515
2640 2639 2637
2642 841 360
2644 840 360
2646 2643 360
2648 595 360
2650 594 360
2652 2649 360
2654 2644 2514
2656 2650 2515
2658 2657 2655
2660 578 360
2662 2661 18
2664 597 360
2666 596 360
2668 2665 360
2670 2666 2663
2672 599 360
2674 598 360
2676 2673 360
2678 2676 2667
2680 737 360
2682 736 360
2684 2681 360
2686 747 360
2688 746 360
2690 2687 360
2692 748 360
2694 751 360
2696 750 360
2698 2695 360
2700 753 360
2702 752 360
2704 2701 360
2706 754 360
2708 757 360
2710 756 360
2712 2709 360
2714 759 360
2716 758 360
2718 2715 360
2720 761 360
2722 760 360
2724 2721 360
2726 2693 2689
2728 2726 2697
2730 2728 2704
2732 2730 2707
2734 2732 2711
2736 2734 2718
2738 2736 2724
2740 2739 2684
2742 2693 2690
2744 2742 2698
2746 2744 2703
2748 2746 2707
2750 2748 2712
2752 2750 2717
2754 2752 2723
2756 2755 2683
2758 2757 2741
2760 1998 969
2762 2001 966
2764 2763 2761
2766 2010 981
2768 2013 978
2770 2769 2767
2772 2022 993
2774 2025 990
2776 2775 2773
2778 2034 1005
2780 2037 1002
2782 2781 2779
2784 2046 1017
2786 2049 1014
2788 2787 2785
2790 2058 1029
2792 2061 1026
2794 2793 2791
2796 2070 1041
2798 2073 1038
2800 2799 2797
2802 2082 1053
2804 2085 1050
2806 2805 2803
2808 2770 2764
2810 2808 2776
2812 2810 2782
2814 2812 2788
2816 2814 2794
2818 2816 2800
2820 2818 2806
2822 2820 2758
2824 601 360
2826 600 360
2828 2825 360
2830 2829 2094
2832 2826 2097
2834 2833 2831
2836 603 360
2838 602 360
2840 2837 360
2842 2841 2106
2844 2838 2109
2846 2845 2843
2848 605 360
2850 604 360
2852 2849 360
2854 2853 2118
2856 2850 2121
2858 2857 2855
2860 607 360
2862 606 360
2864 2861 360
2866 2865 2130
2868 2862 2133
2870 2869 2867
2872 609 360
2874 608 360
2876 2873 360
2878 2877 2142
2880 2874 2145
2882 2881 2879
2884 611 360
2886 610 360
2888 2885 360
2890 2889 2154
2892 2886 2157
2894 2893 2891
2896 613 360
2898 612 360
2900 2897 360
2902 2901 2166
2904 2898 2169
2906 2905 2903
2908 615 360
2910 614 360
2912 2909 360
2914 2913 2178
2916 2910 2181
2918 2917 2915
2920 2846 2834
2922 2920 2858
2924 2922 2870
2926 2924 2882
2928 2926 2894
2930 2928 2906
2932 2930 2918
2934 2932 2822
2936 577 360
2938 2937 360
2940 2938 2934
2942 2666 227
2944 2943 227
2946 2941 2666
2948 2945 2940
2950 2949 2947
2952 2676 2668
2954 2952 330
2956 2955 2666
2958 2951 2678
2960 2956 2679
2962 2961 2959
2964 2670 2494
2966 2963 2495
2968 2967 2965
2970 2674 2663
2972 2971 2663
2974 2674 227
2976 2975 227
2978 2941 2674
2980 2977 2940
2982 2981 2979
2984 2955 2674
2986 2983 2678
2988 2984 2679
2990 2989 2987
2992 2973 2494
2994 2991 2495
2996 2995 2993
2998 966 962
3000 2826 963
3002 3001 2999
3004 978 962
3006 2838 963
3008 3007 3005
3010 990 962
3012 2850 963
3014 3013 3011
3016 1002 962
3018 2862 963
3020 3019 3017
3022 1014 962
3024 2874 963
3026 3025 3023
3028 1026 962
3030 2886 963
3032 3031 3029
3034 1038 962
3036 2898 963
3038 3037 3035
3040 1050 962
3042 2910 963
3044 3043 3041
3046 617 360
3048 616 360
3050 3047 360
3052 1062 344
3054 3048 1063
3056 3055 3053
3058 619 360
3060 618 360
3062 3059 360
3064 1062 346
3066 3060 1063
3068 3067 3065
3070 621 360
3072 620 360
3074 3071 360
3076 1062 348
3078 3072 1063
3080 3079 3077
3082 623 360
3084 622 360
3086 3083 360
3088 1062 350
3090 3084 1063
3092 3091 3089
3094 625 360
3096 624 360
3098 3095 360
3100 1062 352
3102 3096 1063
3104 3103 3101
3106 627 360
3108 626 360
3110 3107 360
3112 1062 354
3114 3108 1063
3116 3115 3113
3118 629 360
3120 628 360
3122 3119 360
3124 1062 356
3126 3120 1063
3128 3127 3125
3130 631 360
3132 630 360
3134 3131 360
3136 1062 358
3138 3132 1063
3140 3139 3137
3142 633 360
3144 632 360
3146 3143 360
3148 635 360
3150 634 360
3152 3149 360
3154 637 360
3156 636 360
3158 3155 360
3160 639 360
3162 638 360
3164 3161 360
3166 3151 3145
3168 3166 3157
3170 3168 3163
3172 336 334
3174 3172 339
3176 3174 341
3178 3176 3170
3180 3151 3146
3182 3180 3157
3184 3182 3163
3186 1914 342
3188 3186 3184
3190 3188 1832
3192 3152 3145
3194 3192 3157
3196 3194 3163
3198 1928 260
3200 3198 3196
3202 3200 1832
3204 3152 3146
3206 3204 3157
3208 3206 3163
3210 3208 1062
3212 3210 281
3214 3210 280
3216 3166 3158
3218 3216 3163
3220 3218 2954
3222 2302 1737
3224 2305 1734
3226 3225 3223
3228 2320 1749
3230 2323 1746
3232 3231 3229
3234 2338 1761
3236 2341 1758
3238 3237 3235
3240 2356 1773
3242 2359 1770
3244 3243 3241
3246 2374 1785
3248 2377 1782
3250 3249 3247
3252 2392 1797
3254 2395 1794
3256 3255 3253
3258 2410 1809
3260 2413 1806
3262 3261 3259
3264 2428 1821
3266 2431 1818
3268 3267 3265
3270 3232 3226
3272 3270 3238
3274 3272 3244
3276 3274 3250
3278 3276 3256
3280 3278 3262
3282 3280 3268
3284 763 360
3286 762 360
3288 3285 360
3290 3289 2308
3292 3286 2311
3294 3293 3291
3296 765 360
3298 764 360
3300 3297 360
3302 3301 2326
3304 3298 2329
3306 3305 3303
3308 767 360
3310 766 360
3312 3309 360
3314 3313 2344
3316 3310 2347
3318 3317 3315
3320 769 360
3322 768 360
3324 3321 360
3326 3325 2362
3328 3322 2365
3330 3329 3327
3332 771 360
3334 770 360
3336 3333 360
3338 3337 2380
3340 3334 2383
3342 3341 3339
3344 773 360
3346 772 360
3348 3345 360
3350 3349 2398
3352 3346 2401
3354 3353 3351
3356 775 360
3358 774 360
3360 3357 360
3362 3361 2416
3364 3358 2419
3366 3365 3363
3368 777 360
3370 776 360
3372 3369 360
3374 3373 2434
3376 3370 2437
3378 3377 3375
3380 3306 3294
3382 3380 3318
3384 3382 3330
3386 3384 3342
3388 3386 3354
3390 3388 3366
3392 3390 3378
3394 3392 3282
3396 3051 2518
3398 3048 2521
3400 3399 3397
3402 3063 2536
3404 3060 2539
3406 3405 3403
3408 3075 2554
3410 3072 2557
3412 3411 3409
3414 3087 2572
3416 3084 2575
3418 3417 3415
3420 3099 2590
3422 3096 2593
3424 3423 3421
3426 3111 2608
3428 3108 2611
3430 3429 3427
3432 3123 2626
3434 3120 2629
3436 3435 3433
3438 3135 2644
3440 3132 2647
3442 3441 3439
3444 3406 3400
3446 3444 3412
3448 3446 3418
3450 3448 3424
3452 3450 3430
3454 3452 3436
3456 3454 3442
3458 3456 3394
3460 2524 1069
3462 2527 1066
3464 3463 3461
3466 2542 1081
3468 2545 1078
3470 3469 3467
3472 2560 1093
3474 2563 1090
3476 3475 3473
3478 2578 1105
3480 2581 1102
3482 3481 3479
3484 2596 1117
3486 2599 1114
3488 3487 3485
3490 2614 1129
3492 2617 1126
3494 3493 3491
3496 2632 1141
3498 2635 1138
3500 3499 3497
3502 2650 1153
3504 2653 1150
3506 3505 3503
3508 3470 3464
3510 3508 3476
3512 3510 3482
3514 3512 3488
3516 3514 3494
3518 3516 3500
3520 3518 3506
3522 3520 3458
3524 721 360
3526 720 360
3528 3525 360
3530 779 360
3532 778 360
3534 3531 360
3536 3532 3529
3538 3535 3526
3540 3539 3537
3542 723 360
3544 722 360
3546 3543 360
3548 781 360
3550 780 360
3552 3549 360
3554 3550 3547
3556 3553 3544
3558 3557 3555
3560 725 360
3562 724 360
3564 3561 360
3566 783 360
3568 782 360
3570 3567 360
3572 3568 3565
3574 3571 3562
3576 3575 3573
3578 727 360
3580 726 360
3582 3579 360
3584 785 360
3586 784 360
3588 3585 360
3590 3586 3583
3592 3589 3580
3594 3593 3591
3596 729 360
3598 728 360
3600 3597 360
3602 787 360
3604 786 360
3606 3603 360
3608 3604 3601
3610 3607 3598
3612 3611 3609
3614 731 360
3616 730 360
3618 3615 360
3620 789 360
3622 788 360
3624 3621 360
3626 3622 3619
3628 3625 3616
3630 3629 3627
3632 733 360
3634 732 360
3636 3633 360
3638 791 360
3640 790 360
3642 3639 360
3644 3640 3637
3646 3643 3634
3648 3647 3645
3650 735 360
3652 734 360
3654 3651 360
3656 793 360
3658 792 360
3660 3657 360
3662 3658 3655
3664 3661 3652
3666 3665 3663
3668 3558 3540
3670 3668 3576
3672 3670 3594
3674 3672 3612
3676 3674 3630
3678 3676 3648
3680 3678 3666
3682 3680 3522
3684 795 360
3686 794 360
3688 3685 360
3690 3686 2193
3692 3689 2190
3694 3693 3691
3696 797 360
3698 796 360
3700 3697 360
3702 3698 2205
3704 3701 2202
3706 3705 3703
3708 799 360
3710 798 360
3712 3709 360
3714 3710 2217
3716 3713 2214
3718 3717 3715
3720 801 360
3722 800 360
3724 3721 360
3726 3722 2229
3728 3725 2226
3730 3729 3727
3732 803 360
3734 802 360
3736 3733 360
3738 3734 2241
3740 3737 2238
3742 3741 3739
3744 805 360
3746 804 360
3748 3745 360
3750 3746 2253
3752 3749 2250
3754 3753 3751
3756 807 360
3758 806 360
3760 3757 360
3762 3758 2265
3764 3761 2262
3766 3765 3763
3768 809 360
3770 808 360
3772 3769 360
3774 3770 2277
3776 3773 2274
3778 3777 3775
3780 3706 3694
3782 3780 3718
3784 3782 3730
3786 3784 3742
3788 3786 3754
3790 3788 3766
3792 3790 3778
3794 3792 3682
3796 1641 966
3798 1638 969
3800 3799 3797
3802 1653 978
3804 1650 981
3806 3805 3803
3808 1665 990
3810 1662 993
3812 3811 3809
3814 1677 1002
3816 1674 1005
3818 3817 3815
3820 1689 1014
3822 1686 1017
3824 3823 3821
3826 1701 1026
3828 1698 1029
3830 3829 3827
3832 1713 1038
3834 1710 1041
3836 3835 3833
3838 1725 1050
3840 1722 1053
3842 3841 3839
3844 3806 3800
3846 3844 3812
3848 3846 3818
3850 3848 3824
3852 3850 3830
3854 3852 3836
3856 3854 3842
3858 3856 3794
3860 705 360
3862 704 360
3864 3861 360
3866 3865 2826
3868 3862 2829
3870 3869 3867
3872 707 360
3874 706 360
3876 3873 360
3878 3877 2838
3880 3874 2841
3882 3881 3879
3884 709 360
3886 708 360
3888 3885 360
3890 3889 2850
3892 3886 2853
3894 3893 3891
3896 711 360
3898 710 360
3900 3897 360
3902 3901 2862
3904 3898 2865
3906 3905 3903
3908 713 360
3910 712 360
3912 3909 360
3914 3913 2874
3916 3910 2877
3918 3917 3915
3920 715 360
3922 714 360
3924 3921 360
3926 3925 2886
3928 3922 2889
3930 3929 3927
3932 717 360
3934 716 360
3936 3933 360
3938 3937 2898
3940 3934 2901
3942 3941 3939
3944 719 360
3946 718 360
3948 3945 360
3950 3949 2910
3952 3946 2913
3954 3953 3951
3956 3882 3870
3958 3956 3894
3960 3958 3906
3962 3960 3918
3964 3962 3930
3966 3964 3942
3968 3966 3954
3970 3968 3858
3972 641 360
3974 640 360
3976 3973 360
3978 3974 1165
3980 3977 1162
3982 3981 3979
3984 643 360
3986 642 360
3988 3985 360
3990 3986 1177
3992 3989 1174
3994 3993 3991
3996 645 360
3998 644 360
4000 3997 360
4002 3998 1189
4004 4001 1186
4006 4005 4003
4008 647 360
4010 646 360
4012 4009 360
4014 4010 1201
4016 4013 1198
4018 4017 4015
4020 649 360
4022 648 360
4024 4021 360
4026 4022 1213
4028 4025 1210
4030 4029 4027
4032 651 360
4034 650 360
4036 4033 360
4038 4034 1225
4040 4037 1222
4042 4041 4039
4044 653 360
4046 652 360
4048 4045 360
4050 4046 1237
4052 4049 1234
4054 4053 4051
4056 655 360
4058 654 360
4060 4057 360
4062 4058 1249
4064 4061 1246
4066 4065 4063
4068 657 360
4070 656 360
4072 4069 360
4074 4070 1261
4076 4073 1258
4078 4077 4075
4080 659 360
4082 658 360
4084 4081 360
4086 4082 1273
4088 4085 1270
4090 4089 4087
4092 661 360
4094 660 360
4096 4093 360
4098 4094 1285
4100 4097 1282
4102 4101 4099
4104 663 360
4106 662 360
4108 4105 360
4110 4106 1297
4112 4109 1294
4114 4113 4111
4116 665 360
4118 664 360
4120 4117 360
4122 4118 1309
4124 4121 1306
4126 4125 4123
4128 667 360
4130 666 360
4132 4129 360
4134 4130 1321
4136 4133 1318
4138 4137 4135
4140 669 360
4142 668 360
4144 4141 360
4146 4142 1333
4148 4145 1330
4150 4149 4147
4152 671 360
4154 670 360
4156 4153 360
4158 4154 1345
4160 4157 1342
4162 4161 4159
4164 673 360
4166 672 360
4168 4165 360
4170 4166 1357
4172 4169 1354
4174 4173 4171
4176 675 360
4178 674 360
4180 4177 360
4182 4178 1369
4184 4181 1366
4186 4185 4183
4188 677 360
4190 676 360
4192 4189 360
4194 4190 1381
4196 4193 1378
4198 4197 4195
4200 679 360
4202 678 360
4204 4201 360
4206 4202 1393
4208 4205 1390
4210 4209 4207
4212 681 360
4214 680 360
4216 4213 360
4218 4214 1405
4220 4217 1402
4222 4221 4219
4224 683 360
4226 682 360
4228 4225 360
4230 4226 1417
4232 4229 1414
4234 4233 4231
4236 685 360
4238 684 360
4240 4237 360
4242 4238 1429
4244 4241 1426
4246 4245 4243
4248 687 360
4250 686 360
4252 4249 360
4254 4250 1441
4256 4253 1438
4258 4257 4255
4260 689 360
4262 688 360
4264 4261 360
4266 4262 1453
4268 4265 1450
4270 4269 4267
4272 691 360
4274 690 360
4276 4273 360
4278 4274 1465
4280 4277 1462
4282 4281 4279
4284 693 360
4286 692 360
4288 4285 360
4290 4286 1477
4292 4289 1474
4294 4293 4291
4296 695 360
4298 694 360
4300 4297 360
4302 4298 1489
4304 4301 1486
4306 4305 4303
4308 697 360
4310 696 360
4312 4309 360
4314 4310 1501
4316 4313 1498
4318 4317 4315
4320 699 360
4322 698 360
4324 4321 360
4326 4322 1513
4328 4325 1510
4330 4329 4327
4332 701 360
4334 700 360
4336 4333 360
4338 4334 1525
4340 4337 1522
4342 4341 4339
4344 703 360
4346 702 360
4348 4345 360
4350 4346 1537
4352 4349 1534
4354 4353 4351
4356 3994 3982
4358 4356 4006
4360 4358 4018
4362 4360 4030
4364 4362 4042
4366 4364 4054
4368 4366 4066
4370 4368 4078
4372 4370 4090
4374 4372 4102
4376 4374 4114
4378 4376 4126
4380 4378 4138
4382 4380 4150
4384 4382 4162
4386 4384 4174
4388 4386 4186
4390 4388 4198
4392 4390 4210
4394 4392 4222
4396 4394 4234
4398 4396 4246
4400 4398 4258
4402 4400 4270
4404 4402 4282
4406 4404 4294
4408 4406 4306
4410 4408 4318
4412 4410 4330
4414 4412 4342
4416 4414 4354
4418 4416 3970
4420 4418 2683
4422 4421 3220
4424 4422 1832
4426 3220 262
4428 4426 1832
4430 3220 263
4432 4430 1832
4434 3180 3158
4436 4434 3163
4438 4436 2954
4440 4418 2684
4442 4441 4438
4444 4442 1832
4446 4438 262
4448 4446 1832
4450 4438 263
4452 4450 1832
4454 3192 3158
4456 4454 3163
4458 1828 338
4460 4458 341
4462 4460 4456
4464 3204 3158
4466 4464 3163
4468 916 338
4470 4468 341
4472 4470 4466
4474 3168 3164
4476 3172 338
4478 4476 341
4480 4478 4474
4482 3182 3164
4484 928 340
4486 4484 4482
4488 4487 3144
4490 4489 4487
4492 4491 4481
4494 4493 4481
4496 4495 4473
4498 4497 4473
4500 4499 4463
4502 4501 4463
4504 4503 4453
4506 4505 4453
4508 4507 4449
4510 4508 4445
4512 4510 4433
4514 4513 4433
4516 4515 4429
4518 4516 4425
4520 4518 3215
4522 4521 3215
4524 4523 3213
4526 4524 3203
4528 4527 3203
4530 4529 3191
4532 4530 3179
4534 4533 3179
4536 4487 3150
4538 4537 4487
4540 4539 4481
4542 4541 4481
4544 4543 4473
4546 4545 4473
4548 4547 4463
4550 4549 4463
4552 4551 4453
4554 4552 4449
4556 4554 4445
4558 4557 4445
4560 4559 4433
4562 4561 4433
4564 4563 4429
4566 4565 4429
4568 4567 4425
4570 4569 4425
4572 4571 3215
4574 4572 3213
4576 4574 3203
4578 4577 3203
4580 4579 3191
4582 4581 3191
4584 4583 3179
4586 4487 3156
4588 4586 4481
4590 4588 4473
4592 4590 4463
4594 4592 4453
4596 4594 4449
4598 4596 4445
4600 4598 4433
4602 4601 4433
4604 4603 4429
4606 4605 4429
4608 4607 4425
4610 4608 3215
4612 4611 3215
4614 4613 3213
4616 4615 3213
4618 4617 3203
4620 4618 3191
4622 4620 3179
4624 4487 3162
4626 4624 4481
4628 4626 4473
4630 4628 4463
4632 4630 4453
4634 4633 4453
4636 4635 4449
4638 4637 4449
4640 4639 4445
4642 4641 4445
4644 4643 4433
4646 4644 4429
4648 4646 4425
4650 4649 4425
4652 4651 3215
4654 4652 3213
4656 4654 3203
4658 4656 3191
4660 4658 3179
4662 1994 114
4664 3974 1995
4666 4665 4663
4668 1994 116
4670 3986 1995
4672 4671 4669
4674 1994 118
4676 3998 1995
4678 4677 4675
4680 1994 120
4682 4010 1995
4684 4683 4681
4686 1994 122
4688 4022 1995
4690 4689 4687
4692 1994 124
4694 4034 1995
4696 4695 4693
4698 1994 126
4700 4046 1995
4702 4701 4699
4704 1994 128
4706 4058 1995
4708 4707 4705
4710 1994 130
4712 4070 1995
4714 4713 4711
4716 1994 132
4718 4082 1995
4720 4719 4717
4722 1994 134
4724 4094 1995
4726 4725 4723
4728 1994 136
4730 4106 1995
4732 4731 4729
4734 1994 138
4736 4118 1995
4738 4737 4735
4740 1994 140
4742 4130 1995
4744 4743 4741
4746 1994 142
4748 4142 1995
4750 4749 4747
4752 1994 144
4754 4154 1995
4756 4755 4753
4758 1994 146
4760 4166 1995
4762 4761 4759
4764 1994 148
4766 4178 1995
4768 4767 4765
4770 1994 150
4772 4190 1995
4774 4773 4771
4776 1994 152
4778 4202 1995
4780 4779 4777
4782 1994 154
4784 4214 1995
4786 4785 4783
4788 1994 156
4790 4226 1995
4792 4791 4789
4794 1994 158
4796 4238 1995
4798 4797 4795
4800 1994 160
4802 4250 1995
4804 4803 4801
4806 1994 162
4808 4262 1995
4810 4809 4807
4812 1994 164
4814 4274 1995
4816 4815 4813
4818 1994 166
4820 4286 1995
4822 4821 4819
4824 1994 168
4826 4298 1995
4828 4827 4825
4830 1994 170
4832 4310 1995
4834 4833 4831
4836 1994 172
4838 4322 1995
4840 4839 4837
4842 1994 174
4844 4334 1995
4846 4845 4843
4848 1994 176
4850 4346 1995
4852 4851 4849
4854 1062 264
4856 3862 1063
4858 4857 4855
4860 1062 266
4862 3874 1063
4864 4863 4861
4866 1062 268
4868 3886 1063
4870 4869 4867
4872 1062 270
4874 3898 1063
4876 4875 4873
4878 1062 272
4880 3910 1063
4882 4881 4879
4884 1062 274
4886 3922 1063
4888 4887 4885
4890 1062 276
4892 3934 1063
4894 4893 4891
4896 1062 278
4898 3946 1063
4900 4899 4897
4902 1062 210
4904 3526 1063
4906 4905 4903
4908 1062 212
4910 3544 1063
4912 4911 4909
4914 1062 214
4916 3562 1063
4918 4917 4915
4920 1062 216
4922 3580 1063
4924 4923 4921
4926 1062 218
4928 3598 1063
4930 4929 4927
4932 1062 220
4934 3616 1063
4936 4935 4933
4938 1062 222
4940 3634 1063
4942 4941 4939
4944 1062 224
4946 3652 1063
4948 4947 4945
4950 2494 24
4952 2495 24
4954 4953 4951
4956 3209 865
4958 862 859
4960 863 856
4962 4961 4959
4964 4963 3209
4966 862 856
4968 4966 853
4970 4967 850
4972 4971 4969
4974 4973 3209
4976 4966 850
4978 4976 847
4980 4977 844
4982 4981 4979
4984 4983 3209
4986 2284 6
4988 4986 9
4990 4988 11
4992 4990 13
4994 4992 15
4996 4994 17
4998 4996 946
5000 4998 18
5002 4999 2688
5004 5003 5001
5006 4998 20
5008 4999 2692
5010 5009 5007
5012 4998 22
5014 4999 2696
5016 5015 5013
5018 4998 24
5020 4999 2702
5022 5021 5019
5024 4998 26
5026 4999 2706
5028 5027 5025
5030 4998 28
5032 4999 2710
5034 5033 5031
5036 4998 30
5038 4999 2716
5040 5039 5037
5042 4998 32
5044 4999 2722
5046 5045 5043
5048 1062 98
5050 3286 1063
5052 5051 5049
5054 1062 100
5056 3298 1063
5058 5057 5055
5060 1062 102
5062 3310 1063
5064 5063 5061
5066 1062 104
5068 3322 1063
5070 5069 5067
5072 1062 106
5074 3334 1063
5076 5075 5073
5078 1062 108
5080 3346 1063
5082 5081 5079
5084 1062 110
5086 3358 1063
5088 5087 5085
5090 1062 112
5092 3370 1063
5094 5093 5091
5096 1544 6
5098 5096 9
5100 5098 11
5102 5100 13
5104 5102 15
5106 5104 17
5108 5106 946
5110 5108 18
5112 5109 3532
5114 5113 5111
5116 5108 20
5118 5109 3550
5120 5119 5117
5122 5108 22
5124 5109 3568
5126 5125 5123
5128 5108 24
5130 5109 3586
5132 5131 5129
5134 5108 26
5136 5109 3604
5138 5137 5135
5140 5108 28
5142 5109 3622
5144 5143 5141
5146 5108 30
5148 5109 3640
5150 5149 5147
5152 5108 32
5154 5109 3658
5156 5155 5153
5158 5108 3532
5160 5109 3686
5162 5161 5159
5164 5108 3550
5166 5109 3698
5168 5167 5165
5170 5108 3568
5172 5109 3710
5174 5173 5171
5176 5108 3586
5178 5109 3722
5180 5179 5177
5182 5108 3604
5184 5109 3734
5186 5185 5183
5188 5108 3622
5190 5109 3746
5192 5191 5189
5194 5108 3640
5196 5109 3758
5198 5197 5195
5200 5108 3658
5202 5109 3770
5204 5203 5201
5206 2298 18
5208 2302 2299
5210 5209 5207
5212 2298 20
5214 2320 2299
5216 5215 5213
5218 2298 22
5220 2338 2299
5222 5221 5219
5224 2298 24
5226 2356 2299
5228 5227 5225
5230 2298 26
5232 2374 2299
5234 5233 5231
5236 2298 28
5238 2392 2299
5240 5239 5237
5242 2298 30
5244 2410 2299
5246 5245 5243
5248 2298 32
5250 2428 2299
5252 5251 5249
5254 2514 18
5256 2518 2515
5258 5257 5255
5260 2514 20
5262 2536 2515
5264 5263 5261
5266 2514 22
5268 2554 2515
5270 5269 5267
5272 2514 24
5274 2572 2515
5276 5275 5273
5278 2514 26
5280 2590 2515
5282 5281 5279
5284 2514 28
5286 2608 2515
5288 5287 5285
5290 2514 30
5292 2626 2515
5294 5293 5291
5296 2514 32
5298 2644 2515
5300 5299 5297
i0 controllable_addr_abs<0>
i1 controllable_addr_abs<1>
i2 controllable_addr_abs<2>
i3 controllable_addr_abs<3>
i4 controllable_addr_abs<4>
i5 controllable_addr_abs<5>
i6 controllable_addr_abs<6>
i7 controllable_addr_abs<7>
i8 controllable_write8_val_abs<0>
i9 controllable_write8_val_abs<1>
i10 controllable_write8_val_abs<2>
i11 controllable_write8_val_abs<3>
i12 controllable_write8_val_abs<4>
i13 controllable_write8_val_abs<5>
i14 controllable_write8_val_abs<6>
i15 controllable_write8_val_abs<7>
i16 i_reqBuf_abs<0>
i17 i_reqBuf_abs<1>
i18 i_reqBuf_abs<2>
i19 i_reqBuf_abs<3>
i20 i_reqBuf_abs<4>
i21 i_reqBuf_abs<5>
i22 i_reqBuf_abs<6>
i23 i_reqBuf_abs<7>
i24 i_reqBuf_abs<8>
i25 i_reqBuf_abs<9>
i26 i_reqBuf_abs<10>
i27 i_reqBuf_abs<11>
i28 i_reqBuf_abs<12>
i29 i_reqBuf_abs<13>
i30 i_reqBuf_abs<14>
i31 i_reqBuf_abs<15>
i32 i_reqBuf_abs<16>
i33 i_reqBuf_abs<17>
i34 i_reqBuf_abs<18>
i35 i_reqBuf_abs<19>
i36 i_reqBuf_abs<20>
i37 i_reqBuf_abs<21>
i38 i_reqBuf_abs<22>
i39 i_reqBuf_abs<23>
i40 i_reqBuf_abs<24>
i41 i_reqBuf_abs<25>
i42 i_reqBuf_abs<26>
i43 i_reqBuf_abs<27>
i44 i_reqBuf_abs<28>
i45 i_reqBuf_abs<29>
i46 i_reqBuf_abs<30>
i47 i_reqBuf_abs<31>
i48 i_reqLBA1_abs<0>
i49 i_reqLBA1_abs<1>
i50 i_reqLBA1_abs<2>
i51 i_reqLBA1_abs<3>
i52 i_reqLBA1_abs<4>
i53 i_reqLBA1_abs<5>
i54 i_reqLBA1_abs<6>
i55 i_reqLBA1_abs<7>
i56 controllable_fillPrdAddr_abs<0>
i57 controllable_fillPrdAddr_abs<1>
i58 controllable_fillPrdAddr_abs<2>
i59 controllable_fillPrdAddr_abs<3>
i60 controllable_fillPrdAddr_abs<4>
i61 controllable_fillPrdAddr_abs<5>
i62 controllable_fillPrdAddr_abs<6>
i63 controllable_fillPrdAddr_abs<7>
i64 controllable_fillPrdAddr_abs<8>
i65 controllable_fillPrdAddr_abs<9>
i66 controllable_fillPrdAddr_abs<10>
i67 controllable_fillPrdAddr_abs<11>
i68 controllable_fillPrdAddr_abs<12>
i69 controllable_fillPrdAddr_abs<13>
i70 controllable_fillPrdAddr_abs<14>
i71 controllable_fillPrdAddr_abs<15>
i72 controllable_fillPrdAddr_abs<16>
i73 controllable_fillPrdAddr_abs<17>
i74 controllable_fillPrdAddr_abs<18>
i75 controllable_fillPrdAddr_abs<19>
i76 controllable_fillPrdAddr_abs<20>
i77 controllable_fillPrdAddr_abs<21>
i78 controllable_fillPrdAddr_abs<22>
i79 controllable_fillPrdAddr_abs<23>
i80 controllable_fillPrdAddr_abs<24>
i81 controllable_fillPrdAddr_abs<25>
i82 controllable_fillPrdAddr_abs<26>
i83 controllable_fillPrdAddr_abs<27>
i84 controllable_fillPrdAddr_abs<28>
i85 controllable_fillPrdAddr_abs<29>
i86 controllable_fillPrdAddr_abs<30>
i87 controllable_fillPrdAddr_abs<31>
i88 i_reqLBA3_abs<0>
i89 i_reqLBA3_abs<1>
i90 i_reqLBA3_abs<2>
i91 i_reqLBA3_abs<3>
i92 i_reqLBA3_abs<4>
i93 i_reqLBA3_abs<5>
i94 i_reqLBA3_abs<6>
i95 i_reqLBA3_abs<7>
i96 i_reqLBA0_abs<0>
i97 i_reqLBA0_abs<1>
i98 i_reqLBA0_abs<2>
i99 i_reqLBA0_abs<3>
i100 i_reqLBA0_abs<4>
i101 i_reqLBA0_abs<5>
i102 i_reqLBA0_abs<6>
i103 i_reqLBA0_abs<7>
i104 i_reqLBA4_abs<0>
i105 i_reqLBA4_abs<1>
i106 i_reqLBA4_abs<2>
i107 i_reqLBA4_abs<3>
i108 i_reqLBA4_abs<4>
i109 i_reqLBA4_abs<5>
i110 i_reqLBA4_abs<6>
i111 i_reqLBA4_abs<7>
i112 controllable_dmaStartClass_conc
i113 i_reqLBA5_abs<0>
i114 i_reqLBA5_abs<1>
i115 i_reqLBA5_abs<2>
i116 i_reqLBA5_abs<3>
i117 i_reqLBA5_abs<4>
i118 i_reqLBA5_abs<5>
i119 i_reqLBA5_abs<6>
i120 i_reqLBA5_abs<7>
i121 controllable_bank_abs<0>
i122 controllable_bank_abs<1>
i123 controllable_bank_abs<2>
i124 controllable_bank_abs<3>
i125 controllable_bank_abs<4>
i126 controllable_bank_abs<5>
i127 controllable_bank_abs<6>
i128 controllable_bank_abs<7>
i129 controllable_featXFRClass_conc
i130 i_transSuccess_conc
i131 i_reqSect1_abs<0>
i132 i_reqSect1_abs<1>
i133 i_reqSect1_abs<2>
i134 i_reqSect1_abs<3>
i135 i_reqSect1_abs<4>
i136 i_reqSect1_abs<5>
i137 i_reqSect1_abs<6>
i138 i_reqSect1_abs<7>
i139 i_osReqType_conc
i140 i_reqSect0_abs<0>
i141 i_reqSect0_abs<1>
i142 i_reqSect0_abs<2>
i143 i_reqSect0_abs<3>
i144 i_reqSect0_abs<4>
i145 i_reqSect0_abs<5>
i146 i_reqSect0_abs<6>
i147 i_reqSect0_abs<7>
i148 controllable_fillPrdNSect_abs<0>
i149 controllable_fillPrdNSect_abs<1>
i150 controllable_fillPrdNSect_abs<2>
i151 controllable_fillPrdNSect_abs<3>
i152 controllable_fillPrdNSect_abs<4>
i153 controllable_fillPrdNSect_abs<5>
i154 controllable_fillPrdNSect_abs<6>
i155 controllable_fillPrdNSect_abs<7>
i156 controllable_fillPrdNSect_abs<8>
i157 controllable_fillPrdNSect_abs<9>
i158 controllable_fillPrdNSect_abs<10>
i159 controllable_fillPrdNSect_abs<11>
i160 controllable_fillPrdNSect_abs<12>
i161 controllable_fillPrdNSect_abs<13>
i162 controllable_fillPrdNSect_abs<14>
i163 controllable_fillPrdNSect_abs<15>
i164 controllable_busMasterClass_conc
i165 controllable_featWCClass_conc
i166 controllable_tag_conc<0>
i167 controllable_tag_conc<1>
i168 controllable_tag_conc<2>
i169 controllable_tag_conc<3>
i170 controllable_featNWCClass_conc
i171 i_reqLBA2_abs<0>
i172 i_reqLBA2_abs<1>
i173 i_reqLBA2_abs<2>
i174 i_reqLBA2_abs<3>
i175 i_reqLBA2_abs<4>
i176 i_reqLBA2_abs<5>
i177 i_reqLBA2_abs<6>
i178 i_reqLBA2_abs<7>
l0 n361
l1 state_regSectors0_abs<0>_out
l2 state_regSectors0_abs<1>_out
l3 state_regSectors0_abs<2>_out
l4 state_regSectors0_abs<3>_out
l5 state_regSectors0_abs<4>_out
l6 state_regSectors0_abs<5>_out
l7 state_regSectors0_abs<6>_out
l8 state_regSectors0_abs<7>_out
l9 state_os_lba3_abs<0>_out
l10 state_os_lba3_abs<1>_out
l11 state_os_lba3_abs<2>_out
l12 state_os_lba3_abs<3>_out
l13 state_os_lba3_abs<4>_out
l14 state_os_lba3_abs<5>_out
l15 state_os_lba3_abs<6>_out
l16 state_os_lba3_abs<7>_out
l17 state_os_buf_abs<0>_out
l18 state_os_buf_abs<1>_out
l19 state_os_buf_abs<2>_out
l20 state_os_buf_abs<3>_out
l21 state_os_buf_abs<4>_out
l22 state_os_buf_abs<5>_out
l23 state_os_buf_abs<6>_out
l24 state_os_buf_abs<7>_out
l25 state_os_buf_abs<8>_out
l26 state_os_buf_abs<9>_out
l27 state_os_buf_abs<10>_out
l28 state_os_buf_abs<11>_out
l29 state_os_buf_abs<12>_out
l30 state_os_buf_abs<13>_out
l31 state_os_buf_abs<14>_out
l32 state_os_buf_abs<15>_out
l33 state_os_buf_abs<16>_out
l34 state_os_buf_abs<17>_out
l35 state_os_buf_abs<18>_out
l36 state_os_buf_abs<19>_out
l37 state_os_buf_abs<20>_out
l38 state_os_buf_abs<21>_out
l39 state_os_buf_abs<22>_out
l40 state_os_buf_abs<23>_out
l41 state_os_buf_abs<24>_out
l42 state_os_buf_abs<25>_out
l43 state_os_buf_abs<26>_out
l44 state_os_buf_abs<27>_out
l45 state_os_buf_abs<28>_out
l46 state_os_buf_abs<29>_out
l47 state_os_buf_abs<30>_out
l48 state_os_buf_abs<31>_out
l49 state_regFeature0_abs<0>_out
l50 state_regFeature0_abs<1>_out
l51 state_regFeature0_abs<2>_out
l52 state_regFeature0_abs<3>_out
l53 state_regFeature0_abs<4>_out
l54 state_regFeature0_abs<5>_out
l55 state_regFeature0_abs<6>_out
l56 state_regFeature0_abs<7>_out
l57 state_os_sect0_abs<0>_out
l58 state_os_sect0_abs<1>_out
l59 state_os_sect0_abs<2>_out
l60 state_os_sect0_abs<3>_out
l61 state_os_sect0_abs<4>_out
l62 state_os_sect0_abs<5>_out
l63 state_os_sect0_abs<6>_out
l64 state_os_sect0_abs<7>_out
l65 state_os_lba0_abs<0>_out
l66 state_os_lba0_abs<1>_out
l67 state_os_lba0_abs<2>_out
l68 state_os_lba0_abs<3>_out
l69 state_os_lba0_abs<4>_out
l70 state_os_lba0_abs<5>_out
l71 state_os_lba0_abs<6>_out
l72 state_os_lba0_abs<7>_out
l73 state_setFeatState_conc<0>_out
l74 state_setFeatState_conc<1>_out
l75 state_setFeatState_conc<2>_out
l76 state_bufSectors_abs<0>_out
l77 state_bufSectors_abs<1>_out
l78 state_bufSectors_abs<2>_out
l79 state_bufSectors_abs<3>_out
l80 state_bufSectors_abs<4>_out
l81 state_bufSectors_abs<5>_out
l82 state_bufSectors_abs<6>_out
l83 state_bufSectors_abs<7>_out
l84 state_bufSectors_abs<8>_out
l85 state_bufSectors_abs<9>_out
l86 state_bufSectors_abs<10>_out
l87 state_bufSectors_abs<11>_out
l88 state_bufSectors_abs<12>_out
l89 state_bufSectors_abs<13>_out
l90 state_bufSectors_abs<14>_out
l91 state_bufSectors_abs<15>_out
l92 state_os_lba5_abs<0>_out
l93 state_os_lba5_abs<1>_out
l94 state_os_lba5_abs<2>_out
l95 state_os_lba5_abs<3>_out
l96 state_os_lba5_abs<4>_out
l97 state_os_lba5_abs<5>_out
l98 state_os_lba5_abs<6>_out
l99 state_os_lba5_abs<7>_out
l100 state_regLBALow1_abs<0>_out
l101 state_regLBALow1_abs<1>_out
l102 state_regLBALow1_abs<2>_out
l103 state_regLBALow1_abs<3>_out
l104 state_regLBALow1_abs<4>_out
l105 state_regLBALow1_abs<5>_out
l106 state_regLBALow1_abs<6>_out
l107 state_regLBALow1_abs<7>_out
l108 state_regDev_LBA_abs_out
l109 state_regBMCommand_Start_abs_out
l110 state_regLBAMid1_abs<0>_out
l111 state_regLBAMid1_abs<1>_out
l112 state_regLBAMid1_abs<2>_out
l113 state_regLBAMid1_abs<3>_out
l114 state_regLBAMid1_abs<4>_out
l115 state_regLBAMid1_abs<5>_out
l116 state_regLBAMid1_abs<6>_out
l117 state_regLBAMid1_abs<7>_out
l118 state_stDMACmd_conc<0>_out
l119 state_stDMACmd_conc<1>_out
l120 state_regSectors1_abs<0>_out
l121 state_regSectors1_abs<1>_out
l122 state_regSectors1_abs<2>_out
l123 state_regSectors1_abs<3>_out
l124 state_regSectors1_abs<4>_out
l125 state_regSectors1_abs<5>_out
l126 state_regSectors1_abs<6>_out
l127 state_regSectors1_abs<7>_out
l128 state_os_lba2_abs<0>_out
l129 state_os_lba2_abs<1>_out
l130 state_os_lba2_abs<2>_out
l131 state_os_lba2_abs<3>_out
l132 state_os_lba2_abs<4>_out
l133 state_os_lba2_abs<5>_out
l134 state_os_lba2_abs<6>_out
l135 state_os_lba2_abs<7>_out
l136 state_osState_conc<0>_out
l137 state_osState_conc<1>_out
l138 state_osState_conc<2>_out
l139 state_osState_conc<3>_out
l140 state_bufAddr_abs<0>_out
l141 state_bufAddr_abs<1>_out
l142 state_bufAddr_abs<2>_out
l143 state_bufAddr_abs<3>_out
l144 state_bufAddr_abs<4>_out
l145 state_bufAddr_abs<5>_out
l146 state_bufAddr_abs<6>_out
l147 state_bufAddr_abs<7>_out
l148 state_bufAddr_abs<8>_out
l149 state_bufAddr_abs<9>_out
l150 state_bufAddr_abs<10>_out
l151 state_bufAddr_abs<11>_out
l152 state_bufAddr_abs<12>_out
l153 state_bufAddr_abs<13>_out
l154 state_bufAddr_abs<14>_out
l155 state_bufAddr_abs<15>_out
l156 state_bufAddr_abs<16>_out
l157 state_bufAddr_abs<17>_out
l158 state_bufAddr_abs<18>_out
l159 state_bufAddr_abs<19>_out
l160 state_bufAddr_abs<20>_out
l161 state_bufAddr_abs<21>_out
l162 state_bufAddr_abs<22>_out
l163 state_bufAddr_abs<23>_out
l164 state_bufAddr_abs<24>_out
l165 state_bufAddr_abs<25>_out
l166 state_bufAddr_abs<26>_out
l167 state_bufAddr_abs<27>_out
l168 state_bufAddr_abs<28>_out
l169 state_bufAddr_abs<29>_out
l170 state_bufAddr_abs<30>_out
l171 state_bufAddr_abs<31>_out
l172 state_os_sect1_abs<0>_out
l173 state_os_sect1_abs<1>_out
l174 state_os_sect1_abs<2>_out
l175 state_os_sect1_abs<3>_out
l176 state_os_sect1_abs<4>_out
l177 state_os_sect1_abs<5>_out
l178 state_os_sect1_abs<6>_out
l179 state_os_sect1_abs<7>_out
l180 state_os_lba4_abs<0>_out
l181 state_os_lba4_abs<1>_out
l182 state_os_lba4_abs<2>_out
l183 state_os_lba4_abs<3>_out
l184 state_os_lba4_abs<4>_out
l185 state_os_lba4_abs<5>_out
l186 state_os_lba4_abs<6>_out
l187 state_os_lba4_abs<7>_out
l188 state_regBMCommand_RW_abs_out
l189 fair_cnt<0>_out
l190 fair_cnt<1>_out
l191 fair_cnt<2>_out
l192 fair_cnt<3>_out
l193 state_regCommand_abs<0>_out
l194 state_regCommand_abs<1>_out
l195 state_regCommand_abs<2>_out
l196 state_regCommand_abs<3>_out
l197 state_regCommand_abs<4>_out
l198 state_regCommand_abs<5>_out
l199 state_regCommand_abs<6>_out
l200 state_regCommand_abs<7>_out
l201 state_os_lba1_abs<0>_out
l202 state_os_lba1_abs<1>_out
l203 state_os_lba1_abs<2>_out
l204 state_os_lba1_abs<3>_out
l205 state_os_lba1_abs<4>_out
l206 state_os_lba1_abs<5>_out
l207 state_os_lba1_abs<6>_out
l208 state_os_lba1_abs<7>_out
l209 state_regLBAHigh0_abs<0>_out
l210 state_regLBAHigh0_abs<1>_out
l211 state_regLBAHigh0_abs<2>_out
l212 state_regLBAHigh0_abs<3>_out
l213 state_regLBAHigh0_abs<4>_out
l214 state_regLBAHigh0_abs<5>_out
l215 state_regLBAHigh0_abs<6>_out
l216 state_regLBAHigh0_abs<7>_out
l217 state_regLBAHigh1_abs<0>_out
l218 state_regLBAHigh1_abs<1>_out
l219 state_regLBAHigh1_abs<2>_out
l220 state_regLBAHigh1_abs<3>_out
l221 state_regLBAHigh1_abs<4>_out
l222 state_regLBAHigh1_abs<5>_out
l223 state_regLBAHigh1_abs<6>_out
l224 state_regLBAHigh1_abs<7>_out
l225 state_regLBALow0_abs<0>_out
l226 state_regLBALow0_abs<1>_out
l227 state_regLBALow0_abs<2>_out
l228 state_regLBALow0_abs<3>_out
l229 state_regLBALow0_abs<4>_out
l230 state_regLBALow0_abs<5>_out
l231 state_regLBALow0_abs<6>_out
l232 state_regLBALow0_abs<7>_out
l233 state_regLBAMid0_abs<0>_out
l234 state_regLBAMid0_abs<1>_out
l235 state_regLBAMid0_abs<2>_out
l236 state_regLBAMid0_abs<3>_out
l237 state_regLBAMid0_abs<4>_out
l238 state_regLBAMid0_abs<5>_out
l239 state_regLBAMid0_abs<6>_out
l240 state_regLBAMid0_abs<7>_out
o0 o_err
c
ide_hard_drive_controller_2
This file was written by ABC on Tue Mar 11 20:24:20 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv driver_b9.v   ---gives--> driver_b9.mv
> abc -c "read_blif_mv driver_b9.mv; write_aiger -s driver_b9n.aig"   ---gives--> driver_b9n.aig
> aigtoaig driver_b9n.aig driver_b9n.aag   ---gives--> driver_b9n.aag (this file)
Content of driver_b9.v:
// IDE hard drive controller specification and operating system interface
// specification for device driver synthesis.
// This file describes a GR(1) game played by a device driver for an IDE hard
// disk against its environment consisting of the hard disk and operating
// system.

`define CMD_READ_DMA_EXT  200
`define CMD_WRITE_DMA_EXT 37
`define CMD_SET_FEATURE   239
`define FEAT_WC           2
`define FEAT_NWC          130
`define FEAT_XFR_MODE     3
`define XM_ULTRA_DMA      8

`define RCMD              8
`define REG_FEATURE0      1
`define REG_SECTORS       2
`define REG_LBA_LOW       3
`define REG_LBA_MID       4
`define REG_LBA_HIGH      5
`define REG_DEV           6
`define REG_ERRCMD        7

`define RCTL              1
`define REG_CTLSTAT       2
`define REG_BM_STATUS     2
`define REG_BM_PRD        4
`define RDMA              2
`define REG_BM_COMMAND    0

//typedef enum {read=0, write=1} i_osReqType_enum;
`define read              0
`define write             1

//typedef enum {write8, write32, fillPrd, reset, os_req, ack_read_succ, ack_read_fail, ack_write_succ, ack_write_fail, class_event} controllable_tag_enum;
`define write8            0
`define write32           1
`define fillPrd           2
`define reset             3
`define os_req            4
`define ack_read_succ     5
`define ack_read_fail     6
`define ack_write_succ    7
`define ack_write_fail    8
`define class_event       9

//typedef enum {idle=0, command=1, reset_signal=2, reset_ready=3} state_stInternal_enum;
`define idle              0
`define command           1
`define reset_signal      2
`define reset_ready       3

//typedef enum {wait_bm_ready=0, dma_read=1, bm_read_prd=2, bm_ready=3} state_stDMACmd_enum;
`define wait_bm_ready     0
`define dma_read          1
`define bm_read_prd       2
`define bm_ready          3

//typedef enum {command_start=0, dma_cmd=1, set_features_cmd=2} state_stCommand_enum;
`define command_start     0
`define dma_cmd           1
`define set_features_cmd  2


//typedef enum {setFeatIdle=0, setFeatWC=1, setFeatNWC=2, setFeatXFR0=3, setFeatXFR1=4} state_setFeatState_enum;
`define setFeatIdle       0
`define setFeatWC         1
`define setFeatNWC        2
`define setFeatXFR0       3
`define setFeatXFR1       4

//typedef enum {os_init=0, os_reset=1, os_write_cache=2, os_idle=3, os_read_pending=4, os_write_pending=5, os_read_ack_succ=6, os_read_ack_fail=7, os_write_ack_succ=8, os_write_ack_fail=9, os_error=10} state_osState_enum;
`define os_init           0
`define os_reset          1
`define os_write_cache    2
`define os_idle           3
`define os_read_pending   4
`define os_write_pending  5
`define os_read_ack_succ  6
`define os_read_ack_fail  7
`define os_write_ack_succ 8
`define os_write_ack_fail 9
`define os_error          10

module ide_hard_drive_controller_2(
        o_err,
        i_clk,
        i_osReqType_conc,
        i_reqLBA0_abs,
        i_reqLBA1_abs,
        i_reqLBA2_abs,
        i_reqLBA3_abs,
        i_reqLBA4_abs,
        i_reqLBA5_abs,
        i_reqSect0_abs,
        i_reqSect1_abs,
        i_reqBuf_abs,
        i_transSuccess_conc,
        controllable_tag_conc,
        controllable_bank_abs,
        controllable_addr_abs,
        controllable_write8_val_abs,
        controllable_fillPrdAddr_abs,
        controllable_fillPrdNSect_abs,
        controllable_featWCClass_conc,
        controllable_featNWCClass_conc,
        controllable_featXFRClass_conc,
        controllable_busMasterClass_conc,
        controllable_dmaStartClass_conc );

input i_clk;
input i_osReqType_conc ;
input [7:0] i_reqLBA0_abs ;
input [7:0] i_reqLBA1_abs ;
input [7:0] i_reqLBA2_abs ;
input [7:0] i_reqLBA3_abs ;
input [7:0] i_reqLBA4_abs ;
input [7:0] i_reqLBA5_abs ;
input [7:0] i_reqSect0_abs ;
input [7:0] i_reqSect1_abs ;
input [31:0] i_reqBuf_abs ;
input i_transSuccess_conc ;
input [3:0] controllable_tag_conc ;
input [7:0] controllable_bank_abs ;
input [7:0] controllable_addr_abs ;
input [7:0] controllable_write8_val_abs ;
input [31:0] controllable_fillPrdAddr_abs ;
input [15:0] controllable_fillPrdNSect_abs ;
input controllable_featWCClass_conc ;
input controllable_featNWCClass_conc ;
input controllable_featXFRClass_conc ;
input controllable_busMasterClass_conc ;
input controllable_dmaStartClass_conc ;
output o_err;

reg [1:0] state_stDMACmd_conc ;
reg [2:0] state_setFeatState_conc ;
reg [7:0] state_regFeature0_abs ;
reg [7:0] state_regSectors0_abs ;
reg [7:0] state_regSectors1_abs ;
reg [7:0] state_regLBALow0_abs ;
reg [7:0] state_regLBALow1_abs ;
reg [7:0] state_regLBAMid0_abs ;
reg [7:0] state_regLBAMid1_abs ;
reg [7:0] state_regLBAHigh0_abs ;
reg [7:0] state_regLBAHigh1_abs ;
reg state_regDev_LBA_abs ;
reg [7:0] state_regCommand_abs ;
reg state_regBMCommand_Start_abs ;
reg state_regBMCommand_RW_abs ;
reg [31:0] state_bufAddr_abs ;
reg [15:0] state_bufSectors_abs ;

reg [3:0] state_osState_conc ;
reg [7:0] state_os_lba0_abs ;
reg [7:0] state_os_lba1_abs ;
reg [7:0] state_os_lba2_abs ;
reg [7:0] state_os_lba3_abs ;
reg [7:0] state_os_lba4_abs ;
reg [7:0] state_os_lba5_abs ;
reg [7:0] state_os_sect0_abs ;
reg [7:0] state_os_sect1_abs ;
reg [31:0] state_os_buf_abs ;

reg [3:0] fair_cnt;

wire transferMode3;
wire nwc;
wire bm_event;
wire transferCorrect;
wire transferCorrect_0;
wire transferCorrect_1;
wire buechi_satisfied;
wire [1:0] next_state_stDMACmd_conc ;
wire [2:0] next_state_setFeatState_conc ;
wire [7:0] next_state_regFeature0_abs ;
wire [7:0] next_state_regSectors0_abs ;
wire [7:0] next_state_regSectors1_abs ;
wire [7:0] next_state_regLBALow0_abs ;
wire [7:0] next_state_regLBALow1_abs ;
wire [7:0] next_state_regLBAMid0_abs ;
wire [7:0] next_state_regLBAMid1_abs ;
wire [7:0] next_state_regLBAHigh0_abs ;
wire [7:0] next_state_regLBAHigh1_abs ;
wire next_state_regDev_LBA_abs ;
wire [7:0] next_state_regCommand_abs ;
wire next_state_regBMCommand_Start_abs ;
wire next_state_regBMCommand_RW_abs ;
wire [31:0] next_state_bufAddr_abs ;
wire [15:0] next_state_bufSectors_abs ;

wire [3:0] next_state_osState_conc ;
wire [7:0] next_state_os_lba0_abs ;
wire [7:0] next_state_os_lba1_abs ;
wire [7:0] next_state_os_lba2_abs ;
wire [7:0] next_state_os_lba3_abs ;
wire [7:0] next_state_os_lba4_abs ;
wire [7:0] next_state_os_lba5_abs ;
wire [7:0] next_state_os_sect0_abs ;
wire [7:0] next_state_os_sect1_abs ;
wire [31:0] next_state_os_buf_abs ;

// some abbreviations:
assign transferMode3 = (state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1);
assign nwc =           (state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1);
assign bm_event = (state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1);
assign transferCorrect = (state_os_lba0_abs==state_regLBALow0_abs    &&
                          state_os_lba1_abs==state_regLBALow1_abs    &&
                          state_os_lba2_abs==state_regLBAMid0_abs    &&
                          state_os_lba3_abs==state_regLBAMid1_abs    &&
                          state_os_lba4_abs==state_regLBAHigh0_abs   &&
                          state_os_lba5_abs==state_regLBAHigh1_abs   &&
                          state_os_sect0_abs==state_regSectors0_abs  &&
                          state_os_sect1_abs==state_regSectors1_abs  &&
                          state_os_buf_abs==state_bufAddr_abs);
assign transferCorrect_0 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==0);
assign transferCorrect_1 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==1);


// state updates:
  //Device state updates:
assign next_state_regFeature0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature0_abs;
assign next_state_regSectors0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? controllable_write8_val_abs  : state_regSectors0_abs;
assign next_state_regSectors1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? state_regSectors0_abs : state_regSectors1_abs;
assign next_state_regLBALow0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? controllable_write8_val_abs  : state_regLBALow0_abs;
assign next_state_regLBALow1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? state_regLBALow0_abs  : state_regLBALow1_abs;
assign next_state_regLBAMid0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? controllable_write8_val_abs  : state_regLBAMid0_abs;
assign next_state_regLBAMid1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? state_regLBAMid0_abs  : state_regLBAMid1_abs;
assign next_state_regLBAHigh0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? controllable_write8_val_abs  : state_regLBAHigh0_abs;
assign next_state_regLBAHigh1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? state_regLBAHigh0_abs : state_regLBAHigh1_abs;
assign next_state_regDev_LBA_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[6:6] : state_regDev_LBA_abs;
assign next_state_regCommand_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? controllable_write8_val_abs  : state_regCommand_abs;
assign next_state_regBMCommand_Start_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[0:0] : state_regBMCommand_Start_abs;
assign next_state_regBMCommand_RW_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[3:3] : state_regBMCommand_RW_abs;
assign next_state_bufAddr_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdAddr_abs : state_bufAddr_abs;
assign next_state_bufSectors_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdNSect_abs : state_bufSectors_abs;

assign next_state_setFeatState_conc = (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_WC) ? `setFeatWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_NWC) ? `setFeatNWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE && state_regSectors0_abs[7:3]==`XM_ULTRA_DMA) ? `setFeatXFR0 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE) ? `setFeatXFR1 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC   && controllable_featWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? `setFeatIdle : state_setFeatState_conc)))))));

assign next_state_stDMACmd_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ?
               (
                 (state_regBMCommand_Start_abs==0 && controllable_write8_val_abs[0:0]==1) ? `bm_read_prd : state_stDMACmd_conc
               ) :
               (
                 (state_stDMACmd_conc==`bm_read_prd) ?
                 (((state_regBMCommand_RW_abs == 1 && state_regCommand_abs != `CMD_READ_DMA_EXT) || (state_regBMCommand_RW_abs == 0 && state_regCommand_abs != `CMD_WRITE_DMA_EXT) || (state_regSectors0_abs != state_bufSectors_abs[7:0]) || (state_regSectors1_abs != state_bufSectors_abs[15:8]) || state_regDev_LBA_abs != 1) ? state_stDMACmd_conc : ((controllable_dmaStartClass_conc==1) ? `bm_ready : state_stDMACmd_conc)) :
                 ((state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1) ? `wait_bm_ready : state_stDMACmd_conc)
               );

//OS state updates
assign next_state_os_lba0_abs = (controllable_tag_conc==`os_req) ? i_reqLBA0_abs : state_os_lba0_abs;
assign next_state_os_lba1_abs = (controllable_tag_conc==`os_req) ? i_reqLBA1_abs : state_os_lba1_abs;
assign next_state_os_lba2_abs = (controllable_tag_conc==`os_req) ? i_reqLBA2_abs : state_os_lba2_abs;
assign next_state_os_lba3_abs = (controllable_tag_conc==`os_req) ? i_reqLBA3_abs : state_os_lba3_abs;
assign next_state_os_lba4_abs = (controllable_tag_conc==`os_req) ? i_reqLBA4_abs : state_os_lba4_abs;
assign next_state_os_lba5_abs = (controllable_tag_conc==`os_req) ? i_reqLBA5_abs : state_os_lba5_abs;
assign next_state_os_sect0_abs = (controllable_tag_conc==`os_req) ? i_reqSect0_abs : state_os_sect0_abs;
assign next_state_os_sect1_abs = (controllable_tag_conc==`os_req) ? i_reqSect1_abs : state_os_sect1_abs;
assign next_state_os_buf_abs = (controllable_tag_conc==`os_req) ? i_reqBuf_abs : state_os_buf_abs;

assign next_state_osState_conc = (state_osState_conc==`os_init && controllable_tag_conc==`reset) ? `os_reset :
      ((state_osState_conc==`os_reset && nwc && controllable_tag_conc==`class_event) ? `os_write_cache :
      ((state_osState_conc==`os_write_cache && transferMode3 && controllable_tag_conc==`class_event) ? `os_idle :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`read) ? `os_read_pending :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`write) ? `os_write_pending :
      ((state_osState_conc==`os_read_pending && bm_event && !transferCorrect_0 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_read_ack_succ :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_read_ack_fail :
      ((state_osState_conc==`os_write_pending && bm_event && !transferCorrect_1 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_write_ack_succ :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_write_ack_fail :
      ((state_osState_conc==`os_read_ack_succ && controllable_tag_conc==`ack_read_succ) ? `os_idle :
      ((state_osState_conc==`os_read_ack_fail && controllable_tag_conc==`ack_read_fail) ? `os_idle :
      ((state_osState_conc==`os_write_ack_succ && controllable_tag_conc==`ack_write_succ) ? `os_idle :
      ((state_osState_conc==`os_write_ack_fail && controllable_tag_conc==`ack_write_fail) ? `os_idle : state_osState_conc))))))))))))));


// buechi-to-safety construction:                            
assign buechi_satisfied = (state_osState_conc == `os_idle);                          
                            
assign o_err = (fair_cnt >= 9) || controllable_tag_conc >= 10;

initial
 begin
  state_stDMACmd_conc = `wait_bm_ready;
  state_setFeatState_conc = `setFeatIdle;
  state_regFeature0_abs = 0;
  state_regSectors0_abs = 0;
  state_regSectors1_abs = 0;
  state_regLBALow0_abs = 0;
  state_regLBALow1_abs = 0;
  state_regLBAMid0_abs = 0;
  state_regLBAMid1_abs = 0;
  state_regLBAHigh0_abs = 0;
  state_regLBAHigh1_abs = 0;
  state_regDev_LBA_abs = 0;
  state_regCommand_abs = 0;
  state_regBMCommand_Start_abs = 0;
  state_regBMCommand_RW_abs = 0;
  state_bufAddr_abs = 0;
  state_bufSectors_abs = 0;
  state_osState_conc = `os_init;
  state_os_lba0_abs = 0;
  state_os_lba1_abs = 0;
  state_os_lba2_abs = 0;
  state_os_lba3_abs = 0;
  state_os_lba4_abs = 0;
  state_os_lba5_abs = 0;
  state_os_sect0_abs = 0;
  state_os_sect1_abs = 0;
  state_os_buf_abs = 0;
  fair_cnt = 0;
 end

always @(posedge i_clk)
 begin

  if(buechi_satisfied)
   begin
    fair_cnt = 0;
   end
  else
   begin
    fair_cnt = fair_cnt + 1;
   end
 
  //Device state updates:
  state_regFeature0_abs          = next_state_regFeature0_abs ;
  state_regSectors0_abs          = next_state_regSectors0_abs ;
  state_regSectors1_abs          = next_state_regSectors1_abs ;
  state_regLBALow0_abs           = next_state_regLBALow0_abs ;
  state_regLBALow1_abs           = next_state_regLBALow1_abs ;
  state_regLBAMid0_abs           = next_state_regLBAMid0_abs ;
  state_regLBAMid1_abs           = next_state_regLBAMid1_abs ;
  state_regLBAHigh0_abs          = next_state_regLBAHigh0_abs ;
  state_regLBAHigh1_abs          = next_state_regLBAHigh1_abs ;
  state_regDev_LBA_abs           = next_state_regDev_LBA_abs ;
  state_regCommand_abs           = next_state_regCommand_abs ;
  state_regBMCommand_Start_abs   = next_state_regBMCommand_Start_abs ;
  state_regBMCommand_RW_abs      = next_state_regBMCommand_RW_abs ;
  state_bufAddr_abs              = next_state_bufAddr_abs ;
  state_bufSectors_abs           = next_state_bufSectors_abs ;
  state_setFeatState_conc        = next_state_setFeatState_conc ;
  state_stDMACmd_conc            = next_state_stDMACmd_conc ;
  state_os_lba0_abs              = next_state_os_lba0_abs ;
  state_os_lba1_abs              = next_state_os_lba1_abs ;
  state_os_lba2_abs              = next_state_os_lba2_abs ;
  state_os_lba3_abs              = next_state_os_lba3_abs ;
  state_os_lba4_abs              = next_state_os_lba4_abs ;
  state_os_lba5_abs              = next_state_os_lba5_abs ;
  state_os_sect0_abs             = next_state_os_sect0_abs ;
  state_os_sect1_abs             = next_state_os_sect1_abs ;
  state_os_buf_abs               = next_state_os_buf_abs ;
  state_osState_conc             = next_state_osState_conc ;
 end
 
 
endmodule
-------------------------------
#!SYNTCOMP
SOLVED_BY : 0/4 [2017-pre-classification], 2/10 [SYNTCOMP2017-RealSeq], 3/6 [SYNTCOMP2017-RealPar], 0/6 [SYNTCOMP2017-SyntSeq], 0/4 [SYNTCOMP2017-SyntPar]
SOLVED_IN : 1.86 [SYNTCOMP2017-RealSeq], 1.42928 [SYNTCOMP2017-RealPar]
STATUS : realizable
REF_SIZE : 0
#.
