Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 85 ns : File "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/10_decoder_3x8/10_decoder_3x8.srcs/sim_1/new/decoder_3x8_tb.v" Line 51
