---
title: RISC-V è®¿å­˜çº§
date: 2023-04-05 11:59:22
tags: RISC-V
---

![memory](https://s2.loli.net/2023/04/10/kOp5QAIJYuU6q91.png)
RISCV MEM Stage è®¾è®¡

<!--more-->

### Data Memory(DM)

> DM é‡‡ç”¨ DTCMï¼Œå…¶è®¿é—®çš„æ•°æ®ç±»å‹å¿…é¡»æŒ‰ç…§å¯¹åº”çš„åœ°å€å¯¹é½ï¼Œå¦åˆ™å°±æ˜¯ misaligned data addressã€‚ä¾‹å¦‚ LWï¼ŒSWï¼Œå…¶åœ°å€æœ€ä½ä¸¤ä½å¿…é¡»æ˜¯ 00.

1. è¾“å…¥ç«¯å£

   | Port Name       | Source           | Description             |
   | --------------- | ---------------- | ----------------------- |
   | addr[DMEMLEN:0] | aluResult        | dMemory è¾“å…¥åœ°å€        |
   | dMemInput[31:0] | DMIC             | å¯„å­˜å™¨ rs2 è¯»å‡ºçš„æ•°æ®   |
   | dMemWrEn        | EXE/MEM pipeline | dMemory å†™å…¥ä½¿èƒ½        |
   | byteMask[3:0]   | DMIC             | dMemory byteMask        |
   | mvalid          | DMIC             | DMIC è¾“å…¥æ•°æ®æœ‰æ•ˆ       |
   | mready          | DMOC             | DMOC ç©ºé—²ï¼Œå¯ä»¥è¾“å‡ºæ•°æ® |

2. è¾“å‡ºç«¯å£

   | Port Name        | Target | Description                |
   | ---------------- | ------ | -------------------------- |
   | dMemOutput[31:0] | DMOC   | è¾“å‡ºåˆ° WB stage çš„ Mux     |
   | svalid           | DMOC   | MEM æ•°æ®æœ‰æ•ˆ               |
   | sready           | DMIC   | MEM ç©ºé—²ï¼Œå¯ä»¥è¿›è¡Œè¯»å†™æ“ä½œ |

### Data Memory Input Control(DMIC)

æ ¹æ®æŒ‡ä»¤çš„æ ¼å¼ï¼Œç”Ÿæˆè¾“å…¥åˆ° Data Memory çš„ 32bits æ•°æ®

1. è¾“å…¥ç«¯å£

   | Port Name       | Source           | Description                   |
   | --------------- | ---------------- | ----------------------------- |
   | dMemType[3:0]   | EXE/MEM pipeline | è®¿å­˜æŒ‡ä»¤çš„æ ¼å¼                |
   | RD2[31:0]       | EXE/MEM pipeline | å¯„å­˜å™¨ rs2 è¯»å‡ºçš„æ•°æ®         |
   | aluResult[31:0] | EXE ALU          | alu è®¡ç®—å¾—åˆ°çš„ dMemory åœ°å€ï½œ |
   | ready           | DM               | Dta Memory ç©ºé—²               |

   `byte_addr=aluResult[1:0]`

2. è¾“å‡ºç«¯å£

   | Port Name       | Target | description                                |
   | --------------- | ------ | ------------------------------------------ |
   | dMemInput[31:0] | DM     | æ ¹æ® dmemtype ç”Ÿæˆçš„ 32bitsdataï¼Œè¾“å‡ºåˆ° DM |
   | byteMask[3:0]   | DM     | dMemory write byteMask                     |

   `byteMask=aluResult[1:0]`

   | dMemType | byte_addr                    | dMemInput                                                                                                                                                              |
   | -------- | ---------------------------- | ---------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
   | MEM_LB   | 00<br/>01<br/>10<br/>11<br/> | `dMemInput={24{1'b0},RD2[7:0]}`<br/>`dMemInput={16{1'b0},RD2[15:8],8{1'b0}}`<br/>`dMemInput={8{1'b0},RD2[23:16],16{1'b0}}`<br/>`dMemInput={RD2[31:24], 24{1'b0}}`<br/> |
   | MEM_LH   | 00<br/>10                    | `dMemInput={16{1'b0},RD2[15:0]}`<br/>`dMemInput={RD2[31:16], 16{1'b0}}`                                                                                                |
   | MEM_LW   |                              | `dMemInput=RD2[31:0]`                                                                                                                                                  |

### Data Memory Output Control(DMOC)

æ¥æ”¶ DM çš„è¾“å‡ºæ•°æ®ï¼Œå¹¶ä¸”æ ¹æ®æŒ‡ä»¤æ ¼å¼äº§ç”Ÿå¯¹åº”çš„æ•°æ®ï¼Œè¾“å…¥ç»™ WB Stage

1. è¾“å…¥ç«¯å£

   | Port Name        | Source           | Description                   |
   | ---------------- | ---------------- | ----------------------------- |
   | dMemType[3:0]    | EXE/MEM pipeline | è®¿å­˜æŒ‡ä»¤çš„æ ¼å¼                |
   | dMemOutput[31:0] | DM               | ä» DM ä¸­è¯»å…¥çš„ 32bits æ•°æ®    |
   | aluResult[31:0]  | EXE ALU          | alu è®¡ç®—å¾—åˆ°çš„ dMemory åœ°å€ï½œ |

2. è¾“å‡ºç«¯å£

   | Port Name          | Target   | Description                                              |
   | ------------------ | -------- | -------------------------------------------------------- |
   | dMemReadData[31:0] | WB stage | æ ¹æ® dMemType é€‰æ‹© DM è¾“å…¥çš„æ•°æ®ï¼Œç”Ÿæˆ 32bits çš„è¯»å‡ºæ•°æ® |

   | dMemType | byte_addr                    | dMemReadData                                                                                                                                                                                                                           |
   | -------- | ---------------------------- | -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
   | MEM_LB   | 00<br/>01<br/>10<br/>11<br/> | `dMemReadData={24{dMemOutput[7]}, dMemOutput[7:0]}`<br/> `dMemReadData={24{dMemOutput[15]}, dMemOutput[15:8]}`<br/> `dMemReadData={24{dMemOutput[23]}, dMemOutput[23:16]}`<br/> `dMemReadData={24{dMemOutput[31]}, dMemOutput[31:24]}` |
   | MEM_LH   | 00<br/>10                    | `dMemReadData={16{dMemOutput[15]}, dMemOutput[15:0]}`<br/>`dMemReadData={16{dMemOutput[31]}, dMemOutput[31:16]}`                                                                                                                       |
   | MEM_LW   |                              | `dMemReadData=dMemOutput[31:0]`                                                                                                                                                                                                        |
   | MEM_LBU  | 00<br/>01<br/>10<br/>11<br/> | `dMemReadData={24{1'b0}, dMemOutput[7:0]}`<br/> `dMemReadData={24{1'b0}, dMemOutput[15:8]}`<br/> `dMemReadData={24{1'b0}, dMemOutput[23:16]}`<br/> `dMemReadData={24{1'b0}, dMemOutput[31:24]}`                                        |
   | MEM_LHU  | 00<br/>10                    | `dMemReadData={16{1b'0}, dMemOutput[15:0]}`<br/>`dMemReadData={16{1'b0}, dMemOutput[31:16]}`                                                                                                                                           |

> MEM å’Œ EXE éœ€è¦ resetn ä¿¡å·ï¼Œå¦åˆ™ç³»ç»Ÿ reset ä¹‹åï¼ŒMEM Stage è¾“å‡ºçš„`reg_wb_en`ä¼šæ˜¯ xï¼Œä¼ è¾“ç»™ ID Stage ä¹‹åï¼Œä¼šå¯¼è‡´ç¬¬ä¸€æ¬¡è¯»å– RF æ—¶è¯»å‡ºçš„ä¹Ÿæ˜¯ x

## è®¿å­˜çº§ Load/Store æŒ‡ä»¤è®¾è®¡

### ä¿¡å·å®šä¹‰

1. è¾“å…¥åˆ° D-Memory çš„ä¿¡å·

   | ä¿¡å·                  | æè¿°                  |
   | --------------------- | --------------------- |
   | dmem_addr[31:0]       | D-Memory è®¿å­˜åœ°å€     |
   | dmem_write_data[31:0] | D-Memory å†™å…¥çš„æ•°æ®   |
   | dmem_write_mask[3:0]  | D-Memory å†™å…¥æ—¶çš„æ©ç  |
   | dmem_rw               | è¯»å†™é€‰æ‹©ï¼Œ0:è¯»ï¼Œ1:å†™  |
   | valid/ready           | æ¡æ‰‹ä¿¡å·              |

_å¦‚æœæŒ‡ä»¤ä¸éœ€è¦è®¿é—® D-Memoryï¼Œå¯ä»¥ä»¤ RW=1, dmem_write_mask=0000_

> Q: D-Memory æ˜¯å¦éœ€è¦ reset ä¿¡å·ï¼Ÿæœ‰ä¸€äº›é¡¹ç›®é‡Œæœ‰è¿™ä¸ªä¿¡å·ã€æœ‰äº›é¡¹ç›®é‡Œæ²¡æœ‰

2. æ¥è‡ª D-Memory çš„ä¿¡å·

   1. dmem_read_data[31:0]: data read from D-Memory, this data may need be future modified
   2. valid/ready: valid when memory is ready to get address and contorl,
      ready when memory response data is ready
   3. error: memory access error

   | ä¿¡å·                 | æè¿°                 |
   | -------------------- | -------------------- |
   | dmem_read_data[31:0] | D-Memory è¯»å‡ºçš„æ•°æ®  |
   | valid/ready          | æ¡æ‰‹ä¿¡å·             |
   | error                | è®¿å­˜å¤±è´¥æ—¶çš„åé¦ˆä¿¡å· |

> è®¿å­˜å¤±è´¥çš„æ—¶å€™ï¼Œéœ€è¦å‘ŠçŸ¥ EXE Stage çš„ CSR è¿›å…¥è®¿å­˜å¤±è´¥çš„å¼‚å¸¸å¤„ç†ç¨‹åº

**ç”±äºå½“å‰è®¾è®¡çš„ D-Memory åªæ˜¯ MEM Stage çš„ä¸€å—å†…å­˜ï¼Œå› æ­¤ valid, ready, error ä¿¡å·éƒ½æ²¡æœ‰å¯ç”¨**

3. æ¥è‡ª EXE Stage çš„æµæ°´çº¿è¾“å…¥

   | ä¿¡å·                   | æè¿°                                           |
   | ---------------------- | ---------------------------------------------- |
   | rs1_e_i[31:0]          | D-Memory çš„å†™å…¥æ•°æ®(wire)                      |
   | dmem_type_e_i[3:0]     | D-Memory çš„è®¿å­˜ç±»å‹(wire)                      |
   | alu_result_e_i[31:0]   | ALU è®¡ç®—çš„ç»“æœ(wire)                           |
   | extended_imm_e_i[31:0] | æ‹“å±•ä¸º 32bits çš„ç«‹å³æ•°éƒ¨åˆ†ï¼ŒLUI æŒ‡ä»¤çš„å†™å›æ•°æ® |
   | pc_plus_e_i[31:0]      | next pc çš„æ•°æ®ï¼ŒJAL, JALR æŒ‡ä»¤çš„å†™å›æ•°æ®       |
   | result_src_e_i[1:0]    | å¯„å­˜å™¨å†™å›æ•°æ®æ¥æºé€‰æ‹©ä¿¡å·                     |
   | rd_idx_e_i[4:0]        | è¢«å†™å›çš„å¯„å­˜å™¨çš„ä¸‹æ ‡                           |
   | reg_write_en_e_i       | å¯„å­˜å™¨å†™å›ä½¿èƒ½                                 |

   **ç”±äº D-Memory è®¿å­˜æœ‰ä¸€ä¸ª cycle å»¶è¿Ÿï¼Œæ‰€ä»¥ alu_result_e_i, dmem_type_e_i éƒ½æ˜¯ wire ç±»å‹**

4. åˆ° WB stage çš„æµæ°´çº¿è¾“å‡º

   | ä¿¡å·                      | æè¿°                                                 |
   | ------------------------- | ---------------------------------------------------- |
   | alu_result_m_o[31:0]      | ALU è®¡ç®—çš„ç»“æœ(wire), alu_result_e_i å¯„å­˜ 2 æ‹çš„ç»“æœ |
   | extended_imm_m_o[31:0]    | æ‹“å±•ä¸º 32bits çš„ç«‹å³æ•°éƒ¨åˆ†ï¼ŒLUI æŒ‡ä»¤çš„å†™å›æ•°æ®       |
   | pc_plus_m_o[31:0]         | next pc çš„æ•°æ®ï¼ŒJAL, JALR æŒ‡ä»¤çš„å†™å›æ•°æ®             |
   | ğŸŒŸmem_read_data_m_o[31:0] | ä» D-Memory ä¸­è¯»å‡ºçš„æ•°æ®ï¼ŒLoad æŒ‡ä»¤çš„å†™å›æ•°æ®        |
   | result_src_m_o[1:0]       | å¯„å­˜å™¨å†™å›æ•°æ®æ¥æºé€‰æ‹©ä¿¡å·                           |
   | rd_idx_m_o[4:0]           | è¢«å†™å›çš„å¯„å­˜å™¨çš„ä¸‹æ ‡                                 |
   | reg_write_en_m_o          | å¯„å­˜å™¨å†™å›ä½¿èƒ½                                       |

   **alu_result_e_i ä½œä¸ºå†™å›æ•°æ®çš„æ—¶å€™ï¼Œéœ€è¦å¤šæš‚å­˜ä¸€æ‹ä»¥è·Ÿå…¶ä»–å†™å›ä¿¡å·åŒæ­¥**

### è®¿å­˜é€»è¾‘

æœ¬éƒ¨åˆ†ä¸»è¦ä»‹ç» Load/Store æŒ‡ä»¤åœ¨ MEM Stage å…·ä½“çš„å®ç°é€»è¾‘ã€‚

> ç”±äº CSR æ¨¡å—æ”¾åˆ° MEM Stage ä¼šå¯¼è‡´æµæ°´çº¿åˆ·æ–°é€»è¾‘æ¶‰åŠåˆ°æ›´å¤šä¸€ä¸ª Stageï¼Œå¯¼è‡´åˆ·æ–°é€»è¾‘å˜å¾—å¤æ‚ï¼Œ
> å› æ­¤è€ƒè™‘å°† CSR æ¨¡å—æ”¾åˆ° EXE Stageï¼Œå¹¶ä¸”åœ¨ EXE Stage å¯¹è®¿å­˜æŒ‡ä»¤åœ°å€ä¸å¯¹é½çš„æƒ…å†µè§¦å‘ exception

1. LB, LBU, SB æŒ‡ä»¤ç”±äºå…¶æ“ä½œçš„æ˜¯ 1B çš„æ•°æ®ï¼Œå› æ­¤ä¸ä¼šå‡ºç° address misaligned exception
2. LH, LHU, SH æŒ‡ä»¤ï¼Œ`addr[0]!=0`æ—¶ï¼Œä¼šå‡ºç° address misaligned exception
3. LW, SW æŒ‡ä»¤ï¼Œ`addr[1:0]!=00`æ—¶ï¼Œä¼šå‡ºç° address misaligned exception

#### Load æŒ‡ä»¤

1.  æ¶‰åŠåˆ°çš„æŒ‡ä»¤ï¼š`LB, LBU, LH, LHU, LW`
2.  D-Memory å†™å…¥åœ°å€ï¼šdmem_addr = alu_result_e_i;
3.  è¯»å†™ç±»å‹ï¼šdmem_rw = 1'b0;
4.  ä» D-Memory è¯»å‡ºçš„æ•°æ® `dmem_read_data` è·Ÿè¾“å‡ºåˆ° WB Stage æ•°æ® `mem_read_data_m_o` çš„å…³ç³»

    > æ ¹æ® Load æŒ‡ä»¤çš„ç±»å‹åŠè®¿å­˜åœ°å€æœ€åä¸¤ä½çš„åœ°å€ï¼Œæ‰©å±• D-Memory çš„è¾“å‡ºæ•°æ®ï¼Œå¦‚ä¸‹è¡¨æ‰€ç¤ºï¼š

    | mem_read_data_m_o                                   | mem_type | addr[1:0] |
    | --------------------------------------------------- | -------- | --------- |
    | `{{24{dmem_read_data[7]}}, dmem_read_data[7:0]}`    | MEM_LB   | 00        |
    | `{{24{dmem_read_data[15]}},dmem_read_data[15:8]}`   | MEM_LB   | 01        |
    | `{{24{dmem_read_data[23]}},dmem_read_data[23:16]}`  | MEM_LB   | 10        |
    | `{{24{dmem_read_data[31]}},dmem_read_data[31:24]}`  | MEM_LB   | 11        |
    | `{{24{1'b0} ,dmem_read_data[7:0]}`                  | MEM_LBU  | 00        |
    | `{{24{1'b0} ,dmem_read_data[15:8]}`                 | MEM_LBU  | 01        |
    | `{{24{1'b0} ,dmem_read_data[23:16]}`                | MEM_LBU  | 10        |
    | `{{24{1'b0} ,dmem_read_data[31:24]}`                | MEM_LBU  | 11        |
    | `{{16{dmem_read_data[15]}}, dmem_read_data[15: 0]}` | MEM_LH   | 00        |
    | `{{16{dmem_read_data[31]}}, dmem_read_data[31:16]}` | MEM_LH   | 10        |
    | `{{16{1'b0}, dmem_read_data[15:0]}`                 | MEM_LHU  | 00        |
    | `{{16{1'b0}, dmem_read_data[31:16]}`                | MEM_LHU  | 10        |
    | dmem_read_data                                      | MEM_LW   | 00        |

#### Store æŒ‡ä»¤

1. æ¶‰åŠåˆ°çš„æŒ‡ä»¤ï¼š`SB, SH, SW`
2. D-Memory å†™å…¥åœ°å€ï¼šdmem_addr = alu_result_e_i;
3. è¯»å†™ç±»å‹ï¼šdmem_rw = 1'b1;
4. å†™å…¥æ©ç : dmem_write_mask

   > å†™å…¥æ©ç ä¸»è¦æ ¹æ® Load æŒ‡ä»¤ç±»å‹å’Œè®¿å­˜åœ°å€ï¼Œæ¥æ§åˆ¶å†™å…¥åˆ° D-Memory çš„å“ªäº› byteã€‚
   > D-Memory éœ€è¦æ”¯æŒæ©ç æ“ä½œã€‚

   | dmem_write_mask | mem_type        | addr[1:0] |
   | --------------- | --------------- | --------- |
   | 0001            | MEM_SB, MEM_SBU | 00        |
   | 0010            | MEM_SB, MEM_SBU | 01        |
   | 0100            | MEM_SB, MEM_SBU | 10        |
   | 1000            | MEM_SB, MEM_SBU | 11        |
   | 0011            | MEM_SH, MEM_SHU | 0x        |
   | 1100            | MEM_SH, MEM_SHU | 1x        |
   | 1111            | MEM_SW          | xx        |

5. å†™å…¥åˆ° D-Memory çš„æ•°æ®ï¼šdmem_write_data

   `dmem_write_data[31:0]`æ˜¯å†™å…¥åˆ° D-Memory ä¸­çš„æ•°æ®, `rs1_e_i` æ˜¯ EXE Stage è¾“å…¥çš„ä»£å†™å…¥åˆ° D-Memory çš„æ•°æ®

   | dmem_write_data                         | mem_type | addr[1:0] |
   | --------------------------------------- | -------- | --------- |
   | `{{24{1'b0}}, rs1_e_i[7:0]}`            | MEM_SB   | 00        |
   | `{{16{1'b0}}, rs1_e_i[7:0], {8{1'b0}}}` | MEM_SB   | 01        |
   | `{{8{1'b0}}, rs1_e_i[7:0], {16{1'b0}}}` | MEM_SB   | 10        |
   | `{rs1_e_i[7:0], {24{1'b0}}}`            | MEM_SB   | 11        |
   | `{{16{1'b0}}, rs1_e_i[15:0]}`           | MEM_SH   | 0x        |
   | `{rs1_e_i[15:0], {16{1'b0}}}`           | MEM_SH   | 1x        |
   | rs1_e_i                                 | MEM_SW   | xx        |

#### éè®¿å­˜æŒ‡ä»¤

1. è¯»å†™ç±»å‹ï¼šdmem_rw = 1'b1;
2. å†™å…¥æ©ç : dmem_write_mask=4'b0000;
