============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 08 2025  01:38:42 am
  Module:                 square_root_pipe
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-147 ps) Setup Check with Pin DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[7].dffn_sig_q_reg/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[7].dffn_sig_q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1430            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1530          100     
                                              
             Setup:-     146                  
       Uncertainty:-      50                  
     Required Time:=    1334                  
      Launch Clock:-     100                  
         Data Path:-    1381                  
             Slack:=    -147                  

#--------------------------------------------------------------------------------------------------------------------------------------
#                         Timing Point                          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------
  DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/CK        -       -     R     (arrival)     80    -     0     0     100    (-,-) 
  DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/Q         -       CK->Q F     DFFRHQX8      14 34.9   136   322     422    (-,-) 
  g8910__9315/Y                                                 -       S0->Y R     CLKMX2X3       2  7.4    82   256     679    (-,-) 
  g8710__5107/S                                                 -       B->S  R     ADDHX2         3  8.8   124   252     931    (-,-) 
  g8696__5526/Y                                                 -       B->Y  R     CLKAND2X6      1  6.1    41   138    1069    (-,-) 
  g8656__8246/Y                                                 -       B->Y  F     NAND2X8        1  5.1    76    69    1138    (-,-) 
  g8647__4319/Y                                                 -       B->Y  R     NAND2X6        2  5.8    54    56    1194    (-,-) 
  g8632__1705/Y                                                 -       S0->Y F     CLKMX2X3       1  4.4    68   205    1399    (-,-) 
  g8602__5107/Y                                                 -       A1->Y R     OAI21X4        1  3.2    75    82    1481    (-,-) 
  DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[7].dffn_sig_q_reg/D <<<     -     R     DFFRHQX1       1    -     -     0    1481    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------

