For gating using enable, check during verification if you need the result = 0' default line when (en) or if you can just assume the if's will take over.

to-do ayush: 
- for <= since the control mux or's the three alu's i can just do equal to in the bool logic and less than in the add logic
- further optimize alu / include enable if statement where applicable
- begin attempting synthesis

to-do juwon:
- testbenching
- uvm/vcs