

================================================================
== Vitis HLS Report for 'normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s'
================================================================
* Date:           Fri May 24 19:17:16 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.061 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.666 ns|  6.666 ns|    2|    2|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.92>
ST_1 : Operation 4 [1/1] (1.21ns)   --->   "%layer19_out_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %layer19_out" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 4 'read' 'layer19_out_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 1> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%a_V = trunc i1024 %layer19_out_read" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 5 'trunc' 'a_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_V_60 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 992, i32 1007" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 6 'partselect' 'a_V_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_V_61 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 1008, i32 1023" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 7 'partselect' 'a_V_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 16, i32 31" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 8 'partselect' 'a_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 32, i32 47" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 9 'partselect' 'a_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 48, i32 63" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 10 'partselect' 'a_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%a_V_4 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 80, i32 95" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 11 'partselect' 'a_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a_V_5 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 96, i32 111" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 12 'partselect' 'a_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%a_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 112, i32 127" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 13 'partselect' 'a_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%a_V_7 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 128, i32 143" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 14 'partselect' 'a_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%a_V_8 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 144, i32 159" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 15 'partselect' 'a_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%a_V_9 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 160, i32 175" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 16 'partselect' 'a_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%a_V_10 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 176, i32 191" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 17 'partselect' 'a_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%a_V_11 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 192, i32 207" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 18 'partselect' 'a_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%a_V_12 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 208, i32 223" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 19 'partselect' 'a_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%a_V_13 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 224, i32 239" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 20 'partselect' 'a_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%a_V_14 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 240, i32 255" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 21 'partselect' 'a_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%a_V_15 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 256, i32 271" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 22 'partselect' 'a_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%a_V_16 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 272, i32 287" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 23 'partselect' 'a_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%a_V_17 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 288, i32 303" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 24 'partselect' 'a_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%a_V_18 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 304, i32 319" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 25 'partselect' 'a_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%a_V_19 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 320, i32 335" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 26 'partselect' 'a_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%a_V_20 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 336, i32 351" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 27 'partselect' 'a_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%a_V_21 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 352, i32 367" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 28 'partselect' 'a_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%a_V_22 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 368, i32 383" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 29 'partselect' 'a_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%a_V_23 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 384, i32 399" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 30 'partselect' 'a_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%a_V_24 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 400, i32 415" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 31 'partselect' 'a_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%a_V_25 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 416, i32 431" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 32 'partselect' 'a_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%a_V_26 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 432, i32 447" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 33 'partselect' 'a_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%a_V_27 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 448, i32 463" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 34 'partselect' 'a_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%a_V_28 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 464, i32 479" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 35 'partselect' 'a_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%a_V_29 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 480, i32 495" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 36 'partselect' 'a_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%a_V_30 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 496, i32 511" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 37 'partselect' 'a_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%a_V_31 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 512, i32 527" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 38 'partselect' 'a_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%a_V_32 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 528, i32 543" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 39 'partselect' 'a_V_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%a_V_33 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 544, i32 559" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 40 'partselect' 'a_V_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%a_V_34 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 560, i32 575" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 41 'partselect' 'a_V_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%a_V_35 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 576, i32 591" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 42 'partselect' 'a_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%a_V_36 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 592, i32 607" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 43 'partselect' 'a_V_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%a_V_37 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 608, i32 623" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 44 'partselect' 'a_V_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%a_V_38 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 624, i32 639" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 45 'partselect' 'a_V_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%a_V_39 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 640, i32 655" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 46 'partselect' 'a_V_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%a_V_40 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 656, i32 671" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 47 'partselect' 'a_V_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%a_V_41 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 672, i32 687" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 48 'partselect' 'a_V_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%a_V_42 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 688, i32 703" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 49 'partselect' 'a_V_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%a_V_43 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 704, i32 719" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 50 'partselect' 'a_V_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%a_V_44 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 720, i32 735" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 51 'partselect' 'a_V_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%a_V_45 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 736, i32 751" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 52 'partselect' 'a_V_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%a_V_46 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 752, i32 767" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 53 'partselect' 'a_V_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%a_V_47 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 768, i32 783" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 54 'partselect' 'a_V_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%a_V_48 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 784, i32 799" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 55 'partselect' 'a_V_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%a_V_49 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 800, i32 815" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 56 'partselect' 'a_V_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%a_V_50 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 816, i32 831" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 57 'partselect' 'a_V_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%a_V_51 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 832, i32 847" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 58 'partselect' 'a_V_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%a_V_52 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 848, i32 863" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 59 'partselect' 'a_V_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%a_V_53 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 880, i32 895" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 60 'partselect' 'a_V_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%a_V_54 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 896, i32 911" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 61 'partselect' 'a_V_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%a_V_55 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 912, i32 927" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 62 'partselect' 'a_V_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%a_V_56 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 928, i32 943" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 63 'partselect' 'a_V_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%a_V_57 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 944, i32 959" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 64 'partselect' 'a_V_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%a_V_58 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 960, i32 975" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 65 'partselect' 'a_V_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%a_V_59 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 976, i32 991" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 66 'partselect' 'a_V_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = partselect i15 @_ssdm_op_PartSelect.i15.i1024.i32.i32, i1024 %layer19_out_read, i32 64, i32 78"   --->   Operation 67 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i15.i11, i15 %tmp, i11 0"   --->   Operation 68 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 64, i32 79"   --->   Operation 69 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln1273_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_70, i4 0"   --->   Operation 70 'bitconcatenate' 'shl_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i20 %shl_ln1273_1"   --->   Operation 71 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_13 = sub i26 %shl_ln, i26 %sext_ln1273"   --->   Operation 72 'sub' 'r_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 73 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_17 = add i26 %r_V_13, i26 66640896"   --->   Operation 73 'add' 'ret_V_17' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln818_5 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_17, i32 10, i32 25"   --->   Operation 74 'partselect' 'trunc_ln818_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i15 @_ssdm_op_PartSelect.i15.i1024.i32.i32, i1024 %layer19_out_read, i32 864, i32 878"   --->   Operation 75 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln1273_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i15.i11, i15 %tmp_71, i11 0"   --->   Operation 76 'bitconcatenate' 'shl_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %layer19_out_read, i32 864, i32 879"   --->   Operation 77 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln1273_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_72, i1 0"   --->   Operation 78 'bitconcatenate' 'shl_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i17 %shl_ln1273_3"   --->   Operation 79 'sext' 'sext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_63 = sub i26 %shl_ln1273_2, i26 %sext_ln1273_1"   --->   Operation 80 'sub' 'r_V_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 81 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_67 = add i26 %r_V_63, i26 98304"   --->   Operation 81 'add' 'ret_V_67' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln818_53 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_67, i32 10, i32 25"   --->   Operation 82 'partselect' 'trunc_ln818_53' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i16 %a_V"   --->   Operation 83 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.94ns)   --->   "%mul_ln1347 = mul i26 %sext_ln1347, i26 2655"   --->   Operation 84 'mul' 'mul_ln1347' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1347_1 = sext i16 %a_V_1"   --->   Operation 85 'sext' 'sext_ln1347_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.94ns)   --->   "%mul_ln1347_1 = mul i26 %sext_ln1347_1, i26 2479"   --->   Operation 86 'mul' 'mul_ln1347_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1347_2 = sext i16 %a_V_2"   --->   Operation 87 'sext' 'sext_ln1347_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.94ns)   --->   "%mul_ln1347_2 = mul i26 %sext_ln1347_2, i26 2268"   --->   Operation 88 'mul' 'mul_ln1347_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1347_3 = sext i16 %a_V_3"   --->   Operation 89 'sext' 'sext_ln1347_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.94ns)   --->   "%mul_ln1347_3 = mul i26 %sext_ln1347_3, i26 2459"   --->   Operation 90 'mul' 'mul_ln1347_3' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1347_4 = sext i16 %a_V_4"   --->   Operation 91 'sext' 'sext_ln1347_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.94ns)   --->   "%mul_ln1347_4 = mul i26 %sext_ln1347_4, i26 2769"   --->   Operation 92 'mul' 'mul_ln1347_4' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1347_5 = sext i16 %a_V_5"   --->   Operation 93 'sext' 'sext_ln1347_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.94ns)   --->   "%mul_ln1347_5 = mul i26 %sext_ln1347_5, i26 2149"   --->   Operation 94 'mul' 'mul_ln1347_5' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1347_6 = sext i16 %a_V_6"   --->   Operation 95 'sext' 'sext_ln1347_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.94ns)   --->   "%mul_ln1347_6 = mul i26 %sext_ln1347_6, i26 2087"   --->   Operation 96 'mul' 'mul_ln1347_6' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1347_7 = sext i16 %a_V_7"   --->   Operation 97 'sext' 'sext_ln1347_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.94ns)   --->   "%mul_ln1347_7 = mul i26 %sext_ln1347_7, i26 2441"   --->   Operation 98 'mul' 'mul_ln1347_7' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1347_8 = sext i16 %a_V_8"   --->   Operation 99 'sext' 'sext_ln1347_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.94ns)   --->   "%mul_ln1347_8 = mul i26 %sext_ln1347_8, i26 2094"   --->   Operation 100 'mul' 'mul_ln1347_8' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1347_9 = sext i16 %a_V_9"   --->   Operation 101 'sext' 'sext_ln1347_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.94ns)   --->   "%mul_ln1347_9 = mul i26 %sext_ln1347_9, i26 1567"   --->   Operation 102 'mul' 'mul_ln1347_9' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1347_10 = sext i16 %a_V_10"   --->   Operation 103 'sext' 'sext_ln1347_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.94ns)   --->   "%mul_ln1347_10 = mul i26 %sext_ln1347_10, i26 2376"   --->   Operation 104 'mul' 'mul_ln1347_10' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1347_11 = sext i16 %a_V_11"   --->   Operation 105 'sext' 'sext_ln1347_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.94ns)   --->   "%mul_ln1347_11 = mul i26 %sext_ln1347_11, i26 2224"   --->   Operation 106 'mul' 'mul_ln1347_11' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1347_12 = sext i16 %a_V_12"   --->   Operation 107 'sext' 'sext_ln1347_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.94ns)   --->   "%mul_ln1347_12 = mul i26 %sext_ln1347_12, i26 2181"   --->   Operation 108 'mul' 'mul_ln1347_12' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1347_13 = sext i16 %a_V_13"   --->   Operation 109 'sext' 'sext_ln1347_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (1.94ns)   --->   "%mul_ln1347_13 = mul i26 %sext_ln1347_13, i26 2284"   --->   Operation 110 'mul' 'mul_ln1347_13' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1347_14 = sext i16 %a_V_14"   --->   Operation 111 'sext' 'sext_ln1347_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (1.94ns)   --->   "%mul_ln1347_14 = mul i26 %sext_ln1347_14, i26 1571"   --->   Operation 112 'mul' 'mul_ln1347_14' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1347_15 = sext i16 %a_V_15"   --->   Operation 113 'sext' 'sext_ln1347_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.94ns)   --->   "%mul_ln1347_15 = mul i26 %sext_ln1347_15, i26 1905"   --->   Operation 114 'mul' 'mul_ln1347_15' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1347_16 = sext i16 %a_V_16"   --->   Operation 115 'sext' 'sext_ln1347_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.94ns)   --->   "%mul_ln1347_16 = mul i26 %sext_ln1347_16, i26 2131"   --->   Operation 116 'mul' 'mul_ln1347_16' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1347_17 = sext i16 %a_V_17"   --->   Operation 117 'sext' 'sext_ln1347_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (1.94ns)   --->   "%mul_ln1347_17 = mul i26 %sext_ln1347_17, i26 1744"   --->   Operation 118 'mul' 'mul_ln1347_17' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1347_18 = sext i16 %a_V_18"   --->   Operation 119 'sext' 'sext_ln1347_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (1.94ns)   --->   "%mul_ln1347_18 = mul i26 %sext_ln1347_18, i26 2232"   --->   Operation 120 'mul' 'mul_ln1347_18' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1347_19 = sext i16 %a_V_19"   --->   Operation 121 'sext' 'sext_ln1347_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.94ns)   --->   "%mul_ln1347_19 = mul i26 %sext_ln1347_19, i26 2215"   --->   Operation 122 'mul' 'mul_ln1347_19' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1347_20 = sext i16 %a_V_20"   --->   Operation 123 'sext' 'sext_ln1347_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (1.94ns)   --->   "%mul_ln1347_20 = mul i26 %sext_ln1347_20, i26 2712"   --->   Operation 124 'mul' 'mul_ln1347_20' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1347_21 = sext i16 %a_V_21"   --->   Operation 125 'sext' 'sext_ln1347_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (1.94ns)   --->   "%mul_ln1347_21 = mul i26 %sext_ln1347_21, i26 2700"   --->   Operation 126 'mul' 'mul_ln1347_21' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1347_22 = sext i16 %a_V_22"   --->   Operation 127 'sext' 'sext_ln1347_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (1.94ns)   --->   "%mul_ln1347_22 = mul i26 %sext_ln1347_22, i26 2353"   --->   Operation 128 'mul' 'mul_ln1347_22' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1347_23 = sext i16 %a_V_23"   --->   Operation 129 'sext' 'sext_ln1347_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (1.94ns)   --->   "%mul_ln1347_23 = mul i26 %sext_ln1347_23, i26 2540"   --->   Operation 130 'mul' 'mul_ln1347_23' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1347_24 = sext i16 %a_V_24"   --->   Operation 131 'sext' 'sext_ln1347_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (1.94ns)   --->   "%mul_ln1347_24 = mul i26 %sext_ln1347_24, i26 2395"   --->   Operation 132 'mul' 'mul_ln1347_24' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1347_25 = sext i16 %a_V_25"   --->   Operation 133 'sext' 'sext_ln1347_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (1.94ns)   --->   "%mul_ln1347_25 = mul i26 %sext_ln1347_25, i26 2686"   --->   Operation 134 'mul' 'mul_ln1347_25' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1347_26 = sext i16 %a_V_26"   --->   Operation 135 'sext' 'sext_ln1347_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (1.94ns)   --->   "%mul_ln1347_26 = mul i26 %sext_ln1347_26, i26 1922"   --->   Operation 136 'mul' 'mul_ln1347_26' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1347_27 = sext i16 %a_V_27"   --->   Operation 137 'sext' 'sext_ln1347_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (1.94ns)   --->   "%mul_ln1347_27 = mul i26 %sext_ln1347_27, i26 1993"   --->   Operation 138 'mul' 'mul_ln1347_27' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1347_28 = sext i16 %a_V_28"   --->   Operation 139 'sext' 'sext_ln1347_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (1.94ns)   --->   "%mul_ln1347_28 = mul i26 %sext_ln1347_28, i26 1958"   --->   Operation 140 'mul' 'mul_ln1347_28' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1347_29 = sext i16 %a_V_29"   --->   Operation 141 'sext' 'sext_ln1347_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (1.94ns)   --->   "%mul_ln1347_29 = mul i26 %sext_ln1347_29, i26 2408"   --->   Operation 142 'mul' 'mul_ln1347_29' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1347_30 = sext i16 %a_V_30"   --->   Operation 143 'sext' 'sext_ln1347_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (1.94ns)   --->   "%mul_ln1347_30 = mul i26 %sext_ln1347_30, i26 2008"   --->   Operation 144 'mul' 'mul_ln1347_30' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1347_31 = sext i16 %a_V_31"   --->   Operation 145 'sext' 'sext_ln1347_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (1.94ns)   --->   "%mul_ln1347_31 = mul i26 %sext_ln1347_31, i26 2382"   --->   Operation 146 'mul' 'mul_ln1347_31' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1347_32 = sext i16 %a_V_32"   --->   Operation 147 'sext' 'sext_ln1347_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (1.94ns)   --->   "%mul_ln1347_32 = mul i26 %sext_ln1347_32, i26 2109"   --->   Operation 148 'mul' 'mul_ln1347_32' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1347_33 = sext i16 %a_V_33"   --->   Operation 149 'sext' 'sext_ln1347_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (1.94ns)   --->   "%mul_ln1347_33 = mul i26 %sext_ln1347_33, i26 2025"   --->   Operation 150 'mul' 'mul_ln1347_33' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1347_34 = sext i16 %a_V_34"   --->   Operation 151 'sext' 'sext_ln1347_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (1.94ns)   --->   "%mul_ln1347_34 = mul i26 %sext_ln1347_34, i26 2091"   --->   Operation 152 'mul' 'mul_ln1347_34' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1347_35 = sext i16 %a_V_35"   --->   Operation 153 'sext' 'sext_ln1347_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (1.94ns)   --->   "%mul_ln1347_35 = mul i26 %sext_ln1347_35, i26 1948"   --->   Operation 154 'mul' 'mul_ln1347_35' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1347_36 = sext i16 %a_V_36"   --->   Operation 155 'sext' 'sext_ln1347_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (1.94ns)   --->   "%mul_ln1347_36 = mul i26 %sext_ln1347_36, i26 1909"   --->   Operation 156 'mul' 'mul_ln1347_36' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1347_37 = sext i16 %a_V_37"   --->   Operation 157 'sext' 'sext_ln1347_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (1.94ns)   --->   "%mul_ln1347_37 = mul i26 %sext_ln1347_37, i26 1888"   --->   Operation 158 'mul' 'mul_ln1347_37' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln1347_38 = sext i16 %a_V_38"   --->   Operation 159 'sext' 'sext_ln1347_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (1.94ns)   --->   "%mul_ln1347_38 = mul i26 %sext_ln1347_38, i26 1610"   --->   Operation 160 'mul' 'mul_ln1347_38' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1347_39 = sext i16 %a_V_39"   --->   Operation 161 'sext' 'sext_ln1347_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (1.94ns)   --->   "%mul_ln1347_39 = mul i26 %sext_ln1347_39, i26 2482"   --->   Operation 162 'mul' 'mul_ln1347_39' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1347_40 = sext i16 %a_V_40"   --->   Operation 163 'sext' 'sext_ln1347_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (1.94ns)   --->   "%mul_ln1347_40 = mul i26 %sext_ln1347_40, i26 1855"   --->   Operation 164 'mul' 'mul_ln1347_40' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1347_41 = sext i16 %a_V_41"   --->   Operation 165 'sext' 'sext_ln1347_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (1.94ns)   --->   "%mul_ln1347_41 = mul i26 %sext_ln1347_41, i26 2074"   --->   Operation 166 'mul' 'mul_ln1347_41' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1347_42 = sext i16 %a_V_42"   --->   Operation 167 'sext' 'sext_ln1347_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (1.94ns)   --->   "%mul_ln1347_42 = mul i26 %sext_ln1347_42, i26 1678"   --->   Operation 168 'mul' 'mul_ln1347_42' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1347_43 = sext i16 %a_V_43"   --->   Operation 169 'sext' 'sext_ln1347_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (1.94ns)   --->   "%mul_ln1347_43 = mul i26 %sext_ln1347_43, i26 2365"   --->   Operation 170 'mul' 'mul_ln1347_43' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln1347_44 = sext i16 %a_V_44"   --->   Operation 171 'sext' 'sext_ln1347_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (1.94ns)   --->   "%mul_ln1347_44 = mul i26 %sext_ln1347_44, i26 2348"   --->   Operation 172 'mul' 'mul_ln1347_44' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1347_45 = sext i16 %a_V_45"   --->   Operation 173 'sext' 'sext_ln1347_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (1.94ns)   --->   "%mul_ln1347_45 = mul i26 %sext_ln1347_45, i26 1767"   --->   Operation 174 'mul' 'mul_ln1347_45' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1347_46 = sext i16 %a_V_46"   --->   Operation 175 'sext' 'sext_ln1347_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (1.94ns)   --->   "%mul_ln1347_46 = mul i26 %sext_ln1347_46, i26 1990"   --->   Operation 176 'mul' 'mul_ln1347_46' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln1347_47 = sext i16 %a_V_47"   --->   Operation 177 'sext' 'sext_ln1347_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (1.94ns)   --->   "%mul_ln1347_47 = mul i26 %sext_ln1347_47, i26 2095"   --->   Operation 178 'mul' 'mul_ln1347_47' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln1347_48 = sext i16 %a_V_48"   --->   Operation 179 'sext' 'sext_ln1347_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (1.94ns)   --->   "%mul_ln1347_48 = mul i26 %sext_ln1347_48, i26 2005"   --->   Operation 180 'mul' 'mul_ln1347_48' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln1347_49 = sext i16 %a_V_49"   --->   Operation 181 'sext' 'sext_ln1347_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (1.94ns)   --->   "%mul_ln1347_49 = mul i26 %sext_ln1347_49, i26 2631"   --->   Operation 182 'mul' 'mul_ln1347_49' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln1347_50 = sext i16 %a_V_50"   --->   Operation 183 'sext' 'sext_ln1347_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (1.94ns)   --->   "%mul_ln1347_50 = mul i26 %sext_ln1347_50, i26 1851"   --->   Operation 184 'mul' 'mul_ln1347_50' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1347_51 = sext i16 %a_V_51"   --->   Operation 185 'sext' 'sext_ln1347_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (1.94ns)   --->   "%mul_ln1347_51 = mul i26 %sext_ln1347_51, i26 2601"   --->   Operation 186 'mul' 'mul_ln1347_51' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1347_52 = sext i16 %a_V_52"   --->   Operation 187 'sext' 'sext_ln1347_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (1.94ns)   --->   "%mul_ln1347_52 = mul i26 %sext_ln1347_52, i26 2285"   --->   Operation 188 'mul' 'mul_ln1347_52' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1347_53 = sext i16 %a_V_53"   --->   Operation 189 'sext' 'sext_ln1347_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (1.94ns)   --->   "%mul_ln1347_53 = mul i26 %sext_ln1347_53, i26 2689"   --->   Operation 190 'mul' 'mul_ln1347_53' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1347_54 = sext i16 %a_V_54"   --->   Operation 191 'sext' 'sext_ln1347_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (1.94ns)   --->   "%mul_ln1347_54 = mul i26 %sext_ln1347_54, i26 2006"   --->   Operation 192 'mul' 'mul_ln1347_54' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln1347_55 = sext i16 %a_V_55"   --->   Operation 193 'sext' 'sext_ln1347_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (1.94ns)   --->   "%mul_ln1347_55 = mul i26 %sext_ln1347_55, i26 1946"   --->   Operation 194 'mul' 'mul_ln1347_55' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln1347_56 = sext i16 %a_V_56"   --->   Operation 195 'sext' 'sext_ln1347_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (1.94ns)   --->   "%mul_ln1347_56 = mul i26 %sext_ln1347_56, i26 1777"   --->   Operation 196 'mul' 'mul_ln1347_56' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1347_57 = sext i16 %a_V_57"   --->   Operation 197 'sext' 'sext_ln1347_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (1.94ns)   --->   "%mul_ln1347_57 = mul i26 %sext_ln1347_57, i26 2366"   --->   Operation 198 'mul' 'mul_ln1347_57' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1347_58 = sext i16 %a_V_58"   --->   Operation 199 'sext' 'sext_ln1347_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (1.94ns)   --->   "%mul_ln1347_58 = mul i26 %sext_ln1347_58, i26 1722"   --->   Operation 200 'mul' 'mul_ln1347_58' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1347_59 = sext i16 %a_V_59"   --->   Operation 201 'sext' 'sext_ln1347_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (1.94ns)   --->   "%mul_ln1347_59 = mul i26 %sext_ln1347_59, i26 2357"   --->   Operation 202 'mul' 'mul_ln1347_59' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1347_60 = sext i16 %a_V_60"   --->   Operation 203 'sext' 'sext_ln1347_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (1.94ns)   --->   "%mul_ln1347_60 = mul i26 %sext_ln1347_60, i26 2470"   --->   Operation 204 'mul' 'mul_ln1347_60' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1347_61 = sext i16 %a_V_61"   --->   Operation 205 'sext' 'sext_ln1347_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (1.94ns)   --->   "%mul_ln1347_61 = mul i26 %sext_ln1347_61, i26 2262"   --->   Operation 206 'mul' 'mul_ln1347_61' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.06>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %layer21_out, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %layer19_out, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%specresourcelimit_ln22 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 64, void @empty_11, void @empty_7, void @empty_7, void @empty_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:22]   --->   Operation 209 'specresourcelimit' 'specresourcelimit_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.84ns)   --->   "%ret_V = add i26 %mul_ln1347, i26 66614272"   --->   Operation 210 'add' 'ret_V' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V, i32 10, i32 25"   --->   Operation 211 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.84ns)   --->   "%ret_V_14 = add i26 %mul_ln1347_1, i26 67075072"   --->   Operation 212 'add' 'ret_V_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln818_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_14, i32 10, i32 25"   --->   Operation 213 'partselect' 'trunc_ln818_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.84ns)   --->   "%ret_V_15 = add i26 %mul_ln1347_2, i26 388096"   --->   Operation 214 'add' 'ret_V_15' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln818_3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_15, i32 10, i32 25"   --->   Operation 215 'partselect' 'trunc_ln818_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.84ns)   --->   "%ret_V_16 = add i26 %mul_ln1347_3, i26 17408"   --->   Operation 216 'add' 'ret_V_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln818_4 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_16, i32 10, i32 25"   --->   Operation 217 'partselect' 'trunc_ln818_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.84ns)   --->   "%ret_V_18 = add i26 %mul_ln1347_4, i26 363520"   --->   Operation 218 'add' 'ret_V_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln818_6 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_18, i32 10, i32 25"   --->   Operation 219 'partselect' 'trunc_ln818_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.84ns)   --->   "%ret_V_19 = add i26 %mul_ln1347_5, i26 66269184"   --->   Operation 220 'add' 'ret_V_19' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln818_7 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_19, i32 10, i32 25"   --->   Operation 221 'partselect' 'trunc_ln818_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.84ns)   --->   "%ret_V_20 = add i26 %mul_ln1347_6, i26 67083264"   --->   Operation 222 'add' 'ret_V_20' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln818_8 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_20, i32 10, i32 25"   --->   Operation 223 'partselect' 'trunc_ln818_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.84ns)   --->   "%ret_V_21 = add i26 %mul_ln1347_7, i26 66969600"   --->   Operation 224 'add' 'ret_V_21' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln818_9 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_21, i32 10, i32 25"   --->   Operation 225 'partselect' 'trunc_ln818_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.84ns)   --->   "%ret_V_22 = add i26 %mul_ln1347_8, i26 66755584"   --->   Operation 226 'add' 'ret_V_22' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_22, i32 10, i32 25"   --->   Operation 227 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.84ns)   --->   "%ret_V_23 = add i26 %mul_ln1347_9, i26 149504"   --->   Operation 228 'add' 'ret_V_23' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln818_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_23, i32 10, i32 25"   --->   Operation 229 'partselect' 'trunc_ln818_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.84ns)   --->   "%ret_V_24 = add i26 %mul_ln1347_10, i26 884736"   --->   Operation 230 'add' 'ret_V_24' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln818_10 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_24, i32 10, i32 25"   --->   Operation 231 'partselect' 'trunc_ln818_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.84ns)   --->   "%ret_V_25 = add i26 %mul_ln1347_11, i26 66917376"   --->   Operation 232 'add' 'ret_V_25' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln818_11 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_25, i32 10, i32 25"   --->   Operation 233 'partselect' 'trunc_ln818_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.84ns)   --->   "%ret_V_26 = add i26 %mul_ln1347_12, i26 371712"   --->   Operation 234 'add' 'ret_V_26' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln818_12 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_26, i32 10, i32 25"   --->   Operation 235 'partselect' 'trunc_ln818_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.84ns)   --->   "%ret_V_27 = add i26 %mul_ln1347_13, i26 65829888"   --->   Operation 236 'add' 'ret_V_27' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln818_13 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_27, i32 10, i32 25"   --->   Operation 237 'partselect' 'trunc_ln818_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.84ns)   --->   "%ret_V_28 = add i26 %mul_ln1347_14, i26 66992128"   --->   Operation 238 'add' 'ret_V_28' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln818_14 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_28, i32 10, i32 25"   --->   Operation 239 'partselect' 'trunc_ln818_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.84ns)   --->   "%ret_V_29 = add i26 %mul_ln1347_15, i26 66896896"   --->   Operation 240 'add' 'ret_V_29' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln818_15 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_29, i32 10, i32 25"   --->   Operation 241 'partselect' 'trunc_ln818_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.84ns)   --->   "%ret_V_30 = add i26 %mul_ln1347_16, i26 450560"   --->   Operation 242 'add' 'ret_V_30' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln818_16 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_30, i32 10, i32 25"   --->   Operation 243 'partselect' 'trunc_ln818_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.84ns)   --->   "%ret_V_31 = add i26 %mul_ln1347_17, i26 67584"   --->   Operation 244 'add' 'ret_V_31' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln818_17 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_31, i32 10, i32 25"   --->   Operation 245 'partselect' 'trunc_ln818_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.84ns)   --->   "%ret_V_32 = add i26 %mul_ln1347_18, i26 152576"   --->   Operation 246 'add' 'ret_V_32' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln818_18 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_32, i32 10, i32 25"   --->   Operation 247 'partselect' 'trunc_ln818_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.84ns)   --->   "%ret_V_33 = add i26 %mul_ln1347_19, i26 66466816"   --->   Operation 248 'add' 'ret_V_33' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln818_19 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_33, i32 10, i32 25"   --->   Operation 249 'partselect' 'trunc_ln818_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.84ns)   --->   "%ret_V_34 = add i26 %mul_ln1347_20, i26 150528"   --->   Operation 250 'add' 'ret_V_34' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln818_20 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_34, i32 10, i32 25"   --->   Operation 251 'partselect' 'trunc_ln818_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.84ns)   --->   "%ret_V_35 = add i26 %mul_ln1347_21, i26 66241536"   --->   Operation 252 'add' 'ret_V_35' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln818_21 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_35, i32 10, i32 25"   --->   Operation 253 'partselect' 'trunc_ln818_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.84ns)   --->   "%ret_V_36 = add i26 %mul_ln1347_22, i26 498688"   --->   Operation 254 'add' 'ret_V_36' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln818_22 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_36, i32 10, i32 25"   --->   Operation 255 'partselect' 'trunc_ln818_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.84ns)   --->   "%ret_V_37 = add i26 %mul_ln1347_23, i26 66089984"   --->   Operation 256 'add' 'ret_V_37' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln818_23 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_37, i32 10, i32 25"   --->   Operation 257 'partselect' 'trunc_ln818_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.84ns)   --->   "%ret_V_38 = add i26 %mul_ln1347_24, i26 851968"   --->   Operation 258 'add' 'ret_V_38' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln818_24 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_38, i32 10, i32 25"   --->   Operation 259 'partselect' 'trunc_ln818_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.84ns)   --->   "%ret_V_39 = add i26 %mul_ln1347_25, i26 67059712"   --->   Operation 260 'add' 'ret_V_39' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln818_25 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_39, i32 10, i32 25"   --->   Operation 261 'partselect' 'trunc_ln818_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.84ns)   --->   "%ret_V_40 = add i26 %mul_ln1347_26, i26 184320"   --->   Operation 262 'add' 'ret_V_40' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln818_26 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_40, i32 10, i32 25"   --->   Operation 263 'partselect' 'trunc_ln818_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.84ns)   --->   "%ret_V_41 = add i26 %mul_ln1347_27, i26 66073600"   --->   Operation 264 'add' 'ret_V_41' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln818_27 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_41, i32 10, i32 25"   --->   Operation 265 'partselect' 'trunc_ln818_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.84ns)   --->   "%ret_V_42 = add i26 %mul_ln1347_28, i26 66463744"   --->   Operation 266 'add' 'ret_V_42' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln818_28 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_42, i32 10, i32 25"   --->   Operation 267 'partselect' 'trunc_ln818_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.84ns)   --->   "%ret_V_43 = add i26 %mul_ln1347_29, i26 310272"   --->   Operation 268 'add' 'ret_V_43' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln818_29 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_43, i32 10, i32 25"   --->   Operation 269 'partselect' 'trunc_ln818_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.84ns)   --->   "%ret_V_44 = add i26 %mul_ln1347_30, i26 66828288"   --->   Operation 270 'add' 'ret_V_44' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln818_30 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_44, i32 10, i32 25"   --->   Operation 271 'partselect' 'trunc_ln818_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.84ns)   --->   "%ret_V_45 = add i26 %mul_ln1347_31, i26 66976768"   --->   Operation 272 'add' 'ret_V_45' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln818_31 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_45, i32 10, i32 25"   --->   Operation 273 'partselect' 'trunc_ln818_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.84ns)   --->   "%ret_V_46 = add i26 %mul_ln1347_32, i26 212992"   --->   Operation 274 'add' 'ret_V_46' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln818_32 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_46, i32 10, i32 25"   --->   Operation 275 'partselect' 'trunc_ln818_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.84ns)   --->   "%ret_V_47 = add i26 %mul_ln1347_33, i26 66852864"   --->   Operation 276 'add' 'ret_V_47' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln818_33 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_47, i32 10, i32 25"   --->   Operation 277 'partselect' 'trunc_ln818_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.84ns)   --->   "%ret_V_48 = add i26 %mul_ln1347_34, i26 66562048"   --->   Operation 278 'add' 'ret_V_48' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln818_34 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_48, i32 10, i32 25"   --->   Operation 279 'partselect' 'trunc_ln818_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.84ns)   --->   "%ret_V_49 = add i26 %mul_ln1347_35, i26 66828288"   --->   Operation 280 'add' 'ret_V_49' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln818_35 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_49, i32 10, i32 25"   --->   Operation 281 'partselect' 'trunc_ln818_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.84ns)   --->   "%ret_V_50 = add i26 %mul_ln1347_36, i26 66648064"   --->   Operation 282 'add' 'ret_V_50' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln818_36 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_50, i32 10, i32 25"   --->   Operation 283 'partselect' 'trunc_ln818_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.84ns)   --->   "%ret_V_51 = add i26 %mul_ln1347_37, i26 66501632"   --->   Operation 284 'add' 'ret_V_51' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln818_37 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_51, i32 10, i32 25"   --->   Operation 285 'partselect' 'trunc_ln818_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.84ns)   --->   "%ret_V_52 = add i26 %mul_ln1347_38, i26 67059712"   --->   Operation 286 'add' 'ret_V_52' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln818_38 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_52, i32 10, i32 25"   --->   Operation 287 'partselect' 'trunc_ln818_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.84ns)   --->   "%ret_V_53 = add i26 %mul_ln1347_39, i26 65807360"   --->   Operation 288 'add' 'ret_V_53' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln818_39 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_53, i32 10, i32 25"   --->   Operation 289 'partselect' 'trunc_ln818_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.84ns)   --->   "%ret_V_54 = add i26 %mul_ln1347_40, i26 157696"   --->   Operation 290 'add' 'ret_V_54' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln818_40 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_54, i32 10, i32 25"   --->   Operation 291 'partselect' 'trunc_ln818_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.84ns)   --->   "%ret_V_55 = add i26 %mul_ln1347_41, i26 39936"   --->   Operation 292 'add' 'ret_V_55' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln818_41 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_55, i32 10, i32 25"   --->   Operation 293 'partselect' 'trunc_ln818_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.84ns)   --->   "%ret_V_56 = add i26 %mul_ln1347_42, i26 66987008"   --->   Operation 294 'add' 'ret_V_56' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln818_42 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_56, i32 10, i32 25"   --->   Operation 295 'partselect' 'trunc_ln818_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.84ns)   --->   "%ret_V_57 = add i26 %mul_ln1347_43, i26 66152448"   --->   Operation 296 'add' 'ret_V_57' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln818_43 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_57, i32 10, i32 25"   --->   Operation 297 'partselect' 'trunc_ln818_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.84ns)   --->   "%ret_V_58 = add i26 %mul_ln1347_44, i26 67054592"   --->   Operation 298 'add' 'ret_V_58' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln818_44 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_58, i32 10, i32 25"   --->   Operation 299 'partselect' 'trunc_ln818_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.84ns)   --->   "%ret_V_59 = add i26 %mul_ln1347_45, i26 66525184"   --->   Operation 300 'add' 'ret_V_59' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln818_45 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_59, i32 10, i32 25"   --->   Operation 301 'partselect' 'trunc_ln818_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.84ns)   --->   "%ret_V_60 = add i26 %mul_ln1347_46, i26 66370560"   --->   Operation 302 'add' 'ret_V_60' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln818_46 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_60, i32 10, i32 25"   --->   Operation 303 'partselect' 'trunc_ln818_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.84ns)   --->   "%ret_V_61 = add i26 %mul_ln1347_47, i26 410624"   --->   Operation 304 'add' 'ret_V_61' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln818_47 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_61, i32 10, i32 25"   --->   Operation 305 'partselect' 'trunc_ln818_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.84ns)   --->   "%ret_V_62 = add i26 %mul_ln1347_48, i26 66534400"   --->   Operation 306 'add' 'ret_V_62' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln818_48 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_62, i32 10, i32 25"   --->   Operation 307 'partselect' 'trunc_ln818_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.84ns)   --->   "%ret_V_63 = add i26 %mul_ln1347_49, i26 66967552"   --->   Operation 308 'add' 'ret_V_63' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln818_49 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_63, i32 10, i32 25"   --->   Operation 309 'partselect' 'trunc_ln818_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.84ns)   --->   "%ret_V_64 = add i26 %mul_ln1347_50, i26 205824"   --->   Operation 310 'add' 'ret_V_64' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln818_50 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_64, i32 10, i32 25"   --->   Operation 311 'partselect' 'trunc_ln818_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.84ns)   --->   "%ret_V_65 = add i26 %mul_ln1347_51, i26 66366464"   --->   Operation 312 'add' 'ret_V_65' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln818_51 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_65, i32 10, i32 25"   --->   Operation 313 'partselect' 'trunc_ln818_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.84ns)   --->   "%ret_V_66 = add i26 %mul_ln1347_52, i26 67084288"   --->   Operation 314 'add' 'ret_V_66' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln818_52 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_66, i32 10, i32 25"   --->   Operation 315 'partselect' 'trunc_ln818_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.84ns)   --->   "%ret_V_68 = add i26 %mul_ln1347_53, i26 66736128"   --->   Operation 316 'add' 'ret_V_68' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln818_54 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_68, i32 10, i32 25"   --->   Operation 317 'partselect' 'trunc_ln818_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.84ns)   --->   "%ret_V_69 = add i26 %mul_ln1347_54, i26 881664"   --->   Operation 318 'add' 'ret_V_69' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln818_55 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_69, i32 10, i32 25"   --->   Operation 319 'partselect' 'trunc_ln818_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.84ns)   --->   "%ret_V_70 = add i26 %mul_ln1347_55, i26 66542592"   --->   Operation 320 'add' 'ret_V_70' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln818_56 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_70, i32 10, i32 25"   --->   Operation 321 'partselect' 'trunc_ln818_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.84ns)   --->   "%ret_V_71 = add i26 %mul_ln1347_56, i26 643072"   --->   Operation 322 'add' 'ret_V_71' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln818_57 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_71, i32 10, i32 25"   --->   Operation 323 'partselect' 'trunc_ln818_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.84ns)   --->   "%ret_V_72 = add i26 %mul_ln1347_57, i26 646144"   --->   Operation 324 'add' 'ret_V_72' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln818_58 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_72, i32 10, i32 25"   --->   Operation 325 'partselect' 'trunc_ln818_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.84ns)   --->   "%ret_V_73 = add i26 %mul_ln1347_58, i26 655360"   --->   Operation 326 'add' 'ret_V_73' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln818_59 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_73, i32 10, i32 25"   --->   Operation 327 'partselect' 'trunc_ln818_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.84ns)   --->   "%ret_V_74 = add i26 %mul_ln1347_59, i26 66920448"   --->   Operation 328 'add' 'ret_V_74' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln818_60 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_74, i32 10, i32 25"   --->   Operation 329 'partselect' 'trunc_ln818_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.84ns)   --->   "%ret_V_75 = add i26 %mul_ln1347_60, i26 66257920"   --->   Operation 330 'add' 'ret_V_75' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln818_61 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_75, i32 10, i32 25"   --->   Operation 331 'partselect' 'trunc_ln818_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.84ns)   --->   "%ret_V_76 = add i26 %mul_ln1347_61, i26 66992128"   --->   Operation 332 'add' 'ret_V_76' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln818_62 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_76, i32 10, i32 25"   --->   Operation 333 'partselect' 'trunc_ln818_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %trunc_ln818_62, i16 %trunc_ln818_61, i16 %trunc_ln818_60, i16 %trunc_ln818_59, i16 %trunc_ln818_58, i16 %trunc_ln818_57, i16 %trunc_ln818_56, i16 %trunc_ln818_55, i16 %trunc_ln818_54, i16 %trunc_ln818_53, i16 %trunc_ln818_52, i16 %trunc_ln818_51, i16 %trunc_ln818_50, i16 %trunc_ln818_49, i16 %trunc_ln818_48, i16 %trunc_ln818_47, i16 %trunc_ln818_46, i16 %trunc_ln818_45, i16 %trunc_ln818_44, i16 %trunc_ln818_43, i16 %trunc_ln818_42, i16 %trunc_ln818_41, i16 %trunc_ln818_40, i16 %trunc_ln818_39, i16 %trunc_ln818_38, i16 %trunc_ln818_37, i16 %trunc_ln818_36, i16 %trunc_ln818_35, i16 %trunc_ln818_34, i16 %trunc_ln818_33, i16 %trunc_ln818_32, i16 %trunc_ln818_31, i16 %trunc_ln818_30, i16 %trunc_ln818_29, i16 %trunc_ln818_28, i16 %trunc_ln818_27, i16 %trunc_ln818_26, i16 %trunc_ln818_25, i16 %trunc_ln818_24, i16 %trunc_ln818_23, i16 %trunc_ln818_22, i16 %trunc_ln818_21, i16 %trunc_ln818_20, i16 %trunc_ln818_19, i16 %trunc_ln818_18, i16 %trunc_ln818_17, i16 %trunc_ln818_16, i16 %trunc_ln818_15, i16 %trunc_ln818_14, i16 %trunc_ln818_13, i16 %trunc_ln818_12, i16 %trunc_ln818_11, i16 %trunc_ln818_10, i16 %trunc_ln818_1, i16 %trunc_ln818_s, i16 %trunc_ln818_9, i16 %trunc_ln818_8, i16 %trunc_ln818_7, i16 %trunc_ln818_6, i16 %trunc_ln818_5, i16 %trunc_ln818_4, i16 %trunc_ln818_3, i16 %trunc_ln818_2, i16 %trunc_ln" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 334 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (1.21ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %layer21_out, i1024 %p_0" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 335 'write' 'write_ln46' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 1> <FIFO>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 336 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.93ns
The critical path consists of the following:
	fifo read operation ('layer19_out_read', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28) on port 'layer19_out' (/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28) [6]  (1.22 ns)
	'sub' operation ('r.V') [90]  (0 ns)
	'add' operation ('ret.V') [91]  (0.71 ns)

 <State 2>: 1.94ns
The critical path consists of the following:
	'mul' operation ('mul_ln1347') [70]  (1.94 ns)

 <State 3>: 2.06ns
The critical path consists of the following:
	'add' operation ('ret.V') [71]  (0.844 ns)
	fifo write operation ('write_ln46', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:46) on port 'layer21_out' (/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:46) [334]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
