#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x121a12020 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x121a12190 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x121a12300 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x118008010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x121a11e70_0 .net "in", 31 0, o0x118008010;  0 drivers
v0x121a21d50_0 .var "out", 31 0;
S_0x121a12470 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1180080d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x121a21e10_0 .net "clk", 0 0, o0x1180080d0;  0 drivers
o0x118008100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x121a21eb0_0 .net "data_address", 31 0, o0x118008100;  0 drivers
o0x118008130 .functor BUFZ 1, C4<z>; HiZ drive
v0x121a21f60_0 .net "data_read", 0 0, o0x118008130;  0 drivers
v0x121a22010_0 .var "data_readdata", 31 0;
o0x118008190 .functor BUFZ 1, C4<z>; HiZ drive
v0x121a220c0_0 .net "data_write", 0 0, o0x118008190;  0 drivers
o0x1180081c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x121a221a0_0 .net "data_writedata", 31 0, o0x1180081c0;  0 drivers
S_0x121a125e0 .scope module, "jal_tb" "jal_tb" 6 1;
 .timescale 0 0;
v0x121a2ee50_0 .net "active", 0 0, L_0x121a37bb0;  1 drivers
v0x121a2ef00_0 .var "clk", 0 0;
v0x121a2f010_0 .var "clk_enable", 0 0;
v0x121a2f0a0_0 .net "data_address", 31 0, v0x121a2cc30_0;  1 drivers
v0x121a2f130_0 .net "data_read", 0 0, L_0x121a37310;  1 drivers
v0x121a2f1c0_0 .var "data_readdata", 31 0;
v0x121a2f250_0 .net "data_write", 0 0, L_0x121a36cc0;  1 drivers
v0x121a2f2e0_0 .net "data_writedata", 31 0, v0x121a258d0_0;  1 drivers
v0x121a2f3b0_0 .net "instr_address", 31 0, L_0x121a37ce0;  1 drivers
v0x121a2f4c0_0 .var "instr_readdata", 31 0;
v0x121a2f550_0 .net "register_v0", 31 0, L_0x121a35730;  1 drivers
v0x121a2f620_0 .var "reset", 0 0;
S_0x121a222e0 .scope begin, "$unm_blk_3" "$unm_blk_3" 6 36, 6 36 0, S_0x121a125e0;
 .timescale 0 0;
v0x121a224b0_0 .var "b_imm", 17 0;
v0x121a22570_0 .var "b_offset", 31 0;
v0x121a22620_0 .var "curr_addr", 31 0;
v0x121a226e0_0 .var "i", 4 0;
v0x121a22790_0 .var "imm", 15 0;
v0x121a22880_0 .var "imm_instr", 31 0;
v0x121a22930_0 .var "opcode", 5 0;
v0x121a229e0_0 .var "rs", 4 0;
v0x121a22a90_0 .var "rt", 4 0;
v0x121a22ba0_0 .var "test", 31 0;
E_0x121a06f30 .event posedge, v0x121a25c40_0;
S_0x121a22c50 .scope module, "dut" "mips_cpu_harvard" 6 208, 7 1 0, S_0x121a125e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x121a306a0 .functor OR 1, L_0x121a30350, L_0x121a30560, C4<0>, C4<0>;
L_0x121a30790 .functor BUFZ 1, L_0x121a2fe40, C4<0>, C4<0>, C4<0>;
L_0x121a30b20 .functor BUFZ 1, L_0x121a2ff60, C4<0>, C4<0>, C4<0>;
L_0x121a30c70 .functor AND 1, L_0x121a2fe40, L_0x121a30dc0, C4<1>, C4<1>;
L_0x121a30f60 .functor OR 1, L_0x121a30c70, L_0x121a30ce0, C4<0>, C4<0>;
L_0x121a310a0 .functor OR 1, L_0x121a30f60, L_0x121a30a40, C4<0>, C4<0>;
L_0x121a31190 .functor OR 1, L_0x121a310a0, L_0x121a32430, C4<0>, C4<0>;
L_0x121a31280 .functor OR 1, L_0x121a31190, L_0x121a31f10, C4<0>, C4<0>;
L_0x121a31dd0 .functor AND 1, L_0x121a318e0, L_0x121a31a00, C4<1>, C4<1>;
L_0x121a31f10 .functor OR 1, L_0x121a31680, L_0x121a31dd0, C4<0>, C4<0>;
L_0x121a32430 .functor AND 1, L_0x121a31bb0, L_0x121a320a0, C4<1>, C4<1>;
L_0x121a329b0 .functor OR 1, L_0x121a322d0, L_0x121a32660, C4<0>, C4<0>;
L_0x121a2fbf0 .functor OR 1, L_0x121a32d40, L_0x121a32ff0, C4<0>, C4<0>;
L_0x121a333d0 .functor AND 1, L_0x121a30940, L_0x121a2fbf0, C4<1>, C4<1>;
L_0x121a33560 .functor OR 1, L_0x121a331b0, L_0x121a336a0, C4<0>, C4<0>;
L_0x121a33360 .functor OR 1, L_0x121a33560, L_0x121a33950, C4<0>, C4<0>;
L_0x121a33ab0 .functor AND 1, L_0x121a2fe40, L_0x121a33360, C4<1>, C4<1>;
L_0x121a33780 .functor AND 1, L_0x121a2fe40, L_0x121a33c70, C4<1>, C4<1>;
L_0x121a31cf0 .functor AND 1, L_0x121a2fe40, L_0x121a337f0, C4<1>, C4<1>;
L_0x121a346c0 .functor AND 1, v0x121a2cb10_0, v0x121a2eb50_0, C4<1>, C4<1>;
L_0x121a34730 .functor AND 1, L_0x121a346c0, L_0x121a31280, C4<1>, C4<1>;
L_0x121a34a30 .functor OR 1, L_0x121a31f10, L_0x121a32430, C4<0>, C4<0>;
L_0x121a357a0 .functor BUFZ 32, L_0x121a353d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x121a35950 .functor BUFZ 32, L_0x121a35680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x121a365f0 .functor AND 1, v0x121a2f010_0, L_0x121a33ab0, C4<1>, C4<1>;
L_0x121a36730 .functor AND 1, L_0x121a365f0, v0x121a2cb10_0, C4<1>, C4<1>;
L_0x121a350f0 .functor AND 1, L_0x121a36730, L_0x121a36880, C4<1>, C4<1>;
L_0x121a36c50 .functor AND 1, v0x121a2cb10_0, v0x121a2eb50_0, C4<1>, C4<1>;
L_0x121a36cc0 .functor AND 1, L_0x121a36c50, L_0x121a31410, C4<1>, C4<1>;
L_0x121a369a0 .functor OR 1, L_0x121a36b70, L_0x121a36e60, C4<0>, C4<0>;
L_0x121a371a0 .functor AND 1, L_0x121a369a0, L_0x121a36a90, C4<1>, C4<1>;
L_0x121a37310 .functor OR 1, L_0x121a30a40, L_0x121a371a0, C4<0>, C4<0>;
L_0x121a37bb0 .functor BUFZ 1, v0x121a2cb10_0, C4<0>, C4<0>, C4<0>;
L_0x121a37ce0 .functor BUFZ 32, v0x121a2cba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x121a27c80_0 .net *"_ivl_102", 31 0, L_0x121a32000;  1 drivers
L_0x1180404d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121a27d10_0 .net *"_ivl_105", 25 0, L_0x1180404d8;  1 drivers
L_0x118040520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121a27da0_0 .net/2u *"_ivl_106", 31 0, L_0x118040520;  1 drivers
v0x121a27e30_0 .net *"_ivl_108", 0 0, L_0x121a31bb0;  1 drivers
v0x121a27ec0_0 .net *"_ivl_111", 5 0, L_0x121a32230;  1 drivers
L_0x118040568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x121a27f60_0 .net/2u *"_ivl_112", 5 0, L_0x118040568;  1 drivers
v0x121a28010_0 .net *"_ivl_114", 0 0, L_0x121a320a0;  1 drivers
v0x121a280b0_0 .net *"_ivl_118", 31 0, L_0x121a325c0;  1 drivers
L_0x1180400a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x121a28160_0 .net/2u *"_ivl_12", 5 0, L_0x1180400a0;  1 drivers
L_0x1180405b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121a28270_0 .net *"_ivl_121", 25 0, L_0x1180405b0;  1 drivers
L_0x1180405f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x121a28320_0 .net/2u *"_ivl_122", 31 0, L_0x1180405f8;  1 drivers
v0x121a283d0_0 .net *"_ivl_124", 0 0, L_0x121a322d0;  1 drivers
v0x121a28470_0 .net *"_ivl_126", 31 0, L_0x121a32790;  1 drivers
L_0x118040640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121a28520_0 .net *"_ivl_129", 25 0, L_0x118040640;  1 drivers
L_0x118040688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x121a285d0_0 .net/2u *"_ivl_130", 31 0, L_0x118040688;  1 drivers
v0x121a28680_0 .net *"_ivl_132", 0 0, L_0x121a32660;  1 drivers
v0x121a28720_0 .net *"_ivl_136", 31 0, L_0x121a32aa0;  1 drivers
L_0x1180406d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121a288b0_0 .net *"_ivl_139", 25 0, L_0x1180406d0;  1 drivers
L_0x118040718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121a28940_0 .net/2u *"_ivl_140", 31 0, L_0x118040718;  1 drivers
v0x121a289f0_0 .net *"_ivl_142", 0 0, L_0x121a30940;  1 drivers
v0x121a28a90_0 .net *"_ivl_145", 5 0, L_0x121a32e50;  1 drivers
L_0x118040760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x121a28b40_0 .net/2u *"_ivl_146", 5 0, L_0x118040760;  1 drivers
v0x121a28bf0_0 .net *"_ivl_148", 0 0, L_0x121a32d40;  1 drivers
v0x121a28c90_0 .net *"_ivl_151", 5 0, L_0x121a33110;  1 drivers
L_0x1180407a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x121a28d40_0 .net/2u *"_ivl_152", 5 0, L_0x1180407a8;  1 drivers
v0x121a28df0_0 .net *"_ivl_154", 0 0, L_0x121a32ff0;  1 drivers
v0x121a28e90_0 .net *"_ivl_157", 0 0, L_0x121a2fbf0;  1 drivers
L_0x1180400e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x121a28f30_0 .net/2u *"_ivl_16", 5 0, L_0x1180400e8;  1 drivers
v0x121a28fe0_0 .net *"_ivl_161", 1 0, L_0x121a33480;  1 drivers
L_0x1180407f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x121a29090_0 .net/2u *"_ivl_162", 1 0, L_0x1180407f0;  1 drivers
v0x121a29140_0 .net *"_ivl_164", 0 0, L_0x121a331b0;  1 drivers
L_0x118040838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x121a291e0_0 .net/2u *"_ivl_166", 5 0, L_0x118040838;  1 drivers
v0x121a29290_0 .net *"_ivl_168", 0 0, L_0x121a336a0;  1 drivers
v0x121a287c0_0 .net *"_ivl_171", 0 0, L_0x121a33560;  1 drivers
L_0x118040880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x121a29520_0 .net/2u *"_ivl_172", 5 0, L_0x118040880;  1 drivers
v0x121a295b0_0 .net *"_ivl_174", 0 0, L_0x121a33950;  1 drivers
v0x121a29640_0 .net *"_ivl_177", 0 0, L_0x121a33360;  1 drivers
L_0x1180408c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x121a296d0_0 .net/2u *"_ivl_180", 5 0, L_0x1180408c8;  1 drivers
v0x121a29770_0 .net *"_ivl_182", 0 0, L_0x121a33c70;  1 drivers
L_0x118040910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x121a29810_0 .net/2u *"_ivl_186", 5 0, L_0x118040910;  1 drivers
v0x121a298c0_0 .net *"_ivl_188", 0 0, L_0x121a337f0;  1 drivers
L_0x118040958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x121a29960_0 .net/2u *"_ivl_196", 4 0, L_0x118040958;  1 drivers
v0x121a29a10_0 .net *"_ivl_199", 4 0, L_0x121a33db0;  1 drivers
v0x121a29ac0_0 .net *"_ivl_20", 31 0, L_0x121a301b0;  1 drivers
v0x121a29b70_0 .net *"_ivl_201", 4 0, L_0x121a34370;  1 drivers
v0x121a29c20_0 .net *"_ivl_202", 4 0, L_0x121a34410;  1 drivers
v0x121a29cd0_0 .net *"_ivl_207", 0 0, L_0x121a346c0;  1 drivers
v0x121a29d70_0 .net *"_ivl_211", 0 0, L_0x121a34a30;  1 drivers
L_0x1180409a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x121a29e10_0 .net/2u *"_ivl_212", 31 0, L_0x1180409a0;  1 drivers
v0x121a29ec0_0 .net *"_ivl_214", 31 0, L_0x121a34b20;  1 drivers
v0x121a29f70_0 .net *"_ivl_216", 31 0, L_0x121a344b0;  1 drivers
v0x121a2a020_0 .net *"_ivl_218", 31 0, L_0x121a34dc0;  1 drivers
v0x121a2a0d0_0 .net *"_ivl_220", 31 0, L_0x121a34c80;  1 drivers
v0x121a2a180_0 .net *"_ivl_229", 0 0, L_0x121a365f0;  1 drivers
L_0x118040130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121a2a220_0 .net *"_ivl_23", 25 0, L_0x118040130;  1 drivers
v0x121a2a2d0_0 .net *"_ivl_231", 0 0, L_0x121a36730;  1 drivers
v0x121a2a370_0 .net *"_ivl_232", 31 0, L_0x121a367a0;  1 drivers
L_0x118040ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121a2a420_0 .net *"_ivl_235", 30 0, L_0x118040ac0;  1 drivers
L_0x118040b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x121a2a4d0_0 .net/2u *"_ivl_236", 31 0, L_0x118040b08;  1 drivers
v0x121a2a580_0 .net *"_ivl_238", 0 0, L_0x121a36880;  1 drivers
L_0x118040178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x121a2a620_0 .net/2u *"_ivl_24", 31 0, L_0x118040178;  1 drivers
v0x121a2a6d0_0 .net *"_ivl_243", 0 0, L_0x121a36c50;  1 drivers
L_0x118040b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x121a2a770_0 .net/2u *"_ivl_246", 5 0, L_0x118040b50;  1 drivers
L_0x118040b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x121a2a820_0 .net/2u *"_ivl_250", 5 0, L_0x118040b98;  1 drivers
v0x121a2a8d0_0 .net *"_ivl_257", 0 0, L_0x121a36a90;  1 drivers
v0x121a29330_0 .net *"_ivl_259", 0 0, L_0x121a371a0;  1 drivers
v0x121a293d0_0 .net *"_ivl_26", 0 0, L_0x121a30350;  1 drivers
L_0x118040be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x121a29470_0 .net/2u *"_ivl_262", 5 0, L_0x118040be0;  1 drivers
L_0x118040c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x121a2a960_0 .net/2u *"_ivl_266", 5 0, L_0x118040c28;  1 drivers
v0x121a2aa10_0 .net *"_ivl_271", 15 0, L_0x121a37850;  1 drivers
v0x121a2aac0_0 .net *"_ivl_272", 17 0, L_0x121a37400;  1 drivers
L_0x118040cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x121a2ab70_0 .net *"_ivl_275", 1 0, L_0x118040cb8;  1 drivers
v0x121a2ac20_0 .net *"_ivl_278", 15 0, L_0x121a37b10;  1 drivers
v0x121a2acd0_0 .net *"_ivl_28", 31 0, L_0x121a30470;  1 drivers
L_0x118040d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x121a2ad80_0 .net *"_ivl_280", 1 0, L_0x118040d00;  1 drivers
v0x121a2ae30_0 .net *"_ivl_283", 0 0, L_0x121a37a30;  1 drivers
L_0x118040d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x121a2aee0_0 .net/2u *"_ivl_284", 13 0, L_0x118040d48;  1 drivers
L_0x118040d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x121a2af90_0 .net/2u *"_ivl_286", 13 0, L_0x118040d90;  1 drivers
v0x121a2b040_0 .net *"_ivl_288", 13 0, L_0x121a37dd0;  1 drivers
L_0x1180401c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121a2b0f0_0 .net *"_ivl_31", 25 0, L_0x1180401c0;  1 drivers
L_0x118040208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x121a2b1a0_0 .net/2u *"_ivl_32", 31 0, L_0x118040208;  1 drivers
v0x121a2b250_0 .net *"_ivl_34", 0 0, L_0x121a30560;  1 drivers
v0x121a2b2f0_0 .net *"_ivl_4", 31 0, L_0x121a2fd10;  1 drivers
v0x121a2b3a0_0 .net *"_ivl_41", 2 0, L_0x121a30840;  1 drivers
L_0x118040250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x121a2b450_0 .net/2u *"_ivl_42", 2 0, L_0x118040250;  1 drivers
v0x121a2b500_0 .net *"_ivl_49", 2 0, L_0x121a30bd0;  1 drivers
L_0x118040298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x121a2b5b0_0 .net/2u *"_ivl_50", 2 0, L_0x118040298;  1 drivers
v0x121a2b660_0 .net *"_ivl_55", 0 0, L_0x121a30dc0;  1 drivers
v0x121a2b700_0 .net *"_ivl_57", 0 0, L_0x121a30c70;  1 drivers
v0x121a2b7a0_0 .net *"_ivl_59", 0 0, L_0x121a30f60;  1 drivers
v0x121a2b840_0 .net *"_ivl_61", 0 0, L_0x121a310a0;  1 drivers
v0x121a2b8e0_0 .net *"_ivl_63", 0 0, L_0x121a31190;  1 drivers
v0x121a2b980_0 .net *"_ivl_67", 2 0, L_0x121a31350;  1 drivers
L_0x1180402e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x121a2ba30_0 .net/2u *"_ivl_68", 2 0, L_0x1180402e0;  1 drivers
L_0x118040010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121a2bae0_0 .net *"_ivl_7", 25 0, L_0x118040010;  1 drivers
v0x121a2bb90_0 .net *"_ivl_72", 31 0, L_0x121a315e0;  1 drivers
L_0x118040328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121a2bc40_0 .net *"_ivl_75", 25 0, L_0x118040328;  1 drivers
L_0x118040370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x121a2bcf0_0 .net/2u *"_ivl_76", 31 0, L_0x118040370;  1 drivers
v0x121a2bda0_0 .net *"_ivl_78", 0 0, L_0x121a31680;  1 drivers
L_0x118040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121a2be40_0 .net/2u *"_ivl_8", 31 0, L_0x118040058;  1 drivers
v0x121a2bef0_0 .net *"_ivl_80", 31 0, L_0x121a31840;  1 drivers
L_0x1180403b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121a2bfa0_0 .net *"_ivl_83", 25 0, L_0x1180403b8;  1 drivers
L_0x118040400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x121a2c050_0 .net/2u *"_ivl_84", 31 0, L_0x118040400;  1 drivers
v0x121a2c100_0 .net *"_ivl_86", 0 0, L_0x121a318e0;  1 drivers
v0x121a2c1a0_0 .net *"_ivl_89", 0 0, L_0x121a317a0;  1 drivers
v0x121a2c250_0 .net *"_ivl_90", 31 0, L_0x121a31ab0;  1 drivers
L_0x118040448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121a2c300_0 .net *"_ivl_93", 30 0, L_0x118040448;  1 drivers
L_0x118040490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x121a2c3b0_0 .net/2u *"_ivl_94", 31 0, L_0x118040490;  1 drivers
v0x121a2c460_0 .net *"_ivl_96", 0 0, L_0x121a31a00;  1 drivers
v0x121a2c500_0 .net *"_ivl_99", 0 0, L_0x121a31dd0;  1 drivers
v0x121a2c5a0_0 .net "active", 0 0, L_0x121a37bb0;  alias, 1 drivers
v0x121a2c640_0 .net "alu_op1", 31 0, L_0x121a357a0;  1 drivers
v0x121a2c6e0_0 .net "alu_op2", 31 0, L_0x121a35950;  1 drivers
v0x121a2c780_0 .net "alui_instr", 0 0, L_0x121a30ce0;  1 drivers
v0x121a2c820_0 .net "b_flag", 0 0, v0x121a238b0_0;  1 drivers
v0x121a2c8d0_0 .net "b_imm", 17 0, L_0x121a37910;  1 drivers
v0x121a2c960_0 .net "b_offset", 31 0, L_0x121a37f50;  1 drivers
v0x121a2c9f0_0 .net "clk", 0 0, v0x121a2ef00_0;  1 drivers
v0x121a2ca80_0 .net "clk_enable", 0 0, v0x121a2f010_0;  1 drivers
v0x121a2cb10_0 .var "cpu_active", 0 0;
v0x121a2cba0_0 .var "curr_addr", 31 0;
v0x121a2cc30_0 .var "data_address", 31 0;
v0x121a2ccd0_0 .net "data_read", 0 0, L_0x121a37310;  alias, 1 drivers
v0x121a2cd70_0 .net "data_readdata", 31 0, v0x121a2f1c0_0;  1 drivers
v0x121a2ce50_0 .net "data_write", 0 0, L_0x121a36cc0;  alias, 1 drivers
v0x121a2cef0_0 .net "data_writedata", 31 0, v0x121a258d0_0;  alias, 1 drivers
v0x121a2cf90_0 .var "delay_slot", 31 0;
v0x121a2d030_0 .net "effective_addr", 31 0, v0x121a23c70_0;  1 drivers
v0x121a2d0d0_0 .net "funct_code", 5 0, L_0x121a2fc70;  1 drivers
v0x121a2d180_0 .net "hi_out", 31 0, v0x121a25cd0_0;  1 drivers
v0x121a2d240_0 .net "hl_reg_enable", 0 0, L_0x121a350f0;  1 drivers
v0x121a2d310_0 .net "instr_address", 31 0, L_0x121a37ce0;  alias, 1 drivers
v0x121a2d3b0_0 .net "instr_opcode", 5 0, L_0x121a2fb10;  1 drivers
v0x121a2d450_0 .net "instr_readdata", 31 0, v0x121a2f4c0_0;  1 drivers
v0x121a2d520_0 .net "j_imm", 0 0, L_0x121a329b0;  1 drivers
v0x121a2d5c0_0 .net "j_reg", 0 0, L_0x121a333d0;  1 drivers
v0x121a2d660_0 .net "link_const", 0 0, L_0x121a31f10;  1 drivers
v0x121a2d700_0 .net "link_reg", 0 0, L_0x121a32430;  1 drivers
v0x121a2d7a0_0 .net "lo_out", 31 0, v0x121a263e0_0;  1 drivers
v0x121a2d840_0 .net "load_data", 31 0, v0x121a24d20_0;  1 drivers
v0x121a2d8f0_0 .net "load_instr", 0 0, L_0x121a30a40;  1 drivers
v0x121a2d980_0 .net "lw", 0 0, L_0x121a2ff60;  1 drivers
v0x121a2da20_0 .net "lwl", 0 0, L_0x121a36db0;  1 drivers
v0x121a2dac0_0 .net "lwr", 0 0, L_0x121a36f40;  1 drivers
v0x121a2db60_0 .net "mem_to_reg", 0 0, L_0x121a30b20;  1 drivers
v0x121a2dc00_0 .net "mfhi", 0 0, L_0x121a33780;  1 drivers
v0x121a2dca0_0 .net "mflo", 0 0, L_0x121a31cf0;  1 drivers
v0x121a2dd40_0 .net "movefrom", 0 0, L_0x121a306a0;  1 drivers
v0x121a2dde0_0 .net "muldiv", 0 0, L_0x121a33ab0;  1 drivers
v0x121a2de80_0 .var "next_delay_slot", 31 0;
v0x121a2df30_0 .net "partial_store", 0 0, L_0x121a369a0;  1 drivers
v0x121a2dfd0_0 .net "r_format", 0 0, L_0x121a2fe40;  1 drivers
v0x121a2e070_0 .net "reg_a_read_data", 31 0, L_0x121a353d0;  1 drivers
v0x121a2e130_0 .net "reg_a_read_index", 4 0, L_0x121a34110;  1 drivers
v0x121a2e1e0_0 .net "reg_b_read_data", 31 0, L_0x121a35680;  1 drivers
v0x121a2e2b0_0 .net "reg_b_read_index", 4 0, L_0x121a33d10;  1 drivers
v0x121a2e350_0 .net "reg_dst", 0 0, L_0x121a30790;  1 drivers
v0x121a2e3e0_0 .net "reg_write", 0 0, L_0x121a31280;  1 drivers
v0x121a2e480_0 .net "reg_write_data", 31 0, L_0x121a35050;  1 drivers
v0x121a2e540_0 .net "reg_write_enable", 0 0, L_0x121a34730;  1 drivers
v0x121a2e5f0_0 .net "reg_write_index", 4 0, L_0x121a34270;  1 drivers
v0x121a2e6a0_0 .net "register_v0", 31 0, L_0x121a35730;  alias, 1 drivers
v0x121a2e750_0 .net "reset", 0 0, v0x121a2f620_0;  1 drivers
v0x121a2e7e0_0 .net "result", 31 0, v0x121a240c0_0;  1 drivers
v0x121a2e890_0 .net "result_hi", 31 0, v0x121a23a60_0;  1 drivers
v0x121a2e960_0 .net "result_lo", 31 0, v0x121a23bc0_0;  1 drivers
v0x121a2ea30_0 .net "sb", 0 0, L_0x121a36b70;  1 drivers
v0x121a2eac0_0 .net "sh", 0 0, L_0x121a36e60;  1 drivers
v0x121a2eb50_0 .var "state", 0 0;
v0x121a2ebf0_0 .net "store_instr", 0 0, L_0x121a31410;  1 drivers
v0x121a2ec90_0 .net "sw", 0 0, L_0x121a300d0;  1 drivers
E_0x121a22820/0 .event edge, v0x121a238b0_0, v0x121a2cf90_0, v0x121a2c960_0, v0x121a2d520_0;
E_0x121a22820/1 .event edge, v0x121a23b10_0, v0x121a2d5c0_0, v0x121a270a0_0, v0x121a2cba0_0;
E_0x121a22820 .event/or E_0x121a22820/0, E_0x121a22820/1;
E_0x121a22fe0 .event edge, v0x121a2da20_0, v0x121a2dac0_0, v0x121a255d0_0, v0x121a23c70_0;
L_0x121a2fb10 .part v0x121a2f4c0_0, 26, 6;
L_0x121a2fc70 .part v0x121a2f4c0_0, 0, 6;
L_0x121a2fd10 .concat [ 6 26 0 0], L_0x121a2fb10, L_0x118040010;
L_0x121a2fe40 .cmp/eq 32, L_0x121a2fd10, L_0x118040058;
L_0x121a2ff60 .cmp/eq 6, L_0x121a2fb10, L_0x1180400a0;
L_0x121a300d0 .cmp/eq 6, L_0x121a2fb10, L_0x1180400e8;
L_0x121a301b0 .concat [ 6 26 0 0], L_0x121a2fb10, L_0x118040130;
L_0x121a30350 .cmp/eq 32, L_0x121a301b0, L_0x118040178;
L_0x121a30470 .concat [ 6 26 0 0], L_0x121a2fb10, L_0x1180401c0;
L_0x121a30560 .cmp/eq 32, L_0x121a30470, L_0x118040208;
L_0x121a30840 .part L_0x121a2fb10, 3, 3;
L_0x121a30a40 .cmp/eq 3, L_0x121a30840, L_0x118040250;
L_0x121a30bd0 .part L_0x121a2fb10, 3, 3;
L_0x121a30ce0 .cmp/eq 3, L_0x121a30bd0, L_0x118040298;
L_0x121a30dc0 .reduce/nor L_0x121a33ab0;
L_0x121a31350 .part L_0x121a2fb10, 3, 3;
L_0x121a31410 .cmp/eq 3, L_0x121a31350, L_0x1180402e0;
L_0x121a315e0 .concat [ 6 26 0 0], L_0x121a2fb10, L_0x118040328;
L_0x121a31680 .cmp/eq 32, L_0x121a315e0, L_0x118040370;
L_0x121a31840 .concat [ 6 26 0 0], L_0x121a2fb10, L_0x1180403b8;
L_0x121a318e0 .cmp/eq 32, L_0x121a31840, L_0x118040400;
L_0x121a317a0 .part v0x121a2f4c0_0, 20, 1;
L_0x121a31ab0 .concat [ 1 31 0 0], L_0x121a317a0, L_0x118040448;
L_0x121a31a00 .cmp/eq 32, L_0x121a31ab0, L_0x118040490;
L_0x121a32000 .concat [ 6 26 0 0], L_0x121a2fb10, L_0x1180404d8;
L_0x121a31bb0 .cmp/eq 32, L_0x121a32000, L_0x118040520;
L_0x121a32230 .part v0x121a2f4c0_0, 0, 6;
L_0x121a320a0 .cmp/eq 6, L_0x121a32230, L_0x118040568;
L_0x121a325c0 .concat [ 6 26 0 0], L_0x121a2fb10, L_0x1180405b0;
L_0x121a322d0 .cmp/eq 32, L_0x121a325c0, L_0x1180405f8;
L_0x121a32790 .concat [ 6 26 0 0], L_0x121a2fb10, L_0x118040640;
L_0x121a32660 .cmp/eq 32, L_0x121a32790, L_0x118040688;
L_0x121a32aa0 .concat [ 6 26 0 0], L_0x121a2fb10, L_0x1180406d0;
L_0x121a30940 .cmp/eq 32, L_0x121a32aa0, L_0x118040718;
L_0x121a32e50 .part v0x121a2f4c0_0, 0, 6;
L_0x121a32d40 .cmp/eq 6, L_0x121a32e50, L_0x118040760;
L_0x121a33110 .part v0x121a2f4c0_0, 0, 6;
L_0x121a32ff0 .cmp/eq 6, L_0x121a33110, L_0x1180407a8;
L_0x121a33480 .part L_0x121a2fc70, 3, 2;
L_0x121a331b0 .cmp/eq 2, L_0x121a33480, L_0x1180407f0;
L_0x121a336a0 .cmp/eq 6, L_0x121a2fc70, L_0x118040838;
L_0x121a33950 .cmp/eq 6, L_0x121a2fc70, L_0x118040880;
L_0x121a33c70 .cmp/eq 6, L_0x121a2fc70, L_0x1180408c8;
L_0x121a337f0 .cmp/eq 6, L_0x121a2fc70, L_0x118040910;
L_0x121a34110 .part v0x121a2f4c0_0, 21, 5;
L_0x121a33d10 .part v0x121a2f4c0_0, 16, 5;
L_0x121a33db0 .part v0x121a2f4c0_0, 11, 5;
L_0x121a34370 .part v0x121a2f4c0_0, 16, 5;
L_0x121a34410 .functor MUXZ 5, L_0x121a34370, L_0x121a33db0, L_0x121a30790, C4<>;
L_0x121a34270 .functor MUXZ 5, L_0x121a34410, L_0x118040958, L_0x121a31f10, C4<>;
L_0x121a34b20 .arith/sum 32, v0x121a2cf90_0, L_0x1180409a0;
L_0x121a344b0 .functor MUXZ 32, v0x121a240c0_0, v0x121a24d20_0, L_0x121a30b20, C4<>;
L_0x121a34dc0 .functor MUXZ 32, L_0x121a344b0, v0x121a263e0_0, L_0x121a31cf0, C4<>;
L_0x121a34c80 .functor MUXZ 32, L_0x121a34dc0, v0x121a25cd0_0, L_0x121a33780, C4<>;
L_0x121a35050 .functor MUXZ 32, L_0x121a34c80, L_0x121a34b20, L_0x121a34a30, C4<>;
L_0x121a367a0 .concat [ 1 31 0 0], v0x121a2eb50_0, L_0x118040ac0;
L_0x121a36880 .cmp/eq 32, L_0x121a367a0, L_0x118040b08;
L_0x121a36b70 .cmp/eq 6, L_0x121a2fb10, L_0x118040b50;
L_0x121a36e60 .cmp/eq 6, L_0x121a2fb10, L_0x118040b98;
L_0x121a36a90 .reduce/nor v0x121a2eb50_0;
L_0x121a36db0 .cmp/eq 6, L_0x121a2fb10, L_0x118040be0;
L_0x121a36f40 .cmp/eq 6, L_0x121a2fb10, L_0x118040c28;
L_0x121a37850 .part v0x121a2f4c0_0, 0, 16;
L_0x121a37400 .concat [ 16 2 0 0], L_0x121a37850, L_0x118040cb8;
L_0x121a37b10 .part L_0x121a37400, 0, 16;
L_0x121a37910 .concat [ 2 16 0 0], L_0x118040d00, L_0x121a37b10;
L_0x121a37a30 .part L_0x121a37910, 17, 1;
L_0x121a37dd0 .functor MUXZ 14, L_0x118040d90, L_0x118040d48, L_0x121a37a30, C4<>;
L_0x121a37f50 .concat [ 18 14 0 0], L_0x121a37910, L_0x121a37dd0;
S_0x121a23030 .scope module, "cpu_alu" "alu" 7 149, 8 1 0, S_0x121a22c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x121a23380_0 .net *"_ivl_10", 15 0, L_0x121a36230;  1 drivers
L_0x118040a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121a23440_0 .net/2u *"_ivl_14", 15 0, L_0x118040a78;  1 drivers
v0x121a234f0_0 .net *"_ivl_17", 15 0, L_0x121a36370;  1 drivers
v0x121a235b0_0 .net *"_ivl_5", 0 0, L_0x121a32ef0;  1 drivers
v0x121a23660_0 .net *"_ivl_6", 15 0, L_0x121a35d80;  1 drivers
v0x121a23750_0 .net *"_ivl_9", 15 0, L_0x121a35f30;  1 drivers
v0x121a23800_0 .net "addr_rt", 4 0, L_0x121a36550;  1 drivers
v0x121a238b0_0 .var "b_flag", 0 0;
v0x121a23950_0 .net "funct", 5 0, L_0x121a35ae0;  1 drivers
v0x121a23a60_0 .var "hi", 31 0;
v0x121a23b10_0 .net "instructionword", 31 0, v0x121a2f4c0_0;  alias, 1 drivers
v0x121a23bc0_0 .var "lo", 31 0;
v0x121a23c70_0 .var "memaddroffset", 31 0;
v0x121a23d20_0 .var "multresult", 63 0;
v0x121a23dd0_0 .net "op1", 31 0, L_0x121a357a0;  alias, 1 drivers
v0x121a23e80_0 .net "op2", 31 0, L_0x121a35950;  alias, 1 drivers
v0x121a23f30_0 .net "opcode", 5 0, L_0x121a35a40;  1 drivers
v0x121a240c0_0 .var "result", 31 0;
v0x121a24150_0 .net "shamt", 4 0, L_0x121a364b0;  1 drivers
v0x121a24200_0 .net/s "sign_op1", 31 0, L_0x121a357a0;  alias, 1 drivers
v0x121a242c0_0 .net/s "sign_op2", 31 0, L_0x121a35950;  alias, 1 drivers
v0x121a24350_0 .net "simmediatedata", 31 0, L_0x121a362d0;  1 drivers
v0x121a243e0_0 .net "simmediatedatas", 31 0, L_0x121a362d0;  alias, 1 drivers
v0x121a24470_0 .net "uimmediatedata", 31 0, L_0x121a36410;  1 drivers
v0x121a24500_0 .net "unsign_op1", 31 0, L_0x121a357a0;  alias, 1 drivers
v0x121a245d0_0 .net "unsign_op2", 31 0, L_0x121a35950;  alias, 1 drivers
v0x121a246b0_0 .var "unsigned_result", 31 0;
E_0x121a232f0/0 .event edge, v0x121a23f30_0, v0x121a23950_0, v0x121a23e80_0, v0x121a24150_0;
E_0x121a232f0/1 .event edge, v0x121a23dd0_0, v0x121a23d20_0, v0x121a23800_0, v0x121a24350_0;
E_0x121a232f0/2 .event edge, v0x121a24470_0, v0x121a246b0_0;
E_0x121a232f0 .event/or E_0x121a232f0/0, E_0x121a232f0/1, E_0x121a232f0/2;
L_0x121a35a40 .part v0x121a2f4c0_0, 26, 6;
L_0x121a35ae0 .part v0x121a2f4c0_0, 0, 6;
L_0x121a32ef0 .part v0x121a2f4c0_0, 15, 1;
LS_0x121a35d80_0_0 .concat [ 1 1 1 1], L_0x121a32ef0, L_0x121a32ef0, L_0x121a32ef0, L_0x121a32ef0;
LS_0x121a35d80_0_4 .concat [ 1 1 1 1], L_0x121a32ef0, L_0x121a32ef0, L_0x121a32ef0, L_0x121a32ef0;
LS_0x121a35d80_0_8 .concat [ 1 1 1 1], L_0x121a32ef0, L_0x121a32ef0, L_0x121a32ef0, L_0x121a32ef0;
LS_0x121a35d80_0_12 .concat [ 1 1 1 1], L_0x121a32ef0, L_0x121a32ef0, L_0x121a32ef0, L_0x121a32ef0;
L_0x121a35d80 .concat [ 4 4 4 4], LS_0x121a35d80_0_0, LS_0x121a35d80_0_4, LS_0x121a35d80_0_8, LS_0x121a35d80_0_12;
L_0x121a35f30 .part v0x121a2f4c0_0, 0, 16;
L_0x121a36230 .concat [ 16 0 0 0], L_0x121a35f30;
L_0x121a362d0 .concat [ 16 16 0 0], L_0x121a36230, L_0x121a35d80;
L_0x121a36370 .part v0x121a2f4c0_0, 0, 16;
L_0x121a36410 .concat [ 16 16 0 0], L_0x121a36370, L_0x118040a78;
L_0x121a364b0 .part v0x121a2f4c0_0, 6, 5;
L_0x121a36550 .part v0x121a2f4c0_0, 16, 5;
S_0x121a24800 .scope module, "cpu_load_block" "load_block" 7 107, 9 1 0, S_0x121a22c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x121a24a50_0 .net "address", 31 0, v0x121a23c70_0;  alias, 1 drivers
v0x121a24b10_0 .net "datafromMem", 31 0, v0x121a2f1c0_0;  alias, 1 drivers
v0x121a24bb0_0 .net "instr_word", 31 0, v0x121a2f4c0_0;  alias, 1 drivers
v0x121a24c80_0 .net "opcode", 5 0, L_0x121a34070;  1 drivers
v0x121a24d20_0 .var "out_transformed", 31 0;
v0x121a24e10_0 .net "whichbyte", 1 0, L_0x121a34910;  1 drivers
E_0x121a24a20 .event edge, v0x121a24c80_0, v0x121a24b10_0, v0x121a24e10_0, v0x121a23b10_0;
L_0x121a34070 .part v0x121a2f4c0_0, 26, 6;
L_0x121a34910 .part v0x121a23c70_0, 0, 2;
S_0x121a24f00 .scope module, "dut" "store_block" 7 216, 10 1 0, S_0x121a22c50;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x121a251d0_0 .net *"_ivl_1", 1 0, L_0x121a37020;  1 drivers
L_0x118040c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x121a25290_0 .net *"_ivl_5", 0 0, L_0x118040c70;  1 drivers
v0x121a25340_0 .net "bytenum", 2 0, L_0x121a375f0;  1 drivers
v0x121a25400_0 .net "dataword", 31 0, v0x121a2f1c0_0;  alias, 1 drivers
v0x121a254c0_0 .net "eff_addr", 31 0, v0x121a23c70_0;  alias, 1 drivers
v0x121a255d0_0 .net "opcode", 5 0, L_0x121a2fb10;  alias, 1 drivers
v0x121a25660_0 .net "regbyte", 7 0, L_0x121a376d0;  1 drivers
v0x121a25710_0 .net "reghalfword", 15 0, L_0x121a37790;  1 drivers
v0x121a257c0_0 .net "regword", 31 0, L_0x121a35680;  alias, 1 drivers
v0x121a258d0_0 .var "storedata", 31 0;
E_0x121a25170/0 .event edge, v0x121a255d0_0, v0x121a257c0_0, v0x121a25340_0, v0x121a25660_0;
E_0x121a25170/1 .event edge, v0x121a24b10_0, v0x121a25710_0;
E_0x121a25170 .event/or E_0x121a25170/0, E_0x121a25170/1;
L_0x121a37020 .part v0x121a23c70_0, 0, 2;
L_0x121a375f0 .concat [ 2 1 0 0], L_0x121a37020, L_0x118040c70;
L_0x121a376d0 .part L_0x121a35680, 0, 8;
L_0x121a37790 .part L_0x121a35680, 0, 16;
S_0x121a25a00 .scope module, "hi" "hl_reg" 7 176, 11 1 0, S_0x121a22c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x121a25c40_0 .net "clk", 0 0, v0x121a2ef00_0;  alias, 1 drivers
v0x121a25cd0_0 .var "data", 31 0;
v0x121a25d60_0 .net "data_in", 31 0, v0x121a23a60_0;  alias, 1 drivers
v0x121a25e30_0 .net "data_out", 31 0, v0x121a25cd0_0;  alias, 1 drivers
v0x121a25ed0_0 .net "enable", 0 0, L_0x121a350f0;  alias, 1 drivers
v0x121a25fb0_0 .net "reset", 0 0, v0x121a2f620_0;  alias, 1 drivers
S_0x121a260d0 .scope module, "lo" "hl_reg" 7 168, 11 1 0, S_0x121a22c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x121a26350_0 .net "clk", 0 0, v0x121a2ef00_0;  alias, 1 drivers
v0x121a263e0_0 .var "data", 31 0;
v0x121a26470_0 .net "data_in", 31 0, v0x121a23bc0_0;  alias, 1 drivers
v0x121a26540_0 .net "data_out", 31 0, v0x121a263e0_0;  alias, 1 drivers
v0x121a265e0_0 .net "enable", 0 0, L_0x121a350f0;  alias, 1 drivers
v0x121a266b0_0 .net "reset", 0 0, v0x121a2f620_0;  alias, 1 drivers
S_0x121a267c0 .scope module, "register" "regfile" 7 120, 12 1 0, S_0x121a22c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x121a353d0 .functor BUFZ 32, L_0x121a34f60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x121a35680 .functor BUFZ 32, L_0x121a354c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x121a27420_2 .array/port v0x121a27420, 2;
L_0x121a35730 .functor BUFZ 32, v0x121a27420_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x121a26af0_0 .net *"_ivl_0", 31 0, L_0x121a34f60;  1 drivers
v0x121a26bb0_0 .net *"_ivl_10", 6 0, L_0x121a35560;  1 drivers
L_0x118040a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x121a26c50_0 .net *"_ivl_13", 1 0, L_0x118040a30;  1 drivers
v0x121a26cf0_0 .net *"_ivl_2", 6 0, L_0x121a352b0;  1 drivers
L_0x1180409e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x121a26da0_0 .net *"_ivl_5", 1 0, L_0x1180409e8;  1 drivers
v0x121a26e90_0 .net *"_ivl_8", 31 0, L_0x121a354c0;  1 drivers
v0x121a26f40_0 .net "r_clk", 0 0, v0x121a2ef00_0;  alias, 1 drivers
v0x121a27010_0 .net "r_clk_enable", 0 0, v0x121a2f010_0;  alias, 1 drivers
v0x121a270a0_0 .net "read_data1", 31 0, L_0x121a353d0;  alias, 1 drivers
v0x121a271b0_0 .net "read_data2", 31 0, L_0x121a35680;  alias, 1 drivers
v0x121a27260_0 .net "read_reg1", 4 0, L_0x121a34110;  alias, 1 drivers
v0x121a272f0_0 .net "read_reg2", 4 0, L_0x121a33d10;  alias, 1 drivers
v0x121a27380_0 .net "register_v0", 31 0, L_0x121a35730;  alias, 1 drivers
v0x121a27420 .array "registers", 0 31, 31 0;
v0x121a277c0_0 .net "reset", 0 0, v0x121a2f620_0;  alias, 1 drivers
v0x121a27890_0 .net "write_control", 0 0, L_0x121a34730;  alias, 1 drivers
v0x121a27930_0 .net "write_data", 31 0, L_0x121a35050;  alias, 1 drivers
v0x121a27ac0_0 .net "write_reg", 4 0, L_0x121a34270;  alias, 1 drivers
L_0x121a34f60 .array/port v0x121a27420, L_0x121a352b0;
L_0x121a352b0 .concat [ 5 2 0 0], L_0x121a34110, L_0x1180409e8;
L_0x121a354c0 .array/port v0x121a27420, L_0x121a35560;
L_0x121a35560 .concat [ 5 2 0 0], L_0x121a33d10, L_0x118040a30;
S_0x121a12750 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x11800b9d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x121a2f730_0 .net "clk", 0 0, o0x11800b9d0;  0 drivers
v0x121a2f7e0_0 .var "curr_addr", 31 0;
o0x11800ba30 .functor BUFZ 1, C4<z>; HiZ drive
v0x121a2f880_0 .net "enable", 0 0, o0x11800ba30;  0 drivers
o0x11800ba60 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x121a2f910_0 .net "next_addr", 31 0, o0x11800ba60;  0 drivers
o0x11800ba90 .functor BUFZ 1, C4<z>; HiZ drive
v0x121a2f9b0_0 .net "reset", 0 0, o0x11800ba90;  0 drivers
E_0x121a22e30 .event posedge, v0x121a2f730_0;
    .scope S_0x121a24800;
T_0 ;
    %wait E_0x121a24a20;
    %load/vec4 v0x121a24c80_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0x121a24b10_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x121a24b10_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x121a24b10_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x121a24b10_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a24d20_0, 0, 32;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x121a24e10_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x121a24b10_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x121a24b10_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a24d20_0, 0, 32;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x121a24b10_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x121a24b10_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a24d20_0, 0, 32;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x121a24b10_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x121a24b10_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a24d20_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x121a24b10_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x121a24b10_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a24d20_0, 0, 32;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x121a24e10_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x121a24b10_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a24d20_0, 0, 32;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x121a24b10_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a24d20_0, 0, 32;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x121a24b10_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a24d20_0, 0, 32;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x121a24b10_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a24d20_0, 0, 32;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x121a24e10_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %jmp T_0.19;
T_0.17 ;
    %load/vec4 v0x121a24b10_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x121a24b10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a24d20_0, 0, 32;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x121a24b10_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x121a24b10_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a24d20_0, 0, 32;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x121a24e10_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x121a24b10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a24d20_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x121a24b10_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a24d20_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x121a24bb0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x121a24d20_0, 0, 32;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x121a267c0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121a27420, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x121a267c0;
T_2 ;
    %wait E_0x121a06f30;
    %load/vec4 v0x121a277c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x121a27010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x121a27890_0;
    %load/vec4 v0x121a27ac0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x121a27930_0;
    %load/vec4 v0x121a27ac0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121a27420, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x121a23030;
T_3 ;
    %wait E_0x121a232f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121a238b0_0, 0, 1;
    %load/vec4 v0x121a23f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.0 ;
    %load/vec4 v0x121a23950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %jmp T_3.44;
T_3.23 ;
    %load/vec4 v0x121a242c0_0;
    %ix/getv 4, v0x121a24150_0;
    %shiftl 4;
    %store/vec4 v0x121a246b0_0, 0, 32;
    %jmp T_3.44;
T_3.24 ;
    %load/vec4 v0x121a242c0_0;
    %ix/getv 4, v0x121a24150_0;
    %shiftr 4;
    %store/vec4 v0x121a246b0_0, 0, 32;
    %jmp T_3.44;
T_3.25 ;
    %load/vec4 v0x121a242c0_0;
    %ix/getv 4, v0x121a24150_0;
    %shiftr/s 4;
    %store/vec4 v0x121a246b0_0, 0, 32;
    %jmp T_3.44;
T_3.26 ;
    %load/vec4 v0x121a242c0_0;
    %load/vec4 v0x121a24500_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x121a246b0_0, 0, 32;
    %jmp T_3.44;
T_3.27 ;
    %load/vec4 v0x121a242c0_0;
    %load/vec4 v0x121a24500_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x121a246b0_0, 0, 32;
    %jmp T_3.44;
T_3.28 ;
    %load/vec4 v0x121a242c0_0;
    %load/vec4 v0x121a24500_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x121a246b0_0, 0, 32;
    %jmp T_3.44;
T_3.29 ;
    %load/vec4 v0x121a24200_0;
    %pad/s 64;
    %load/vec4 v0x121a242c0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x121a23d20_0, 0, 64;
    %load/vec4 v0x121a23d20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x121a23a60_0, 0, 32;
    %load/vec4 v0x121a23d20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x121a23bc0_0, 0, 32;
    %jmp T_3.44;
T_3.30 ;
    %load/vec4 v0x121a24500_0;
    %pad/u 64;
    %load/vec4 v0x121a245d0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x121a23d20_0, 0, 64;
    %load/vec4 v0x121a23d20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x121a23a60_0, 0, 32;
    %load/vec4 v0x121a23d20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x121a23bc0_0, 0, 32;
    %jmp T_3.44;
T_3.31 ;
    %load/vec4 v0x121a24200_0;
    %load/vec4 v0x121a242c0_0;
    %mod/s;
    %store/vec4 v0x121a23a60_0, 0, 32;
    %load/vec4 v0x121a24200_0;
    %load/vec4 v0x121a242c0_0;
    %div/s;
    %store/vec4 v0x121a23bc0_0, 0, 32;
    %jmp T_3.44;
T_3.32 ;
    %load/vec4 v0x121a24500_0;
    %load/vec4 v0x121a245d0_0;
    %mod;
    %store/vec4 v0x121a23a60_0, 0, 32;
    %load/vec4 v0x121a24500_0;
    %load/vec4 v0x121a245d0_0;
    %div;
    %store/vec4 v0x121a23bc0_0, 0, 32;
    %jmp T_3.44;
T_3.33 ;
    %load/vec4 v0x121a23dd0_0;
    %store/vec4 v0x121a23a60_0, 0, 32;
    %jmp T_3.44;
T_3.34 ;
    %load/vec4 v0x121a23dd0_0;
    %store/vec4 v0x121a23bc0_0, 0, 32;
    %jmp T_3.44;
T_3.35 ;
    %load/vec4 v0x121a24200_0;
    %load/vec4 v0x121a242c0_0;
    %add;
    %store/vec4 v0x121a246b0_0, 0, 32;
    %jmp T_3.44;
T_3.36 ;
    %load/vec4 v0x121a24500_0;
    %load/vec4 v0x121a245d0_0;
    %add;
    %store/vec4 v0x121a246b0_0, 0, 32;
    %jmp T_3.44;
T_3.37 ;
    %load/vec4 v0x121a24500_0;
    %load/vec4 v0x121a245d0_0;
    %sub;
    %store/vec4 v0x121a246b0_0, 0, 32;
    %jmp T_3.44;
T_3.38 ;
    %load/vec4 v0x121a24500_0;
    %load/vec4 v0x121a245d0_0;
    %and;
    %store/vec4 v0x121a246b0_0, 0, 32;
    %jmp T_3.44;
T_3.39 ;
    %load/vec4 v0x121a24500_0;
    %load/vec4 v0x121a245d0_0;
    %or;
    %store/vec4 v0x121a246b0_0, 0, 32;
    %jmp T_3.44;
T_3.40 ;
    %load/vec4 v0x121a24500_0;
    %load/vec4 v0x121a245d0_0;
    %xor;
    %store/vec4 v0x121a246b0_0, 0, 32;
    %jmp T_3.44;
T_3.41 ;
    %load/vec4 v0x121a24500_0;
    %load/vec4 v0x121a245d0_0;
    %or;
    %inv;
    %store/vec4 v0x121a246b0_0, 0, 32;
    %jmp T_3.44;
T_3.42 ;
    %load/vec4 v0x121a24200_0;
    %load/vec4 v0x121a242c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.46, 8;
T_3.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.46, 8;
 ; End of false expr.
    %blend;
T_3.46;
    %store/vec4 v0x121a246b0_0, 0, 32;
    %jmp T_3.44;
T_3.43 ;
    %load/vec4 v0x121a24500_0;
    %load/vec4 v0x121a245d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.48, 8;
T_3.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.48, 8;
 ; End of false expr.
    %blend;
T_3.48;
    %store/vec4 v0x121a246b0_0, 0, 32;
    %jmp T_3.44;
T_3.44 ;
    %pop/vec4 1;
    %jmp T_3.22;
T_3.1 ;
    %load/vec4 v0x121a23800_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %jmp T_3.53;
T_3.49 ;
    %load/vec4 v0x121a24200_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121a238b0_0, 0, 1;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121a238b0_0, 0, 1;
T_3.55 ;
    %jmp T_3.53;
T_3.50 ;
    %load/vec4 v0x121a24200_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121a238b0_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121a238b0_0, 0, 1;
T_3.57 ;
    %jmp T_3.53;
T_3.51 ;
    %load/vec4 v0x121a24200_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121a238b0_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121a238b0_0, 0, 1;
T_3.59 ;
    %jmp T_3.53;
T_3.52 ;
    %load/vec4 v0x121a24200_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121a238b0_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121a238b0_0, 0, 1;
T_3.61 ;
    %jmp T_3.53;
T_3.53 ;
    %pop/vec4 1;
    %jmp T_3.22;
T_3.2 ;
    %load/vec4 v0x121a24200_0;
    %load/vec4 v0x121a242c0_0;
    %cmp/e;
    %jmp/0xz  T_3.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121a238b0_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121a238b0_0, 0, 1;
T_3.63 ;
    %jmp T_3.22;
T_3.3 ;
    %load/vec4 v0x121a24200_0;
    %load/vec4 v0x121a23e80_0;
    %cmp/ne;
    %jmp/0xz  T_3.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121a238b0_0, 0, 1;
    %jmp T_3.65;
T_3.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121a238b0_0, 0, 1;
T_3.65 ;
    %jmp T_3.22;
T_3.4 ;
    %load/vec4 v0x121a24200_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121a238b0_0, 0, 1;
    %jmp T_3.67;
T_3.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121a238b0_0, 0, 1;
T_3.67 ;
    %jmp T_3.22;
T_3.5 ;
    %load/vec4 v0x121a24200_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121a238b0_0, 0, 1;
    %jmp T_3.69;
T_3.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121a238b0_0, 0, 1;
T_3.69 ;
    %jmp T_3.22;
T_3.6 ;
    %load/vec4 v0x121a24200_0;
    %load/vec4 v0x121a24350_0;
    %add;
    %store/vec4 v0x121a246b0_0, 0, 32;
    %jmp T_3.22;
T_3.7 ;
    %load/vec4 v0x121a24500_0;
    %load/vec4 v0x121a24350_0;
    %add;
    %store/vec4 v0x121a246b0_0, 0, 32;
    %jmp T_3.22;
T_3.8 ;
    %load/vec4 v0x121a24200_0;
    %load/vec4 v0x121a24350_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.71, 8;
T_3.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.71, 8;
 ; End of false expr.
    %blend;
T_3.71;
    %store/vec4 v0x121a246b0_0, 0, 32;
    %jmp T_3.22;
T_3.9 ;
    %load/vec4 v0x121a24500_0;
    %load/vec4 v0x121a243e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.73, 8;
T_3.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.73, 8;
 ; End of false expr.
    %blend;
T_3.73;
    %store/vec4 v0x121a246b0_0, 0, 32;
    %jmp T_3.22;
T_3.10 ;
    %load/vec4 v0x121a24500_0;
    %load/vec4 v0x121a24470_0;
    %and;
    %store/vec4 v0x121a246b0_0, 0, 32;
    %jmp T_3.22;
T_3.11 ;
    %load/vec4 v0x121a24500_0;
    %load/vec4 v0x121a24470_0;
    %or;
    %store/vec4 v0x121a246b0_0, 0, 32;
    %jmp T_3.22;
T_3.12 ;
    %load/vec4 v0x121a24500_0;
    %load/vec4 v0x121a24470_0;
    %xor;
    %store/vec4 v0x121a246b0_0, 0, 32;
    %jmp T_3.22;
T_3.13 ;
    %load/vec4 v0x121a24470_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x121a246b0_0, 0, 32;
    %jmp T_3.22;
T_3.14 ;
    %load/vec4 v0x121a24200_0;
    %load/vec4 v0x121a24350_0;
    %add;
    %store/vec4 v0x121a23c70_0, 0, 32;
    %jmp T_3.22;
T_3.15 ;
    %load/vec4 v0x121a24200_0;
    %load/vec4 v0x121a24350_0;
    %add;
    %store/vec4 v0x121a23c70_0, 0, 32;
    %jmp T_3.22;
T_3.16 ;
    %load/vec4 v0x121a24200_0;
    %load/vec4 v0x121a24350_0;
    %add;
    %store/vec4 v0x121a23c70_0, 0, 32;
    %jmp T_3.22;
T_3.17 ;
    %load/vec4 v0x121a24200_0;
    %load/vec4 v0x121a24350_0;
    %add;
    %store/vec4 v0x121a23c70_0, 0, 32;
    %jmp T_3.22;
T_3.18 ;
    %load/vec4 v0x121a24200_0;
    %load/vec4 v0x121a24350_0;
    %add;
    %store/vec4 v0x121a23c70_0, 0, 32;
    %jmp T_3.22;
T_3.19 ;
    %load/vec4 v0x121a24200_0;
    %load/vec4 v0x121a24350_0;
    %add;
    %store/vec4 v0x121a23c70_0, 0, 32;
    %jmp T_3.22;
T_3.20 ;
    %load/vec4 v0x121a24200_0;
    %load/vec4 v0x121a24350_0;
    %add;
    %store/vec4 v0x121a23c70_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v0x121a24200_0;
    %load/vec4 v0x121a24350_0;
    %add;
    %store/vec4 v0x121a23c70_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %load/vec4 v0x121a246b0_0;
    %store/vec4 v0x121a240c0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x121a260d0;
T_4 ;
    %wait E_0x121a06f30;
    %load/vec4 v0x121a266b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x121a263e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x121a265e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x121a26470_0;
    %assign/vec4 v0x121a263e0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x121a25a00;
T_5 ;
    %wait E_0x121a06f30;
    %load/vec4 v0x121a25fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x121a25cd0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x121a25ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x121a25d60_0;
    %assign/vec4 v0x121a25cd0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x121a24f00;
T_6 ;
    %wait E_0x121a25170;
    %load/vec4 v0x121a255d0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x121a257c0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x121a258d0_0, 4, 8;
    %load/vec4 v0x121a257c0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x121a258d0_0, 4, 8;
    %load/vec4 v0x121a257c0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x121a258d0_0, 4, 8;
    %load/vec4 v0x121a257c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x121a258d0_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x121a255d0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x121a25340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x121a25660_0;
    %load/vec4 v0x121a25400_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a258d0_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x121a25400_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x121a25660_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x121a25400_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x121a258d0_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x121a25400_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x121a25660_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x121a25400_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a258d0_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x121a25400_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x121a25660_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a258d0_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x121a255d0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x121a25340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x121a25710_0;
    %load/vec4 v0x121a25400_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a258d0_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x121a25400_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x121a25710_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a258d0_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x121a22c50;
T_7 ;
    %wait E_0x121a22fe0;
    %load/vec4 v0x121a2da20_0;
    %flag_set/vec4 8;
    %load/vec4 v0x121a2dac0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x121a2d3b0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x121a2d030_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x121a2cc30_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x121a22c50;
T_8 ;
    %wait E_0x121a22820;
    %load/vec4 v0x121a2c820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x121a2cf90_0;
    %load/vec4 v0x121a2c960_0;
    %add;
    %store/vec4 v0x121a2de80_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x121a2d520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x121a2cf90_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x121a2d450_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x121a2de80_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x121a2d5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x121a2e070_0;
    %store/vec4 v0x121a2de80_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x121a2cba0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x121a2de80_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x121a22c50;
T_9 ;
    %wait E_0x121a06f30;
    %load/vec4 v0x121a2ca80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x121a2e750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x121a2cba0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x121a2cf90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x121a2cb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121a2eb50_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x121a2cb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x121a2eb50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x121a2eb50_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x121a2eb50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121a2eb50_0, 0;
    %load/vec4 v0x121a2cf90_0;
    %assign/vec4 v0x121a2cba0_0, 0;
    %load/vec4 v0x121a2de80_0;
    %assign/vec4 v0x121a2cf90_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x121a2cf90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121a2cb10_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x121a125e0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121a2ef00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x121a2ef00_0;
    %inv;
    %store/vec4 v0x121a2ef00_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x121a125e0;
T_11 ;
    %fork t_1, S_0x121a222e0;
    %jmp t_0;
    .scope S_0x121a222e0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121a2f620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121a2f010_0, 0, 1;
    %wait E_0x121a06f30;
    %delay 2, 0;
    %wait E_0x121a06f30;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121a2f620_0, 0, 1;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x121a22930_0, 0, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x121a229e0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x121a22a90_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x121a22790_0, 0, 16;
    %load/vec4 v0x121a22930_0;
    %load/vec4 v0x121a229e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x121a22a90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x121a22790_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a22880_0, 0, 32;
    %load/vec4 v0x121a22880_0;
    %store/vec4 v0x121a2f4c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121a2f1c0_0, 0, 32;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x121a22620_0, 0, 32;
    %load/vec4 v0x121a2f3b0_0;
    %load/vec4 v0x121a22620_0;
    %cmp/e;
    %jmp/0xz  T_11.0, 4;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 6 86 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x121a22620_0, v0x121a2f3b0_0 {0 0 0};
T_11.1 ;
    %wait E_0x121a06f30;
    %delay 2, 0;
    %load/vec4 v0x121a22620_0;
    %addi 4, 0, 32;
    %store/vec4 v0x121a22620_0, 0, 32;
    %load/vec4 v0x121a2f3b0_0;
    %load/vec4 v0x121a22620_0;
    %cmp/e;
    %jmp/0xz  T_11.2, 4;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 6 91 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x121a22620_0, v0x121a2f3b0_0 {0 0 0};
T_11.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x121a226e0_0, 0, 5;
    %pushi/vec4 30, 0, 32;
T_11.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.5, 5;
    %jmp/1 T_11.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x121a22930_0, 0, 6;
    %load/vec4 v0x121a226e0_0;
    %store/vec4 v0x121a229e0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x121a22a90_0, 0, 5;
    %load/vec4 v0x121a226e0_0;
    %pad/u 16;
    %muli 15, 0, 16;
    %store/vec4 v0x121a22790_0, 0, 16;
    %load/vec4 v0x121a22930_0;
    %load/vec4 v0x121a229e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x121a22a90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x121a22790_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a22880_0, 0, 32;
    %load/vec4 v0x121a22880_0;
    %store/vec4 v0x121a2f4c0_0, 0, 32;
    %wait E_0x121a06f30;
    %delay 2, 0;
    %load/vec4 v0x121a22790_0;
    %pad/u 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x121a224b0_0, 0, 18;
    %load/vec4 v0x121a224b0_0;
    %parti/s 1, 17, 6;
    %flag_set/vec4 8;
    %jmp/0 T_11.6, 8;
    %pushi/vec4 16383, 0, 14;
    %jmp/1 T_11.7, 8;
T_11.6 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_11.7, 8;
 ; End of false expr.
    %blend;
T_11.7;
    %load/vec4 v0x121a224b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a22570_0, 0, 32;
    %load/vec4 v0x121a22620_0;
    %addi 4, 0, 32;
    %load/vec4 v0x121a22570_0;
    %add;
    %store/vec4 v0x121a22620_0, 0, 32;
    %load/vec4 v0x121a2f3b0_0;
    %load/vec4 v0x121a22620_0;
    %cmp/e;
    %jmp/0xz  T_11.8, 4;
    %jmp T_11.9;
T_11.8 ;
    %vpi_call/w 6 112 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x121a22620_0, v0x121a2f3b0_0 {0 0 0};
T_11.9 ;
    %load/vec4 v0x121a226e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x121a226e0_0, 0, 5;
    %jmp T_11.4;
T_11.5 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x121a226e0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x121a22ba0_0, 0, 32;
    %pushi/vec4 30, 0, 32;
T_11.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.11, 5;
    %jmp/1 T_11.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x121a22930_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x121a229e0_0, 0, 5;
    %load/vec4 v0x121a226e0_0;
    %store/vec4 v0x121a22a90_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x121a22790_0, 0, 16;
    %load/vec4 v0x121a22930_0;
    %load/vec4 v0x121a229e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x121a22a90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x121a22790_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a22880_0, 0, 32;
    %load/vec4 v0x121a22880_0;
    %store/vec4 v0x121a2f4c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x121a22ba0_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a2f1c0_0, 0, 32;
    %wait E_0x121a06f30;
    %delay 2, 0;
    %load/vec4 v0x121a2f250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %jmp T_11.13;
T_11.12 ;
    %vpi_call/w 6 134 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.13 ;
    %load/vec4 v0x121a2f130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %jmp T_11.15;
T_11.14 ;
    %vpi_call/w 6 135 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.15 ;
    %load/vec4 v0x121a22620_0;
    %addi 4, 0, 32;
    %store/vec4 v0x121a22620_0, 0, 32;
    %load/vec4 v0x121a2f3b0_0;
    %load/vec4 v0x121a22620_0;
    %cmp/e;
    %jmp/0xz  T_11.16, 4;
    %jmp T_11.17;
T_11.16 ;
    %vpi_call/w 6 137 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x121a22620_0, v0x121a2f3b0_0 {0 0 0};
T_11.17 ;
    %load/vec4 v0x121a22ba0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x121a22ba0_0, 0, 32;
    %load/vec4 v0x121a226e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x121a226e0_0, 0, 5;
    %jmp T_11.10;
T_11.11 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x121a226e0_0, 0, 5;
    %pushi/vec4 30, 0, 32;
T_11.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.19, 5;
    %jmp/1 T_11.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x121a22930_0, 0, 6;
    %load/vec4 v0x121a226e0_0;
    %store/vec4 v0x121a229e0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x121a22a90_0, 0, 5;
    %load/vec4 v0x121a226e0_0;
    %pad/u 16;
    %muli 15, 0, 16;
    %store/vec4 v0x121a22790_0, 0, 16;
    %load/vec4 v0x121a22930_0;
    %load/vec4 v0x121a229e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x121a22a90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x121a22790_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a22880_0, 0, 32;
    %load/vec4 v0x121a22880_0;
    %store/vec4 v0x121a2f4c0_0, 0, 32;
    %wait E_0x121a06f30;
    %delay 2, 0;
    %load/vec4 v0x121a22790_0;
    %pad/u 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x121a224b0_0, 0, 18;
    %load/vec4 v0x121a224b0_0;
    %parti/s 1, 17, 6;
    %flag_set/vec4 8;
    %jmp/0 T_11.20, 8;
    %pushi/vec4 16383, 0, 14;
    %jmp/1 T_11.21, 8;
T_11.20 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_11.21, 8;
 ; End of false expr.
    %blend;
T_11.21;
    %load/vec4 v0x121a224b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a22570_0, 0, 32;
    %load/vec4 v0x121a22620_0;
    %addi 4, 0, 32;
    %load/vec4 v0x121a22570_0;
    %add;
    %store/vec4 v0x121a22620_0, 0, 32;
    %load/vec4 v0x121a2f3b0_0;
    %load/vec4 v0x121a22620_0;
    %cmp/e;
    %jmp/0xz  T_11.22, 4;
    %jmp T_11.23;
T_11.22 ;
    %vpi_call/w 6 159 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x121a22620_0, v0x121a2f3b0_0 {0 0 0};
T_11.23 ;
    %load/vec4 v0x121a226e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x121a226e0_0, 0, 5;
    %jmp T_11.18;
T_11.19 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x121a226e0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x121a22ba0_0, 0, 32;
    %pushi/vec4 30, 0, 32;
T_11.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.25, 5;
    %jmp/1 T_11.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x121a22930_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x121a229e0_0, 0, 5;
    %load/vec4 v0x121a226e0_0;
    %store/vec4 v0x121a22a90_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x121a22790_0, 0, 16;
    %load/vec4 v0x121a22930_0;
    %load/vec4 v0x121a229e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x121a22a90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x121a22790_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a22880_0, 0, 32;
    %load/vec4 v0x121a22880_0;
    %store/vec4 v0x121a2f4c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x121a22ba0_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a2f1c0_0, 0, 32;
    %wait E_0x121a06f30;
    %delay 2, 0;
    %load/vec4 v0x121a2f250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.26, 8;
    %jmp T_11.27;
T_11.26 ;
    %vpi_call/w 6 181 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.27 ;
    %load/vec4 v0x121a2f130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.28, 8;
    %jmp T_11.29;
T_11.28 ;
    %vpi_call/w 6 182 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.29 ;
    %load/vec4 v0x121a22620_0;
    %addi 4, 0, 32;
    %store/vec4 v0x121a22620_0, 0, 32;
    %load/vec4 v0x121a2f3b0_0;
    %load/vec4 v0x121a22620_0;
    %cmp/e;
    %jmp/0xz  T_11.30, 4;
    %jmp T_11.31;
T_11.30 ;
    %vpi_call/w 6 184 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x121a22620_0, v0x121a2f3b0_0 {0 0 0};
T_11.31 ;
    %load/vec4 v0x121a226e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x121a226e0_0, 0, 5;
    %jmp T_11.24;
T_11.25 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x121a226e0_0, 0, 5;
    %pushi/vec4 30, 0, 32;
T_11.32 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.33, 5;
    %jmp/1 T_11.33, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x121a22930_0, 0, 6;
    %load/vec4 v0x121a226e0_0;
    %store/vec4 v0x121a229e0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x121a22a90_0, 0, 5;
    %load/vec4 v0x121a226e0_0;
    %pad/u 16;
    %muli 15, 0, 16;
    %store/vec4 v0x121a22790_0, 0, 16;
    %load/vec4 v0x121a22930_0;
    %load/vec4 v0x121a229e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x121a22a90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x121a22790_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121a22880_0, 0, 32;
    %load/vec4 v0x121a22880_0;
    %store/vec4 v0x121a2f4c0_0, 0, 32;
    %wait E_0x121a06f30;
    %delay 2, 0;
    %load/vec4 v0x121a22620_0;
    %addi 4, 0, 32;
    %store/vec4 v0x121a22620_0, 0, 32;
    %load/vec4 v0x121a2f3b0_0;
    %load/vec4 v0x121a22620_0;
    %cmp/e;
    %jmp/0xz  T_11.34, 4;
    %jmp T_11.35;
T_11.34 ;
    %vpi_call/w 6 203 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x121a22620_0, v0x121a2f3b0_0 {0 0 0};
T_11.35 ;
    %load/vec4 v0x121a226e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x121a226e0_0, 0, 5;
    %jmp T_11.32;
T_11.33 ;
    %pop/vec4 1;
    %end;
    .scope S_0x121a125e0;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0x121a12750;
T_12 ;
    %wait E_0x121a22e30;
    %load/vec4 v0x121a2f9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x121a2f7e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x121a2f880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x121a2f910_0;
    %assign/vec4 v0x121a2f7e0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "test/tb/bgez_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/pc.v";
