// Seed: 3113277467
module module_0 (
    input  wor  id_0,
    input  wire id_1,
    output wire id_2,
    output wand id_3
);
  id_5(
      .id_0(1'b0), .id_1(1), .id_2(1), .id_3(id_0 - 1)
  );
  wire id_6;
  assign module_1.type_9 = 0;
  wire  id_7;
  uwire id_8 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input uwire id_3,
    input tri id_4,
    input wor id_5,
    input wand id_6,
    output supply0 id_7,
    input supply0 id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri1 id_11,
    output uwire id_12,
    output supply1 id_13,
    input tri0 id_14
);
  module_0 modCall_1 (
      id_8,
      id_11,
      id_12,
      id_13
  );
endmodule
