Warning (10268): Verilog HDL information at UART_RX.sv(49): always construct contains both blocking and non-blocking assignments File: C:/Digital_Design_2/PRJ_Final/rtl/uart/UART_RX.sv Line: 49
Info (10281): Verilog HDL Declaration information at UART_RX.sv(34): object "PARITY_BIT" differs only in case from object "parity_bit" in the same scope File: C:/Digital_Design_2/PRJ_Final/rtl/uart/UART_RX.sv Line: 34
Warning (10268): Verilog HDL information at Baud_Tick.sv(38): always construct contains both blocking and non-blocking assignments File: C:/Digital_Design_2/PRJ_Final/rtl/uart/Baud_Tick.sv Line: 38
