{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1469819162110 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "eecs301_lab6 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"eecs301_lab6\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1469819162223 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1469819162278 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1469819162278 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:freq_gen\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:freq_gen\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1469819162381 ""}  } { { "altera_pll.v" "" { Text "d:/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1469819162381 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1469819162847 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1469819163160 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1469819163276 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1469819176135 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:freq_gen\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 72 global CLKCTRL_G3 " "pll:freq_gen\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 72 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1469819176627 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:freq_gen\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 21 global CLKCTRL_G0 " "pll:freq_gen\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 21 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1469819176627 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1469819176627 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1067 global CLKCTRL_G7 " "CLOCK_50~inputCLKENA0 with 1067 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1469819176627 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1469819176627 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469819176630 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1469819178180 ""}
{ "Info" "ISTA_SDC_FOUND" "eecs301_lab6.sdc " "Reading SDC File: 'eecs301_lab6.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1469819178183 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eecs301_lab6.sdc 24 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at eecs301_lab6.sdc(24): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1469819178194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock eecs301_lab6.sdc 24 Argument <targets> is not an object ID " "Ignored create_clock at eecs301_lab6.sdc(24): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1469819178194 ""}  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1469819178194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eecs301_lab6.sdc 25 altera_reserved_tdi port " "Ignored filter at eecs301_lab6.sdc(25): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1469819178195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eecs301_lab6.sdc 25 altera_reserved_tck clock " "Ignored filter at eecs301_lab6.sdc(25): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1469819178195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay eecs301_lab6.sdc 25 Argument <targets> is an empty collection " "Ignored set_input_delay at eecs301_lab6.sdc(25): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1469819178195 ""}  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1469819178195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay eecs301_lab6.sdc 25 Argument -clock is not an object ID " "Ignored set_input_delay at eecs301_lab6.sdc(25): Argument -clock is not an object ID" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1469819178195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eecs301_lab6.sdc 26 altera_reserved_tms port " "Ignored filter at eecs301_lab6.sdc(26): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1469819178195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay eecs301_lab6.sdc 26 Argument <targets> is an empty collection " "Ignored set_input_delay at eecs301_lab6.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1469819178195 ""}  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1469819178195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay eecs301_lab6.sdc 26 Argument -clock is not an object ID " "Ignored set_input_delay at eecs301_lab6.sdc(26): Argument -clock is not an object ID" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1469819178195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eecs301_lab6.sdc 27 altera_reserved_tdo port " "Ignored filter at eecs301_lab6.sdc(27): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1469819178196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay eecs301_lab6.sdc 27 Argument <targets> is an empty collection " "Ignored set_output_delay at eecs301_lab6.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1469819178196 ""}  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1469819178196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay eecs301_lab6.sdc 27 Argument -clock is not an object ID " "Ignored set_output_delay at eecs301_lab6.sdc(27): Argument -clock is not an object ID" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1469819178196 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 36 -duty_cycle 50.00 -name \{freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 36 -duty_cycle 50.00 -name \{freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1469819178197 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1469819178197 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{freq_gen\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 360 -duty_cycle 50.00 -name \{freq_gen\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{freq_gen\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{freq_gen\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 360 -duty_cycle 50.00 -name \{freq_gen\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{freq_gen\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1469819178197 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1469819178197 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1469819178197 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eecs301_lab6.sdc 66 VGA_BLANK port " "Ignored filter at eecs301_lab6.sdc(66): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1469819178197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay eecs301_lab6.sdc 66 Argument <targets> is an empty collection " "Ignored set_output_delay at eecs301_lab6.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1469819178198 ""}  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1469819178198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay eecs301_lab6.sdc 67 Argument <targets> is an empty collection " "Ignored set_output_delay at eecs301_lab6.sdc(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1469819178198 ""}  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1469819178198 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "second_clock_gen:second_gen\|second_clock " "Node: second_clock_gen:second_gen\|second_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timer:timer_main\|alarm second_clock_gen:second_gen\|second_clock " "Register timer:timer_main\|alarm is being clocked by second_clock_gen:second_gen\|second_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1469819178204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1469819178204 "|eecs301_lab6|second_clock_gen:second_gen|second_clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timer:timer_main\|has_reset KEY\[0\] " "Register timer:timer_main\|has_reset is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1469819178204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1469819178204 "|eecs301_lab6|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[9\] " "Node: SW\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch video_controller:controller\|disp_red\[0\] SW\[9\] " "Latch video_controller:controller\|disp_red\[0\] is being clocked by SW\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1469819178204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1469819178204 "|eecs301_lab6|SW[9]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1469819178210 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1469819178210 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1469819178210 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: freq_gen\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: freq_gen\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1469819178210 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1469819178210 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1469819178219 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1469819178220 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1469819178220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1469819178220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1469819178220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1469819178220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1469819178220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1469819178220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1469819178220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.777 freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.777 freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1469819178220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 111.111 freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " " 111.111 freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1469819178220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 freq_gen\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "1000.000 freq_gen\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1469819178220 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1469819178220 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1469819178283 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1469819178287 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1469819178299 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1469819178307 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1469819178325 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1469819178328 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1469819178497 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "3 DSP block " "Packed 3 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1469819178501 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1469819178501 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469819178747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1469819187010 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1469819187966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469819195406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1469819203637 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1469819209889 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469819209889 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1469819212785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1469819220293 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1469819220293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1469819220839 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1469819220839 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1469819220839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469819220843 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.66 " "Total time spent on timing analysis during the Fitter is 2.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1469819223749 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1469819223939 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1469819225468 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1469819225608 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1469819227080 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469819233172 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "72 " "Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 273 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 274 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 275 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 276 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 277 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 278 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 282 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 283 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 284 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 285 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 286 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 287 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 288 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 289 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 290 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 291 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 292 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 293 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 294 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 295 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 296 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 297 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 298 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 299 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 300 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 301 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 302 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 303 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 304 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 305 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 306 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 307 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 308 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 309 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 310 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 311 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 312 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 313 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 279 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 280 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 182 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 180 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 181 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 281 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently enabled " "Pin GPIO_1\[1\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 179 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently enabled " "Pin GPIO_1\[3\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 178 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently enabled " "Pin GPIO_1\[4\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 177 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently enabled " "Pin GPIO_1\[5\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 176 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently enabled " "Pin GPIO_1\[6\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 175 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently enabled " "Pin GPIO_1\[7\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 174 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently enabled " "Pin GPIO_1\[8\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 173 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently enabled " "Pin GPIO_1\[9\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 172 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently enabled " "Pin GPIO_1\[10\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 171 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 170 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently enabled " "Pin GPIO_1\[12\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 169 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently enabled " "Pin GPIO_1\[13\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 168 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 167 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently enabled " "Pin GPIO_1\[15\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 166 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently enabled " "Pin GPIO_1\[17\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 165 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently enabled " "Pin GPIO_1\[19\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 164 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently enabled " "Pin GPIO_1\[20\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 163 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently enabled " "Pin GPIO_1\[21\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 162 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently enabled " "Pin GPIO_1\[22\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 161 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently enabled " "Pin GPIO_1\[23\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 160 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently enabled " "Pin GPIO_1\[24\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 159 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently enabled " "Pin GPIO_1\[25\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 158 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently enabled " "Pin GPIO_1\[26\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 157 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently enabled " "Pin GPIO_1\[27\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 156 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently enabled " "Pin GPIO_1\[28\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 155 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently enabled " "Pin GPIO_1\[29\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 154 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently enabled " "Pin GPIO_1\[30\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 153 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently enabled " "Pin GPIO_1\[31\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "eecs301_lab6.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/" { { 0 { 0 ""} 0 152 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1469819233757 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1469819233757 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.fit.smsg " "Generated suppressed messages file C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/eecs301_lab6.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1469819233940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2351 " "Peak virtual memory: 2351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1469819235096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 29 15:07:15 2016 " "Processing ended: Fri Jul 29 15:07:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1469819235096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1469819235096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:52 " "Total CPU time (on all processors): 00:01:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1469819235096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1469819235096 ""}
