Info: constrained 'clk_100mhz' to bel 'X16/Y0/io1'
Info: constrained 'led[0]' to bel 'X31/Y33/io1'
Info: constrained 'led[1]' to bel 'X33/Y16/io1'
Info: constrained 'led[2]' to bel 'X33/Y17/io0'
Info: constrained 'button' to bel 'X29/Y0/io0'
Warning: unmatched constraint 'j1[0]' (on line 22)
Warning: unmatched constraint 'j1[1]' (on line 23)
Warning: unmatched constraint 'j1[2]' (on line 24)
Warning: unmatched constraint 'j1[3]' (on line 25)
Warning: unmatched constraint 'j1[4]' (on line 26)
Warning: unmatched constraint 'j3_cts' (on line 34)
Warning: unmatched constraint 'j3_tx' (on line 35)
Warning: unmatched constraint 'j3_rx' (on line 36)
Warning: unmatched constraint 'j3_dtr' (on line 37)
Warning: unmatched constraint 'rpi_i2c_sda' (on line 41)
Warning: unmatched constraint 'rpi_i2c_scl' (on line 42)
Warning: unmatched constraint 'rpi_uart_tx' (on line 44)
Warning: unmatched constraint 'rpi_uart_rx' (on line 45)
Info: constrained 'rpi_spi_mosi' to bel 'X33/Y15/io1'
Info: constrained 'rpi_spi_miso' to bel 'X33/Y14/io1'
Info: constrained 'rpi_spi_sck' to bel 'X33/Y4/io0'
Warning: unmatched constraint 'rpi_spi_ce0n' (on line 50)
Warning: unmatched constraint 'rpi_spi_ce1n' (on line 51)
Warning: unmatched constraint 'rpi_gpio_22' (on line 53)
Warning: unmatched constraint 'rpi_gpio_24' (on line 54)
Warning: unmatched constraint 'rpi_gpio_25' (on line 55)
Warning: unmatched constraint 'rpi_sd' (on line 67)
Warning: unmatched constraint 'rpi_sc' (on line 68)
Warning: unmatched constraint 'p1[0]' (on line 72)
Warning: unmatched constraint 'p1[1]' (on line 73)
Warning: unmatched constraint 'p1[2]' (on line 74)
Warning: unmatched constraint 'p1[3]' (on line 75)
Warning: unmatched constraint 'p1[4]' (on line 76)
Warning: unmatched constraint 'p1[5]' (on line 77)
Warning: unmatched constraint 'p1[6]' (on line 78)
Warning: unmatched constraint 'p1[7]' (on line 79)
Warning: unmatched constraint 'p2[0]' (on line 82)
Warning: unmatched constraint 'p2[1]' (on line 83)
Warning: unmatched constraint 'p2[2]' (on line 84)
Warning: unmatched constraint 'p2[3]' (on line 85)
Warning: unmatched constraint 'p2[4]' (on line 86)
Warning: unmatched constraint 'p2[5]' (on line 87)
Warning: unmatched constraint 'p2[6]' (on line 88)
Warning: unmatched constraint 'p2[7]' (on line 89)
Warning: unmatched constraint 'p3[0]' (on line 92)
Warning: unmatched constraint 'p3[1]' (on line 93)
Warning: unmatched constraint 'p3[2]' (on line 94)
Warning: unmatched constraint 'p3[3]' (on line 95)
Warning: unmatched constraint 'p3[4]' (on line 96)
Warning: unmatched constraint 'p3[5]' (on line 97)
Warning: unmatched constraint 'p3[6]' (on line 98)
Warning: unmatched constraint 'p3[7]' (on line 99)
Warning: unmatched constraint 'p4[0]' (on line 102)
Warning: unmatched constraint 'p4[1]' (on line 103)
Warning: unmatched constraint 'p4[2]' (on line 104)
Warning: unmatched constraint 'p4[3]' (on line 105)
Warning: unmatched constraint 'p4[4]' (on line 106)
Warning: unmatched constraint 'p4[5]' (on line 107)
Warning: unmatched constraint 'p4[6]' (on line 108)
Warning: unmatched constraint 'p4[7]' (on line 109)
Warning: unmatched constraint 'sram_addr[0]' (on line 117)
Warning: unmatched constraint 'sram_addr[1]' (on line 118)
Warning: unmatched constraint 'sram_addr[2]' (on line 119)
Warning: unmatched constraint 'sram_addr[3]' (on line 120)
Warning: unmatched constraint 'sram_addr[4]' (on line 121)
Warning: unmatched constraint 'sram_addr[5]' (on line 122)
Warning: unmatched constraint 'sram_addr[6]' (on line 123)
Warning: unmatched constraint 'sram_addr[7]' (on line 124)
Warning: unmatched constraint 'sram_addr[8]' (on line 125)
Warning: unmatched constraint 'sram_addr[9]' (on line 126)
Warning: unmatched constraint 'sram_addr[10]' (on line 127)
Warning: unmatched constraint 'sram_addr[11]' (on line 128)
Warning: unmatched constraint 'sram_addr[12]' (on line 129)
Warning: unmatched constraint 'sram_addr[13]' (on line 130)
Warning: unmatched constraint 'sram_addr[14]' (on line 131)
Warning: unmatched constraint 'sram_addr[15]' (on line 132)
Warning: unmatched constraint 'sram_addr[16]' (on line 133)
Warning: unmatched constraint 'sram_addr[17]' (on line 134)
Warning: unmatched constraint 'sram_data[0]' (on line 136)
Warning: unmatched constraint 'sram_data[1]' (on line 137)
Warning: unmatched constraint 'sram_data[2]' (on line 138)
Warning: unmatched constraint 'sram_data[3]' (on line 139)
Warning: unmatched constraint 'sram_data[4]' (on line 140)
Warning: unmatched constraint 'sram_data[5]' (on line 141)
Warning: unmatched constraint 'sram_data[6]' (on line 142)
Warning: unmatched constraint 'sram_data[7]' (on line 143)
Warning: unmatched constraint 'sram_data[8]' (on line 144)
Warning: unmatched constraint 'sram_data[9]' (on line 145)
Warning: unmatched constraint 'sram_data[10]' (on line 146)
Warning: unmatched constraint 'sram_data[11]' (on line 147)
Warning: unmatched constraint 'sram_data[12]' (on line 148)
Warning: unmatched constraint 'sram_data[13]' (on line 149)
Warning: unmatched constraint 'sram_data[14]' (on line 150)
Warning: unmatched constraint 'sram_data[15]' (on line 151)
Warning: unmatched constraint 'sram_cen' (on line 153)
Warning: unmatched constraint 'sram_wen' (on line 154)
Warning: unmatched constraint 'sram_oen' (on line 155)
Warning: unmatched constraint 'sram_lbn' (on line 156)
Warning: unmatched constraint 'sram_ubn' (on line 157)
Warning: unmatched constraint 'sram_nc' (on line 158)

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:        2 LCs used as LUT4 only
Info:        3 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        9 LCs used as DFF only
Info: Packing carries..
Info:        0 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        0 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting rpi_spi_sck$SB_IO_IN (fanout 12)
Info: Constraining chains...
Info:        1 LCs used to legalise carry chains.
Info: Checksum: 0xd3a57fab

Info: Annotating ports with timing budgets for target frequency 100.00 MHz
Info: Checksum: 0x8951a876

Info: Device utilisation:
Info: 	         ICESTORM_LC:    17/ 7680     0%
Info: 	        ICESTORM_RAM:     0/   32     0%
Info: 	               SB_IO:     8/  256     3%
Info: 	               SB_GB:     1/    8    12%
Info: 	        ICESTORM_PLL:     0/    2     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 8 cells based on constraints.
Info: Creating initial analytic placement for 14 cells, random placement wirelen = 487.
Info:     at initial placer iter 0, wirelen = 48
Info:     at initial placer iter 1, wirelen = 48
Info:     at initial placer iter 2, wirelen = 45
Info:     at initial placer iter 3, wirelen = 48
Info: Running main analytical placer.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 45, spread = 56, legal = 64; time = 0.00s
Info:     at iteration #1, type SB_GB: wirelen solved = 64, spread = 64, legal = 77; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 48, spread = 51, legal = 77; time = 0.00s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 58, spread = 58, legal = 72; time = 0.00s
Info:     at iteration #2, type SB_GB: wirelen solved = 59, spread = 59, legal = 71; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 45, spread = 50, legal = 68; time = 0.00s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 59, spread = 70, legal = 70; time = 0.00s
Info:     at iteration #3, type SB_GB: wirelen solved = 57, spread = 57, legal = 69; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 45, spread = 51, legal = 75; time = 0.00s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 59, spread = 65, legal = 72; time = 0.00s
Info:     at iteration #4, type SB_GB: wirelen solved = 59, spread = 59, legal = 72; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 48, spread = 56, legal = 77; time = 0.00s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 63, spread = 66, legal = 69; time = 0.00s
Info:     at iteration #5, type SB_GB: wirelen solved = 56, spread = 56, legal = 68; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 53, spread = 57, legal = 72; time = 0.00s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 59, spread = 63, legal = 76; time = 0.00s
Info:     at iteration #6, type SB_GB: wirelen solved = 63, spread = 63, legal = 75; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 47, spread = 53, legal = 69; time = 0.00s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 62, spread = 65, legal = 69; time = 0.00s
Info:     at iteration #7, type SB_GB: wirelen solved = 57, spread = 57, legal = 102; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 51, spread = 54, legal = 67; time = 0.00s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 62, spread = 62, legal = 63; time = 0.00s
Info:     at iteration #8, type SB_GB: wirelen solved = 51, spread = 51, legal = 96; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 51, spread = 51, legal = 73; time = 0.00s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 72, spread = 72, legal = 74; time = 0.00s
Info:     at iteration #9, type SB_GB: wirelen solved = 61, spread = 61, legal = 75; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 57, spread = 57, legal = 100; time = 0.00s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 97, spread = 97, legal = 101; time = 0.00s
Info:     at iteration #10, type SB_GB: wirelen solved = 70, spread = 70, legal = 76; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 59, spread = 59, legal = 82; time = 0.00s
Info:     at iteration #11, type ICESTORM_LC: wirelen solved = 68, spread = 68, legal = 71; time = 0.00s
Info:     at iteration #11, type SB_GB: wirelen solved = 69, spread = 69, legal = 71; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 66, spread = 66, legal = 71; time = 0.00s
Info: HeAP Placer Time: 0.01s
Info:   of which solving equations: 0.00s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 9, wirelen = 67
Info:   at iteration #4: temp = 0.000000, timing cost = 12, wirelen = 65 
Info: SA placement time 0.00s

Info: Max frequency for clock 'rpi_spi_sck$SB_IO_IN_$glb_clk': 225.73 MHz (PASS at 100.00 MHz)

Info: Max delay <async>                               -> posedge rpi_spi_sck$SB_IO_IN_$glb_clk: 1.61 ns
Info: Max delay <async>                               -> negedge rpi_spi_sck$SB_IO_IN_$glb_clk: 2.19 ns
Info: Max delay posedge rpi_spi_sck$SB_IO_IN_$glb_clk -> <async>                              : 2.77 ns
Info: Max delay negedge rpi_spi_sck$SB_IO_IN_$glb_clk -> <async>                              : 2.72 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [  2279,   2609) |* 
Info: [  2609,   2939) |********** 
Info: [  2939,   3269) | 
Info: [  3269,   3599) |* 
Info: [  3599,   3929) | 
Info: [  3929,   4259) | 
Info: [  4259,   4589) | 
Info: [  4589,   4919) | 
Info: [  4919,   5249) | 
Info: [  5249,   5579) | 
Info: [  5579,   5909) | 
Info: [  5909,   6239) | 
Info: [  6239,   6569) | 
Info: [  6569,   6899) | 
Info: [  6899,   7229) | 
Info: [  7229,   7559) |* 
Info: [  7559,   7889) | 
Info: [  7889,   8219) |* 
Info: [  8219,   8549) |************* 
Info: [  8549,   8879) |* 
Info: Checksum: 0x75f10622
Info: Running timing-driven placement optimisation...
Info:    Iteration 0...
Info:    Iteration 1...
Info:    Iteration 2...
Info:    Iteration 3...
Info:    Iteration 4...
Info:    Iteration 5...
Info:    Iteration 6...
Info:    Iteration 7...
Info:    Iteration 8...
Info:    Iteration 9...
Info:    Iteration 10...
Info:    Iteration 11...
Info:    Iteration 12...
Info:    Iteration 13...
Info:    Iteration 14...
Info:    Iteration 15...
Info:    Iteration 16...
Info:    Iteration 17...
Info:    Iteration 18...
Info:    Iteration 19...
Info:    Iteration 20...
Info:    Iteration 21...
Info:    Iteration 22...
Info:    Iteration 23...
Info:    Iteration 24...
Info:    Iteration 25...
Info:    Iteration 26...
Info:    Iteration 27...
Info:    Iteration 28...
Info:    Iteration 29...

Info: Routing..
Info: Setting up routing queue.
Info: Routing 48 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:         48 |        0         47 |    0    47 |         0|       0.01       0.01|
Info: Routing complete.
Info: Router1 time 0.01s
Info: Checksum: 0x7e819653

Info: Critical path report for clock 'rpi_spi_sck$SB_IO_IN_$glb_clk' (negedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source spi.cnt_SB_DFFNR_Q_D_SB_LUT4_O_2_LC.O
Info:  0.6  1.1    Net spi.cnt[0] budget 1.981000 ns (29,12) -> (30,13)
Info:                Sink spi.q_SB_DFFSS_Q_S_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  cpusys_icezero.sv:29.13-34.28
Info:                  spi_slave.sv:14.23-14.33
Info:                  /Users/nick/.bin/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.4  1.5  Source spi.q_SB_DFFSS_Q_S_SB_LUT4_O_LC.O
Info:  2.2  3.7    Net spi.q_SB_DFFSS_Q_S budget 1.980000 ns (30,13) -> (27,4)
Info:                Sink spi.q_SB_DFFSS_Q_DFFLC.SR
Info:  0.1  3.8  Setup spi.q_SB_DFFSS_Q_DFFLC.SR
Info: 1.0 ns logic, 2.8 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge rpi_spi_sck$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source rpi_spi_mosi$sb_io.D_IN_0
Info:  1.6  1.6    Net rpi_spi_mosi$SB_IO_IN budget 9.532000 ns (33,15) -> (27,11)
Info:                Sink spi.q_SB_DFF_Q_DFFLC.I0
Info:                Defined in:
Info:                  cpusys_icezero.sv:29.13-34.28
Info:                  spi_slave.sv:3.37-3.41
Info:  0.5  2.1  Setup spi.q_SB_DFF_Q_DFFLC.I0
Info: 0.5 ns logic, 1.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'negedge rpi_spi_sck$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source button$sb_io.D_IN_0
Info:  2.6  2.6    Net button$SB_IO_IN budget 4.900000 ns (29,0) -> (31,14)
Info:                Sink spi.cnt_SB_DFFNR_Q_D_SB_LUT4_O_1_LC.SR
Info:                Defined in:
Info:                  cpusys_icezero.sv:29.13-34.28
Info:                  spi_slave.sv:5.37-5.42
Info:  0.1  2.7  Setup spi.cnt_SB_DFFNR_Q_D_SB_LUT4_O_1_LC.SR
Info: 0.1 ns logic, 2.6 ns routing

Info: Critical path report for cross-domain path 'posedge rpi_spi_sck$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source spi.q_SB_DFF_Q_DFFLC.O
Info:  2.8  3.3    Net led[0]$SB_IO_OUT budget 9.460000 ns (27,11) -> (31,33)
Info:                Sink led[0]$sb_io.D_OUT_0
Info:                Defined in:
Info:                  cpusys_icezero.sv:16.15-16.21
Info: 0.5 ns logic, 2.8 ns routing

Info: Critical path report for cross-domain path 'negedge rpi_spi_sck$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source spi.qdelayed_SB_DFFN_Q_DFFLC.O
Info:  1.7  2.2    Net spi.qdelayed budget 2.006000 ns (26,3) -> (31,14)
Info:                Sink rpi_spi_miso_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  cpusys_icezero.sv:29.13-34.28
Info:                  spi_slave.sv:9.15-9.23
Info:  0.3  2.5  Source rpi_spi_miso_SB_LUT4_O_LC.O
Info:  0.9  3.4    Net rpi_spi_miso$SB_IO_OUT budget 2.006000 ns (31,14) -> (33,14)
Info:                Sink rpi_spi_miso$sb_io.D_OUT_0
Info:                Defined in:
Info:                  cpusys_icezero.sv:29.13-34.28
Info:                  spi_slave.sv:4.37-4.41
Info: 0.9 ns logic, 2.6 ns routing

Info: Max frequency for clock 'rpi_spi_sck$SB_IO_IN_$glb_clk': 130.01 MHz (PASS at 100.00 MHz)

Info: Max delay <async>                               -> posedge rpi_spi_sck$SB_IO_IN_$glb_clk: 2.06 ns
Info: Max delay <async>                               -> negedge rpi_spi_sck$SB_IO_IN_$glb_clk: 2.70 ns
Info: Max delay posedge rpi_spi_sck$SB_IO_IN_$glb_clk -> <async>                              : 3.34 ns
Info: Max delay negedge rpi_spi_sck$SB_IO_IN_$glb_clk -> <async>                              : 3.43 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [  1154,   1524) |* 
Info: [  1524,   1894) |****** 
Info: [  1894,   2264) |* 
Info: [  2264,   2634) |** 
Info: [  2634,   3004) |* 
Info: [  3004,   3374) | 
Info: [  3374,   3744) |* 
Info: [  3744,   4114) | 
Info: [  4114,   4484) | 
Info: [  4484,   4854) | 
Info: [  4854,   5224) | 
Info: [  5224,   5594) | 
Info: [  5594,   5964) | 
Info: [  5964,   6334) | 
Info: [  6334,   6704) |* 
Info: [  6704,   7074) |* 
Info: [  7074,   7444) | 
Info: [  7444,   7814) |****** 
Info: [  7814,   8184) |* 
Info: [  8184,   8554) |******* 
92 warnings, 0 errors

Info: Program finished normally.
