{"vcs1":{"timestamp_begin":1726674658.317472828, "rt":1.25, "ut":0.24, "st":0.21}}
{"vcselab":{"timestamp_begin":1726674659.644851020, "rt":1.19, "ut":0.29, "st":0.15}}
{"link":{"timestamp_begin":1726674660.906838584, "rt":0.37, "ut":0.15, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726674657.713342102}
{"VCS_COMP_START_TIME": 1726674657.713342102}
{"VCS_COMP_END_TIME": 1726674662.851069210}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329780}}
{"stitch_vcselab": {"peak_mem": 215160}}
