$date
	Sat Dec 21 17:11:40 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module load_store_test $end
$scope module TB $end
$scope module top_inst $end
$var wire 10 ! P1core_data_addr [9:0] $end
$var wire 4 " P1core_data_be [3:0] $end
$var wire 1 # P1core_data_req $end
$var wire 32 $ P1core_data_wdata [31:0] $end
$var wire 1 % P1core_data_we $end
$var wire 10 & P1core_prog_addr [9:0] $end
$var wire 1 ' P1core_prog_req $end
$var wire 1 ( P1core_prog_we $end
$var wire 1 ) clk $end
$var wire 1 * core_prog_we $end
$var wire 1 + rst_n $end
$var wire 32 , prog_mem_rdata [31:0] $end
$var wire 1 - prog_mem_addr $end
$var wire 1 . data_mem_we $end
$var wire 32 / data_mem_wdata [31:0] $end
$var wire 32 0 data_mem_rdata [31:0] $end
$var wire 1 1 data_mem_en $end
$var wire 4 2 data_mem_be [3:0] $end
$var wire 10 3 data_mem_addr [9:0] $end
$var wire 1 4 core_prog_rvalid $end
$var wire 1 5 core_prog_req $end
$var wire 32 6 core_prog_rdata [31:0] $end
$var wire 1 7 core_prog_gnt $end
$var wire 10 8 core_prog_addr [9:0] $end
$var wire 1 9 core_data_we $end
$var wire 32 : core_data_wdata [31:0] $end
$var wire 1 ; core_data_rvalid $end
$var wire 1 < core_data_req $end
$var wire 32 = core_data_rdata [31:0] $end
$var wire 1 > core_data_gnt $end
$var wire 4 ? core_data_be [3:0] $end
$var wire 10 @ core_data_addr [9:0] $end
$var wire 1 A P1core_prog_rvalid $end
$var wire 32 B P1core_prog_rdata [31:0] $end
$var wire 1 C P1core_prog_gnt $end
$var wire 1 D P1core_data_rvalid $end
$var wire 32 E P1core_data_rdata [31:0] $end
$var wire 1 F P1core_data_gnt $end
$scope module core_inst $end
$var wire 1 ) clk $end
$var wire 1 + rst_n $end
$var wire 4 G write_transfer_mem_data_o [3:0] $end
$var wire 1 H we_reg_file $end
$var wire 1 9 we_mem_data_o $end
$var wire 32 I val_mem_prog_i [31:0] $end
$var wire 32 J val_mem_data_write_o [31:0] $end
$var wire 32 K val_mem_data_read_i [31:0] $end
$var wire 1 ; rvalid_mem_data_i $end
$var wire 32 L rs2_reg_file [31:0] $end
$var wire 32 M rs1_reg_file [31:0] $end
$var wire 1 N req_mem_prog_o_intern $end
$var wire 1 O req_mem_data_o_intern $end
$var wire 5 P r_num_write_reg_file [4:0] $end
$var wire 5 Q r2_num_read_reg_file [4:0] $end
$var wire 5 R r1_num_read_reg_file [4:0] $end
$var wire 32 S new_pc [31:0] $end
$var wire 1 T is_stall_t $end
$var wire 1 U is_load_store_t $end
$var wire 1 V is_branch_t $end
$var wire 1 W is_absolute_t $end
$var wire 32 X imm_val_t [31:0] $end
$var wire 1 7 gnt_mem_prog_i $end
$var wire 1 > gnt_mem_data_i $end
$var wire 2 Y data_origin_t [1:0] $end
$var wire 32 Z data_in_reg_file [31:0] $end
$var wire 32 [ csr_val_w [31:0] $end
$var wire 32 \ csr_val_r [31:0] $end
$var wire 3 ] csr_op_t [2:0] $end
$var wire 12 ^ csr_addr_t [11:0] $end
$var wire 10 _ addr_mem_prog_o [9:0] $end
$var wire 10 ` addr_mem_data_o [9:0] $end
$var wire 3 a LIS_op_t [2:0] $end
$var wire 2 b BR_op_t [1:0] $end
$var wire 4 c ALU_op_t [3:0] $end
$var reg 1 < req_mem_data_o $end
$var reg 1 5 req_mem_prog_o $end
$scope module controlUnit_inst $end
$var wire 1 ; mem_rvalid_i $end
$var wire 1 > mem_gnt_i $end
$var wire 32 d instruction [31:0] $end
$var reg 4 e ALU_op [3:0] $end
$var reg 2 f BR_op_o [1:0] $end
$var reg 3 g LIS_op [2:0] $end
$var reg 12 h csr_addr_o [11:0] $end
$var reg 3 i csr_op_o [2:0] $end
$var reg 2 j data_acces [1:0] $end
$var reg 2 k data_origin_o [1:0] $end
$var reg 3 l funct3 [2:0] $end
$var reg 7 m funct7 [6:0] $end
$var reg 12 n imm12 [11:0] $end
$var reg 12 o imm12b [11:0] $end
$var reg 12 p imm12s [11:0] $end
$var reg 20 q imm20 [19:0] $end
$var reg 20 r imm20j [19:0] $end
$var reg 32 s imm_val_o [31:0] $end
$var reg 1 V is_branch_o $end
$var reg 1 U is_load_store $end
$var reg 1 T is_stall_o $end
$var reg 1 O mem_req_o $end
$var reg 1 9 mem_w $end
$var reg 7 t opcode [6:0] $end
$var reg 5 u r1_addr [4:0] $end
$var reg 5 v r2_addr [4:0] $end
$var reg 5 w rd [4:0] $end
$var reg 5 x reg_addr [4:0] $end
$var reg 1 H reg_w $end
$var reg 5 y rs1 [4:0] $end
$var reg 5 z rs2 [4:0] $end
$var reg 4 { write_transfer_o [3:0] $end
$upscope $end
$scope module crs_unit_inst $end
$var wire 1 ) clk $end
$var wire 12 | csr_addr_i [11:0] $end
$var wire 3 } csr_op_i [2:0] $end
$var wire 1 + rst_n $end
$var wire 64 ~ timer_val_i [63:0] $end
$var wire 32 !" csr_val_i [31:0] $end
$var reg 32 "" csr_val_o [31:0] $end
$var reg 64 #" timer_val_o [63:0] $end
$var reg 1 $" timer_we_o $end
$scope module timer_inst $end
$var wire 1 ) clk $end
$var wire 1 + rst_n $end
$var wire 64 %" val_i [63:0] $end
$var wire 1 $" we_i $end
$var reg 64 &" val_o [63:0] $end
$upscope $end
$upscope $end
$scope module exec_unit_inst $end
$var wire 4 '" ALU_op [3:0] $end
$var wire 2 (" BR_op [1:0] $end
$var wire 3 )" LIS_op [2:0] $end
$var wire 3 *" csr_op_i [2:0] $end
$var wire 32 +" csr_val_i [31:0] $end
$var wire 2 ," data_origin_i [1:0] $end
$var wire 32 -" imm_val_i [31:0] $end
$var wire 1 V is_branch_i $end
$var wire 1 U is_loadstore $end
$var wire 1 ." zero_alu_result $end
$var wire 32 /" val_mem_data_write_o [31:0] $end
$var wire 32 0" val_mem_data_read_i [31:0] $end
$var wire 32 1" rs2_i [31:0] $end
$var wire 32 2" rs1_i [31:0] $end
$var wire 10 3" old_pc_i [9:0] $end
$var wire 32 4" new_pc_offset_o [31:0] $end
$var wire 32 5" mem_o [31:0] $end
$var wire 32 6" alu_o [31:0] $end
$var wire 10 7" addr_mem_data_o [9:0] $end
$var reg 32 8" csr_val_o [31:0] $end
$var reg 32 9" d_o [31:0] $end
$var reg 1 W is_absolute_o $end
$var reg 1 :" is_conditional $end
$var reg 32 ;" s1_ALU [31:0] $end
$var reg 32 <" s2_ALU [31:0] $end
$scope module ALU $end
$var wire 4 =" ALU_op [3:0] $end
$var wire 32 >" s1 [31:0] $end
$var wire 32 ?" s2 [31:0] $end
$var wire 1 ." zero_o $end
$var wire 5 @" shift [4:0] $end
$var reg 32 A" d [31:0] $end
$upscope $end
$scope module BR $end
$var wire 1 ." ALU_zero_i $end
$var wire 2 B" BR_op_i [1:0] $end
$var wire 32 C" alu_d [31:0] $end
$var wire 1 :" is_conditional_i $end
$var wire 32 D" new_pc_i [31:0] $end
$var wire 32 E" old_pc_i [31:0] $end
$var wire 32 F" new_pc_o [31:0] $end
$var reg 32 G" offset [31:0] $end
$upscope $end
$scope module LIS $end
$var wire 3 H" LIS_op [2:0] $end
$var wire 32 I" addr_mem_i [31:0] $end
$var wire 32 J" val_mem_write_i [31:0] $end
$var wire 32 K" val_mem_read_i [31:0] $end
$var wire 10 L" addr_mem_o [9:0] $end
$var reg 32 M" val_mem_read_o [31:0] $end
$var reg 32 N" val_mem_write_o [31:0] $end
$upscope $end
$upscope $end
$scope module program_counter_inst $end
$var wire 1 ) clk $end
$var wire 1 W is_absolute_i $end
$var wire 1 V is_branch_i $end
$var wire 1 T is_stall_i $end
$var wire 10 O" offset_i [9:0] $end
$var wire 1 + rst_n $end
$var wire 10 P" offset [9:0] $end
$var wire 1 7 gnt_mem_prog_i $end
$var reg 10 Q" addr [9:0] $end
$var reg 1 N req_mem_prog_o $end
$upscope $end
$scope module reg_file_inst $end
$var wire 1 ) clk $end
$var wire 32 R" data_in [31:0] $end
$var wire 5 S" r1_num_read [4:0] $end
$var wire 5 T" r2_num_read [4:0] $end
$var wire 5 U" r_num_write [4:0] $end
$var wire 1 + rst_n $end
$var wire 1 H we $end
$var wire 32 V" rs2 [31:0] $end
$var wire 32 W" rs1 [31:0] $end
$scope begin REG $end
$var integer 32 X" j [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module data_ram_mux_i $end
$var wire 1 ) clk $end
$var wire 10 Y" port0_addr_i [9:0] $end
$var wire 4 Z" port0_be_i [3:0] $end
$var wire 1 < port0_req_i $end
$var wire 32 [" port0_wdata_i [31:0] $end
$var wire 1 9 port0_we_i $end
$var wire 10 \" port1_addr_i [9:0] $end
$var wire 4 ]" port1_be_i [3:0] $end
$var wire 1 # port1_req_i $end
$var wire 32 ^" port1_wdata_i [31:0] $end
$var wire 1 % port1_we_i $end
$var wire 1 1 ram_en_o $end
$var wire 1 + rst_n $end
$var wire 1 . ram_we_o $end
$var wire 32 _" ram_wdata_o [31:0] $end
$var wire 32 `" ram_rdata_i [31:0] $end
$var wire 4 a" ram_be_o [3:0] $end
$var wire 10 b" ram_addr_o [9:0] $end
$var wire 32 c" port1_rdata_o [31:0] $end
$var wire 4 d" port1_be [3:0] $end
$var wire 32 e" port0_rdata_o [31:0] $end
$var wire 4 f" port0_be [3:0] $end
$var reg 1 > port0_gnt_o $end
$var reg 1 ; port0_rvalid_o $end
$var reg 1 F port1_gnt_o $end
$var reg 1 D port1_rvalid_o $end
$scope begin genblk3 $end
$upscope $end
$scope begin genblk6 $end
$upscope $end
$upscope $end
$scope module mem_data_inst $end
$var wire 10 g" addr [9:0] $end
$var wire 1 ) clk $end
$var wire 32 h" data_in [31:0] $end
$var wire 1 + rst_n $end
$var wire 1 . we $end
$var wire 4 i" write_transfer_i [3:0] $end
$var wire 32 j" data_out [31:0] $end
$scope begin MEM_WRITE $end
$var integer 32 k" j [31:0] $end
$upscope $end
$upscope $end
$scope module mem_prog_inst $end
$var wire 10 l" addr [9:0] $end
$var wire 1 ) clk $end
$var wire 1 + rst_n $end
$var reg 32 m" data_out [31:0] $end
$scope begin MEM_READ $end
$var integer 32 n" j [31:0] $end
$upscope $end
$upscope $end
$scope module prog_ram_mux_i $end
$var wire 1 ) clk $end
$var wire 10 o" port0_addr_i [9:0] $end
$var wire 4 p" port0_be_i [3:0] $end
$var wire 1 5 port0_req_i $end
$var wire 32 q" port0_wdata_i [31:0] $end
$var wire 1 * port0_we_i $end
$var wire 10 r" port1_addr_i [9:0] $end
$var wire 4 s" port1_be_i [3:0] $end
$var wire 1 ' port1_req_i $end
$var wire 32 t" port1_wdata_i [31:0] $end
$var wire 1 ( port1_we_i $end
$var wire 1 u" ram_en_o $end
$var wire 32 v" ram_rdata_i [31:0] $end
$var wire 1 + rst_n $end
$var wire 1 w" ram_we_o $end
$var wire 32 x" ram_wdata_o [31:0] $end
$var wire 4 y" ram_be_o [3:0] $end
$var wire 10 z" ram_addr_o [9:0] $end
$var wire 32 {" port1_rdata_o [31:0] $end
$var wire 4 |" port1_be [3:0] $end
$var wire 32 }" port0_rdata_o [31:0] $end
$var wire 4 ~" port0_be [3:0] $end
$var reg 1 7 port0_gnt_o $end
$var reg 1 4 port0_rvalid_o $end
$var reg 1 C port1_gnt_o $end
$var reg 1 A port1_rvalid_o $end
$scope begin genblk3 $end
$upscope $end
$scope begin genblk6 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0z ~"
b0 }"
b0z |"
b0 {"
bz z"
b0z y"
b0z x"
zw"
b0 v"
xu"
b0z t"
b0z s"
bz r"
b0z q"
b0z p"
b0 o"
b10000000000 n"
b0 m"
b0z l"
b100000000 k"
bx j"
bz i"
bz h"
bz g"
b0 f"
bx e"
bz d"
bx c"
bz b"
bz a"
bx `"
bz _"
bz ^"
bz ]"
bz \"
b0 ["
b0 Z"
b0 Y"
b100000 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b100 P"
b0 O"
b0 N"
bx M"
b0 L"
bx K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
0:"
b0 9"
b0 8"
b0 7"
b0 6"
bx 5"
b0 4"
b0 3"
b0 2"
b0 1"
bx 0"
b0 /"
1."
b0 -"
b0 ,"
bx +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
0$"
b0 #"
bx ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
bx \
b0 [
b0 Z
b0 Y
b0 X
0W
0V
0U
0T
b0 S
b0 R
b0 Q
b0 P
0O
1N
b0 M
b0 L
bx K
b0 J
b0 I
0H
b0 G
0F
bx E
0D
0C
b0 B
0A
b0 @
b0 ?
0>
bx =
0<
0;
b0 :
09
b0 8
07
b0 6
05
04
bz 3
bz 2
01
bx 0
bz /
z.
z-
b0 ,
0+
z*
0)
z(
z'
bz &
z%
bz $
0#
bz "
bz !
$end
#50000
b100000000 k"
b10000000000 n"
b100000 X"
1)
#100000
0)
1+
#150000
b0 l"
0-
1u"
17
b0 z"
b1 ~
b1 &"
15
b100 O"
0."
b100 S
b100 4"
b100 F"
b100 @
b100 `
b100 7"
b100 L"
b100 Y"
b100 6"
b100 A"
b100 C"
b100 I"
b100 @"
b0 P"
b0 G"
bx Z
bx 9"
bx R"
b100 <"
b100 ?"
b100 X
b100 s
b100 -"
b100 D"
b1 Y
b1 k
b1 ,"
b11 P
b11 x
b11 U"
1H
1U
1T
1O
b100 z
b11 p
b10000000001 o
b10 r
b11 w
b100 n
b10000000000 q
b11 t
b10000000000000110000011 6
b10000000000000110000011 I
b10000000000000110000011 d
b10000000000000110000011 }"
b10000000000000110000011 B
b10000000000000110000011 {"
b10000000000000110000011 ,
b10000000000000110000011 m"
b10000000000000110000011 v"
1)
#200000
0)
#250000
b100 P"
b1111 5"
b1111 M"
b11110000010010100001110000001111 E
b11110000010010100001110000001111 c"
b11110000010010100001110000001111 =
b11110000010010100001110000001111 K
b11110000010010100001110000001111 0"
b11110000010010100001110000001111 K"
b11110000010010100001110000001111 e"
b11110000010010100001110000001111 0
b11110000010010100001110000001111 `"
b11110000010010100001110000001111 j"
11
1>
b100 3
b100 b"
b100 g"
b0 /
b0 _"
b0 h"
0.
b0 2
b0 a"
b0 i"
17
14
1<
15
b10 ~
b10 &"
b1111 Z
b1111 9"
b1111 R"
b100 <"
b100 ?"
1O
0T
b11 P
b11 x
b11 U"
b100 X
b100 s
b100 -"
b100 D"
b1 Y
b1 k
b1 ,"
1H
1U
b10000000000000110000011 6
b10000000000000110000011 I
b10000000000000110000011 d
b10000000000000110000011 }"
b10000000000000110000011 B
b10000000000000110000011 {"
b10000000000000110000011 ,
b10000000000000110000011 m"
b10000000000000110000011 v"
1)
#300000
0)
#350000
17
b100 z"
1>
b100 E"
b100 8
b100 _
b100 3"
b100 Q"
b100 o"
b11 ~
b11 &"
15
1<
1;
b1111 Z
b1111 9"
b1111 R"
b100 <"
b100 ?"
0T
1O
b11 P
b11 x
b11 U"
b100 X
b100 s
b100 -"
b100 D"
b1 Y
b1 k
b1 ,"
1H
1U
b10000000000000110000011 6
b10000000000000110000011 I
b10000000000000110000011 d
b10000000000000110000011 }"
b10000000000000110000011 B
b10000000000000110000011 {"
b10000000000000110000011 ,
b10000000000000110000011 m"
b10000000000000110000011 v"
1)
#400000
0)
#450000
17
1>
b1000 z"
15
1<
b100 ~
b100 &"
b1000 E"
b1000 8
b1000 _
b1000 3"
b1000 Q"
b1000 o"
b1111 Z
b1111 9"
b1111 R"
b100 <"
b100 ?"
0T
1O
b11 P
b11 x
b11 U"
b100 X
b100 s
b100 -"
b100 D"
b1 Y
b1 k
b1 ,"
1H
1U
b10000000000000110000011 6
b10000000000000110000011 I
b10000000000000110000011 d
b10000000000000110000011 }"
b10000000000000110000011 B
b10000000000000110000011 {"
b10000000000000110000011 ,
b10000000000000110000011 m"
b10000000000000110000011 v"
1)
#500000
0)
#550000
17
b1100 z"
1>
b1100 E"
b1100 8
b1100 _
b1100 3"
b1100 Q"
b1100 o"
b101 ~
b101 &"
15
1<
b1111 Z
b1111 9"
b1111 R"
b100 <"
b100 ?"
0T
1O
b11 P
b11 x
b11 U"
b100 X
b100 s
b100 -"
b100 D"
b1 Y
b1 k
b1 ,"
1H
1U
b10000000000000110000011 6
b10000000000000110000011 I
b10000000000000110000011 d
b10000000000000110000011 }"
b10000000000000110000011 B
b10000000000000110000011 {"
b10000000000000110000011 ,
b10000000000000110000011 m"
b10000000000000110000011 v"
1)
#600000
0)
#650000
17
1>
b10000 z"
15
1<
b110 ~
b110 &"
b10000 E"
b10000 8
b10000 _
b10000 3"
b10000 Q"
b10000 o"
b1111 Z
b1111 9"
b1111 R"
b100 <"
b100 ?"
0T
1O
b11 P
b11 x
b11 U"
b100 X
b100 s
b100 -"
b100 D"
b1 Y
b1 k
b1 ,"
1H
1U
b10000000000000110000011 6
b10000000000000110000011 I
b10000000000000110000011 d
b10000000000000110000011 }"
b10000000000000110000011 B
b10000000000000110000011 {"
b10000000000000110000011 ,
b10000000000000110000011 m"
b10000000000000110000011 v"
1)
#700000
0)
#750000
17
b10100 z"
1>
b10100 E"
b10100 8
b10100 _
b10100 3"
b10100 Q"
b10100 o"
b111 ~
b111 &"
15
1<
b1111 Z
b1111 9"
b1111 R"
b100 <"
b100 ?"
0T
1O
b11 P
b11 x
b11 U"
b100 X
b100 s
b100 -"
b100 D"
b1 Y
b1 k
b1 ,"
1H
1U
b10000000000000110000011 6
b10000000000000110000011 I
b10000000000000110000011 d
b10000000000000110000011 }"
b10000000000000110000011 B
b10000000000000110000011 {"
b10000000000000110000011 ,
b10000000000000110000011 m"
b10000000000000110000011 v"
1)
#800000
0)
#850000
17
1>
b11000 z"
15
1<
b1000 ~
b1000 &"
b11000 E"
b11000 8
b11000 _
b11000 3"
b11000 Q"
b11000 o"
b1111 Z
b1111 9"
b1111 R"
b100 <"
b100 ?"
0T
1O
b11 P
b11 x
b11 U"
b100 X
b100 s
b100 -"
b100 D"
b1 Y
b1 k
b1 ,"
1H
1U
b10000000000000110000011 6
b10000000000000110000011 I
b10000000000000110000011 d
b10000000000000110000011 }"
b10000000000000110000011 B
b10000000000000110000011 {"
b10000000000000110000011 ,
b10000000000000110000011 m"
b10000000000000110000011 v"
1)
#900000
0)
#950000
17
b11100 z"
1>
b11100 E"
b11100 8
b11100 _
b11100 3"
b11100 Q"
b11100 o"
b1001 ~
b1001 &"
15
1<
b1111 Z
b1111 9"
b1111 R"
b100 <"
b100 ?"
0T
1O
b11 P
b11 x
b11 U"
b100 X
b100 s
b100 -"
b100 D"
b1 Y
b1 k
b1 ,"
1H
1U
b10000000000000110000011 6
b10000000000000110000011 I
b10000000000000110000011 d
b10000000000000110000011 }"
b10000000000000110000011 B
b10000000000000110000011 {"
b10000000000000110000011 ,
b10000000000000110000011 m"
b10000000000000110000011 v"
1)
#1000000
0)
#1050000
17
1>
b100000 z"
15
1<
b1010 ~
b1010 &"
b100000 E"
b100000 8
b100000 _
b100000 3"
b100000 Q"
b100000 o"
b1111 Z
b1111 9"
b1111 R"
b100 <"
b100 ?"
0T
1O
b11 P
b11 x
b11 U"
b100 X
b100 s
b100 -"
b100 D"
b1 Y
b1 k
b1 ,"
1H
1U
b10000000000000110000011 6
b10000000000000110000011 I
b10000000000000110000011 d
b10000000000000110000011 }"
b10000000000000110000011 B
b10000000000000110000011 {"
b10000000000000110000011 ,
b10000000000000110000011 m"
b10000000000000110000011 v"
1)
#1100000
0)
#1150000
17
b100100 z"
1>
b100100 E"
b100100 8
b100100 _
b100100 3"
b100100 Q"
b100100 o"
b1011 ~
b1011 &"
15
1<
b1111 Z
b1111 9"
b1111 R"
b100 <"
b100 ?"
0T
1O
b11 P
b11 x
b11 U"
b100 X
b100 s
b100 -"
b100 D"
b1 Y
b1 k
b1 ,"
1H
1U
b10000000000000110000011 6
b10000000000000110000011 I
b10000000000000110000011 d
b10000000000000110000011 }"
b10000000000000110000011 B
b10000000000000110000011 {"
b10000000000000110000011 ,
b10000000000000110000011 m"
b10000000000000110000011 v"
1)
#1200000
0)
#1250000
17
1>
b101000 z"
15
1<
b1100 ~
b1100 &"
b101000 E"
b101000 8
b101000 _
b101000 3"
b101000 Q"
b101000 o"
b1111 Z
b1111 9"
b1111 R"
b100 <"
b100 ?"
0T
1O
b11 P
b11 x
b11 U"
b100 X
b100 s
b100 -"
b100 D"
b1 Y
b1 k
b1 ,"
1H
1U
b10000000000000110000011 6
b10000000000000110000011 I
b10000000000000110000011 d
b10000000000000110000011 }"
b10000000000000110000011 B
b10000000000000110000011 {"
b10000000000000110000011 ,
b10000000000000110000011 m"
b10000000000000110000011 v"
1)
#1300000
0)
#1350000
17
b101100 z"
1>
b101100 E"
b101100 8
b101100 _
b101100 3"
b101100 Q"
b101100 o"
b1101 ~
b1101 &"
15
1<
b1111 Z
b1111 9"
b1111 R"
b100 <"
b100 ?"
0T
1O
b11 P
b11 x
b11 U"
b100 X
b100 s
b100 -"
b100 D"
b1 Y
b1 k
b1 ,"
1H
1U
b10000000000000110000011 6
b10000000000000110000011 I
b10000000000000110000011 d
b10000000000000110000011 }"
b10000000000000110000011 B
b10000000000000110000011 {"
b10000000000000110000011 ,
b10000000000000110000011 m"
b10000000000000110000011 v"
1)
#1400000
0)
#1450000
17
1>
b110000 z"
15
1<
b1110 ~
b1110 &"
b110000 E"
b110000 8
b110000 _
b110000 3"
b110000 Q"
b110000 o"
b1111 Z
b1111 9"
b1111 R"
b100 <"
b100 ?"
0T
1O
b11 P
b11 x
b11 U"
b100 X
b100 s
b100 -"
b100 D"
b1 Y
b1 k
b1 ,"
1H
1U
b10000000000000110000011 6
b10000000000000110000011 I
b10000000000000110000011 d
b10000000000000110000011 }"
b10000000000000110000011 B
b10000000000000110000011 {"
b10000000000000110000011 ,
b10000000000000110000011 m"
b10000000000000110000011 v"
1)
#1500000
0)
#1550000
17
b110100 z"
1>
b110100 E"
b110100 8
b110100 _
b110100 3"
b110100 Q"
b110100 o"
b1111 ~
b1111 &"
15
1<
b1111 Z
b1111 9"
b1111 R"
b100 <"
b100 ?"
0T
1O
b11 P
b11 x
b11 U"
b100 X
b100 s
b100 -"
b100 D"
b1 Y
b1 k
b1 ,"
1H
1U
b10000000000000110000011 6
b10000000000000110000011 I
b10000000000000110000011 d
b10000000000000110000011 }"
b10000000000000110000011 B
b10000000000000110000011 {"
b10000000000000110000011 ,
b10000000000000110000011 m"
b10000000000000110000011 v"
1)
#1600000
0)
#1650000
17
1>
b111000 z"
15
1<
b10000 ~
b10000 &"
b111000 E"
b111000 8
b111000 _
b111000 3"
b111000 Q"
b111000 o"
b1111 Z
b1111 9"
b1111 R"
b100 <"
b100 ?"
0T
1O
b11 P
b11 x
b11 U"
b100 X
b100 s
b100 -"
b100 D"
b1 Y
b1 k
b1 ,"
1H
1U
b10000000000000110000011 6
b10000000000000110000011 I
b10000000000000110000011 d
b10000000000000110000011 }"
b10000000000000110000011 B
b10000000000000110000011 {"
b10000000000000110000011 ,
b10000000000000110000011 m"
b10000000000000110000011 v"
1)
#1700000
0)
