<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>sort_top_32</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>6250234</Best-caseLatency>
            <Average-caseLatency>6250234</Average-caseLatency>
            <Worst-caseLatency>6250234</Worst-caseLatency>
            <Best-caseRealTimeLatency>62.502 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>62.502 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>62.502 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>3125220</DataflowPipelineThroughput>
            <Interval-min>3125220</Interval-min>
            <Interval-max>3125220</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>1504</BRAM_18K>
            <DSP>128</DSP>
            <FF>82739</FF>
            <LUT>90347</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>sort_top_32</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>sort_top_32</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>sort_top_32</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>sort_top_32</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>sort_top_32</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>sort_top_32</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_address0</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_ce0</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_d0</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_q0</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_we0</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_address1</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_ce1</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_d1</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_q1</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_we1</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_address0</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_ce0</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_d0</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_q0</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_we0</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_address1</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_ce1</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_d1</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_q1</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_we1</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_address0</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_ce0</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_d0</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_q0</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_we0</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_address1</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_ce1</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_d1</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_q1</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_we1</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_address0</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_ce0</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_d0</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_q0</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_we0</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_address1</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_ce1</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_d1</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_q1</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_we1</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_address0</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_ce0</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_d0</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_q0</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_we0</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_address1</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_ce1</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_d1</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_q1</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_we1</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_address0</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_ce0</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_d0</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_q0</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_we0</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_address1</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_ce1</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_d1</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_q1</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_we1</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_address0</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_ce0</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_d0</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_q0</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_we0</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_address1</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_ce1</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_d1</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_q1</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_we1</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_address0</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_ce0</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_d0</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_q0</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_we0</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_address1</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_ce1</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_d1</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_q1</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_we1</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_address0</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_ce0</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_d0</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_q0</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_we0</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_address1</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_ce1</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_d1</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_q1</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_we1</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_address0</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_ce0</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_d0</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_q0</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_we0</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_address1</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_ce1</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_d1</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_q1</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_we1</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_address0</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_ce0</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_d0</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_q0</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_we0</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_address1</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_ce1</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_d1</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_q1</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_we1</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_address0</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_ce0</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_d0</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_q0</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_we0</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_address1</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_ce1</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_d1</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_q1</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_we1</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_address0</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_ce0</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_d0</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_q0</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_we0</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_address1</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_ce1</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_d1</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_q1</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_we1</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_address0</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_ce0</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_d0</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_q0</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_we0</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_address1</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_ce1</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_d1</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_q1</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_we1</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_address0</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_ce0</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_d0</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_q0</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_we0</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_address1</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_ce1</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_d1</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_q1</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_we1</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_address0</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_ce0</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_d0</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_q0</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_we0</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_address1</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_ce1</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_d1</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_q1</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_we1</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_address0</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_ce0</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_d0</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_q0</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_we0</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_address1</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_ce1</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_d1</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_q1</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_we1</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_address0</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_ce0</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_d0</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_q0</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_we0</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_address1</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_ce1</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_d1</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_q1</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_we1</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_address0</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_ce0</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_d0</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_q0</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_we0</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_address1</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_ce1</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_d1</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_q1</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_we1</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_address0</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_ce0</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_d0</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_q0</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_we0</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_address1</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_ce1</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_d1</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_q1</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_we1</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_address0</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_ce0</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_d0</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_q0</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_we0</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_address1</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_ce1</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_d1</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_q1</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_we1</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_address0</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_ce0</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_d0</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_q0</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_we0</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_address1</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_ce1</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_d1</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_q1</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_we1</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_address0</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_ce0</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_d0</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_q0</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_we0</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_address1</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_ce1</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_d1</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_q1</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_we1</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_address0</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_ce0</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_d0</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_q0</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_we0</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_address1</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_ce1</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_d1</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_q1</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_we1</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_address0</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_ce0</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_d0</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_q0</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_we0</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_address1</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_ce1</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_d1</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_q1</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_we1</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_address0</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_ce0</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_d0</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_q0</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_we0</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_address1</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_ce1</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_d1</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_q1</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_we1</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_address0</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_ce0</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_d0</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_q0</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_we0</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_address1</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_ce1</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_d1</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_q1</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_we1</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_address0</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_ce0</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_d0</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_q0</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_we0</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_address1</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_ce1</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_d1</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_q1</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_we1</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_address0</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_ce0</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_d0</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_q0</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_we0</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_address1</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_ce1</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_d1</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_q1</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_we1</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_address0</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_ce0</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_d0</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_q0</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_we0</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_address1</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_ce1</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_d1</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_q1</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_we1</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_address0</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_ce0</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_d0</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_q0</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_we0</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_address1</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_ce1</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_d1</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_q1</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_we1</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_address0</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_ce0</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_d0</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_q0</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_we0</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_address1</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_ce1</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_d1</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_q1</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_we1</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_address0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_ce0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_d0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_q0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_we0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_address1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_ce1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_d1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_q1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_we1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>sort_top_32</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_1_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>460</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_1_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_1_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_170_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_1_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_1_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_1_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_1_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_1_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_1_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_1_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_1_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_43_fu_669_p2 bucket_num_fu_943_p2 mul_20s_20ns_20_1_1_U190 mul_20s_20ns_20_1_1_U191</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_2_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_2_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>468</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_2_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_2_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_122_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_2_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_2_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_2_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_2_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_2_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_2_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_2_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_2_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_31_fu_669_p2 bucket_num_fu_943_p2 mul_20s_20ns_20_1_1_U384 mul_20s_20ns_20_1_1_U385</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_3_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_3_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>476</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_3_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_3_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_78_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_3_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_3_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_3_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_3_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_3_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_3_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_3_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_3_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_18_fu_669_p2 bucket_num_9_fu_943_p2 mul_20s_20ns_20_1_1_U577 mul_20s_20ns_20_1_1_U578</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_4_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_4_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>484</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_4_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_4_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_66_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_4_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_4_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_4_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_4_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_4_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_4_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_4_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_4_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_12_fu_669_p2 bucket_num_6_fu_943_p2 mul_20s_20ns_20_1_1_U770 mul_20s_20ns_20_1_1_U771</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_5_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_5_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>492</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_5_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_5_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_62_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_5_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_5_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_5_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_5_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_5_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_5_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_5_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_5_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_10_fu_669_p2 bucket_num_5_fu_943_p2 mul_20s_20ns_20_1_1_U963 mul_20s_20ns_20_1_1_U964</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_6_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_6_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>500</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_6_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_6_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_58_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_6_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_6_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_6_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_6_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_6_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_6_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_6_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_6_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_8_fu_669_p2 bucket_num_4_fu_943_p2 mul_20s_20ns_20_1_1_U1156 mul_20s_20ns_20_1_1_U1157</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_7_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_7_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>508</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_7_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_7_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_54_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_7_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_7_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_7_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_7_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_7_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_7_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_7_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_7_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_6_fu_669_p2 bucket_num_3_fu_943_p2 mul_20s_20ns_20_1_1_U1349 mul_20s_20ns_20_1_1_U1350</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_8_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_8_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>516</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_8_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_8_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_50_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_8_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_8_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_8_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_8_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_8_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_8_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_8_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_8_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_4_fu_669_p2 bucket_num_2_fu_943_p2 mul_20s_20ns_20_1_1_U1542 mul_20s_20ns_20_1_1_U1543</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_9_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_9_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>524</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_9_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_9_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_46_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_9_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_9_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_9_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_9_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_9_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_9_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_9_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_9_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_2_fu_669_p2 bucket_num_1_fu_943_p2 mul_20s_20ns_20_1_1_U1735 mul_20s_20ns_20_1_1_U1736</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_10_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_10_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>532</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_10_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_10_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_162_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_10_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_10_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_10_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_10_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_10_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_10_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_10_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_10_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_41_fu_669_p2 bucket_num_fu_943_p2 mul_20s_20ns_20_1_1_U1928 mul_20s_20ns_20_1_1_U1929</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_11_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_11_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>540</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_11_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_11_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_158_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_11_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_11_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_11_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_11_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_11_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_11_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_11_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_11_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_40_fu_669_p2 bucket_num_fu_943_p2 mul_20s_20ns_20_1_1_U2121 mul_20s_20ns_20_1_1_U2122</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_12_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_12_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>548</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_12_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_12_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_154_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_12_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_12_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_12_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_12_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_12_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_12_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_12_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_12_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_39_fu_669_p2 bucket_num_fu_943_p2 mul_20s_20ns_20_1_1_U2314 mul_20s_20ns_20_1_1_U2315</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_13_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_13_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>556</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_13_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_13_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_150_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_13_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_13_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_13_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_13_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_13_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_13_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_13_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_13_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_38_fu_669_p2 bucket_num_fu_943_p2 mul_20s_20ns_20_1_1_U2507 mul_20s_20ns_20_1_1_U2508</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_14_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_14_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>564</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_14_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_14_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_146_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_14_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_14_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_14_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_14_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_14_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_14_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_14_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_14_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_37_fu_669_p2 bucket_num_fu_943_p2 mul_20s_20ns_20_1_1_U2700 mul_20s_20ns_20_1_1_U2701</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_15_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_15_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>572</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_15_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_15_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_142_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_15_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_15_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_15_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_15_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_15_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_15_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_15_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_15_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_36_fu_669_p2 bucket_num_fu_943_p2 mul_20s_20ns_20_1_1_U2893 mul_20s_20ns_20_1_1_U2894</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_16_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_16_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>580</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_16_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_16_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_138_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_16_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_16_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_16_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_16_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_16_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_16_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_16_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_16_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_35_fu_669_p2 bucket_num_fu_943_p2 mul_20s_20ns_20_1_1_U3086 mul_20s_20ns_20_1_1_U3087</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_17_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_17_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>588</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_17_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_17_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_134_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_17_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_17_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_17_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_17_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_17_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_17_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_17_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_17_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_34_fu_669_p2 bucket_num_fu_943_p2 mul_20s_20ns_20_1_1_U3279 mul_20s_20ns_20_1_1_U3280</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_18_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_18_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>596</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_18_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_18_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_130_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_18_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_18_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_18_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_18_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_18_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_18_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_18_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_18_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_33_fu_669_p2 bucket_num_fu_943_p2 mul_20s_20ns_20_1_1_U3472 mul_20s_20ns_20_1_1_U3473</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_19_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_19_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>604</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_19_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_19_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_126_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_19_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_19_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_19_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_19_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_19_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_19_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_19_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_19_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_32_fu_669_p2 bucket_num_fu_943_p2 mul_20s_20ns_20_1_1_U3665 mul_20s_20ns_20_1_1_U3666</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_20_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_20_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>612</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_20_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_20_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_118_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_20_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_20_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_20_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_20_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_20_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_20_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_20_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_20_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_30_fu_669_p2 bucket_num_fu_943_p2 mul_20s_20ns_20_1_1_U3858 mul_20s_20ns_20_1_1_U3859</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_21_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_21_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>620</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_21_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_21_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_114_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_21_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_21_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_21_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_21_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_21_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_21_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_21_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_21_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_29_fu_669_p2 bucket_num_fu_943_p2 mul_20s_20ns_20_1_1_U4051 mul_20s_20ns_20_1_1_U4052</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_22_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_22_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>628</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_22_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_22_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_110_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_22_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_22_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_22_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_22_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_22_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_22_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_22_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_22_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_28_fu_669_p2 bucket_num_fu_943_p2 mul_20s_20ns_20_1_1_U4244 mul_20s_20ns_20_1_1_U4245</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_23_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_23_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>636</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_23_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_23_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_106_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_23_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_23_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_23_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_23_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_23_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_23_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_23_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_23_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_27_fu_669_p2 bucket_num_fu_943_p2 mul_20s_20ns_20_1_1_U4437 mul_20s_20ns_20_1_1_U4438</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_24_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_24_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>644</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_24_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_24_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_102_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_24_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_24_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_24_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_24_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_24_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_24_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_24_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_24_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_26_fu_669_p2 bucket_num_fu_943_p2 mul_20s_20ns_20_1_1_U4630 mul_20s_20ns_20_1_1_U4631</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_25_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_25_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>652</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_25_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_25_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_98_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_25_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_25_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_25_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_25_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_25_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_25_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_25_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_25_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_25_fu_669_p2 bucket_num_fu_943_p2 mul_20s_20ns_20_1_1_U4823 mul_20s_20ns_20_1_1_U4824</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_26_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_26_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>660</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_26_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_26_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_94_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_26_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_26_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_26_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_26_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_26_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_26_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_26_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_26_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_24_fu_669_p2 bucket_num_fu_943_p2 mul_20s_20ns_20_1_1_U5016 mul_20s_20ns_20_1_1_U5017</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_27_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_27_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>668</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_27_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_27_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_90_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_27_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_27_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_27_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_27_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_27_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_27_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_27_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_27_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_23_fu_669_p2 bucket_num_12_fu_943_p2 mul_20s_20ns_20_1_1_U5209 mul_20s_20ns_20_1_1_U5210</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_28_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_28_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>676</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_28_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_28_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_86_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_28_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_28_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_28_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_28_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_28_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_28_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_28_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_28_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_22_fu_669_p2 bucket_num_11_fu_943_p2 mul_20s_20ns_20_1_1_U5402 mul_20s_20ns_20_1_1_U5403</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_29_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_29_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>684</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_29_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_29_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_82_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_29_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_29_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_29_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_29_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_29_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_29_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_29_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_29_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_20_fu_669_p2 bucket_num_10_fu_943_p2 mul_20s_20ns_20_1_1_U5595 mul_20s_20ns_20_1_1_U5596</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_30_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_30_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>692</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_30_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_30_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_74_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_30_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_30_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_30_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_30_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_30_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_30_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_30_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_30_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_16_fu_669_p2 bucket_num_8_fu_943_p2 mul_20s_20ns_20_1_1_U5788 mul_20s_20ns_20_1_1_U5789</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_31_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_31_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>700</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_31_1_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_31_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_70_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_31_1_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_31_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_31_1_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_31_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_31_1_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_31_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_31_1_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_31_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_14_fu_669_p2 bucket_num_7_fu_943_p2 mul_20s_20ns_20_1_1_U5981 mul_20s_20ns_20_1_1_U5982</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_pingpong_1_2_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_pingpong_1_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>708</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_1_2_Pipeline_1_fu_380</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_1_2_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>empty_166_fu_278_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_1_2_Pipeline_initialization_fu_400</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_1_2_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln71_fu_373_p2 add_ln72_fu_456_p2 bucket_sizes_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_1_2_Pipeline_bucket_pointer_initialization_fu_439</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_1_2_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>439</ID>
                            <BindInstances>add_ln85_fu_922_p2 next_bucket_pointer_fu_1018_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_1_2_Pipeline_output_bucket_fu_507</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_1_2_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>507</ID>
                            <BindInstances>add_ln105_fu_77_p2 add_ln106_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_pingpong_1_2_Pipeline_input_bucket_fu_514</InstName>
                            <ModuleName>radix_sort_unified_bucket_pingpong_1_2_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>514</ID>
                            <BindInstances>add_ln92_fu_675_p2 add_ln93_fu_685_p2 add_ln95_fu_836_p2 bucket_pointer_fu_856_p2 bucket_sizes_fu_1070_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_42_fu_669_p2 bucket_num_fu_943_p2 mul_20s_20ns_20_1_1_U6174 mul_20s_20ns_20_1_1_U6175</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_32_U0</InstName>
                    <ModuleName>merge_sort_32</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>716</ID>
                    <BindInstances>add_ln9_fu_116_p2 j_93_fu_167_p2 k_93_fu_178_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_33_U0</InstName>
                    <ModuleName>merge_sort_33</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>723</ID>
                    <BindInstances>add_ln9_fu_116_p2 j_91_fu_167_p2 k_91_fu_178_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_34_U0</InstName>
                    <ModuleName>merge_sort_34</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>730</ID>
                    <BindInstances>add_ln9_fu_116_p2 j_89_fu_167_p2 k_89_fu_178_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_35_U0</InstName>
                    <ModuleName>merge_sort_35</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>737</ID>
                    <BindInstances>add_ln9_fu_116_p2 j_87_fu_167_p2 k_87_fu_178_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_36_U0</InstName>
                    <ModuleName>merge_sort_36</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>744</ID>
                    <BindInstances>add_ln9_fu_116_p2 j_85_fu_167_p2 k_85_fu_178_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_37_U0</InstName>
                    <ModuleName>merge_sort_37</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>751</ID>
                    <BindInstances>add_ln9_fu_116_p2 j_83_fu_167_p2 k_83_fu_178_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_38_U0</InstName>
                    <ModuleName>merge_sort_38</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>758</ID>
                    <BindInstances>add_ln9_fu_116_p2 j_81_fu_167_p2 k_81_fu_178_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_39_U0</InstName>
                    <ModuleName>merge_sort_39</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>765</ID>
                    <BindInstances>add_ln9_fu_116_p2 j_79_fu_167_p2 k_79_fu_178_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_40_U0</InstName>
                    <ModuleName>merge_sort_40</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>772</ID>
                    <BindInstances>add_ln9_fu_116_p2 j_77_fu_167_p2 k_77_fu_178_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_41_U0</InstName>
                    <ModuleName>merge_sort_41</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>779</ID>
                    <BindInstances>add_ln9_fu_116_p2 j_75_fu_167_p2 k_75_fu_178_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_42_U0</InstName>
                    <ModuleName>merge_sort_42</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>786</ID>
                    <BindInstances>add_ln9_fu_116_p2 j_73_fu_167_p2 k_73_fu_178_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_43_U0</InstName>
                    <ModuleName>merge_sort_43</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>793</ID>
                    <BindInstances>add_ln9_fu_116_p2 j_71_fu_167_p2 k_71_fu_178_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_44_U0</InstName>
                    <ModuleName>merge_sort_44</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>800</ID>
                    <BindInstances>add_ln9_fu_116_p2 j_69_fu_167_p2 k_69_fu_178_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_45_U0</InstName>
                    <ModuleName>merge_sort_45</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>807</ID>
                    <BindInstances>add_ln9_fu_116_p2 j_67_fu_167_p2 k_67_fu_178_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_46_U0</InstName>
                    <ModuleName>merge_sort_46</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>814</ID>
                    <BindInstances>add_ln9_fu_116_p2 j_65_fu_167_p2 k_65_fu_178_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_47_U0</InstName>
                    <ModuleName>merge_sort_47</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>821</ID>
                    <BindInstances>add_ln9_fu_116_p2 j_63_fu_167_p2 k_63_fu_178_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_48_U0</InstName>
                    <ModuleName>merge_sort_48</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>828</ID>
                    <BindInstances>add_ln9_fu_117_p2 j_61_fu_163_p2 k_61_fu_174_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_49_U0</InstName>
                    <ModuleName>merge_sort_49</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>835</ID>
                    <BindInstances>add_ln9_fu_117_p2 j_59_fu_163_p2 k_59_fu_174_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_50_U0</InstName>
                    <ModuleName>merge_sort_50</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>842</ID>
                    <BindInstances>add_ln9_fu_117_p2 j_57_fu_163_p2 k_57_fu_174_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_51_U0</InstName>
                    <ModuleName>merge_sort_51</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>849</ID>
                    <BindInstances>add_ln9_fu_117_p2 j_55_fu_163_p2 k_55_fu_174_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_52_U0</InstName>
                    <ModuleName>merge_sort_52</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>856</ID>
                    <BindInstances>add_ln9_fu_117_p2 j_53_fu_163_p2 k_53_fu_174_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_53_U0</InstName>
                    <ModuleName>merge_sort_53</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>863</ID>
                    <BindInstances>add_ln9_fu_117_p2 j_51_fu_163_p2 k_51_fu_174_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_54_U0</InstName>
                    <ModuleName>merge_sort_54</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>870</ID>
                    <BindInstances>add_ln9_fu_117_p2 j_49_fu_163_p2 k_49_fu_174_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_55_U0</InstName>
                    <ModuleName>merge_sort_55</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>877</ID>
                    <BindInstances>add_ln9_fu_117_p2 j_47_fu_163_p2 k_47_fu_174_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_56_U0</InstName>
                    <ModuleName>merge_sort_56</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>884</ID>
                    <BindInstances>add_ln9_fu_117_p2 j_45_fu_163_p2 k_45_fu_174_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_57_U0</InstName>
                    <ModuleName>merge_sort_57</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>891</ID>
                    <BindInstances>add_ln9_fu_117_p2 j_43_fu_163_p2 k_43_fu_174_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_58_U0</InstName>
                    <ModuleName>merge_sort_58</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>898</ID>
                    <BindInstances>add_ln9_fu_117_p2 j_41_fu_163_p2 k_41_fu_174_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_59_U0</InstName>
                    <ModuleName>merge_sort_59</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>905</ID>
                    <BindInstances>add_ln9_fu_117_p2 j_39_fu_163_p2 k_39_fu_174_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_60_U0</InstName>
                    <ModuleName>merge_sort_60</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>912</ID>
                    <BindInstances>add_ln9_fu_117_p2 j_37_fu_163_p2 k_37_fu_174_p2 k_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_61_U0</InstName>
                    <ModuleName>merge_sort_61</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>919</ID>
                    <BindInstances>add_ln9_fu_117_p2 j_35_fu_163_p2 k_35_fu_174_p2 k_34_fu_205_p2 j_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_1_U0</InstName>
                    <ModuleName>merge_sort_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>926</ID>
                    <BindInstances>add_ln9_fu_121_p2 j_95_fu_167_p2 k_95_fu_178_p2 k_fu_209_p2 j_fu_219_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>temp0_U temp0_1_U temp0_2_U temp0_3_U temp0_4_U temp0_5_U temp0_6_U temp0_7_U temp0_8_U temp0_9_U temp0_10_U temp0_11_U temp0_12_U temp0_13_U temp0_14_U temp0_15_U temp0_16_U temp0_17_U temp0_18_U temp0_19_U temp0_20_U temp0_21_U temp0_22_U temp0_23_U temp0_24_U temp0_25_U temp0_26_U temp0_27_U temp0_28_U temp0_29_U temp0_30_U temp0_31_U temp1_U temp1_1_U temp1_2_U temp1_3_U temp1_4_U temp1_5_U temp1_6_U temp1_7_U temp1_8_U temp1_9_U temp1_10_U temp1_11_U temp1_12_U temp1_13_U temp1_14_U temp1_15_U temp2_U temp2_1_U temp2_2_U temp2_3_U temp2_4_U temp2_5_U temp2_6_U temp2_7_U temp3_U temp3_1_U temp3_2_U temp3_3_U temp4_U temp4_1_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_1_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_170_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_170"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_1_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_1_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_1_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_1_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_1_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_1_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_1_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_43_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U190" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U191" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_2_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_122_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_122"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_2_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_2_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_2_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_2_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_2_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_2_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_2_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_31_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U384" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U385" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_3_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_78_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_78"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_3_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_3_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_3_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_3_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_3_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_3_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_3_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_18_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_9_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U577" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U578" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_4_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_66_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_66"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_4_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_4_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_4_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_4_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_4_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_4_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_4_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_12_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_6_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U770" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U771" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_5_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_62_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_62"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_5_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_5_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_5_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_5_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_5_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_5_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_5_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_10_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_5_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U963" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U964" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_6_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_58_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_58"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_6_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_6_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_6_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_6_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_6_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_6_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_6_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_4_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U1156" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U1157" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_7_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_54_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_7_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_7_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_7_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_7_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_7_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_7_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_7_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_3_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U1349" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U1350" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_8_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_50_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_50"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_8_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_8_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_8_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_8_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_8_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_8_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_8_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_2_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U1542" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U1543" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_9_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_46_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_46"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_9_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_9_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_9_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_9_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_9_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_9_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_9_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_1_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U1735" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U1736" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_10_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_162_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_162"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_10_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_10_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_10_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_10_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_10_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_10_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_10_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_41_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U1928" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U1929" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_11_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_158_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_158"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_11_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_11_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_11_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_11_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_11_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_11_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_11_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_40_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U2121" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U2122" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_12_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_154_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_154"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_12_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_12_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_12_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_12_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_12_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_12_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_12_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_39_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U2314" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U2315" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_13_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_150_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_150"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_13_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_13_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_13_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_13_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_13_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_13_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_13_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_38_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U2507" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U2508" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_14_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_146_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_146"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_14_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_14_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_14_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_14_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_14_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_14_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_14_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_37_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U2700" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U2701" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_15_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_142_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_142"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_15_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_15_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_15_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_15_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_15_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_15_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_15_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_36_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U2893" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U2894" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_16_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_138_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_138"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_16_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_16_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_16_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_16_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_16_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_16_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_16_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_35_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U3086" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U3087" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_17_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_134_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_134"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_17_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_17_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_17_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_17_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_17_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_17_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_17_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_34_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U3279" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U3280" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_18_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_130_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_130"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_18_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_18_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_18_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_18_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_18_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_18_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_18_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_33_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U3472" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U3473" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_19_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_126_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_126"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_19_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_19_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_19_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_19_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_19_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_19_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_19_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_32_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U3665" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U3666" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_20_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_118_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_118"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_20_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_20_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_20_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_20_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_20_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_20_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_20_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_30_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U3858" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U3859" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_21_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_114_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_114"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_21_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_21_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_21_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_21_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_21_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_21_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_21_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_29_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U4051" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U4052" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_22_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_110_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_110"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_22_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_22_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_22_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_22_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_22_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_22_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_22_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_28_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U4244" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U4245" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_23_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_106_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_23_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_23_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_23_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_23_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_23_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_23_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_23_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_27_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U4437" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U4438" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_24_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_102_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_102"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_24_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_24_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_24_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_24_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_24_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_24_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_24_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_26_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U4630" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U4631" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_25_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_98_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_98"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_25_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_25_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_25_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_25_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_25_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_25_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_25_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_25_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U4823" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U4824" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_26_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_94_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_94"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_26_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_26_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_26_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_26_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_26_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_26_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_26_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_24_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U5016" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U5017" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_27_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_90_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_90"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_27_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_27_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_27_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_27_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_27_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_27_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_27_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_23_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_12_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U5209" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U5210" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_28_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_86_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_86"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_28_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_28_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_28_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_28_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_28_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_28_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_28_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_22_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_11_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U5402" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U5403" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_29_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_82_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_82"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_29_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_29_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_29_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_29_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_29_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_29_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_29_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_20_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_10_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U5595" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U5596" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_30_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_74_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_74"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_30_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_30_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_30_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_30_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_30_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_30_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_30_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_16_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_8_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U5788" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U5789" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_31_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_70_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_70"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_31_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_31_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_31_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_31_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_31_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_31_1_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_31_1_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_14_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_7_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U5981" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U5982" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_1_2_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_166_fu_278_p2" SOURCE="" URAM="0" VARIABLE="empty_166"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_1_2_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>433</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_373_p2" SOURCE="sort_seperate_bucket/radix_sort.c:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_456_p2" SOURCE="sort_seperate_bucket/radix_sort.c:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_509_p2" SOURCE="sort_seperate_bucket/radix_sort.c:74" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_1_2_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1064</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_922_p2" SOURCE="sort_seperate_bucket/radix_sort.c:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_1018_p2" SOURCE="sort_seperate_bucket/radix_sort.c:87" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_1_2_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>959</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_675_p2" SOURCE="sort_seperate_bucket/radix_sort.c:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_685_p2" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_836_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_856_p2" SOURCE="sort_seperate_bucket/radix_sort.c:96" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_1070_p2" SOURCE="sort_seperate_bucket/radix_sort.c:99" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_1_2_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_77_p2" SOURCE="sort_seperate_bucket/radix_sort.c:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_87_p2" SOURCE="sort_seperate_bucket/radix_sort.c:106" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_pingpong_1_2</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3125219</Best-caseLatency>
                    <Average-caseLatency>3125219</Average-caseLatency>
                    <Worst-caseLatency>3125219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.252 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.252 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3125219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>2500192</Latency>
                        <AbsoluteTimeLatency>25.002 ms</AbsoluteTimeLatency>
                        <IterationLatency>312524</IterationLatency>
                        <PipelineDepth>312524</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_1_2_Pipeline_bucket_pointer_initialization_fu_439</Instance>
                            <Instance>grp_radix_sort_unified_bucket_pingpong_1_2_Pipeline_input_bucket_fu_514</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2417</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2414</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:61" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_42_fu_669_p2" SOURCE="sort_seperate_bucket/radix_sort.c:78" URAM="0" VARIABLE="i_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_fu_943_p2" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="bucket_num"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U6174" SOURCE="sort_seperate_bucket/radix_sort.c:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_20s_20ns_20_1_1_U6175" SOURCE="sort_seperate_bucket/radix_sort.c:95" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_32</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_116_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_93_fu_167_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_93_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_33</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_116_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_91_fu_167_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_91_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_34</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_116_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_89_fu_167_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_89_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_35</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_116_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_87_fu_167_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_87_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_36</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_116_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_85_fu_167_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_85_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_37</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_116_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_83_fu_167_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_83_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_38</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_116_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_81_fu_167_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_81_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_39</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_116_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_79_fu_167_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_79_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_40</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_116_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_77_fu_167_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_77_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_41</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_116_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_75_fu_167_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_75_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_42</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_116_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_73_fu_167_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_73_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_43</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_116_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_71_fu_167_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_71_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_44</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_116_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_69_fu_167_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_69_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_45</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_116_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_67_fu_167_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_67_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_46</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_116_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_65_fu_167_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_65_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_47</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_116_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_63_fu_167_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_63_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_48</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_117_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_61_fu_163_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_61_fu_174_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_49</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_117_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_59_fu_163_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_59_fu_174_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_50</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_117_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_57_fu_163_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_57_fu_174_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_51</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_117_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_55_fu_163_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_55_fu_174_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_52</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_117_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_53_fu_163_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_53_fu_174_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_53</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_117_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_51_fu_163_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_51_fu_174_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_54</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_117_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_49_fu_163_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_49_fu_174_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_55</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_117_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_47_fu_163_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_47_fu_174_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_56</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_117_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_45_fu_163_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_45_fu_174_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_57</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_117_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_43_fu_163_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_43_fu_174_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_58</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_117_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_41_fu_163_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_41_fu_174_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_59</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_117_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_39_fu_163_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_39_fu_174_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_60</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_117_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_37_fu_163_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_37_fu_174_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_61</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_117_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_35_fu_163_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_35_fu_174_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_34_fu_205_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_215_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_1</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_121_p2" SOURCE="sort_seperate_bucket/merge_sort.c:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_95_fu_167_p2" SOURCE="sort_seperate_bucket/merge_sort.c:31" URAM="0" VARIABLE="j_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_95_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:27" URAM="0" VARIABLE="k_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_209_p2" SOURCE="sort_seperate_bucket/merge_sort.c:20" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_219_p2" SOURCE="sort_seperate_bucket/merge_sort.c:15" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sort_top_32</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6250234</Best-caseLatency>
                    <Average-caseLatency>6250234</Average-caseLatency>
                    <Worst-caseLatency>6250234</Worst-caseLatency>
                    <Best-caseRealTimeLatency>62.502 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>62.502 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>62.502 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>3125220</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>3125220</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1504</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>37</UTIL_BRAM>
                    <DSP>128</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>82739</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>90347</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_1_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_2_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_3_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_3"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_4_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_4"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_5_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_5"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_6_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_6"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_7_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_7"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_8_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_8"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_9_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_9"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_10_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_10"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_11_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_11"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_12_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_12"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_13_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_13"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_14_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_14"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_15_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_15"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_16_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_16"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_17_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_17"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_18_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_18"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_19_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_19"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_20_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_20"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_21_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_21"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_22_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_22"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_23_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_23"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_24_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_24"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_25_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_25"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_26_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_26"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_27_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_27"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_28_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_28"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_29_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_29"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_30_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_30"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp0_31_U" SOURCE="sort_seperate_bucket/sort_top.c:22" URAM="0" VARIABLE="temp0_31"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp1_U" SOURCE="sort_seperate_bucket/sort_top.c:23" URAM="0" VARIABLE="temp1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp1_1_U" SOURCE="sort_seperate_bucket/sort_top.c:23" URAM="0" VARIABLE="temp1_1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp1_2_U" SOURCE="sort_seperate_bucket/sort_top.c:23" URAM="0" VARIABLE="temp1_2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp1_3_U" SOURCE="sort_seperate_bucket/sort_top.c:23" URAM="0" VARIABLE="temp1_3"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp1_4_U" SOURCE="sort_seperate_bucket/sort_top.c:23" URAM="0" VARIABLE="temp1_4"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp1_5_U" SOURCE="sort_seperate_bucket/sort_top.c:23" URAM="0" VARIABLE="temp1_5"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp1_6_U" SOURCE="sort_seperate_bucket/sort_top.c:23" URAM="0" VARIABLE="temp1_6"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp1_7_U" SOURCE="sort_seperate_bucket/sort_top.c:23" URAM="0" VARIABLE="temp1_7"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp1_8_U" SOURCE="sort_seperate_bucket/sort_top.c:23" URAM="0" VARIABLE="temp1_8"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp1_9_U" SOURCE="sort_seperate_bucket/sort_top.c:23" URAM="0" VARIABLE="temp1_9"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp1_10_U" SOURCE="sort_seperate_bucket/sort_top.c:23" URAM="0" VARIABLE="temp1_10"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp1_11_U" SOURCE="sort_seperate_bucket/sort_top.c:23" URAM="0" VARIABLE="temp1_11"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp1_12_U" SOURCE="sort_seperate_bucket/sort_top.c:23" URAM="0" VARIABLE="temp1_12"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp1_13_U" SOURCE="sort_seperate_bucket/sort_top.c:23" URAM="0" VARIABLE="temp1_13"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp1_14_U" SOURCE="sort_seperate_bucket/sort_top.c:23" URAM="0" VARIABLE="temp1_14"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp1_15_U" SOURCE="sort_seperate_bucket/sort_top.c:23" URAM="0" VARIABLE="temp1_15"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp2_U" SOURCE="sort_seperate_bucket/sort_top.c:24" URAM="0" VARIABLE="temp2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp2_1_U" SOURCE="sort_seperate_bucket/sort_top.c:24" URAM="0" VARIABLE="temp2_1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp2_2_U" SOURCE="sort_seperate_bucket/sort_top.c:24" URAM="0" VARIABLE="temp2_2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp2_3_U" SOURCE="sort_seperate_bucket/sort_top.c:24" URAM="0" VARIABLE="temp2_3"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp2_4_U" SOURCE="sort_seperate_bucket/sort_top.c:24" URAM="0" VARIABLE="temp2_4"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp2_5_U" SOURCE="sort_seperate_bucket/sort_top.c:24" URAM="0" VARIABLE="temp2_5"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp2_6_U" SOURCE="sort_seperate_bucket/sort_top.c:24" URAM="0" VARIABLE="temp2_6"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp2_7_U" SOURCE="sort_seperate_bucket/sort_top.c:24" URAM="0" VARIABLE="temp2_7"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp3_U" SOURCE="sort_seperate_bucket/sort_top.c:25" URAM="0" VARIABLE="temp3"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp3_1_U" SOURCE="sort_seperate_bucket/sort_top.c:25" URAM="0" VARIABLE="temp3_1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp3_2_U" SOURCE="sort_seperate_bucket/sort_top.c:25" URAM="0" VARIABLE="temp3_2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp3_3_U" SOURCE="sort_seperate_bucket/sort_top.c:25" URAM="0" VARIABLE="temp3_3"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp4_U" SOURCE="sort_seperate_bucket/sort_top.c:26" URAM="0" VARIABLE="temp4"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp4_1_U" SOURCE="sort_seperate_bucket/sort_top.c:26" URAM="0" VARIABLE="temp4_1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export vivado_clock="10"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="input_0_address0" name="input_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_0_ce0" name="input_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_0_d0" name="input_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_0_q0" name="input_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_0_we0" name="input_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_0_address1" name="input_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_0_ce1" name="input_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_0_d1" name="input_0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_0_q1" name="input_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_0_we1" name="input_0_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_1_address0" name="input_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_1_ce0" name="input_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_1_d0" name="input_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_1_q0" name="input_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_1_we0" name="input_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_1_address1" name="input_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_1_ce1" name="input_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_1_d1" name="input_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_1_q1" name="input_1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_1_we1" name="input_1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_2_address0" name="input_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_2_ce0" name="input_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_2_d0" name="input_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_2_q0" name="input_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_2_we0" name="input_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_2_address1" name="input_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_2_ce1" name="input_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_2_d1" name="input_2_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_2_q1" name="input_2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_2_we1" name="input_2_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_3_address0" name="input_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_3_ce0" name="input_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_3_d0" name="input_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_3_q0" name="input_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_3_we0" name="input_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_3_address1" name="input_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_3_ce1" name="input_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_3_d1" name="input_3_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_3_q1" name="input_3_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_3_we1" name="input_3_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_4_address0" name="input_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_4_ce0" name="input_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_4_d0" name="input_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_4_q0" name="input_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_4_we0" name="input_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_4_address1" name="input_4_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_4_ce1" name="input_4_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_4_d1" name="input_4_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_4_q1" name="input_4_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_4_we1" name="input_4_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_5_address0" name="input_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_5_ce0" name="input_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_5_d0" name="input_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_5_q0" name="input_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_5_we0" name="input_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_5_address1" name="input_5_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_5_ce1" name="input_5_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_5_d1" name="input_5_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_5_q1" name="input_5_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_5_we1" name="input_5_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_6_address0" name="input_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_6_ce0" name="input_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_6_d0" name="input_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_6_q0" name="input_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_6_we0" name="input_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_6_address1" name="input_6_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_6_ce1" name="input_6_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_6_d1" name="input_6_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_6_q1" name="input_6_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_6_we1" name="input_6_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_7_address0" name="input_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_7_ce0" name="input_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_7_d0" name="input_7_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_7_q0" name="input_7_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_7_we0" name="input_7_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_7_address1" name="input_7_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_7_ce1" name="input_7_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_7_d1" name="input_7_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_7_q1" name="input_7_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_7_we1" name="input_7_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_8_address0" name="input_8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_8_ce0" name="input_8_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_8_d0" name="input_8_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_8_q0" name="input_8_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_8_we0" name="input_8_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_8_address1" name="input_8_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_8_ce1" name="input_8_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_8_d1" name="input_8_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_8_q1" name="input_8_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_8_we1" name="input_8_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_9_address0" name="input_9_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_9_ce0" name="input_9_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_9_d0" name="input_9_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_9_q0" name="input_9_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_9_we0" name="input_9_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_9_address1" name="input_9_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_9_ce1" name="input_9_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_9_d1" name="input_9_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_9_q1" name="input_9_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_9_we1" name="input_9_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_10_address0" name="input_10_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_10_ce0" name="input_10_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_10_d0" name="input_10_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_10_q0" name="input_10_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_10_we0" name="input_10_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_10_address1" name="input_10_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_10_ce1" name="input_10_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_10_d1" name="input_10_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_10_q1" name="input_10_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_10_we1" name="input_10_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_11_address0" name="input_11_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_11_ce0" name="input_11_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_11_d0" name="input_11_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_11_q0" name="input_11_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_11_we0" name="input_11_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_11_address1" name="input_11_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_11_ce1" name="input_11_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_11_d1" name="input_11_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_11_q1" name="input_11_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_11_we1" name="input_11_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_12_address0" name="input_12_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_12_ce0" name="input_12_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_12_d0" name="input_12_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_12_q0" name="input_12_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_12_we0" name="input_12_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_12_address1" name="input_12_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_12_ce1" name="input_12_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_12_d1" name="input_12_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_12_q1" name="input_12_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_12_we1" name="input_12_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_13_address0" name="input_13_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_13_ce0" name="input_13_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_13_d0" name="input_13_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_13_q0" name="input_13_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_13_we0" name="input_13_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_13_address1" name="input_13_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_13_ce1" name="input_13_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_13_d1" name="input_13_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_13_q1" name="input_13_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_13_we1" name="input_13_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_14_address0" name="input_14_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_14_ce0" name="input_14_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_14_d0" name="input_14_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_14_q0" name="input_14_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_14_we0" name="input_14_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_14_address1" name="input_14_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_14_ce1" name="input_14_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_14_d1" name="input_14_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_14_q1" name="input_14_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_14_we1" name="input_14_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_15_address0" name="input_15_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_15_ce0" name="input_15_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_15_d0" name="input_15_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_15_q0" name="input_15_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_15_we0" name="input_15_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_15_address1" name="input_15_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_15_ce1" name="input_15_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_15_d1" name="input_15_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_15_q1" name="input_15_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_15_we1" name="input_15_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_16_address0" name="input_16_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_16_ce0" name="input_16_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_16_d0" name="input_16_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_16_q0" name="input_16_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_16_we0" name="input_16_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_16_address1" name="input_16_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_16_ce1" name="input_16_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_16_d1" name="input_16_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_16_q1" name="input_16_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_16_we1" name="input_16_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_17_address0" name="input_17_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_17_ce0" name="input_17_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_17_d0" name="input_17_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_17_q0" name="input_17_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_17_we0" name="input_17_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_17_address1" name="input_17_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_17_ce1" name="input_17_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_17_d1" name="input_17_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_17_q1" name="input_17_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_17_we1" name="input_17_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_18_address0" name="input_18_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_18_ce0" name="input_18_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_18_d0" name="input_18_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_18_q0" name="input_18_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_18_we0" name="input_18_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_18_address1" name="input_18_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_18_ce1" name="input_18_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_18_d1" name="input_18_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_18_q1" name="input_18_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_18_we1" name="input_18_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_19_address0" name="input_19_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_19_ce0" name="input_19_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_19_d0" name="input_19_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_19_q0" name="input_19_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_19_we0" name="input_19_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_19_address1" name="input_19_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_19_ce1" name="input_19_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_19_d1" name="input_19_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_19_q1" name="input_19_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_19_we1" name="input_19_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_20_address0" name="input_20_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_20_ce0" name="input_20_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_20_d0" name="input_20_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_20_q0" name="input_20_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_20_we0" name="input_20_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_20_address1" name="input_20_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_20_ce1" name="input_20_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_20_d1" name="input_20_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_20_q1" name="input_20_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_20_we1" name="input_20_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_21_address0" name="input_21_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_21_ce0" name="input_21_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_21_d0" name="input_21_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_21_q0" name="input_21_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_21_we0" name="input_21_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_21_address1" name="input_21_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_21_ce1" name="input_21_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_21_d1" name="input_21_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_21_q1" name="input_21_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_21_we1" name="input_21_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_22_address0" name="input_22_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_22_ce0" name="input_22_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_22_d0" name="input_22_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_22_q0" name="input_22_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_22_we0" name="input_22_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_22_address1" name="input_22_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_22_ce1" name="input_22_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_22_d1" name="input_22_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_22_q1" name="input_22_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_22_we1" name="input_22_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_23_address0" name="input_23_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_23_ce0" name="input_23_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_23_d0" name="input_23_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_23_q0" name="input_23_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_23_we0" name="input_23_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_23_address1" name="input_23_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_23_ce1" name="input_23_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_23_d1" name="input_23_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_23_q1" name="input_23_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_23_we1" name="input_23_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_24_address0" name="input_24_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_24_ce0" name="input_24_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_24_d0" name="input_24_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_24_q0" name="input_24_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_24_we0" name="input_24_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_24_address1" name="input_24_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_24_ce1" name="input_24_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_24_d1" name="input_24_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_24_q1" name="input_24_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_24_we1" name="input_24_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_25_address0" name="input_25_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_25_ce0" name="input_25_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_25_d0" name="input_25_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_25_q0" name="input_25_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_25_we0" name="input_25_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_25_address1" name="input_25_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_25_ce1" name="input_25_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_25_d1" name="input_25_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_25_q1" name="input_25_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_25_we1" name="input_25_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_26_address0" name="input_26_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_26_ce0" name="input_26_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_26_d0" name="input_26_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_26_q0" name="input_26_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_26_we0" name="input_26_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_26_address1" name="input_26_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_26_ce1" name="input_26_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_26_d1" name="input_26_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_26_q1" name="input_26_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_26_we1" name="input_26_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_27_address0" name="input_27_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_27_ce0" name="input_27_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_27_d0" name="input_27_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_27_q0" name="input_27_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_27_we0" name="input_27_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_27_address1" name="input_27_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_27_ce1" name="input_27_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_27_d1" name="input_27_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_27_q1" name="input_27_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_27_we1" name="input_27_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_28_address0" name="input_28_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_28_ce0" name="input_28_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_28_d0" name="input_28_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_28_q0" name="input_28_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_28_we0" name="input_28_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_28_address1" name="input_28_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_28_ce1" name="input_28_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_28_d1" name="input_28_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_28_q1" name="input_28_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_28_we1" name="input_28_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_29_address0" name="input_29_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_29_ce0" name="input_29_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_29_d0" name="input_29_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_29_q0" name="input_29_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_29_we0" name="input_29_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_29_address1" name="input_29_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_29_ce1" name="input_29_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_29_d1" name="input_29_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_29_q1" name="input_29_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_29_we1" name="input_29_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_30_address0" name="input_30_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_30_ce0" name="input_30_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_30_d0" name="input_30_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_30_q0" name="input_30_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_30_we0" name="input_30_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_30_address1" name="input_30_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_30_ce1" name="input_30_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_30_d1" name="input_30_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_30_q1" name="input_30_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_30_we1" name="input_30_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_31_address0" name="input_31_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_31_ce0" name="input_31_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_31_d0" name="input_31_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_31_q0" name="input_31_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_31_we0" name="input_31_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_31_address1" name="input_31_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_31_ce1" name="input_31_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_31_d1" name="input_31_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_31_q1" name="input_31_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_31_we1" name="input_31_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="output_r_address0" name="output_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_r_ce0" name="output_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_d0" name="output_r_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="output_r_q0" name="output_r_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="output_r_we0" name="output_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_address1" name="output_r_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="output_r_ce1" name="output_r_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_d1" name="output_r_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="output_r_q1" name="output_r_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="output_r_we1" name="output_r_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_2_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_2_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_2_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_3_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_3_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_3_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_4_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_4_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_4_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_4_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_4_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_4_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_4_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_4_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_4_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_5_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_5_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_5_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_5_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_5_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_5_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_5_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_5_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_5_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_6_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_6_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_6_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_6_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_6_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_6_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_6_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_6_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_6_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_7_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_7_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_7_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_7_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_7_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_7_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_7_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_7_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_7_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_7_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_7_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_7_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_8_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_8_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_8_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_8_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_8_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_8_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_8_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_8_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_8_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_8_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_8_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_8_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_8_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_8_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_8_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_8_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_9_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_9_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_9_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_9_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_9_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_9_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_9_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_9_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_9_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_9_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_9_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_9_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_9_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_9_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_9_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_9_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_9_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_9_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_10_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_10_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_10_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_10_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_10_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_10_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_10_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_10_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_10_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_10_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_10_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_10_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_10_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_10_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_10_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_10_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_10_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_10_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_11_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_11_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_11_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_11_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_11_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_11_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_11_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_11_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_11_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_11_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_11_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_11_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_11_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_11_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_11_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_11_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_11_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_11_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_12_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_12_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_12_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_12_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_12_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_12_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_12_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_12_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_12_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_12_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_12_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_12_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_12_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_12_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_12_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_12_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_12_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_12_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_13_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_13_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_13_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_13_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_13_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_13_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_13_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_13_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_13_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_13_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_13_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_13_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_13_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_13_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_13_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_13_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_13_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_13_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_14_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_14_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_14_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_14_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_14_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_14_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_14_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_14_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_14_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_14_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_14_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_14_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_14_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_14_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_14_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_14_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_14_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_14_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_15_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_15_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_15_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_15_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_15_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_15_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_15_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_15_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_15_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_15_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_15_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_15_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_15_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_15_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_15_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_15_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_15_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_15_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_16_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_16_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_16_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_16_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_16_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_16_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_16_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_16_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_16_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_16_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_16_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_16_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_16_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_16_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_16_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_16_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_16_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_16_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_17_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_17_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_17_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_17_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_17_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_17_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_17_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_17_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_17_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_17_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_17_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_17_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_17_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_17_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_17_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_17_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_17_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_17_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_18_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_18_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_18_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_18_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_18_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_18_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_18_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_18_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_18_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_18_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_18_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_18_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_18_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_18_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_18_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_18_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_18_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_18_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_19_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_19_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_19_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_19_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_19_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_19_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_19_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_19_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_19_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_19_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_19_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_19_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_19_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_19_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_19_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_19_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_19_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_19_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_20_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_20_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_20_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_20_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_20_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_20_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_20_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_20_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_20_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_20_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_20_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_20_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_20_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_20_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_20_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_20_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_20_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_20_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_21_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_21_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_21_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_21_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_21_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_21_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_21_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_21_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_21_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_21_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_21_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_21_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_21_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_21_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_21_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_21_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_21_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_21_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_22_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_22_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_22_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_22_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_22_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_22_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_22_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_22_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_22_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_22_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_22_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_22_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_22_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_22_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_22_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_22_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_22_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_22_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_23_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_23_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_23_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_23_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_23_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_23_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_23_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_23_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_23_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_23_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_23_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_23_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_23_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_23_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_23_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_23_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_23_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_23_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_24_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_24_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_24_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_24_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_24_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_24_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_24_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_24_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_24_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_24_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_24_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_24_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_24_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_24_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_24_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_24_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_24_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_24_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_25_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_25_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_25_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_25_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_25_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_25_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_25_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_25_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_25_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_25_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_25_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_25_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_25_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_25_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_25_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_25_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_25_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_25_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_26_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_26_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_26_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_26_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_26_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_26_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_26_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_26_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_26_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_26_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_26_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_26_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_26_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_26_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_26_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_26_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_26_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_26_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_27_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_27_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_27_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_27_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_27_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_27_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_27_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_27_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_27_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_27_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_27_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_27_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_27_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_27_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_27_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_27_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_27_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_27_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_28_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_28_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_28_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_28_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_28_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_28_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_28_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_28_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_28_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_28_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_28_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_28_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_28_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_28_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_28_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_28_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_28_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_28_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_29_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_29_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_29_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_29_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_29_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_29_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_29_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_29_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_29_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_29_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_29_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_29_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_29_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_29_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_29_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_29_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_29_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_29_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_30_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_30_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_30_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_30_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_30_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_30_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_30_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_30_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_30_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_30_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_30_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_30_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_30_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_30_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_30_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_30_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_30_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_30_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_31_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_31_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_31_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_31_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_31_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_31_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_31_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_31_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_31_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_31_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="input_31_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_31_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_31_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_31_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_31_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_31_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_31_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_31_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="output_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="output_r_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_r_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_r_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="input_0_address0">19, , </column>
                    <column name="input_0_address1">19, , </column>
                    <column name="input_0_d0">32, , </column>
                    <column name="input_0_d1">32, , </column>
                    <column name="input_0_q0">32, , </column>
                    <column name="input_0_q1">32, , </column>
                    <column name="input_10_address0">19, , </column>
                    <column name="input_10_address1">19, , </column>
                    <column name="input_10_d0">32, , </column>
                    <column name="input_10_d1">32, , </column>
                    <column name="input_10_q0">32, , </column>
                    <column name="input_10_q1">32, , </column>
                    <column name="input_11_address0">19, , </column>
                    <column name="input_11_address1">19, , </column>
                    <column name="input_11_d0">32, , </column>
                    <column name="input_11_d1">32, , </column>
                    <column name="input_11_q0">32, , </column>
                    <column name="input_11_q1">32, , </column>
                    <column name="input_12_address0">19, , </column>
                    <column name="input_12_address1">19, , </column>
                    <column name="input_12_d0">32, , </column>
                    <column name="input_12_d1">32, , </column>
                    <column name="input_12_q0">32, , </column>
                    <column name="input_12_q1">32, , </column>
                    <column name="input_13_address0">19, , </column>
                    <column name="input_13_address1">19, , </column>
                    <column name="input_13_d0">32, , </column>
                    <column name="input_13_d1">32, , </column>
                    <column name="input_13_q0">32, , </column>
                    <column name="input_13_q1">32, , </column>
                    <column name="input_14_address0">19, , </column>
                    <column name="input_14_address1">19, , </column>
                    <column name="input_14_d0">32, , </column>
                    <column name="input_14_d1">32, , </column>
                    <column name="input_14_q0">32, , </column>
                    <column name="input_14_q1">32, , </column>
                    <column name="input_15_address0">19, , </column>
                    <column name="input_15_address1">19, , </column>
                    <column name="input_15_d0">32, , </column>
                    <column name="input_15_d1">32, , </column>
                    <column name="input_15_q0">32, , </column>
                    <column name="input_15_q1">32, , </column>
                    <column name="input_16_address0">19, , </column>
                    <column name="input_16_address1">19, , </column>
                    <column name="input_16_d0">32, , </column>
                    <column name="input_16_d1">32, , </column>
                    <column name="input_16_q0">32, , </column>
                    <column name="input_16_q1">32, , </column>
                    <column name="input_17_address0">19, , </column>
                    <column name="input_17_address1">19, , </column>
                    <column name="input_17_d0">32, , </column>
                    <column name="input_17_d1">32, , </column>
                    <column name="input_17_q0">32, , </column>
                    <column name="input_17_q1">32, , </column>
                    <column name="input_18_address0">19, , </column>
                    <column name="input_18_address1">19, , </column>
                    <column name="input_18_d0">32, , </column>
                    <column name="input_18_d1">32, , </column>
                    <column name="input_18_q0">32, , </column>
                    <column name="input_18_q1">32, , </column>
                    <column name="input_19_address0">19, , </column>
                    <column name="input_19_address1">19, , </column>
                    <column name="input_19_d0">32, , </column>
                    <column name="input_19_d1">32, , </column>
                    <column name="input_19_q0">32, , </column>
                    <column name="input_19_q1">32, , </column>
                    <column name="input_1_address0">19, , </column>
                    <column name="input_1_address1">19, , </column>
                    <column name="input_1_d0">32, , </column>
                    <column name="input_1_d1">32, , </column>
                    <column name="input_1_q0">32, , </column>
                    <column name="input_1_q1">32, , </column>
                    <column name="input_20_address0">19, , </column>
                    <column name="input_20_address1">19, , </column>
                    <column name="input_20_d0">32, , </column>
                    <column name="input_20_d1">32, , </column>
                    <column name="input_20_q0">32, , </column>
                    <column name="input_20_q1">32, , </column>
                    <column name="input_21_address0">19, , </column>
                    <column name="input_21_address1">19, , </column>
                    <column name="input_21_d0">32, , </column>
                    <column name="input_21_d1">32, , </column>
                    <column name="input_21_q0">32, , </column>
                    <column name="input_21_q1">32, , </column>
                    <column name="input_22_address0">19, , </column>
                    <column name="input_22_address1">19, , </column>
                    <column name="input_22_d0">32, , </column>
                    <column name="input_22_d1">32, , </column>
                    <column name="input_22_q0">32, , </column>
                    <column name="input_22_q1">32, , </column>
                    <column name="input_23_address0">19, , </column>
                    <column name="input_23_address1">19, , </column>
                    <column name="input_23_d0">32, , </column>
                    <column name="input_23_d1">32, , </column>
                    <column name="input_23_q0">32, , </column>
                    <column name="input_23_q1">32, , </column>
                    <column name="input_24_address0">19, , </column>
                    <column name="input_24_address1">19, , </column>
                    <column name="input_24_d0">32, , </column>
                    <column name="input_24_d1">32, , </column>
                    <column name="input_24_q0">32, , </column>
                    <column name="input_24_q1">32, , </column>
                    <column name="input_25_address0">19, , </column>
                    <column name="input_25_address1">19, , </column>
                    <column name="input_25_d0">32, , </column>
                    <column name="input_25_d1">32, , </column>
                    <column name="input_25_q0">32, , </column>
                    <column name="input_25_q1">32, , </column>
                    <column name="input_26_address0">19, , </column>
                    <column name="input_26_address1">19, , </column>
                    <column name="input_26_d0">32, , </column>
                    <column name="input_26_d1">32, , </column>
                    <column name="input_26_q0">32, , </column>
                    <column name="input_26_q1">32, , </column>
                    <column name="input_27_address0">19, , </column>
                    <column name="input_27_address1">19, , </column>
                    <column name="input_27_d0">32, , </column>
                    <column name="input_27_d1">32, , </column>
                    <column name="input_27_q0">32, , </column>
                    <column name="input_27_q1">32, , </column>
                    <column name="input_28_address0">19, , </column>
                    <column name="input_28_address1">19, , </column>
                    <column name="input_28_d0">32, , </column>
                    <column name="input_28_d1">32, , </column>
                    <column name="input_28_q0">32, , </column>
                    <column name="input_28_q1">32, , </column>
                    <column name="input_29_address0">19, , </column>
                    <column name="input_29_address1">19, , </column>
                    <column name="input_29_d0">32, , </column>
                    <column name="input_29_d1">32, , </column>
                    <column name="input_29_q0">32, , </column>
                    <column name="input_29_q1">32, , </column>
                    <column name="input_2_address0">19, , </column>
                    <column name="input_2_address1">19, , </column>
                    <column name="input_2_d0">32, , </column>
                    <column name="input_2_d1">32, , </column>
                    <column name="input_2_q0">32, , </column>
                    <column name="input_2_q1">32, , </column>
                    <column name="input_30_address0">19, , </column>
                    <column name="input_30_address1">19, , </column>
                    <column name="input_30_d0">32, , </column>
                    <column name="input_30_d1">32, , </column>
                    <column name="input_30_q0">32, , </column>
                    <column name="input_30_q1">32, , </column>
                    <column name="input_31_address0">19, , </column>
                    <column name="input_31_address1">19, , </column>
                    <column name="input_31_d0">32, , </column>
                    <column name="input_31_d1">32, , </column>
                    <column name="input_31_q0">32, , </column>
                    <column name="input_31_q1">32, , </column>
                    <column name="input_3_address0">19, , </column>
                    <column name="input_3_address1">19, , </column>
                    <column name="input_3_d0">32, , </column>
                    <column name="input_3_d1">32, , </column>
                    <column name="input_3_q0">32, , </column>
                    <column name="input_3_q1">32, , </column>
                    <column name="input_4_address0">19, , </column>
                    <column name="input_4_address1">19, , </column>
                    <column name="input_4_d0">32, , </column>
                    <column name="input_4_d1">32, , </column>
                    <column name="input_4_q0">32, , </column>
                    <column name="input_4_q1">32, , </column>
                    <column name="input_5_address0">19, , </column>
                    <column name="input_5_address1">19, , </column>
                    <column name="input_5_d0">32, , </column>
                    <column name="input_5_d1">32, , </column>
                    <column name="input_5_q0">32, , </column>
                    <column name="input_5_q1">32, , </column>
                    <column name="input_6_address0">19, , </column>
                    <column name="input_6_address1">19, , </column>
                    <column name="input_6_d0">32, , </column>
                    <column name="input_6_d1">32, , </column>
                    <column name="input_6_q0">32, , </column>
                    <column name="input_6_q1">32, , </column>
                    <column name="input_7_address0">19, , </column>
                    <column name="input_7_address1">19, , </column>
                    <column name="input_7_d0">32, , </column>
                    <column name="input_7_d1">32, , </column>
                    <column name="input_7_q0">32, , </column>
                    <column name="input_7_q1">32, , </column>
                    <column name="input_8_address0">19, , </column>
                    <column name="input_8_address1">19, , </column>
                    <column name="input_8_d0">32, , </column>
                    <column name="input_8_d1">32, , </column>
                    <column name="input_8_q0">32, , </column>
                    <column name="input_8_q1">32, , </column>
                    <column name="input_9_address0">19, , </column>
                    <column name="input_9_address1">19, , </column>
                    <column name="input_9_d0">32, , </column>
                    <column name="input_9_d1">32, , </column>
                    <column name="input_9_q0">32, , </column>
                    <column name="input_9_q1">32, , </column>
                    <column name="output_r_address0">24, , </column>
                    <column name="output_r_address1">24, , </column>
                    <column name="output_r_d0">32, , </column>
                    <column name="output_r_d1">32, , </column>
                    <column name="output_r_q0">32, , </column>
                    <column name="output_r_q1">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, int*</column>
                    <column name="output">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="input">input_0_address0, port, offset, </column>
                    <column name="input">input_0_ce0, port, , </column>
                    <column name="input">input_0_d0, port, , </column>
                    <column name="input">input_0_q0, port, , </column>
                    <column name="input">input_0_we0, port, , </column>
                    <column name="input">input_0_address1, port, offset, </column>
                    <column name="input">input_0_ce1, port, , </column>
                    <column name="input">input_0_d1, port, , </column>
                    <column name="input">input_0_q1, port, , </column>
                    <column name="input">input_0_we1, port, , </column>
                    <column name="input">input_1_address0, port, offset, </column>
                    <column name="input">input_1_ce0, port, , </column>
                    <column name="input">input_1_d0, port, , </column>
                    <column name="input">input_1_q0, port, , </column>
                    <column name="input">input_1_we0, port, , </column>
                    <column name="input">input_1_address1, port, offset, </column>
                    <column name="input">input_1_ce1, port, , </column>
                    <column name="input">input_1_d1, port, , </column>
                    <column name="input">input_1_q1, port, , </column>
                    <column name="input">input_1_we1, port, , </column>
                    <column name="input">input_2_address0, port, offset, </column>
                    <column name="input">input_2_ce0, port, , </column>
                    <column name="input">input_2_d0, port, , </column>
                    <column name="input">input_2_q0, port, , </column>
                    <column name="input">input_2_we0, port, , </column>
                    <column name="input">input_2_address1, port, offset, </column>
                    <column name="input">input_2_ce1, port, , </column>
                    <column name="input">input_2_d1, port, , </column>
                    <column name="input">input_2_q1, port, , </column>
                    <column name="input">input_2_we1, port, , </column>
                    <column name="input">input_3_address0, port, offset, </column>
                    <column name="input">input_3_ce0, port, , </column>
                    <column name="input">input_3_d0, port, , </column>
                    <column name="input">input_3_q0, port, , </column>
                    <column name="input">input_3_we0, port, , </column>
                    <column name="input">input_3_address1, port, offset, </column>
                    <column name="input">input_3_ce1, port, , </column>
                    <column name="input">input_3_d1, port, , </column>
                    <column name="input">input_3_q1, port, , </column>
                    <column name="input">input_3_we1, port, , </column>
                    <column name="input">input_4_address0, port, offset, </column>
                    <column name="input">input_4_ce0, port, , </column>
                    <column name="input">input_4_d0, port, , </column>
                    <column name="input">input_4_q0, port, , </column>
                    <column name="input">input_4_we0, port, , </column>
                    <column name="input">input_4_address1, port, offset, </column>
                    <column name="input">input_4_ce1, port, , </column>
                    <column name="input">input_4_d1, port, , </column>
                    <column name="input">input_4_q1, port, , </column>
                    <column name="input">input_4_we1, port, , </column>
                    <column name="input">input_5_address0, port, offset, </column>
                    <column name="input">input_5_ce0, port, , </column>
                    <column name="input">input_5_d0, port, , </column>
                    <column name="input">input_5_q0, port, , </column>
                    <column name="input">input_5_we0, port, , </column>
                    <column name="input">input_5_address1, port, offset, </column>
                    <column name="input">input_5_ce1, port, , </column>
                    <column name="input">input_5_d1, port, , </column>
                    <column name="input">input_5_q1, port, , </column>
                    <column name="input">input_5_we1, port, , </column>
                    <column name="input">input_6_address0, port, offset, </column>
                    <column name="input">input_6_ce0, port, , </column>
                    <column name="input">input_6_d0, port, , </column>
                    <column name="input">input_6_q0, port, , </column>
                    <column name="input">input_6_we0, port, , </column>
                    <column name="input">input_6_address1, port, offset, </column>
                    <column name="input">input_6_ce1, port, , </column>
                    <column name="input">input_6_d1, port, , </column>
                    <column name="input">input_6_q1, port, , </column>
                    <column name="input">input_6_we1, port, , </column>
                    <column name="input">input_7_address0, port, offset, </column>
                    <column name="input">input_7_ce0, port, , </column>
                    <column name="input">input_7_d0, port, , </column>
                    <column name="input">input_7_q0, port, , </column>
                    <column name="input">input_7_we0, port, , </column>
                    <column name="input">input_7_address1, port, offset, </column>
                    <column name="input">input_7_ce1, port, , </column>
                    <column name="input">input_7_d1, port, , </column>
                    <column name="input">input_7_q1, port, , </column>
                    <column name="input">input_7_we1, port, , </column>
                    <column name="input">input_8_address0, port, offset, </column>
                    <column name="input">input_8_ce0, port, , </column>
                    <column name="input">input_8_d0, port, , </column>
                    <column name="input">input_8_q0, port, , </column>
                    <column name="input">input_8_we0, port, , </column>
                    <column name="input">input_8_address1, port, offset, </column>
                    <column name="input">input_8_ce1, port, , </column>
                    <column name="input">input_8_d1, port, , </column>
                    <column name="input">input_8_q1, port, , </column>
                    <column name="input">input_8_we1, port, , </column>
                    <column name="input">input_9_address0, port, offset, </column>
                    <column name="input">input_9_ce0, port, , </column>
                    <column name="input">input_9_d0, port, , </column>
                    <column name="input">input_9_q0, port, , </column>
                    <column name="input">input_9_we0, port, , </column>
                    <column name="input">input_9_address1, port, offset, </column>
                    <column name="input">input_9_ce1, port, , </column>
                    <column name="input">input_9_d1, port, , </column>
                    <column name="input">input_9_q1, port, , </column>
                    <column name="input">input_9_we1, port, , </column>
                    <column name="input">input_10_address0, port, offset, </column>
                    <column name="input">input_10_ce0, port, , </column>
                    <column name="input">input_10_d0, port, , </column>
                    <column name="input">input_10_q0, port, , </column>
                    <column name="input">input_10_we0, port, , </column>
                    <column name="input">input_10_address1, port, offset, </column>
                    <column name="input">input_10_ce1, port, , </column>
                    <column name="input">input_10_d1, port, , </column>
                    <column name="input">input_10_q1, port, , </column>
                    <column name="input">input_10_we1, port, , </column>
                    <column name="input">input_11_address0, port, offset, </column>
                    <column name="input">input_11_ce0, port, , </column>
                    <column name="input">input_11_d0, port, , </column>
                    <column name="input">input_11_q0, port, , </column>
                    <column name="input">input_11_we0, port, , </column>
                    <column name="input">input_11_address1, port, offset, </column>
                    <column name="input">input_11_ce1, port, , </column>
                    <column name="input">input_11_d1, port, , </column>
                    <column name="input">input_11_q1, port, , </column>
                    <column name="input">input_11_we1, port, , </column>
                    <column name="input">input_12_address0, port, offset, </column>
                    <column name="input">input_12_ce0, port, , </column>
                    <column name="input">input_12_d0, port, , </column>
                    <column name="input">input_12_q0, port, , </column>
                    <column name="input">input_12_we0, port, , </column>
                    <column name="input">input_12_address1, port, offset, </column>
                    <column name="input">input_12_ce1, port, , </column>
                    <column name="input">input_12_d1, port, , </column>
                    <column name="input">input_12_q1, port, , </column>
                    <column name="input">input_12_we1, port, , </column>
                    <column name="input">input_13_address0, port, offset, </column>
                    <column name="input">input_13_ce0, port, , </column>
                    <column name="input">input_13_d0, port, , </column>
                    <column name="input">input_13_q0, port, , </column>
                    <column name="input">input_13_we0, port, , </column>
                    <column name="input">input_13_address1, port, offset, </column>
                    <column name="input">input_13_ce1, port, , </column>
                    <column name="input">input_13_d1, port, , </column>
                    <column name="input">input_13_q1, port, , </column>
                    <column name="input">input_13_we1, port, , </column>
                    <column name="input">input_14_address0, port, offset, </column>
                    <column name="input">input_14_ce0, port, , </column>
                    <column name="input">input_14_d0, port, , </column>
                    <column name="input">input_14_q0, port, , </column>
                    <column name="input">input_14_we0, port, , </column>
                    <column name="input">input_14_address1, port, offset, </column>
                    <column name="input">input_14_ce1, port, , </column>
                    <column name="input">input_14_d1, port, , </column>
                    <column name="input">input_14_q1, port, , </column>
                    <column name="input">input_14_we1, port, , </column>
                    <column name="input">input_15_address0, port, offset, </column>
                    <column name="input">input_15_ce0, port, , </column>
                    <column name="input">input_15_d0, port, , </column>
                    <column name="input">input_15_q0, port, , </column>
                    <column name="input">input_15_we0, port, , </column>
                    <column name="input">input_15_address1, port, offset, </column>
                    <column name="input">input_15_ce1, port, , </column>
                    <column name="input">input_15_d1, port, , </column>
                    <column name="input">input_15_q1, port, , </column>
                    <column name="input">input_15_we1, port, , </column>
                    <column name="input">input_16_address0, port, offset, </column>
                    <column name="input">input_16_ce0, port, , </column>
                    <column name="input">input_16_d0, port, , </column>
                    <column name="input">input_16_q0, port, , </column>
                    <column name="input">input_16_we0, port, , </column>
                    <column name="input">input_16_address1, port, offset, </column>
                    <column name="input">input_16_ce1, port, , </column>
                    <column name="input">input_16_d1, port, , </column>
                    <column name="input">input_16_q1, port, , </column>
                    <column name="input">input_16_we1, port, , </column>
                    <column name="input">input_17_address0, port, offset, </column>
                    <column name="input">input_17_ce0, port, , </column>
                    <column name="input">input_17_d0, port, , </column>
                    <column name="input">input_17_q0, port, , </column>
                    <column name="input">input_17_we0, port, , </column>
                    <column name="input">input_17_address1, port, offset, </column>
                    <column name="input">input_17_ce1, port, , </column>
                    <column name="input">input_17_d1, port, , </column>
                    <column name="input">input_17_q1, port, , </column>
                    <column name="input">input_17_we1, port, , </column>
                    <column name="input">input_18_address0, port, offset, </column>
                    <column name="input">input_18_ce0, port, , </column>
                    <column name="input">input_18_d0, port, , </column>
                    <column name="input">input_18_q0, port, , </column>
                    <column name="input">input_18_we0, port, , </column>
                    <column name="input">input_18_address1, port, offset, </column>
                    <column name="input">input_18_ce1, port, , </column>
                    <column name="input">input_18_d1, port, , </column>
                    <column name="input">input_18_q1, port, , </column>
                    <column name="input">input_18_we1, port, , </column>
                    <column name="input">input_19_address0, port, offset, </column>
                    <column name="input">input_19_ce0, port, , </column>
                    <column name="input">input_19_d0, port, , </column>
                    <column name="input">input_19_q0, port, , </column>
                    <column name="input">input_19_we0, port, , </column>
                    <column name="input">input_19_address1, port, offset, </column>
                    <column name="input">input_19_ce1, port, , </column>
                    <column name="input">input_19_d1, port, , </column>
                    <column name="input">input_19_q1, port, , </column>
                    <column name="input">input_19_we1, port, , </column>
                    <column name="input">input_20_address0, port, offset, </column>
                    <column name="input">input_20_ce0, port, , </column>
                    <column name="input">input_20_d0, port, , </column>
                    <column name="input">input_20_q0, port, , </column>
                    <column name="input">input_20_we0, port, , </column>
                    <column name="input">input_20_address1, port, offset, </column>
                    <column name="input">input_20_ce1, port, , </column>
                    <column name="input">input_20_d1, port, , </column>
                    <column name="input">input_20_q1, port, , </column>
                    <column name="input">input_20_we1, port, , </column>
                    <column name="input">input_21_address0, port, offset, </column>
                    <column name="input">input_21_ce0, port, , </column>
                    <column name="input">input_21_d0, port, , </column>
                    <column name="input">input_21_q0, port, , </column>
                    <column name="input">input_21_we0, port, , </column>
                    <column name="input">input_21_address1, port, offset, </column>
                    <column name="input">input_21_ce1, port, , </column>
                    <column name="input">input_21_d1, port, , </column>
                    <column name="input">input_21_q1, port, , </column>
                    <column name="input">input_21_we1, port, , </column>
                    <column name="input">input_22_address0, port, offset, </column>
                    <column name="input">input_22_ce0, port, , </column>
                    <column name="input">input_22_d0, port, , </column>
                    <column name="input">input_22_q0, port, , </column>
                    <column name="input">input_22_we0, port, , </column>
                    <column name="input">input_22_address1, port, offset, </column>
                    <column name="input">input_22_ce1, port, , </column>
                    <column name="input">input_22_d1, port, , </column>
                    <column name="input">input_22_q1, port, , </column>
                    <column name="input">input_22_we1, port, , </column>
                    <column name="input">input_23_address0, port, offset, </column>
                    <column name="input">input_23_ce0, port, , </column>
                    <column name="input">input_23_d0, port, , </column>
                    <column name="input">input_23_q0, port, , </column>
                    <column name="input">input_23_we0, port, , </column>
                    <column name="input">input_23_address1, port, offset, </column>
                    <column name="input">input_23_ce1, port, , </column>
                    <column name="input">input_23_d1, port, , </column>
                    <column name="input">input_23_q1, port, , </column>
                    <column name="input">input_23_we1, port, , </column>
                    <column name="input">input_24_address0, port, offset, </column>
                    <column name="input">input_24_ce0, port, , </column>
                    <column name="input">input_24_d0, port, , </column>
                    <column name="input">input_24_q0, port, , </column>
                    <column name="input">input_24_we0, port, , </column>
                    <column name="input">input_24_address1, port, offset, </column>
                    <column name="input">input_24_ce1, port, , </column>
                    <column name="input">input_24_d1, port, , </column>
                    <column name="input">input_24_q1, port, , </column>
                    <column name="input">input_24_we1, port, , </column>
                    <column name="input">input_25_address0, port, offset, </column>
                    <column name="input">input_25_ce0, port, , </column>
                    <column name="input">input_25_d0, port, , </column>
                    <column name="input">input_25_q0, port, , </column>
                    <column name="input">input_25_we0, port, , </column>
                    <column name="input">input_25_address1, port, offset, </column>
                    <column name="input">input_25_ce1, port, , </column>
                    <column name="input">input_25_d1, port, , </column>
                    <column name="input">input_25_q1, port, , </column>
                    <column name="input">input_25_we1, port, , </column>
                    <column name="input">input_26_address0, port, offset, </column>
                    <column name="input">input_26_ce0, port, , </column>
                    <column name="input">input_26_d0, port, , </column>
                    <column name="input">input_26_q0, port, , </column>
                    <column name="input">input_26_we0, port, , </column>
                    <column name="input">input_26_address1, port, offset, </column>
                    <column name="input">input_26_ce1, port, , </column>
                    <column name="input">input_26_d1, port, , </column>
                    <column name="input">input_26_q1, port, , </column>
                    <column name="input">input_26_we1, port, , </column>
                    <column name="input">input_27_address0, port, offset, </column>
                    <column name="input">input_27_ce0, port, , </column>
                    <column name="input">input_27_d0, port, , </column>
                    <column name="input">input_27_q0, port, , </column>
                    <column name="input">input_27_we0, port, , </column>
                    <column name="input">input_27_address1, port, offset, </column>
                    <column name="input">input_27_ce1, port, , </column>
                    <column name="input">input_27_d1, port, , </column>
                    <column name="input">input_27_q1, port, , </column>
                    <column name="input">input_27_we1, port, , </column>
                    <column name="input">input_28_address0, port, offset, </column>
                    <column name="input">input_28_ce0, port, , </column>
                    <column name="input">input_28_d0, port, , </column>
                    <column name="input">input_28_q0, port, , </column>
                    <column name="input">input_28_we0, port, , </column>
                    <column name="input">input_28_address1, port, offset, </column>
                    <column name="input">input_28_ce1, port, , </column>
                    <column name="input">input_28_d1, port, , </column>
                    <column name="input">input_28_q1, port, , </column>
                    <column name="input">input_28_we1, port, , </column>
                    <column name="input">input_29_address0, port, offset, </column>
                    <column name="input">input_29_ce0, port, , </column>
                    <column name="input">input_29_d0, port, , </column>
                    <column name="input">input_29_q0, port, , </column>
                    <column name="input">input_29_we0, port, , </column>
                    <column name="input">input_29_address1, port, offset, </column>
                    <column name="input">input_29_ce1, port, , </column>
                    <column name="input">input_29_d1, port, , </column>
                    <column name="input">input_29_q1, port, , </column>
                    <column name="input">input_29_we1, port, , </column>
                    <column name="input">input_30_address0, port, offset, </column>
                    <column name="input">input_30_ce0, port, , </column>
                    <column name="input">input_30_d0, port, , </column>
                    <column name="input">input_30_q0, port, , </column>
                    <column name="input">input_30_we0, port, , </column>
                    <column name="input">input_30_address1, port, offset, </column>
                    <column name="input">input_30_ce1, port, , </column>
                    <column name="input">input_30_d1, port, , </column>
                    <column name="input">input_30_q1, port, , </column>
                    <column name="input">input_30_we1, port, , </column>
                    <column name="input">input_31_address0, port, offset, </column>
                    <column name="input">input_31_ce0, port, , </column>
                    <column name="input">input_31_d0, port, , </column>
                    <column name="input">input_31_q0, port, , </column>
                    <column name="input">input_31_we0, port, , </column>
                    <column name="input">input_31_address1, port, offset, </column>
                    <column name="input">input_31_ce1, port, , </column>
                    <column name="input">input_31_d1, port, , </column>
                    <column name="input">input_31_q1, port, , </column>
                    <column name="input">input_31_we1, port, , </column>
                    <column name="output">output_r_address0, port, offset, </column>
                    <column name="output">output_r_ce0, port, , </column>
                    <column name="output">output_r_d0, port, , </column>
                    <column name="output">output_r_q0, port, , </column>
                    <column name="output">output_r_we0, port, , </column>
                    <column name="output">output_r_address1, port, offset, </column>
                    <column name="output">output_r_ce1, port, , </column>
                    <column name="output">output_r_d1, port, , </column>
                    <column name="output">output_r_q1, port, , </column>
                    <column name="output">output_r_we1, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="pipeline" location="sort_seperate_bucket/heapsort.c:49" status="valid" parentFunction="heap_sort" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/heapsort.c:69" status="valid" parentFunction="heap_sort" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/merge_sort.c:11" status="valid" parentFunction="merge_sort" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/merge_sort.c:48" status="valid" parentFunction="merge_arrays" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/merge_sort.c:75" status="warning" parentFunction="merge_sort_parallel" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:78" status="valid" parentFunction="merge_sort_parallel" variable="temp" isDirective="0" options="variable=temp type=complete dim=1"/>
        <Pragma type="unroll" location="sort_seperate_bucket/merge_sort.c:84" status="valid" parentFunction="merge_sort_parallel" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:116" status="valid" parentFunction="merge_sort_iterative" variable="input" isDirective="0" options="variable=input type=block factor=100"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:117" status="valid" parentFunction="merge_sort_iterative" variable="output" isDirective="0" options="variable=output type=block factor=100"/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/merge_sort.c:120" status="valid" parentFunction="merge_sort_iterative" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="sort_seperate_bucket/merge_sort.c:121" status="warning" parentFunction="merge_sort_iterative" variable="" isDirective="0" options="">
            <Msg msg_id="207-5558" msg_severity="WARNING" msg_body="Only for-loops and functions support the dataflow"/>
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="array_partition" location="sort_seperate_bucket/radix_sort.c:15" status="valid" parentFunction="radix_sort_unified_bucket" variable="bucket_pointer" isDirective="0" options="variable=bucket_pointer type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/radix_sort.c:16" status="valid" parentFunction="radix_sort_unified_bucket" variable="bucket_sizes" isDirective="0" options="variable=bucket_sizes type=complete"/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/radix_sort.c:28" status="valid" parentFunction="radix_sort_unified_bucket" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/radix_sort.c:30" status="warning" parentFunction="radix_sort_unified_bucket" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="array_partition" location="sort_seperate_bucket/radix_sort.c:65" status="valid" parentFunction="radix_sort_unified_bucket_pingpong" variable="bucket_pointer" isDirective="0" options="variable=bucket_pointer type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/radix_sort.c:66" status="valid" parentFunction="radix_sort_unified_bucket_pingpong" variable="bucket_sizes" isDirective="0" options="variable=bucket_sizes type=complete"/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/radix_sort.c:80" status="valid" parentFunction="radix_sort_unified_bucket_pingpong" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/radix_sort.c:81" status="warning" parentFunction="radix_sort_unified_bucket_pingpong" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="loop_merge" location="sort_seperate_bucket/radix_sort.c:123" status="valid" parentFunction="radix_sort_separate_bucket" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/radix_sort.c:124" status="warning" parentFunction="radix_sort_separate_bucket" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort.c:137" status="valid" parentFunction="radix_sort_separate_bucket" variable="" isDirective="0" options="min=0 max=312500 -1"/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/radix_sort_2.c:27" status="valid" parentFunction="radix_sort_unified_bucket_2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/radix_sort_2.c:29" status="warning" parentFunction="radix_sort_unified_bucket_2" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="dataflow" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:19" status="valid" parentFunction="input_bucket_parallel_2" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:27" status="valid" parentFunction="radix_sort_separate_bucket_parallel_2" variable="bucket" isDirective="0" options="variable=bucket type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:28" status="valid" parentFunction="radix_sort_separate_bucket_parallel_2" variable="bucket_pointer" isDirective="0" options="variable=bucket_pointer type=complete dim=1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44" status="valid" parentFunction="radix_sort_separate_bucket_parallel_2" variable="" isDirective="0" options="min=0 max=312500/2-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:49" status="valid" parentFunction="radix_sort_separate_bucket_parallel_2" variable="" isDirective="0" options="min=0 max=312500/2-1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:81" status="valid" parentFunction="input_bucket_parallel_5" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:143" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=312500/5-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:148" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=312500/5-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:153" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=312500/5-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:158" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=312500/5-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:163" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=312500/5-1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/sort_top.c:13" status="valid" parentFunction="sort_top_2" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:27" status="valid" parentFunction="sort_top_32" variable="input" isDirective="0" options="variable=input type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:28" status="valid" parentFunction="sort_top_32" variable="temp0" isDirective="0" options="variable=temp0 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:29" status="valid" parentFunction="sort_top_32" variable="temp1" isDirective="0" options="variable=temp1 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:30" status="valid" parentFunction="sort_top_32" variable="temp2" isDirective="0" options="variable=temp2 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:31" status="valid" parentFunction="sort_top_32" variable="temp3" isDirective="0" options="variable=temp3 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:32" status="valid" parentFunction="sort_top_32" variable="temp4" isDirective="0" options="variable=temp4 type=complete dim=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/sort_top.c:34" status="valid" parentFunction="sort_top_32" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

