[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   7504       tick       3346936       1469244       1410987       3346936 
      2   7504       tick       5499338       2523413       2496422       5499338 
      3   7504       tick       5300677       2433930       2412275       5300677 
      4   7504       tick       5316877       2441315       2422578       5316877 
      5   7504       tick       5319533       2443031       2425042       5319533 
      6   7504       tick       5307779       2437820       2421533       5307779 
      7   7504       tick       5307431       2437555       2421594       5307431 
      8   7504       tick       5322969       2444521       2424221       5322969 
      9   7504       tick       5313290       2438246       2417127       5313290 
     10   7504       tick       5306633       2437520       2419815       5306633 
     11   7504       tick       5319436       2442917       2421657       5319436 
     12   7504       tick       5317109       2439945       2417798       5317109 
     13   7504       tick       5318971       2439769       2420256       5318971 
     14   7504       tick       5320014       2443293       2401845       5320014 
     15   7504       tick       5327030       2444137       2405771       5327030 
     16   7504       tick       5315380       2439420       2400214       5315380 
     17   7504       tick       5315309       2438769       2412454       5315309 
     18   7504       tick       5325179       2445321       2417906       5325179 
     19   7504       exit       4464432       2050116       2035358       4464432 
