;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @2
	SUB #12, @10
	SUB #12, @10
	MOV -7, <-20
	MOV -1, <-20
	JMP 0, 2
	SUB @121, 103
	MOV -1, <-20
	MOV -1, <-20
	SLT 20, @12
	MOV -1, <-20
	SUB #12, @10
	JMP @-630, 9
	SUB @0, @1
	CMP @121, 106
	SUB @111, 146
	SUB -219, 660
	SUB #12, @10
	CMP #12, @10
	SUB @121, 106
	CMP -207, <-120
	SPL 0, <402
	SUB #0, -40
	DJN 210, 60
	SUB #12, @10
	SPL 0, <117
	SPL 0, <-117
	SUB @121, 106
	SPL @300, 90
	SPL 0, <117
	SPL @300, 90
	SUB #12, @10
	CMP -100, -600
	CMP -100, -600
	DJN -1, @-20
	SUB @0, @1
	CMP -207, <-120
	DJN -1, @-20
	CMP -207, <-120
	MOV -0, 3
	SPL 0, <402
	SPL 0, <402
	MOV -0, 3
	MOV -0, 3
	SPL 0, <402
