// Seed: 4043310366
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_13;
  ;
  logic id_14;
endmodule
module module_1 (
    output uwire id_0,
    output supply0 id_1,
    input wor id_2,
    input wand id_3,
    input supply0 id_4,
    input tri id_5,
    input wor id_6,
    input supply0 id_7,
    inout supply1 id_8,
    output supply0 id_9,
    input tri1 id_10,
    output supply1 id_11
);
  assign id_11 = id_6;
  logic id_13, id_14;
  nor primCall (id_11, id_5, id_8);
  assign id_0  = 1'b0;
  assign id_13 = 1;
  wire id_15;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14,
      id_13,
      id_14,
      id_15,
      id_15,
      id_14,
      id_13,
      id_14,
      id_13
  );
  wire id_16 = id_16;
endmodule
