
Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Equate elements:  no current cell.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Equate elements:  no current cell.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Subcircuit summary:
Circuit 1: d_flip_flop                     |Circuit 2: d_flip_flop                     
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (11)               |sky130_fd_pr__pfet_01v8 (11)               
sky130_fd_pr__nfet_01v8 (11)               |sky130_fd_pr__nfet_01v8 (11)               
Number of devices: 22                      |Number of devices: 22                      
Number of nets: 17                         |Number of nets: 17                         
---------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: d_flip_flop                     |Circuit 2: d_flip_flop                     
-------------------------------------------|-------------------------------------------
Q                                          |Q                                          
D                                          |D                                          
gnd                                        |(no matching pin)                          
vdd                                        |(no matching pin)                          
CLK                                        |CLK                                        
vdd                                        |(no matching pin)                          
gnd                                        |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists for d_flip_flop and d_flip_flop altered to match.
Device classes d_flip_flop and d_flip_flop are equivalent.
  Flattening non-matched subcircuits d_flip_flop d_flip_flop

Subcircuit summary:
Circuit 1: and2                            |Circuit 2: and2                            
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (3)                |sky130_fd_pr__pfet_01v8 (3)                
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: and2                            |Circuit 2: and2                            
-------------------------------------------|-------------------------------------------
gnd                                        |(no matching pin)                          
A                                          |A                                          
B                                          |B                                          
Y                                          |Y                                          
vdd                                        |(no matching pin)                          
vdd                                        |(no matching pin)                          
gnd                                        |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists for and2 and and2 altered to match.
Device classes and2 and and2 are equivalent.
  Flattening non-matched subcircuits and2 and2

Subcircuit summary:
Circuit 1: register                        |Circuit 2: register                        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (14)               |sky130_fd_pr__pfet_01v8 (14)               
sky130_fd_pr__nfet_01v8 (14)               |sky130_fd_pr__nfet_01v8 (14)               
Number of devices: 28                      |Number of devices: 28                      
Number of nets: 21 **Mismatch**            |Number of nets: 23 **Mismatch**            
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: register                        |Circuit 2: register                        

---------------------------------------------------------------------------------------
Net: vdd                                   |Net: d_flip_flop:1/CLK_n                   
  sky130_fd_pr__pfet_01v8/(1|3) = 10       |  sky130_fd_pr__nfet_01v8/(1|3) = 1        
  sky130_fd_pr__pfet_01v8/4 = 14           |  sky130_fd_pr__pfet_01v8/(1|3) = 1        
                                           |  sky130_fd_pr__nfet_01v8/2 = 2            
                                           |  sky130_fd_pr__pfet_01v8/2 = 2            
                                           |                                           
Net: gnd                                   |Net: d_flip_flop:1/common_1                
  sky130_fd_pr__nfet_01v8/(1|3) = 9        |  sky130_fd_pr__pfet_01v8/(1|3) = 2        
  sky130_fd_pr__nfet_01v8/4 = 14           |  sky130_fd_pr__nfet_01v8/(1|3) = 2        
                                           |  sky130_fd_pr__pfet_01v8/2 = 1            
                                           |  sky130_fd_pr__nfet_01v8/2 = 1            
                                           |                                           
Net: /d_flip_flop_0/inverter_1_out         |Net: d_flip_flop:1/inverter_1_out          
  sky130_fd_pr__pfet_01v8/(1|3) = 1        |  sky130_fd_pr__pfet_01v8/(1|3) = 1        
  sky130_fd_pr__nfet_01v8/2 = 2            |  sky130_fd_pr__nfet_01v8/(1|3) = 1        
  sky130_fd_pr__nfet_01v8/(1|3) = 1        |  sky130_fd_pr__pfet_01v8/2 = 2            
  sky130_fd_pr__pfet_01v8/2 = 2            |  sky130_fd_pr__nfet_01v8/2 = 2            
                                           |                                           
Net: /d_flip_flop_0/common_1               |Net: d_flip_flop:1/common_2                
  sky130_fd_pr__pfet_01v8/2 = 1            |  sky130_fd_pr__pfet_01v8/(1|3) = 2        
  sky130_fd_pr__nfet_01v8/(1|3) = 2        |  sky130_fd_pr__nfet_01v8/(1|3) = 2        
  sky130_fd_pr__pfet_01v8/(1|3) = 2        |  sky130_fd_pr__pfet_01v8/2 = 1            
  sky130_fd_pr__nfet_01v8/2 = 1            |  sky130_fd_pr__nfet_01v8/2 = 1            
                                           |                                           
Net: /d_flip_flop_0/common_2               |Net: and2:2/vdd                            
  sky130_fd_pr__pfet_01v8/(1|3) = 2        |  sky130_fd_pr__pfet_01v8/(1|3) = 3        
  sky130_fd_pr__nfet_01v8/(1|3) = 2        |  sky130_fd_pr__pfet_01v8/4 = 3            
  sky130_fd_pr__pfet_01v8/2 = 1            |                                           
  sky130_fd_pr__nfet_01v8/2 = 1            |                                           
                                           |                                           
Net: /d_flip_flop_0/CLK_n                  |Net: and2:2/GND                            
  sky130_fd_pr__pfet_01v8/2 = 2            |  sky130_fd_pr__nfet_01v8/4 = 3            
  sky130_fd_pr__nfet_01v8/2 = 2            |  sky130_fd_pr__nfet_01v8/(1|3) = 2        
  sky130_fd_pr__pfet_01v8/(1|3) = 1        |                                           
  sky130_fd_pr__nfet_01v8/(1|3) = 1        |                                           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
(no matching net)                          |Net: d_flip_flop:1/vdd                     
                                           |  sky130_fd_pr__pfet_01v8/(1|3) = 7        
                                           |  sky130_fd_pr__pfet_01v8/4 = 11           
                                           |                                           
(no matching net)                          |Net: d_flip_flop:1/gnd                     
                                           |  sky130_fd_pr__nfet_01v8/(1|3) = 7        
                                           |  sky130_fd_pr__nfet_01v8/4 = 11           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: Q                                     |Net: Q                                     
  sky130_fd_pr__nfet_01v8/2 = 1            |  sky130_fd_pr__nfet_01v8/2 = 1            
  sky130_fd_pr__pfet_01v8/(1|3) = 1        |  sky130_fd_pr__pfet_01v8/(1|3) = 1        
  sky130_fd_pr__pfet_01v8/2 = 1            |  sky130_fd_pr__pfet_01v8/2 = 1            
  sky130_fd_pr__nfet_01v8/(1|3) = 1        |  sky130_fd_pr__nfet_01v8/(1|3) = 1        
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: /d_flip_flop_0/a_220_0#               |Net: d_flip_flop:1/net7                    
  sky130_fd_pr__nfet_01v8/(1|3) = 2        |  sky130_fd_pr__nfet_01v8/(1|3) = 2        
                                           |                                           
Net: /d_flip_flop_0/a_1248_426#            |Net: d_flip_flop:1/net8                    
  sky130_fd_pr__pfet_01v8/(1|3) = 2        |  sky130_fd_pr__pfet_01v8/(1|3) = 2        
                                           |                                           
Net: /d_flip_flop_0/a_220_426#             |Net: d_flip_flop:1/net3                    
  sky130_fd_pr__pfet_01v8/(1|3) = 2        |  sky130_fd_pr__nfet_01v8/(1|3) = 2        
                                           |                                           
Net: /d_flip_flop_0/a_1248_0#              |Net: d_flip_flop:1/net4                    
  sky130_fd_pr__nfet_01v8/(1|3) = 2        |  sky130_fd_pr__pfet_01v8/(1|3) = 2        
                                           |                                           
Net: D                                     |Net: D                                     
  sky130_fd_pr__pfet_01v8/2 = 1            |  sky130_fd_pr__pfet_01v8/2 = 1            
  sky130_fd_pr__nfet_01v8/2 = 1            |  sky130_fd_pr__nfet_01v8/2 = 1            
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: and2_0/Y                              |Net: net1                                  
  sky130_fd_pr__nfet_01v8/2 = 3            |  sky130_fd_pr__nfet_01v8/2 = 3            
  sky130_fd_pr__pfet_01v8/2 = 3            |  sky130_fd_pr__pfet_01v8/2 = 3            
  sky130_fd_pr__pfet_01v8/(1|3) = 1        |  sky130_fd_pr__pfet_01v8/(1|3) = 1        
  sky130_fd_pr__nfet_01v8/(1|3) = 1        |  sky130_fd_pr__nfet_01v8/(1|3) = 1        
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: register                        |Circuit 2: register                        

---------------------------------------------------------------------------------------
Instance: d_flip_flop_0/sky130_fd_pr__nfet |Instance: d_flip_flop:1/sky130_fd_pr__nfet 
  (1,3) = (23,2)                           |  (1,3) = (18,2)                           
  2 = 2                                    |  2 = 4                                    
  4 = 23                                   |  4 = 18                                   
                                           |                                           
Instance: d_flip_flop_0/sky130_fd_pr__nfet |Instance: d_flip_flop:1/sky130_fd_pr__nfet 
  (1,3) = (23,4)                           |  (1,3) = (18,4)                           
  2 = 6                                    |  2 = 6                                    
  4 = 23                                   |  4 = 18                                   
                                           |                                           
Instance: d_flip_flop_0/sky130_fd_pr__nfet |Instance: d_flip_flop:1/sky130_fd_pr__nfet 
  (1,3) = (23,6)                           |  (1,3) = (18,6)                           
  2 = 6                                    |  2 = 6                                    
  4 = 23                                   |  4 = 18                                   
                                           |                                           
Instance: d_flip_flop_0/sky130_fd_pr__nfet |Instance: d_flip_flop:1/sky130_fd_pr__nfet 
  (1,3) = (23,6)                           |  (1,3) = (18,2)                           
  2 = 8                                    |  2 = 2                                    
  4 = 23                                   |  4 = 18                                   
                                           |                                           
Instance: d_flip_flop_0/sky130_fd_pr__nfet |Instance: d_flip_flop:1/sky130_fd_pr__nfet 
  (1,3) = (23,2)                           |  (1,3) = (18,6)                           
  2 = 4                                    |  2 = 8                                    
  4 = 23                                   |  4 = 18                                   
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: d_flip_flop_0/sky130_fd_pr__pfet |Instance: d_flip_flop:1/sky130_fd_pr__pfet 
  (1,3) = (24,2)                           |  (1,3) = (18,2)                           
  2 = 6                                    |  2 = 4                                    
  4 = 24                                   |  4 = 18                                   
                                           |                                           
Instance: d_flip_flop_0/sky130_fd_pr__pfet |Instance: d_flip_flop:1/sky130_fd_pr__pfet 
  (1,3) = (24,2)                           |  (1,3) = (18,4)                           
  2 = 6                                    |  2 = 6                                    
  4 = 24                                   |  4 = 18                                   
                                           |                                           
Instance: d_flip_flop_0/sky130_fd_pr__pfet |Instance: d_flip_flop:1/sky130_fd_pr__pfet 
  (1,3) = (6,2)                            |  (1,3) = (18,6)                           
  2 = 6                                    |  2 = 6                                    
  4 = 24                                   |  4 = 18                                   
                                           |                                           
Instance: d_flip_flop_0/sky130_fd_pr__pfet |Instance: d_flip_flop:1/sky130_fd_pr__pfet 
  (1,3) = (6,2)                            |  (1,3) = (18,2)                           
  2 = 6                                    |  2 = 2                                    
  4 = 24                                   |  4 = 18                                   
                                           |                                           
Instance: d_flip_flop_0/sky130_fd_pr__pfet |Instance: d_flip_flop:1/sky130_fd_pr__pfet 
  (1,3) = (24,2)                           |  (1,3) = (18,6)                           
  2 = 4                                    |  2 = 8                                    
  4 = 24                                   |  4 = 18                                   
                                           |                                           
Instance: d_flip_flop_0/sky130_fd_pr__pfet |(no matching instance)                     
  (1,3) = (24,4)                           |                                           
  2 = 6                                    |                                           
  4 = 24                                   |                                           
                                           |                                           
                                           |                                           
Instance: d_flip_flop_0/sky130_fd_pr__pfet |(no matching instance)                     
  (1,3) = (24,6)                           |                                           
  2 = 8                                    |                                           
  4 = 24                                   |                                           
                                           |                                           
                                           |                                           
Instance: d_flip_flop_0/sky130_fd_pr__pfet |(no matching instance)                     
  (1,3) = (24,2)                           |                                           
  2 = 2                                    |                                           
  4 = 24                                   |                                           
                                           |                                           
                                           |                                           
Instance: d_flip_flop_0/sky130_fd_pr__pfet |(no matching instance)                     
  (1,3) = (24,6)                           |                                           
  2 = 6                                    |                                           
  4 = 24                                   |                                           
                                           |                                           
---------------------------------------------------------------------------------------
Netlists do not match.

Subcircuit pins:
Circuit 1: register                        |Circuit 2: register                        
-------------------------------------------|-------------------------------------------
vdd                                        |(no matching pin)                          
gnd                                        |(no matching pin)                          
Q                                          |Q                                          
D                                          |D                                          
EN                                         |EN                                         
CLK                                        |CLK                                        
gnd                                        |(no matching pin)                          
vdd                                        |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists for register and register altered to match.
Device classes register and register are equivalent.

Final result: Top level cell failed pin matching.
