

================================================================
== Vivado HLS Report for 'accel_in_circle'
================================================================
* Date:           Fri Jun 12 01:39:01 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fidelta_apint
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |       Instance       |   Module  |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |grp_in_circle_fu_386  |in_circle  |       16|       16| 0.160 us | 0.160 us |    1|    1| function |
        |grp_in_circle_fu_398  |in_circle  |       16|       16| 0.160 us | 0.160 us |    1|    1| function |
        |grp_in_circle_fu_410  |in_circle  |       16|       16| 0.160 us | 0.160 us |    1|    1| function |
        |grp_in_circle_fu_422  |in_circle  |       16|       16| 0.160 us | 0.160 us |    1|    1| function |
        |grp_in_circle_fu_434  |in_circle  |       16|       16| 0.160 us | 0.160 us |    1|    1| function |
        |grp_in_circle_fu_446  |in_circle  |       16|       16| 0.160 us | 0.160 us |    1|    1| function |
        |grp_in_circle_fu_458  |in_circle  |       16|       16| 0.160 us | 0.160 us |    1|    1| function |
        |grp_in_circle_fu_470  |in_circle  |       16|       16| 0.160 us | 0.160 us |    1|    1| function |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- initfather  |        6|        6|         1|          1|          1|     6|    yes   |
        |- mainloop    |        ?|        ?|        22|          1|          1|     ?|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|     3050|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       48|    584|    48111|    39172|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      378|    -|
|Register             |        0|      -|     8163|      544|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       48|    584|    56274|    43144|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        3|     25|        7|       10|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        1|      8|        2|        3|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+------+------+-----+
    |             Instance            |             Module            | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------+-------------------------------+---------+-------+------+------+-----+
    |accel_in_circle_control_s_axi_U  |accel_in_circle_control_s_axi  |        0|      0|   284|   488|    0|
    |accel_in_circle_gmem0_m_axi_U    |accel_in_circle_gmem0_m_axi    |       16|      0|   881|  1052|    0|
    |accel_in_circle_gmem1_m_axi_U    |accel_in_circle_gmem1_m_axi    |       16|      0|   881|  1052|    0|
    |accel_in_circle_gmem2_m_axi_U    |accel_in_circle_gmem2_m_axi    |       16|      0|   881|  1052|    0|
    |grp_in_circle_fu_386             |in_circle                      |        0|     73|  5648|  4441|    0|
    |grp_in_circle_fu_398             |in_circle                      |        0|     73|  5648|  4441|    0|
    |grp_in_circle_fu_410             |in_circle                      |        0|     73|  5648|  4441|    0|
    |grp_in_circle_fu_422             |in_circle                      |        0|     73|  5648|  4441|    0|
    |grp_in_circle_fu_434             |in_circle                      |        0|     73|  5648|  4441|    0|
    |grp_in_circle_fu_446             |in_circle                      |        0|     73|  5648|  4441|    0|
    |grp_in_circle_fu_458             |in_circle                      |        0|     73|  5648|  4441|    0|
    |grp_in_circle_fu_470             |in_circle                      |        0|     73|  5648|  4441|    0|
    +---------------------------------+-------------------------------+---------+-------+------+------+-----+
    |Total                            |                               |       48|    584| 48111| 39172|    0|
    +---------------------------------+-------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |i_2_fu_768_p2                      |     +    |      0|  0|   29|          29|           1|
    |i_fu_537_p2                        |     +    |      0|  0|    4|           3|           1|
    |sub_ln647_1_fu_592_p2              |     -    |      0|  0|    9|           9|           9|
    |sub_ln647_2_fu_621_p2              |     -    |      0|  0|    9|           8|           9|
    |sub_ln647_fu_580_p2                |     -    |      0|  0|    9|           9|           9|
    |sub_ln72_1_fu_717_p2               |     -    |      0|  0|   30|           1|          30|
    |sub_ln72_fu_698_p2                 |     -    |      0|  0|   32|           1|          32|
    |ap_block_pp1_stage0_01001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_state40_io                |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op213_call_state21    |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op222_call_state21    |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op231_call_state21    |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op240_call_state21    |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op249_call_state21    |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op258_call_state21    |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op267_call_state21    |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op276_call_state21    |    and   |      0|  0|    2|           1|           1|
    |p_Result_s_fu_647_p2               |    and   |      0|  0|  256|         256|         256|
    |icmp_ln61_fu_531_p2                |   icmp   |      0|  0|    9|           3|           3|
    |icmp_ln647_fu_557_p2               |   icmp   |      0|  0|   11|           8|           8|
    |icmp_ln72_fu_763_p2                |   icmp   |      0|  0|   20|          30|          30|
    |icmp_ln883_1_fu_1095_p2            |   icmp   |      0|  0|   20|          32|           2|
    |icmp_ln883_2_fu_1124_p2            |   icmp   |      0|  0|   20|          32|           2|
    |icmp_ln883_3_fu_1153_p2            |   icmp   |      0|  0|   20|          32|           2|
    |icmp_ln883_4_fu_1182_p2            |   icmp   |      0|  0|   20|          32|           2|
    |icmp_ln883_5_fu_1211_p2            |   icmp   |      0|  0|   20|          32|           2|
    |icmp_ln883_6_fu_1240_p2            |   icmp   |      0|  0|   20|          32|           2|
    |icmp_ln883_7_fu_1269_p2            |   icmp   |      0|  0|   20|          32|           2|
    |icmp_ln883_fu_1066_p2              |   icmp   |      0|  0|   20|          32|           2|
    |lshr_ln647_1_fu_641_p2             |   lshr   |      0|  0|  950|           2|         256|
    |lshr_ln647_fu_635_p2               |   lshr   |      0|  0|  950|         256|         256|
    |ap_block_pp1_stage0_11001          |    or    |      0|  0|    2|           1|           1|
    |ap_block_state12_io                |    or    |      0|  0|    2|           1|           1|
    |ap_block_state20_pp1_stage0_iter1  |    or    |      0|  0|    2|           1|           1|
    |hi_fu_551_p2                       |    or    |      0|  0|    8|           8|           5|
    |select_ln105_1_fu_1304_p3          |  select  |      0|  0|   32|           1|          32|
    |select_ln105_2_fu_1310_p3          |  select  |      0|  0|   32|           1|          32|
    |select_ln105_3_fu_1316_p3          |  select  |      0|  0|   32|           1|          32|
    |select_ln105_4_fu_1322_p3          |  select  |      0|  0|   32|           1|          32|
    |select_ln105_5_fu_1328_p3          |  select  |      0|  0|   32|           1|          32|
    |select_ln105_6_fu_1334_p3          |  select  |      0|  0|   32|           1|          32|
    |select_ln105_7_fu_1340_p3          |  select  |      0|  0|   32|           1|          32|
    |select_ln105_fu_1298_p3            |  select  |      0|  0|   32|           1|          32|
    |select_ln647_1_fu_606_p3           |  select  |      0|  0|  221|           1|         256|
    |select_ln647_2_fu_613_p3           |  select  |      0|  0|    9|           1|           9|
    |select_ln647_fu_598_p3             |  select  |      0|  0|    9|           1|           9|
    |select_ln72_fu_736_p3              |  select  |      0|  0|   30|           1|          30|
    |ap_enable_pp1                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|    2|           2|           1|
    |xor_ln647_fu_586_p2                |    xor   |      0|  0|    9|           9|           8|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                              |          |      0|  0| 3050|         916|        1505|
    +-----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  117|         25|    1|         25|
    |ap_enable_reg_pp1_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter21                   |    9|          2|    1|          2|
    |ap_phi_reg_pp1_iter21_state_V_0_0_reg_314  |    9|          2|   32|         64|
    |ap_phi_reg_pp1_iter21_state_V_1_0_reg_323  |    9|          2|   32|         64|
    |ap_phi_reg_pp1_iter21_state_V_2_0_reg_332  |    9|          2|   32|         64|
    |ap_phi_reg_pp1_iter21_state_V_3_0_reg_341  |    9|          2|   32|         64|
    |ap_phi_reg_pp1_iter21_state_V_4_0_reg_350  |    9|          2|   32|         64|
    |ap_phi_reg_pp1_iter21_state_V_5_0_reg_359  |    9|          2|   32|         64|
    |ap_phi_reg_pp1_iter21_state_V_6_0_reg_368  |    9|          2|   32|         64|
    |ap_phi_reg_pp1_iter21_state_V_7_0_reg_377  |    9|          2|   32|         64|
    |ap_phi_reg_pp1_iter3_state_V_0_0_reg_314   |    9|          2|   32|         64|
    |ap_phi_reg_pp1_iter3_state_V_1_0_reg_323   |    9|          2|   32|         64|
    |ap_phi_reg_pp1_iter3_state_V_2_0_reg_332   |    9|          2|   32|         64|
    |ap_phi_reg_pp1_iter3_state_V_3_0_reg_341   |    9|          2|   32|         64|
    |ap_phi_reg_pp1_iter3_state_V_4_0_reg_350   |    9|          2|   32|         64|
    |ap_phi_reg_pp1_iter3_state_V_5_0_reg_359   |    9|          2|   32|         64|
    |ap_phi_reg_pp1_iter3_state_V_6_0_reg_368   |    9|          2|   32|         64|
    |ap_phi_reg_pp1_iter3_state_V_7_0_reg_377   |    9|          2|   32|         64|
    |gmem0_blk_n_AR                             |    9|          2|    1|          2|
    |gmem0_blk_n_AW                             |    9|          2|    1|          2|
    |gmem0_blk_n_B                              |    9|          2|    1|          2|
    |gmem0_blk_n_R                              |    9|          2|    1|          2|
    |gmem0_blk_n_W                              |    9|          2|    1|          2|
    |gmem1_blk_n_AR                             |    9|          2|    1|          2|
    |gmem1_blk_n_R                              |    9|          2|    1|          2|
    |gmem2_blk_n_AR                             |    9|          2|    1|          2|
    |gmem2_blk_n_R                              |    9|          2|    1|          2|
    |i_0_reg_292                                |    9|          2|    3|          6|
    |i_1_reg_303                                |    9|          2|   29|         58|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      |  378|         83|  556|       1135|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                  |   24|   0|   24|          0|
    |ap_enable_reg_pp1_iter0                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10                   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11                   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12                   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13                   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14                   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15                   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16                   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17                   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18                   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19                   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20                   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21                   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                    |    1|   0|    1|          0|
    |ap_phi_reg_pp1_iter10_state_V_0_0_reg_314  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter10_state_V_1_0_reg_323  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter10_state_V_2_0_reg_332  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter10_state_V_3_0_reg_341  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter10_state_V_4_0_reg_350  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter10_state_V_5_0_reg_359  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter10_state_V_6_0_reg_368  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter10_state_V_7_0_reg_377  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter11_state_V_0_0_reg_314  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter11_state_V_1_0_reg_323  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter11_state_V_2_0_reg_332  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter11_state_V_3_0_reg_341  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter11_state_V_4_0_reg_350  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter11_state_V_5_0_reg_359  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter11_state_V_6_0_reg_368  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter11_state_V_7_0_reg_377  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter12_state_V_0_0_reg_314  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter12_state_V_1_0_reg_323  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter12_state_V_2_0_reg_332  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter12_state_V_3_0_reg_341  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter12_state_V_4_0_reg_350  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter12_state_V_5_0_reg_359  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter12_state_V_6_0_reg_368  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter12_state_V_7_0_reg_377  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter13_state_V_0_0_reg_314  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter13_state_V_1_0_reg_323  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter13_state_V_2_0_reg_332  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter13_state_V_3_0_reg_341  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter13_state_V_4_0_reg_350  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter13_state_V_5_0_reg_359  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter13_state_V_6_0_reg_368  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter13_state_V_7_0_reg_377  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter14_state_V_0_0_reg_314  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter14_state_V_1_0_reg_323  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter14_state_V_2_0_reg_332  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter14_state_V_3_0_reg_341  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter14_state_V_4_0_reg_350  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter14_state_V_5_0_reg_359  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter14_state_V_6_0_reg_368  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter14_state_V_7_0_reg_377  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter15_state_V_0_0_reg_314  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter15_state_V_1_0_reg_323  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter15_state_V_2_0_reg_332  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter15_state_V_3_0_reg_341  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter15_state_V_4_0_reg_350  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter15_state_V_5_0_reg_359  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter15_state_V_6_0_reg_368  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter15_state_V_7_0_reg_377  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter16_state_V_0_0_reg_314  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter16_state_V_1_0_reg_323  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter16_state_V_2_0_reg_332  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter16_state_V_3_0_reg_341  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter16_state_V_4_0_reg_350  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter16_state_V_5_0_reg_359  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter16_state_V_6_0_reg_368  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter16_state_V_7_0_reg_377  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter17_state_V_0_0_reg_314  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter17_state_V_1_0_reg_323  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter17_state_V_2_0_reg_332  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter17_state_V_3_0_reg_341  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter17_state_V_4_0_reg_350  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter17_state_V_5_0_reg_359  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter17_state_V_6_0_reg_368  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter17_state_V_7_0_reg_377  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter18_state_V_0_0_reg_314  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter18_state_V_1_0_reg_323  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter18_state_V_2_0_reg_332  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter18_state_V_3_0_reg_341  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter18_state_V_4_0_reg_350  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter18_state_V_5_0_reg_359  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter18_state_V_6_0_reg_368  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter18_state_V_7_0_reg_377  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter19_state_V_0_0_reg_314  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter19_state_V_1_0_reg_323  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter19_state_V_2_0_reg_332  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter19_state_V_3_0_reg_341  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter19_state_V_4_0_reg_350  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter19_state_V_5_0_reg_359  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter19_state_V_6_0_reg_368  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter19_state_V_7_0_reg_377  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter1_state_V_0_0_reg_314   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter1_state_V_1_0_reg_323   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter1_state_V_2_0_reg_332   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter1_state_V_3_0_reg_341   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter1_state_V_4_0_reg_350   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter1_state_V_5_0_reg_359   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter1_state_V_6_0_reg_368   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter1_state_V_7_0_reg_377   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter20_state_V_0_0_reg_314  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter20_state_V_1_0_reg_323  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter20_state_V_2_0_reg_332  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter20_state_V_3_0_reg_341  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter20_state_V_4_0_reg_350  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter20_state_V_5_0_reg_359  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter20_state_V_6_0_reg_368  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter20_state_V_7_0_reg_377  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter21_state_V_0_0_reg_314  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter21_state_V_1_0_reg_323  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter21_state_V_2_0_reg_332  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter21_state_V_3_0_reg_341  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter21_state_V_4_0_reg_350  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter21_state_V_5_0_reg_359  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter21_state_V_6_0_reg_368  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter21_state_V_7_0_reg_377  |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter2_state_V_0_0_reg_314   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter2_state_V_1_0_reg_323   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter2_state_V_2_0_reg_332   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter2_state_V_3_0_reg_341   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter2_state_V_4_0_reg_350   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter2_state_V_5_0_reg_359   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter2_state_V_6_0_reg_368   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter2_state_V_7_0_reg_377   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter3_state_V_0_0_reg_314   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter3_state_V_1_0_reg_323   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter3_state_V_2_0_reg_332   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter3_state_V_3_0_reg_341   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter3_state_V_4_0_reg_350   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter3_state_V_5_0_reg_359   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter3_state_V_6_0_reg_368   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter3_state_V_7_0_reg_377   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter4_state_V_0_0_reg_314   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter4_state_V_1_0_reg_323   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter4_state_V_2_0_reg_332   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter4_state_V_3_0_reg_341   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter4_state_V_4_0_reg_350   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter4_state_V_5_0_reg_359   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter4_state_V_6_0_reg_368   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter4_state_V_7_0_reg_377   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter5_state_V_0_0_reg_314   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter5_state_V_1_0_reg_323   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter5_state_V_2_0_reg_332   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter5_state_V_3_0_reg_341   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter5_state_V_4_0_reg_350   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter5_state_V_5_0_reg_359   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter5_state_V_6_0_reg_368   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter5_state_V_7_0_reg_377   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter6_state_V_0_0_reg_314   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter6_state_V_1_0_reg_323   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter6_state_V_2_0_reg_332   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter6_state_V_3_0_reg_341   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter6_state_V_4_0_reg_350   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter6_state_V_5_0_reg_359   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter6_state_V_6_0_reg_368   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter6_state_V_7_0_reg_377   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter7_state_V_0_0_reg_314   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter7_state_V_1_0_reg_323   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter7_state_V_2_0_reg_332   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter7_state_V_3_0_reg_341   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter7_state_V_4_0_reg_350   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter7_state_V_5_0_reg_359   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter7_state_V_6_0_reg_368   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter7_state_V_7_0_reg_377   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter8_state_V_0_0_reg_314   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter8_state_V_1_0_reg_323   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter8_state_V_2_0_reg_332   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter8_state_V_3_0_reg_341   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter8_state_V_4_0_reg_350   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter8_state_V_5_0_reg_359   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter8_state_V_6_0_reg_368   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter8_state_V_7_0_reg_377   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter9_state_V_0_0_reg_314   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter9_state_V_1_0_reg_323   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter9_state_V_2_0_reg_332   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter9_state_V_3_0_reg_341   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter9_state_V_4_0_reg_350   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter9_state_V_5_0_reg_359   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter9_state_V_6_0_reg_368   |   32|   0|   32|          0|
    |ap_phi_reg_pp1_iter9_state_V_7_0_reg_377   |   32|   0|   32|          0|
    |ap_rst_n_inv                               |    1|   0|    1|          0|
    |ap_rst_reg_1                               |    1|   0|    1|          0|
    |ap_rst_reg_2                               |    1|   0|    1|          0|
    |empty_13_reg_1499                          |   30|   0|   32|          2|
    |father_5_1_fu_204                          |   32|   0|   32|          0|
    |father_5_2_fu_208                          |   32|   0|   32|          0|
    |father_5_3_fu_212                          |   32|   0|   32|          0|
    |father_5_4_fu_216                          |   32|   0|   32|          0|
    |father_5_5_fu_220                          |   32|   0|   32|          0|
    |father_5_fu_200                            |   32|   0|   32|          0|
    |gmem0_addr_reg_1505                        |   59|   0|   64|          5|
    |gmem1_addr_reg_1473                        |   58|   0|   64|          6|
    |i_0_reg_292                                |    3|   0|    3|          0|
    |i_1_reg_303                                |   29|   0|   29|          0|
    |icmp_ln72_reg_1512                         |    1|   0|    1|          0|
    |icmp_ln883_1_reg_1771                      |    1|   0|    1|          0|
    |icmp_ln883_2_reg_1805                      |    1|   0|    1|          0|
    |icmp_ln883_3_reg_1839                      |    1|   0|    1|          0|
    |icmp_ln883_4_reg_1873                      |    1|   0|    1|          0|
    |icmp_ln883_5_reg_1907                      |    1|   0|    1|          0|
    |icmp_ln883_6_reg_1941                      |    1|   0|    1|          0|
    |icmp_ln883_7_reg_1975                      |    1|   0|    1|          0|
    |icmp_ln883_reg_1737                        |    1|   0|    1|          0|
    |indata_V1_reg_1455                         |   58|   0|   58|          0|
    |infather_V5_reg_1445                       |   59|   0|   59|          0|
    |maxquery_reg_1460                          |   32|   0|   32|          0|
    |p_Result_1_0_1_reg_1526                    |   32|   0|   32|          0|
    |p_Result_1_1_1_reg_1536                    |   32|   0|   32|          0|
    |p_Result_1_1_reg_1531                      |   32|   0|   32|          0|
    |p_Result_1_2_1_reg_1546                    |   32|   0|   32|          0|
    |p_Result_1_2_reg_1541                      |   32|   0|   32|          0|
    |p_Result_1_3_1_reg_1556                    |   32|   0|   32|          0|
    |p_Result_1_3_reg_1551                      |   32|   0|   32|          0|
    |p_Result_1_4_1_reg_1566                    |   32|   0|   32|          0|
    |p_Result_1_4_reg_1561                      |   32|   0|   32|          0|
    |p_Result_1_5_1_reg_1576                    |   32|   0|   32|          0|
    |p_Result_1_5_reg_1571                      |   32|   0|   32|          0|
    |p_Result_1_6_1_reg_1586                    |   32|   0|   32|          0|
    |p_Result_1_6_reg_1581                      |   32|   0|   32|          0|
    |p_Result_1_7_1_reg_1596                    |   32|   0|   32|          0|
    |p_Result_1_7_reg_1591                      |   32|   0|   32|          0|
    |select_ln72_reg_1493                       |   30|   0|   30|          0|
    |state_0_V_reg_1601                         |   32|   0|   32|          0|
    |state_1_V_reg_1608                         |   32|   0|   32|          0|
    |state_2_V_reg_1615                         |   32|   0|   32|          0|
    |state_3_V_reg_1622                         |   32|   0|   32|          0|
    |state_4_V_reg_1629                         |   32|   0|   32|          0|
    |state_5_V_reg_1636                         |   32|   0|   32|          0|
    |state_6_V_reg_1643                         |   32|   0|   32|          0|
    |state_7_V_reg_1650                         |   32|   0|   32|          0|
    |temp_father_0_V_reg_1479                   |  256|   0|  256|          0|
    |tmp_13_reg_1450                            |   59|   0|   59|          0|
    |tmp_2_reg_2009                             |    1|   0|    1|          0|
    |tmp_3_reg_2014                             |    1|   0|    1|          0|
    |tmp_4_reg_2019                             |    1|   0|    1|          0|
    |tmp_5_reg_2024                             |    1|   0|    1|          0|
    |tmp_6_reg_2029                             |    1|   0|    1|          0|
    |tmp_7_reg_2034                             |    1|   0|    1|          0|
    |tmp_8_reg_2039                             |    1|   0|    1|          0|
    |tmp_9_reg_2044                             |    1|   0|    1|          0|
    |trunc_ln647_reg_1521                       |   32|   0|   32|          0|
    |icmp_ln72_reg_1512                         |   64|  32|    1|          0|
    |icmp_ln883_1_reg_1771                      |   64|  32|    1|          0|
    |icmp_ln883_2_reg_1805                      |   64|  32|    1|          0|
    |icmp_ln883_3_reg_1839                      |   64|  32|    1|          0|
    |icmp_ln883_4_reg_1873                      |   64|  32|    1|          0|
    |icmp_ln883_5_reg_1907                      |   64|  32|    1|          0|
    |icmp_ln883_6_reg_1941                      |   64|  32|    1|          0|
    |icmp_ln883_7_reg_1975                      |   64|  32|    1|          0|
    |icmp_ln883_reg_1737                        |   64|  32|    1|          0|
    |state_0_V_reg_1601                         |   64|  32|   32|          0|
    |state_1_V_reg_1608                         |   64|  32|   32|          0|
    |state_2_V_reg_1615                         |   64|  32|   32|          0|
    |state_3_V_reg_1622                         |   64|  32|   32|          0|
    |state_4_V_reg_1629                         |   64|  32|   32|          0|
    |state_5_V_reg_1636                         |   64|  32|   32|          0|
    |state_6_V_reg_1643                         |   64|  32|   32|          0|
    |state_7_V_reg_1650                         |   64|  32|   32|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      | 8163| 544| 7353|         13|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |     control     |    pointer   |
|s_axi_control_AWREADY  | out |    1|    s_axi   |     control     |    pointer   |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |     control     |    pointer   |
|s_axi_control_WVALID   |  in |    1|    s_axi   |     control     |    pointer   |
|s_axi_control_WREADY   | out |    1|    s_axi   |     control     |    pointer   |
|s_axi_control_WDATA    |  in |   32|    s_axi   |     control     |    pointer   |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |     control     |    pointer   |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |     control     |    pointer   |
|s_axi_control_ARREADY  | out |    1|    s_axi   |     control     |    pointer   |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |     control     |    pointer   |
|s_axi_control_RVALID   | out |    1|    s_axi   |     control     |    pointer   |
|s_axi_control_RREADY   |  in |    1|    s_axi   |     control     |    pointer   |
|s_axi_control_RDATA    | out |   32|    s_axi   |     control     |    pointer   |
|s_axi_control_RRESP    | out |    2|    s_axi   |     control     |    pointer   |
|s_axi_control_BVALID   | out |    1|    s_axi   |     control     |    pointer   |
|s_axi_control_BREADY   |  in |    1|    s_axi   |     control     |    pointer   |
|s_axi_control_BRESP    | out |    2|    s_axi   |     control     |    pointer   |
|ap_clk                 |  in |    1| ap_ctrl_hs | accel_in_circle | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs | accel_in_circle | return value |
|interrupt              | out |    1| ap_ctrl_hs | accel_in_circle | return value |
|m_axi_gmem1_AWVALID    | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWREADY    |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWADDR     | out |   64|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWID       | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWLEN      | out |    8|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWSIZE     | out |    3|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWBURST    | out |    2|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWLOCK     | out |    2|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWCACHE    | out |    4|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWPROT     | out |    3|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWQOS      | out |    4|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWREGION   | out |    4|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_AWUSER     | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WVALID     | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WREADY     |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WDATA      | out |  512|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WSTRB      | out |   64|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WLAST      | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WID        | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_WUSER      | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARVALID    | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARREADY    |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARADDR     | out |   64|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARID       | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARLEN      | out |    8|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARSIZE     | out |    3|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARBURST    | out |    2|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARLOCK     | out |    2|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARCACHE    | out |    4|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARPROT     | out |    3|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARQOS      | out |    4|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARREGION   | out |    4|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_ARUSER     | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RVALID     |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RREADY     | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RDATA      |  in |  512|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RLAST      |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RID        |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RUSER      |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_RRESP      |  in |    2|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_BVALID     |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_BREADY     | out |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_BRESP      |  in |    2|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_BID        |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem1_BUSER      |  in |    1|    m_axi   |      gmem1      |    pointer   |
|m_axi_gmem0_AWVALID    | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWREADY    |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWADDR     | out |   64|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWID       | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWLEN      | out |    8|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWSIZE     | out |    3|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWBURST    | out |    2|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWLOCK     | out |    2|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWCACHE    | out |    4|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWPROT     | out |    3|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWQOS      | out |    4|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWREGION   | out |    4|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWUSER     | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_WVALID     | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_WREADY     |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_WDATA      | out |  256|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_WSTRB      | out |   32|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_WLAST      | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_WID        | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_WUSER      | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARVALID    | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARREADY    |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARADDR     | out |   64|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARID       | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARLEN      | out |    8|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARSIZE     | out |    3|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARBURST    | out |    2|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARLOCK     | out |    2|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARCACHE    | out |    4|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARPROT     | out |    3|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARQOS      | out |    4|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARREGION   | out |    4|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARUSER     | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_RVALID     |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_RREADY     | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_RDATA      |  in |  256|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_RLAST      |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_RID        |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_RUSER      |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_RRESP      |  in |    2|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_BVALID     |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_BREADY     | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_BRESP      |  in |    2|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_BID        |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_BUSER      |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem2_AWVALID    | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWREADY    |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWADDR     | out |   64|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWID       | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWLEN      | out |    8|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWSIZE     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWBURST    | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWLOCK     | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWCACHE    | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWPROT     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWQOS      | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWREGION   | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWUSER     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WVALID     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WREADY     |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WDATA      | out |  256|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WSTRB      | out |   32|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WLAST      | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WID        | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WUSER      | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARVALID    | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARREADY    |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARADDR     | out |   64|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARID       | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARLEN      | out |    8|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARSIZE     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARBURST    | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARLOCK     | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARCACHE    | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARPROT     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARQOS      | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARREGION   | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARUSER     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RVALID     |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RREADY     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RDATA      |  in |  256|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RLAST      |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RID        |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RUSER      |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RRESP      |  in |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BVALID     |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BREADY     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BRESP      |  in |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BID        |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BUSER      |  in |    1|    m_axi   |      gmem2      |    pointer   |
+-----------------------+-----+-----+------------+-----------------+--------------+

