INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sources_1/imports/sources_1/imports/new/t02_Word_IM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 't02_Word_IM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sources_1/imports/sources_1/new/t02_Word_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 't02_Word_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sim_1/imports/new/t02_Word_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 't02_Word_tb'
ERROR: [VRFC 10-4982] syntax error near ')' [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sim_1/imports/new/t02_Word_tb.vhd:45]
ERROR: [VRFC 10-4982] syntax error near 'shared' [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sim_1/imports/new/t02_Word_tb.vhd:51]
ERROR: [VRFC 10-4982] syntax error near 'begin' [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sim_1/imports/new/t02_Word_tb.vhd:55]
ERROR: [VRFC 10-2969] 't02_word_top' is not a type [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sim_1/imports/new/t02_Word_tb.vhd:57]
ERROR: [VRFC 10-2989] 'rst_tb' is not declared [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sim_1/imports/new/t02_Word_tb.vhd:66]
ERROR: [VRFC 10-2989] 'clk_tb' is not declared [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sim_1/imports/new/t02_Word_tb.vhd:67]
ERROR: [VRFC 10-4982] syntax error near 'wait' [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sim_1/imports/new/t02_Word_tb.vhd:68]
ERROR: [VRFC 10-2989] 'clk_hlf_periode' is not declared [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sim_1/imports/new/t02_Word_tb.vhd:68]
ERROR: [VRFC 10-2989] 'clk_tb' is not declared [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sim_1/imports/new/t02_Word_tb.vhd:69]
ERROR: [VRFC 10-4982] syntax error near 'wait' [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sim_1/imports/new/t02_Word_tb.vhd:70]
ERROR: [VRFC 10-2989] 'clk_hlf_periode' is not declared [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sim_1/imports/new/t02_Word_tb.vhd:70]
ERROR: [VRFC 10-2989] 'rst_tb' is not declared [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sim_1/imports/new/t02_Word_tb.vhd:71]
ERROR: [VRFC 10-4982] syntax error near 'for' [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sim_1/imports/new/t02_Word_tb.vhd:72]
ERROR: [VRFC 10-2989] 'clk_tb' is not declared [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sim_1/imports/new/t02_Word_tb.vhd:73]
ERROR: [VRFC 10-4982] syntax error near 'wait' [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sim_1/imports/new/t02_Word_tb.vhd:74]
ERROR: [VRFC 10-2989] 'clk_hlf_periode' is not declared [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sim_1/imports/new/t02_Word_tb.vhd:74]
ERROR: [VRFC 10-4982] syntax error near 'loop' [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sim_1/imports/new/t02_Word_tb.vhd:75]
ERROR: [VRFC 10-2989] 'clk_tb' is not declared [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sim_1/imports/new/t02_Word_tb.vhd:76]
ERROR: [VRFC 10-4982] syntax error near 'wait' [C:/Users/arify/WorkSpace/VHDL_processor/t02_word_RiscV_processor_V2_w_tb/t02_word_RiscV_processor_V2_w_tb.srcs/sim_1/imports/new/t02_Word_tb.vhd:77]
INFO: [#UNDEF] Sorry, too many errors..
