set ::env(PROJECT_NAME) cpu8080
set ::env(DESIGN_TOP) cpu8080
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/processors/cpu8080/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/processors/cpu8080/rtl/cpu8080.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
