Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 7f0c1ee562314c6abf96d4b23e358e73 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_Counter_1_behav xil_defaultlib.test_Counter_1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture behavior of entity xil_defaultlib.Counter_1 [\Counter_1(max_val=10)\]
Compiling architecture test of entity xil_defaultlib.test_counter_1
Built simulation snapshot test_Counter_1_behav
