#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000198c59b35b0 .scope module, "top" "top" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 7 "res";
    .port_info 3 /OUTPUT 1 "CF";
    .port_info 4 /OUTPUT 1 "GZ";
v00000198c5a036f0_0 .net "CF", 0 0, L_00000198c5a03650;  1 drivers
v00000198c5a04550_0 .net "GZ", 0 0, L_00000198c5a03330;  1 drivers
o00000198c59b6518 .functor BUFZ 1, C4<z>; HiZ drive
v00000198c5a04b90_0 .net "clk", 0 0, o00000198c59b6518;  0 drivers
v00000198c5a045f0_0 .net "res", 6 0, v00000198c59a3330_0;  1 drivers
o00000198c59b65a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000198c5a04e10_0 .net "rst", 0 0, o00000198c59b65a8;  0 drivers
S_00000198c59b3740 .scope module, "uut0" "Controller" 2 11, 3 3 0, S_00000198c59b35b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 7 "a";
    .port_info 3 /OUTPUT 7 "b";
    .port_info 4 /OUTPUT 1 "op";
    .port_info 5 /OUTPUT 7 "res";
    .port_info 6 /OUTPUT 1 "GZ";
    .port_info 7 /OUTPUT 1 "CF";
P_00000198c5995f40 .param/l "finish" 1 3 29, C4<100>;
P_00000198c5995f78 .param/l "one" 1 3 26, C4<001>;
P_00000198c5995fb0 .param/l "start" 1 3 25, C4<000>;
P_00000198c5995fe8 .param/l "three" 1 3 28, C4<011>;
P_00000198c5996020 .param/l "two" 1 3 27, C4<010>;
v00000198c59a3650_0 .net "CF", 0 0, L_00000198c5a03650;  alias, 1 drivers
v00000198c59a3a10_0 .net "GZ", 0 0, L_00000198c5a03330;  alias, 1 drivers
v00000198c59a36f0_0 .var "a", 6 0;
v00000198c59a3ab0_0 .var "b", 6 0;
v00000198c59a3c90_0 .net "clk", 0 0, o00000198c59b6518;  alias, 0 drivers
v00000198c59a3b50_0 .var "current_state", 2 0;
v00000198c59a3d30_0 .var "next_state", 2 0;
v00000198c5a04870_0 .var "op", 0 0;
v00000198c5a03bf0_0 .net "res", 6 0, v00000198c59a3330_0;  alias, 1 drivers
v00000198c5a03290_0 .net "rst", 0 0, o00000198c59b65a8;  alias, 0 drivers
E_00000198c5996fd0 .event anyedge, v00000198c59a3b50_0;
E_00000198c5997090 .event posedge, v00000198c59a3c90_0;
S_00000198c59aa4c0 .scope module, "uut0" "ALU" 3 14, 4 3 0, S_00000198c59b3740;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /OUTPUT 7 "res";
    .port_info 4 /OUTPUT 1 "GZ";
    .port_info 5 /OUTPUT 1 "CF";
L_00000198c5a05078 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000198c59abde0 .functor XNOR 1, v00000198c5a04870_0, L_00000198c5a05078, C4<0>, C4<0>;
v00000198c59a3150_0 .net "CF", 0 0, L_00000198c5a03650;  alias, 1 drivers
v00000198c59a33d0_0 .net "GZ", 0 0, L_00000198c5a03330;  alias, 1 drivers
v00000198c59a2f70_0 .net/2u *"_ivl_0", 0 0, L_00000198c5a05078;  1 drivers
v00000198c59a31f0_0 .net *"_ivl_10", 0 0, L_00000198c5a04a50;  1 drivers
L_00000198c5a05150 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000198c59a3290_0 .net/2u *"_ivl_12", 0 0, L_00000198c5a05150;  1 drivers
L_00000198c5a05198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000198c59a3470_0 .net/2u *"_ivl_14", 0 0, L_00000198c5a05198;  1 drivers
v00000198c59a3bf0_0 .net *"_ivl_2", 0 0, L_00000198c59abde0;  1 drivers
L_00000198c5a050c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000198c59a3830_0 .net/2u *"_ivl_4", 0 0, L_00000198c5a050c0;  1 drivers
L_00000198c5a05108 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000198c59a3790_0 .net/2u *"_ivl_8", 6 0, L_00000198c5a05108;  1 drivers
v00000198c59a2ed0_0 .net "a", 6 0, v00000198c59a36f0_0;  1 drivers
v00000198c59a3010_0 .net "add_res", 6 0, v00000198c59a3dd0_0;  1 drivers
v00000198c59a3510_0 .net "and_res", 6 0, v00000198c59aa7e0_0;  1 drivers
v00000198c59a30b0_0 .net "b", 6 0, v00000198c59a3ab0_0;  1 drivers
v00000198c59a3970_0 .net "carry", 0 0, v00000198c59a38d0_0;  1 drivers
v00000198c59a35b0_0 .net "op", 0 0, v00000198c5a04870_0;  1 drivers
v00000198c59a3330_0 .var "res", 6 0;
E_00000198c5996750 .event anyedge, v00000198c59a35b0_0, v00000198c59aa7e0_0, v00000198c59a3dd0_0;
L_00000198c5a03650 .functor MUXZ 1, L_00000198c5a050c0, v00000198c59a38d0_0, L_00000198c59abde0, C4<>;
L_00000198c5a04a50 .cmp/gt 7, v00000198c59a3330_0, L_00000198c5a05108;
L_00000198c5a03330 .functor MUXZ 1, L_00000198c5a05198, L_00000198c5a05150, L_00000198c5a04a50, C4<>;
S_00000198c59aa650 .scope module, "uut0" "ALU_AND" 4 16, 5 1 0, S_00000198c59aa4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 7 "result";
v00000198c595be30_0 .net "a", 6 0, v00000198c59a36f0_0;  alias, 1 drivers
v00000198c5956dd0_0 .net "b", 6 0, v00000198c59a3ab0_0;  alias, 1 drivers
v00000198c59aa7e0_0 .var "result", 6 0;
E_00000198c5996ad0 .event anyedge, v00000198c595be30_0, v00000198c5956dd0_0;
S_00000198c59a69a0 .scope module, "uut1" "ADD_7_bit" 4 22, 6 1 0, S_00000198c59aa4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 7 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v00000198c59aa880_0 .net "a", 6 0, v00000198c59a36f0_0;  alias, 1 drivers
v00000198c59a6b30_0 .net "b", 6 0, v00000198c59a3ab0_0;  alias, 1 drivers
v00000198c59a38d0_0 .var "carry", 0 0;
v00000198c59a3dd0_0 .var "sum", 6 0;
    .scope S_00000198c59aa650;
T_0 ;
    %wait E_00000198c5996ad0;
    %load/vec4 v00000198c595be30_0;
    %load/vec4 v00000198c5956dd0_0;
    %and;
    %store/vec4 v00000198c59aa7e0_0, 0, 7;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000198c59a69a0;
T_1 ;
    %wait E_00000198c5996ad0;
    %load/vec4 v00000198c59aa880_0;
    %pad/u 8;
    %load/vec4 v00000198c59a6b30_0;
    %pad/u 8;
    %add;
    %split/vec4 7;
    %store/vec4 v00000198c59a3dd0_0, 0, 7;
    %store/vec4 v00000198c59a38d0_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000198c59aa4c0;
T_2 ;
    %wait E_00000198c5996750;
    %load/vec4 v00000198c59a35b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %load/vec4 v00000198c59a3010_0;
    %store/vec4 v00000198c59a3330_0, 0, 7;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v00000198c59a3510_0;
    %store/vec4 v00000198c59a3330_0, 0, 7;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000198c59b3740;
T_3 ;
    %wait E_00000198c5997090;
    %load/vec4 v00000198c5a03290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000198c59a3b50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000198c59a3d30_0;
    %assign/vec4 v00000198c59a3b50_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000198c59b3740;
T_4 ;
    %wait E_00000198c5996fd0;
    %load/vec4 v00000198c59a3b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000198c59a36f0_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000198c59a3ab0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000198c5a04870_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000198c59a3d30_0, 0, 3;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000198c59a36f0_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000198c59a3ab0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000198c5a04870_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000198c59a3d30_0, 0, 3;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000198c59a36f0_0, 0, 7;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000198c59a3ab0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000198c5a04870_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000198c59a3d30_0, 0, 3;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v00000198c59a36f0_0, 0, 7;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000198c59a3ab0_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000198c5a04870_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000198c59a3d30_0, 0, 3;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v00000198c59a36f0_0, 0, 7;
    %pushi/vec4 38, 0, 7;
    %store/vec4 v00000198c59a3ab0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000198c5a04870_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000198c59a3d30_0, 0, 3;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000198c59a3d30_0, 0, 3;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "top.v";
    "./controller.v";
    "./alu_7_bit.v";
    "./alu_and.v";
    "./add_7_bit.v";
