INIT r0, 1
INIT r1, 0
SWD r0, 1
INIT r0, 3
ADDI r0, 2
INIT r1, 1
SWD r0, 1
INIT r0, 3
ADDI r0, 1
INIT r1, 2
SWD r0, 1
INIT r0, 1
INIT r1, 2
LWD r2, 1
ADDI r2, 3
SWD r0, 1
INIT r0, 1
LWD r2, 0
INIT r0, 3
LWD r3, 0
LWD r0, 2
XOR r0, r3
INIT r0, 2
JIF -6
LWD r2, 0
SWD r3, 2
INIT r0, 2
LWD r2, 0
ADDI r2, 1
LWD r0, 2
JIF -7
SLE r0, 3
JIF 4
SWD r3, 2
INIT r3, 1
JIF 7
ADDN
JIF -7
SLE r0, 3
JIF 3
INIT r0, 0
LWD r2, 0
JIF 6
ADDI r2, 1
JIF -7
LWD r3, 2
ADDI r3, 1
SWD r3, 2
INIT r0, 1
LWD r2, 0
JIF -6
ADDI r2, 1
INIT r0, 2
LWD r3, 0
ADDI r3, 3
LWD r3, 3
SLER r1, r0
JIF -7
HLT
