/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [17:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [32:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [9:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  reg [2:0] celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [20:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_44z;
  reg [3:0] celloutsig_0_48z;
  wire [2:0] celloutsig_0_4z;
  wire [13:0] celloutsig_0_54z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [14:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = celloutsig_0_19z[0] ? celloutsig_0_26z : celloutsig_0_34z[10];
  assign celloutsig_1_7z = celloutsig_1_3z ? celloutsig_1_5z : celloutsig_1_1z;
  assign celloutsig_0_14z = ~(celloutsig_0_7z & celloutsig_0_2z);
  assign celloutsig_1_3z = !(in_data[121] ? celloutsig_1_2z : celloutsig_1_2z);
  assign celloutsig_1_13z = !(in_data[148] ? celloutsig_1_6z : celloutsig_1_7z);
  assign celloutsig_0_26z = !(celloutsig_0_13z[4] ? celloutsig_0_13z[10] : celloutsig_0_12z);
  assign celloutsig_0_29z = !(celloutsig_0_16z ? celloutsig_0_2z : celloutsig_0_13z[15]);
  assign celloutsig_0_11z = ~celloutsig_0_9z[0];
  assign celloutsig_0_12z = ~celloutsig_0_2z;
  assign celloutsig_0_17z = ~celloutsig_0_9z[3];
  assign celloutsig_1_0z = in_data[103] | ~(in_data[105]);
  assign celloutsig_0_7z = celloutsig_0_6z | ~(celloutsig_0_2z);
  assign celloutsig_0_21z = celloutsig_0_8z | ~(celloutsig_0_7z);
  assign celloutsig_0_44z = celloutsig_0_16z | celloutsig_0_30z;
  assign celloutsig_1_5z = ~(celloutsig_1_2z ^ in_data[180]);
  assign celloutsig_0_10z = ~(celloutsig_0_2z ^ celloutsig_0_3z);
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } / { 1'h1, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_3z = in_data[82:76] > in_data[72:66];
  assign celloutsig_0_57z = { celloutsig_0_34z[6:1], celloutsig_0_21z } > celloutsig_0_54z[10:4];
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } > in_data[147:145];
  assign celloutsig_1_8z = { celloutsig_1_4z[7:3], celloutsig_1_3z } <= { celloutsig_1_4z[8:5], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_19z = { in_data[181:173], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_5z } <= { celloutsig_1_15z[7:6], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_12z };
  assign celloutsig_0_23z = { celloutsig_0_5z[8:3], celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_10z } <= { in_data[48:40], celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_32z = { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_12z } && { celloutsig_0_28z[6:5], celloutsig_0_29z };
  assign celloutsig_1_10z = { celloutsig_1_4z[4], celloutsig_1_8z, celloutsig_1_3z } && in_data[173:171];
  assign celloutsig_0_8z = ! { in_data[51:46], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[69:67] || in_data[43:41];
  assign celloutsig_0_6z = in_data[38:35] || { celloutsig_0_5z[3:2], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_16z = celloutsig_0_12z & ~(celloutsig_0_6z);
  assign celloutsig_0_2z = celloutsig_0_1z & ~(celloutsig_0_1z);
  assign celloutsig_1_18z = { celloutsig_1_15z[1:0], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_16z } % { 1'h1, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_28z = { celloutsig_0_9z[4:2], celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_14z } % { 1'h1, in_data[87:80] };
  assign celloutsig_0_9z = { celloutsig_0_4z[0], celloutsig_0_4z, celloutsig_0_7z } % { 1'h1, celloutsig_0_5z[6:3] };
  assign celloutsig_0_20z = { celloutsig_0_13z[15:7], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_11z } % { 1'h1, in_data[26:12] };
  assign celloutsig_0_5z = { in_data[27:14], celloutsig_0_1z } | { in_data[65:59], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_19z = { celloutsig_0_15z[14:11], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_8z } | { celloutsig_0_5z[9:3], celloutsig_0_16z, celloutsig_0_12z };
  assign celloutsig_0_36z = | { celloutsig_0_15z[27:24], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_58z = | { celloutsig_0_48z, celloutsig_0_2z };
  assign celloutsig_1_12z = ^ { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_54z = { celloutsig_0_34z[2:1], celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_44z } <<< { celloutsig_0_20z[12:2], celloutsig_0_4z };
  assign celloutsig_1_15z = in_data[127:120] <<< { in_data[117:113], celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_11z };
  assign celloutsig_0_15z = { in_data[15], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_0z } - { celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_34z = { celloutsig_0_32z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_29z, celloutsig_0_18z, celloutsig_0_29z, celloutsig_0_26z, celloutsig_0_29z, celloutsig_0_29z, celloutsig_0_6z } ~^ { celloutsig_0_5z[14:4], celloutsig_0_28z, celloutsig_0_1z };
  assign celloutsig_0_13z = { in_data[27:22], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_6z } ~^ { celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_1_6z = ~((celloutsig_1_1z & celloutsig_1_0z) | in_data[104]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | celloutsig_0_0z);
  always_latch
    if (clkin_data[32]) celloutsig_0_48z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_48z = { celloutsig_0_26z, celloutsig_0_36z, celloutsig_0_16z, celloutsig_0_37z };
  always_latch
    if (clkin_data[96]) celloutsig_1_4z = 9'h000;
    else if (!clkin_data[0]) celloutsig_1_4z = { in_data[189], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  always_latch
    if (clkin_data[32]) celloutsig_0_18z = 10'h000;
    else if (!celloutsig_1_19z) celloutsig_0_18z = { celloutsig_0_15z[17:11], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_6z };
  always_latch
    if (clkin_data[64]) celloutsig_0_27z = 3'h0;
    else if (celloutsig_1_19z) celloutsig_0_27z = { celloutsig_0_13z[6], celloutsig_0_16z, celloutsig_0_16z };
  assign celloutsig_1_2z = ~((in_data[98] & in_data[144]) | (celloutsig_1_1z & celloutsig_1_0z));
  assign celloutsig_1_11z = ~((celloutsig_1_2z & celloutsig_1_6z) | (celloutsig_1_8z & celloutsig_1_2z));
  assign celloutsig_1_16z = ~((celloutsig_1_0z & celloutsig_1_6z) | (celloutsig_1_13z & celloutsig_1_7z));
  assign celloutsig_0_30z = ~((celloutsig_0_27z[0] & celloutsig_0_16z) | (celloutsig_0_21z & celloutsig_0_14z));
  assign { out_data[132:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
