// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module udp_rshiftWordByOcte (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rx_udp2shiftFifo_V_d_dout,
        rx_udp2shiftFifo_V_d_empty_n,
        rx_udp2shiftFifo_V_d_read,
        rx_udp2shiftFifo_V_k_dout,
        rx_udp2shiftFifo_V_k_empty_n,
        rx_udp2shiftFifo_V_k_read,
        rx_udp2shiftFifo_V_l_dout,
        rx_udp2shiftFifo_V_l_empty_n,
        rx_udp2shiftFifo_V_l_read,
        m_axis_rx_data_TREADY,
        m_axis_rx_data_TDATA,
        m_axis_rx_data_TVALID,
        m_axis_rx_data_TKEEP,
        m_axis_rx_data_TLAST
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] rx_udp2shiftFifo_V_d_dout;
input   rx_udp2shiftFifo_V_d_empty_n;
output   rx_udp2shiftFifo_V_d_read;
input  [63:0] rx_udp2shiftFifo_V_k_dout;
input   rx_udp2shiftFifo_V_k_empty_n;
output   rx_udp2shiftFifo_V_k_read;
input  [0:0] rx_udp2shiftFifo_V_l_dout;
input   rx_udp2shiftFifo_V_l_empty_n;
output   rx_udp2shiftFifo_V_l_read;
input   m_axis_rx_data_TREADY;
output  [511:0] m_axis_rx_data_TDATA;
output   m_axis_rx_data_TVALID;
output  [63:0] m_axis_rx_data_TKEEP;
output  [0:0] m_axis_rx_data_TLAST;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rx_udp2shiftFifo_V_d_read;
reg rx_udp2shiftFifo_V_k_read;
reg rx_udp2shiftFifo_V_l_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    io_acc_block_signal_op8;
wire   [0:0] fsmState_load_load_fu_150_p1;
wire   [0:0] tmp_nbreadreq_fu_72_p5;
reg    ap_predicate_op8_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] fsmState_load_reg_267;
reg   [0:0] tmp_reg_271;
reg   [0:0] rs_firstWord_load_reg_291;
reg    ap_predicate_op31_write_state2;
reg    ap_block_state2_io;
wire    regslice_both_output_V_data_V_U_apdone_blk;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] fsmState_load_reg_267_pp0_iter1_reg;
reg   [0:0] tmp_reg_271_pp0_iter1_reg;
reg   [0:0] rs_firstWord_load_reg_291_pp0_iter1_reg;
reg    ap_predicate_op46_write_state3;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] fsmState;
reg   [511:0] prevWord_data_V_1;
reg   [63:0] prevWord_keep_V;
reg   [0:0] rs_firstWord;
reg    m_axis_rx_data_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    rx_udp2shiftFifo_V_d_blk_n;
reg    rx_udp2shiftFifo_V_k_blk_n;
reg    rx_udp2shiftFifo_V_l_blk_n;
reg   [511:0] tmp_data_V_3_reg_275;
reg   [63:0] tmp_keep_V_3_reg_281;
wire   [0:0] tmp_last_V_fu_162_p1;
wire   [0:0] rs_firstWord_load_load_fu_166_p1;
wire   [0:0] tmp_last_V_1_fu_180_p2;
reg   [0:0] tmp_last_V_1_reg_295;
wire   [511:0] p_Result_s_fu_212_p3;
wire   [63:0] p_Result_1_fu_224_p3;
wire   [511:0] p_Result_2_fu_249_p3;
wire   [63:0] p_Result_3_fu_258_p3;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_p_0256_2_0_i_phi_fu_111_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_p_0256_2_0_i_reg_108;
wire   [0:0] ap_phi_reg_pp0_iter0_rs_firstWord_new_0_i_reg_119;
reg   [0:0] ap_phi_reg_pp0_iter1_rs_firstWord_new_0_i_reg_119;
reg   [0:0] ap_sig_allocacmp_rs_firstWord_load;
reg    ap_block_pp0_stage0_01001;
wire   [55:0] p_Result_9_i_fu_170_p4;
wire   [63:0] trunc_ln647_fu_209_p1;
wire   [447:0] grp_fu_132_p4;
wire   [7:0] trunc_ln647_1_fu_221_p1;
wire   [55:0] grp_fu_141_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg   [511:0] m_axis_rx_data_TDATA_int;
reg    m_axis_rx_data_TVALID_int;
wire    m_axis_rx_data_TREADY_int;
wire    regslice_both_output_V_data_V_U_vld_out;
wire    regslice_both_output_V_keep_V_U_apdone_blk;
reg   [63:0] m_axis_rx_data_TKEEP_int;
wire    regslice_both_output_V_keep_V_U_ack_in_dummy;
wire    regslice_both_output_V_keep_V_U_vld_out;
wire    regslice_both_output_V_last_V_U_apdone_blk;
reg   [0:0] m_axis_rx_data_TLAST_int;
wire    regslice_both_output_V_last_V_U_ack_in_dummy;
wire    regslice_both_output_V_last_V_U_vld_out;
reg    ap_condition_199;
reg    ap_condition_203;
reg    ap_condition_116;
reg    ap_condition_206;
reg    ap_condition_230;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 fsmState = 1'd0;
#0 prevWord_data_V_1 = 512'd0;
#0 prevWord_keep_V = 64'd0;
#0 rs_firstWord = 1'd1;
end

regslice_both #(
    .DataWidth( 512 ))
regslice_both_output_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(m_axis_rx_data_TDATA_int),
    .vld_in(m_axis_rx_data_TVALID_int),
    .ack_in(m_axis_rx_data_TREADY_int),
    .data_out(m_axis_rx_data_TDATA),
    .vld_out(regslice_both_output_V_data_V_U_vld_out),
    .ack_out(m_axis_rx_data_TREADY),
    .apdone_blk(regslice_both_output_V_data_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 64 ))
regslice_both_output_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(m_axis_rx_data_TKEEP_int),
    .vld_in(m_axis_rx_data_TVALID_int),
    .ack_in(regslice_both_output_V_keep_V_U_ack_in_dummy),
    .data_out(m_axis_rx_data_TKEEP),
    .vld_out(regslice_both_output_V_keep_V_U_vld_out),
    .ack_out(m_axis_rx_data_TREADY),
    .apdone_blk(regslice_both_output_V_keep_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_output_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(m_axis_rx_data_TLAST_int),
    .vld_in(m_axis_rx_data_TVALID_int),
    .ack_in(regslice_both_output_V_last_V_U_ack_in_dummy),
    .data_out(m_axis_rx_data_TLAST),
    .vld_out(regslice_both_output_V_last_V_U_vld_out),
    .ack_out(m_axis_rx_data_TREADY),
    .apdone_blk(regslice_both_output_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_116)) begin
        if ((1'b1 == ap_condition_203)) begin
            ap_phi_reg_pp0_iter1_rs_firstWord_new_0_i_reg_119 <= 1'd0;
        end else if ((1'b1 == ap_condition_199)) begin
            ap_phi_reg_pp0_iter1_rs_firstWord_new_0_i_reg_119 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_rs_firstWord_new_0_i_reg_119 <= ap_phi_reg_pp0_iter0_rs_firstWord_new_0_i_reg_119;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_116)) begin
        if ((fsmState_load_load_fu_150_p1 == 1'd1)) begin
            fsmState <= 1'd0;
        end else if ((1'b1 == ap_condition_206)) begin
            fsmState <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fsmState_load_reg_267 <= fsmState;
        fsmState_load_reg_267_pp0_iter1_reg <= fsmState_load_reg_267;
        rs_firstWord_load_reg_291_pp0_iter1_reg <= rs_firstWord_load_reg_291;
        tmp_reg_271_pp0_iter1_reg <= tmp_reg_271;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_271 == 1'd1) & (fsmState_load_reg_267 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        prevWord_data_V_1 <= tmp_data_V_3_reg_275;
        prevWord_keep_V <= tmp_keep_V_3_reg_281;
        rs_firstWord <= ap_phi_reg_pp0_iter1_rs_firstWord_new_0_i_reg_119;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_72_p5 == 1'd1) & (fsmState == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rs_firstWord_load_reg_291 <= ap_sig_allocacmp_rs_firstWord_load;
        tmp_data_V_3_reg_275 <= rx_udp2shiftFifo_V_d_dout;
        tmp_keep_V_3_reg_281 <= rx_udp2shiftFifo_V_k_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_72_p5 == 1'd1) & (rs_firstWord_load_load_fu_166_p1 == 1'd0) & (fsmState == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_last_V_1_reg_295 <= tmp_last_V_1_fu_180_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((fsmState == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_271 <= tmp_nbreadreq_fu_72_p5;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_nbreadreq_fu_72_p5 == 1'd1) & (fsmState == 1'd0))) begin
        if ((rs_firstWord_load_load_fu_166_p1 == 1'd1)) begin
            ap_phi_mux_p_0256_2_0_i_phi_fu_111_p4 = 1'd0;
        end else if ((rs_firstWord_load_load_fu_166_p1 == 1'd0)) begin
            ap_phi_mux_p_0256_2_0_i_phi_fu_111_p4 = tmp_last_V_1_fu_180_p2;
        end else begin
            ap_phi_mux_p_0256_2_0_i_phi_fu_111_p4 = ap_phi_reg_pp0_iter0_p_0256_2_0_i_reg_108;
        end
    end else begin
        ap_phi_mux_p_0256_2_0_i_phi_fu_111_p4 = ap_phi_reg_pp0_iter0_p_0256_2_0_i_reg_108;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_271 == 1'd1) & (fsmState_load_reg_267 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_rs_firstWord_load = ap_phi_reg_pp0_iter1_rs_firstWord_new_0_i_reg_119;
    end else begin
        ap_sig_allocacmp_rs_firstWord_load = rs_firstWord;
    end
end

always @ (*) begin
    if ((((fsmState_load_reg_267 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op31_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((fsmState_load_reg_267_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op46_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        m_axis_rx_data_TDATA_blk_n = m_axis_rx_data_TREADY_int;
    end else begin
        m_axis_rx_data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_230)) begin
        if ((fsmState_load_reg_267 == 1'd1)) begin
            m_axis_rx_data_TDATA_int = p_Result_2_fu_249_p3;
        end else if ((ap_predicate_op31_write_state2 == 1'b1)) begin
            m_axis_rx_data_TDATA_int = p_Result_s_fu_212_p3;
        end else begin
            m_axis_rx_data_TDATA_int = 'bx;
        end
    end else begin
        m_axis_rx_data_TDATA_int = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_230)) begin
        if ((fsmState_load_reg_267 == 1'd1)) begin
            m_axis_rx_data_TKEEP_int = p_Result_3_fu_258_p3;
        end else if ((ap_predicate_op31_write_state2 == 1'b1)) begin
            m_axis_rx_data_TKEEP_int = p_Result_1_fu_224_p3;
        end else begin
            m_axis_rx_data_TKEEP_int = 'bx;
        end
    end else begin
        m_axis_rx_data_TKEEP_int = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_230)) begin
        if ((fsmState_load_reg_267 == 1'd1)) begin
            m_axis_rx_data_TLAST_int = 1'd1;
        end else if ((ap_predicate_op31_write_state2 == 1'b1)) begin
            m_axis_rx_data_TLAST_int = tmp_last_V_1_reg_295;
        end else begin
            m_axis_rx_data_TLAST_int = 'bx;
        end
    end else begin
        m_axis_rx_data_TLAST_int = 'bx;
    end
end

always @ (*) begin
    if ((((fsmState_load_reg_267 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op31_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        m_axis_rx_data_TVALID_int = 1'b1;
    end else begin
        m_axis_rx_data_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op8_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_udp2shiftFifo_V_d_blk_n = rx_udp2shiftFifo_V_d_empty_n;
    end else begin
        rx_udp2shiftFifo_V_d_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op8_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_udp2shiftFifo_V_d_read = 1'b1;
    end else begin
        rx_udp2shiftFifo_V_d_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op8_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_udp2shiftFifo_V_k_blk_n = rx_udp2shiftFifo_V_k_empty_n;
    end else begin
        rx_udp2shiftFifo_V_k_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op8_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_udp2shiftFifo_V_k_read = 1'b1;
    end else begin
        rx_udp2shiftFifo_V_k_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op8_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_udp2shiftFifo_V_l_blk_n = rx_udp2shiftFifo_V_l_empty_n;
    end else begin
        rx_udp2shiftFifo_V_l_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op8_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_udp2shiftFifo_V_l_read = 1'b1;
    end else begin
        rx_udp2shiftFifo_V_l_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((io_acc_block_signal_op8 == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_io)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((io_acc_block_signal_op8 == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state3_io))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_io)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((io_acc_block_signal_op8 == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_output_V_data_V_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state3_io))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((io_acc_block_signal_op8 == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_io = (((fsmState_load_reg_267 == 1'd1) & (m_axis_rx_data_TREADY_int == 1'b0)) | ((m_axis_rx_data_TREADY_int == 1'b0) & (ap_predicate_op31_write_state2 == 1'b1)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = (((fsmState_load_reg_267_pp0_iter1_reg == 1'd1) & (m_axis_rx_data_TREADY_int == 1'b0)) | ((m_axis_rx_data_TREADY_int == 1'b0) & (ap_predicate_op46_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (regslice_both_output_V_data_V_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_condition_116 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_199 = ((tmp_last_V_fu_162_p1 == 1'd1) & (tmp_nbreadreq_fu_72_p5 == 1'd1) & (fsmState == 1'd0));
end

always @ (*) begin
    ap_condition_203 = ((tmp_nbreadreq_fu_72_p5 == 1'd1) & (tmp_last_V_fu_162_p1 == 1'd0) & (fsmState == 1'd0));
end

always @ (*) begin
    ap_condition_206 = ((tmp_last_V_fu_162_p1 == 1'd1) & (tmp_nbreadreq_fu_72_p5 == 1'd1) & (ap_phi_mux_p_0256_2_0_i_phi_fu_111_p4 == 1'd0) & (fsmState == 1'd0));
end

always @ (*) begin
    ap_condition_230 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_p_0256_2_0_i_reg_108 = 'bx;

assign ap_phi_reg_pp0_iter0_rs_firstWord_new_0_i_reg_119 = 'bx;

always @ (*) begin
    ap_predicate_op31_write_state2 = ((tmp_reg_271 == 1'd1) & (rs_firstWord_load_reg_291 == 1'd0) & (fsmState_load_reg_267 == 1'd0));
end

always @ (*) begin
    ap_predicate_op46_write_state3 = ((tmp_reg_271_pp0_iter1_reg == 1'd1) & (rs_firstWord_load_reg_291_pp0_iter1_reg == 1'd0) & (fsmState_load_reg_267_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op8_read_state1 = ((tmp_nbreadreq_fu_72_p5 == 1'd1) & (fsmState == 1'd0));
end

assign fsmState_load_load_fu_150_p1 = fsmState;

assign grp_fu_132_p4 = {{prevWord_data_V_1[511:64]}};

assign grp_fu_141_p4 = {{prevWord_keep_V[63:8]}};

assign io_acc_block_signal_op8 = (rx_udp2shiftFifo_V_l_empty_n & rx_udp2shiftFifo_V_k_empty_n & rx_udp2shiftFifo_V_d_empty_n);

assign m_axis_rx_data_TVALID = regslice_both_output_V_data_V_U_vld_out;

assign p_Result_1_fu_224_p3 = {{trunc_ln647_1_fu_221_p1}, {grp_fu_141_p4}};

assign p_Result_2_fu_249_p3 = {{64'd0}, {grp_fu_132_p4}};

assign p_Result_3_fu_258_p3 = {{8'd0}, {grp_fu_141_p4}};

assign p_Result_9_i_fu_170_p4 = {{rx_udp2shiftFifo_V_k_dout[63:8]}};

assign p_Result_s_fu_212_p3 = {{trunc_ln647_fu_209_p1}, {grp_fu_132_p4}};

assign rs_firstWord_load_load_fu_166_p1 = ap_sig_allocacmp_rs_firstWord_load;

assign tmp_last_V_1_fu_180_p2 = ((p_Result_9_i_fu_170_p4 == 56'd0) ? 1'b1 : 1'b0);

assign tmp_last_V_fu_162_p1 = rx_udp2shiftFifo_V_l_dout;

assign tmp_nbreadreq_fu_72_p5 = (rx_udp2shiftFifo_V_l_empty_n & rx_udp2shiftFifo_V_k_empty_n & rx_udp2shiftFifo_V_d_empty_n);

assign trunc_ln647_1_fu_221_p1 = tmp_keep_V_3_reg_281[7:0];

assign trunc_ln647_fu_209_p1 = tmp_data_V_3_reg_275[63:0];

endmodule //udp_rshiftWordByOcte
