# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../rtl/xilinx_ip/clk_pll" \
"../../../../../../rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" \
"../../../../../../rtl/xilinx_ip/clk_pll/clk_pll.v" \
"../../../../../../rtl/xilinx_ip/data_ram/sim/data_ram.v" \
"../../../../../../rtl/xilinx_ip/inst_ram/sim/inst_ram.v" \
"../../../../../../rtl/myCPU/CP0.v" \
"../../../../../../rtl/myCPU/HILO_regfile.v" \
"../../../../../../rtl/myCPU/alu.v" \
"../../../../../../rtl/BRIDGE/bridge_1x2.v" \
"../../../../../../rtl/CONFREG/confreg.v" \
"../../../../../../rtl/myCPU/datapath.v" \
"../../../../../../rtl/myCPU/decode.v" \
"../../../../../../rtl/myCPU/decode_ctrl.v" \
"../../../../../../rtl/myCPU/ex_mem.v" \
"../../../../../../rtl/myCPU/exception.v" \
"../../../../../../rtl/myCPU/exe_ctrl.v" \
"../../../../../../rtl/myCPU/forwarding_unit.v" \
"../../../../../../rtl/myCPU/hazard_detection_unit.v" \
"../../../../../../rtl/myCPU/id_ex.v" \
"../../../../../../rtl/myCPU/if_id.v" \
"../../../../../../rtl/myCPU/mem_ctrl.v" \
"../../../../../../rtl/myCPU/mem_wb.v" \
"../../../../../../rtl/myCPU/multiply.v" \
"../../../../../../rtl/myCPU/mux.v" \
"../../../../../../rtl/myCPU/npc.v" \
"../../../../../../rtl/myCPU/pc.v" \
"../../../../../../rtl/myCPU/regfile.v" \
"../../../../../../rtl/myCPU/signext.v" \
"../../../../../../rtl/soc_lite_top.v" \
"../../../../../../rtl/myCPU/wb_ctrl.v" \
"../../../../../../testbench/mycpu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
