Actel Designer Software
Version: 9.1.0.18
Release: v9.1


 Netlist Reading Time = 0.0 seconds
Imported the files:
   C:\Users\dell\Desktop\WorkFolder\2D_NMR_EC_FPGA_150131\synthesis\NMR_TOP.edn
   C:\Users\dell\Desktop\WorkFolder\2D_NMR_EC_FPGA_150131\component\work\NMR_TOP\NMR_TOP.pdc
   C:\Users\dell\Desktop\WorkFolder\2D_NMR_EC_FPGA_150131\synthesis\NMR_TOP_sdc.sdc
   C:\Users\dell\Desktop\WorkFolder\2D_NMR_EC_FPGA_150131\constraint\NMR_TOP_PIN_LOCKED.pdc

The Import command succeeded ( 00:00:14 )
Info: The design
      C:\Users\dell\Desktop\WorkFolder\2D_NMR_EC_FPGA_150131\designer\impl3\NMR_TOP_1.adb was
      last modified by software version 9.1.0.18.
Opened an existing Libero design
C:\Users\dell\Desktop\WorkFolder\2D_NMR_EC_FPGA_150131\designer\impl3\NMR_TOP_1.adb.
Warning: Your ACTEL_VISTA license will expire in 29 days.
'BA_NAME' set to 'NMR_TOP_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl3'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl3'
'IDE_DESIGNERVIEW_REVNUM0' set to '3'
'IDE_DESIGNERVIEW_ROOTDIR' set to
'C:\Users\dell\Desktop\WorkFolder\2D_NMR_EC_FPGA_150131\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '3'

The Execute Script command succeeded ( 00:00:00 )
=====================================================================
Parameters used to run compile:
===============================

Family      : ProASIC3
Device      : A3P1000
Package     : 208 PQFP
Source      : C:\Users\dell\Desktop\WorkFolder\2D_NMR_EC_FPGA_150131\synthesis\NMR_TOP.edn

C:\Users\dell\Desktop\WorkFolder\2D_NMR_EC_FPGA_150131\component\work\NMR_TOP\NMR_TOP.pdc
              C:\Users\dell\Desktop\WorkFolder\2D_NMR_EC_FPGA_150131\synthesis\NMR_TOP_sdc.sdc

C:\Users\dell\Desktop\WorkFolder\2D_NMR_EC_FPGA_150131\constraint\NMR_TOP_PIN_LOCKED.pdc
Format      : EDIF
Topcell     : NMR_TOP
Speed grade : -2
Temp        : 0:25:70
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : No
Keep Existing Timing Constraints   : No

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : Yes
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R7C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R7C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R7C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R7C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R7C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R7C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R10C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R10C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R10C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R10C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R10C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R10C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R3C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R3C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R3C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R3C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R3C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R3C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R6C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R6C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R6C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R6C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R6C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R6C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R1C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R1C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R1C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R1C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R1C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R1C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R15C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R15C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R15C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R15C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R15C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R15C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R11C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R11C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R11C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R11C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R11C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R11C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R13C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R13C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R13C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R13C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R13C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R13C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R8C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R8C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R8C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R8C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R8C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R8C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R14C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R14C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R14C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R14C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R14C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R14C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R2C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R2C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R2C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R2C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R2C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R2C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R9C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R9C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R9C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R9C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R9C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R9C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R4C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R4C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R4C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R4C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R4C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R4C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R12C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R12C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R12C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R12C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R12C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R12C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R0C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R0C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R0C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R0C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R0C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R0C0_RD17 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R5C0_RD12 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R5C0_RD13 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R5C0_RD14 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R5C0_RD15 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R5C0_RD16 drives no load.
Warning: CMP201: Net Signal_Noise_Acq_0/noise_acq_0/RAM_0/RAM_R5C0_RD17 drives no load.
Warning: CMP201: Net ClockManagement_0/pllclk_0/Core_GLC drives no load.
Warning: CMP201: Net ClockManagement_0/pllclk_0/Core_LOCK drives no load.
Warning: CMP201: Net ClockManagement_0/pllclk_0/Core_YB drives no load.
Warning: CMP201: Net ClockManagement_0/pllclk_0/Core_YC drives no load.

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                0
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        127

    Total macros optimized  127

Warning: CMP503: Remapped 42 enable flip-flop(s) to a 2-tile implementation because the CLR/PRE
         pin on the enable flip-flop is not being driven by a global net.

There were 0 error(s) and 101 warning(s) in this design.
=====================================================================

Reading user pdc (Physical Design Constraints) file(s) postcompile


There were 0 error(s) and 0 warning(s) in reading the user pdc.

=====================================================================

Reading previous post-compile physical placement constraints.


There were 0 error(s) and 0 warning(s).

=====================================================================
Compile report:
===============

    CORE                       Used:   7720  Total:  24576   (31.41%)
    IO (W/ clocks)             Used:     96  Total:    154   (62.34%)
    Differential IO            Used:      0  Total:     35   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      6  Total:     18   (33.33%)
    PLL                        Used:      1  Total:      1   (100.00%)
    RAM/FIFO                   Used:     16  Total:     32   (50.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 5      | 6  (83.33%)*
    Quadrant global | 1      | 12 (8.33%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 5104         | 5104
    SEQ     | 2616         | 2616

I/O Function:

    Type                          | w/o register  | w/ register  | w/ DDR register
    ------------------------------|---------------|--------------|----------------
    Input I/O                     | 38            | 0            | 0
    Output I/O                    | 34            | 8            | 0
    Bidirectional I/O             | 16            | 0            | 0
    Differential Input I/O Pairs  | 0             | 0            | 0
    Differential Output I/O Pairs | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVCMOS33                        | 3.30v | N/A   | 38    | 42     | 16

I/O Placement:

    Locked  :  96 ( 100.00% )
    Placed  :   0
    UnPlaced:   0

Net information report:
=======================

The following nets drive enable flip-flops that have been remapped to a 2-tile implementation:
    EffCnt  Type          Name
    --------------------------
    15      SET/RESET_NET Net   : s_acq_change_0_s_rst
                          Driver: s_acq_change_0/s_rst
    12      SET/RESET_NET Net   : bri_dump_sw_0_reset_out
                          Driver: bri_dump_sw_0/reset_out
    11      SET/RESET_NET Net   : n_acq_change_0_n_rst_n
                          Driver: n_acq_change_0/n_rst_n
    2       SET/RESET_NET Net   : PLUSE_0/bri_state_0/en
                          Driver: PLUSE_0/bri_state_0/en
    1       SET/RESET_NET Net   : s_acq_change_0_s_rst_6
                          Driver: s_acq_change_0/s_rst_6
    1       INT_NET       Net   : bri_dump_sw_0_reset_out_0
                          Driver: bri_dump_sw_0/reset_out_0_0

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    2259    CLK_NET       Net   : GLA
                          Driver: ClockManagement_0/pllclk_0/Core
                          Source: ESSENTIAL
    254     INT_NET       Net   : scalestate_0/un1_CS6_33
                          Driver: scalestate_0/CS_RNIOP9R_0[18]
                          Source: NETLIST
    229     INT_NET       Net   : net_27
                          Driver: GPMI_0/rst_n_module_0/rst_nr2_RNIODQ1
                          Source: NETLIST
    164     CLK_NET       Net   : Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0_clk_add
                          Driver:
Signal_Noise_Acq_0/signal_acq_0/signalclkctrl_0/enadd_RNIFR95_0
                          Source: NETLIST
    1       INT_NET       Net   : ClockManagement_0/pllclk_0_GLB
                          Driver: ClockManagement_0/pllclk_0/Core
                          Source: ESSENTIAL

The following nets have been assigned to a quadrant global resource:
    Fanout  Type          Name
    --------------------------
    137     CLK_NET       Net   : ddsclkout_c
                          Driver: ddsclkout_pad
                          Region: quadrant_LL

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    44      INT_NET       Net   : Signal_Noise_Acq_0/s_clk_div4_0_clkout
                          Driver: Signal_Noise_Acq_0/noise_acq_0/noiseclk_0/clkout
    32      INT_NET       Net   : Signal_Noise_Acq_0/noise_acq_0/n_rdclk
                          Driver: Signal_Noise_Acq_0/noise_acq_0/n_rdclk_syn_0/n_rdclk
    25      INT_NET       Net   : scalestate_0.CS_o[11]
                          Driver: scalestate_0/s_acqnum_1_ret_RNIN239
    25      INT_NET       Net   : top_code_0_scale_rst_0
                          Driver: top_code_0/scale_rst_0_0
    24      INT_NET       Net   : scalestate_0_s_acq
                          Driver: scalestate_0/s_acq
    24      SET/RESET_NET Net   : s_acq_change_0_s_rst_0
                          Driver: s_acq_change_0/s_rst_0_0
    24      SET/RESET_NET Net   : s_acq_change_0_s_rst_1
                          Driver: s_acq_change_0/s_rst_1_0
    24      SET/RESET_NET Net   : s_acq_change_0_s_rst_2
                          Driver: s_acq_change_0/s_rst_2
    24      SET/RESET_NET Net   : s_acq_change_0_s_rst_3
                          Driver: s_acq_change_0/s_rst_3
    24      SET/RESET_NET Net   : s_acq_change_0_s_rst_4
                          Driver: s_acq_change_0/s_rst_4

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    96      INT_NET       Net   : Signal_Noise_Acq_0/noise_acq_0/RAM_0/ADDRB_FF2_0_net
                          Driver: Signal_Noise_Acq_0/noise_acq_0/RAM_0/BFF1_0_inst
    48      INT_NET       Net   : Signal_Noise_Acq_0/noise_acq_0/RAM_0/ADDRB_FF2_1_net
                          Driver: Signal_Noise_Acq_0/noise_acq_0/RAM_0/BFF1_1_inst
    44      INT_NET       Net   : Signal_Noise_Acq_0/s_clk_div4_0_clkout
                          Driver: Signal_Noise_Acq_0/noise_acq_0/noiseclk_0/clkout
    32      INT_NET       Net   : Signal_Noise_Acq_0/noise_acq_0/n_rdclk
                          Driver: Signal_Noise_Acq_0/noise_acq_0/n_rdclk_syn_0/n_rdclk
    25      INT_NET       Net   : scalestate_0.CS_o[11]
                          Driver: scalestate_0/s_acqnum_1_ret_RNIN239
    25      INT_NET       Net   : top_code_0_scale_rst_0
                          Driver: top_code_0/scale_rst_0_0
    24      INT_NET       Net   : scalestate_0_s_acq
                          Driver: scalestate_0/s_acq
    24      SET/RESET_NET Net   : s_acq_change_0_s_rst_0
                          Driver: s_acq_change_0/s_rst_0_0
    24      SET/RESET_NET Net   : s_acq_change_0_s_rst_1
                          Driver: s_acq_change_0/s_rst_1_0
    24      SET/RESET_NET Net   : s_acq_change_0_s_rst_2
                          Driver: s_acq_change_0/s_rst_2


SDC Import: Begin processing constraints...



SDC Import: End processing constraints


The Compile command succeeded ( 00:00:15 )
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...
Info: PLC007: Created quadrant global region Qclock_ddsclkout_c for global net ddsclkout_c.



Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Thu Feb 05 17:08:44 2015

Placer Finished: Thu Feb 05 17:10:37 2015
Total Placer CPU Time:     00:01:53

                        o - o - o - o - o - o


Timing-driven Router 
Design: NMR_TOP_1                       Started: Thu Feb 05 17:10:48 2015

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: NMR_TOP_1                       
Finished: Thu Feb 05 17:11:57 2015
Total CPU Time:     00:01:08            Total Elapsed Time: 00:01:09
                        o - o - o - o - o - o

Loading the Timing data for the design.
Finished loading the Timing data.
TIMER: Max delay timing requirements have been met.
TIMER: Min delay timing requirements have been met.

The Layout command succeeded ( 00:03:33 )
Warning: The following files already exist:
         
         C:\Users\dell\Desktop\WorkFolder\2D_NMR_EC_FPGA_150131\designer\impl3\NMR_TOP_1.pdb
         
         Do you want to replace the files? [YES]

The Export-map command succeeded ( 00:00:16 )
Warning: Overwriting the existing file:
         C:\Users\dell\Desktop\WorkFolder\2D_NMR_EC_FPGA_150131\designer\impl3\NMR_TOP_1.pdb.
Wrote to the file:
C:\Users\dell\Desktop\WorkFolder\2D_NMR_EC_FPGA_150131\designer\impl3\NMR_TOP_1.pdb
CHECKSUM: DA01

The Generate programming file command succeeded ( 00:00:19 )
Design saved to file
C:\Users\dell\Desktop\WorkFolder\2D_NMR_EC_FPGA_150131\designer\impl3\NMR_TOP_1.adb.
Design closed.

