[{"name":"郭宏源","email":"hykuo@tsint.edu.tw","latestUpdate":"2020-06-12 16:26:40","objective":"最佳化組合邏輯與循序邏輯之演算法，可規劃邏輯元件，組合邏輯之VLSI設計，使用MSI與標準電路元件設計多層邏輯，使用閘陣列設計，循序邏輯之元件，循序邏輯之分析與合成，StateMachine設計與測試技巧，HDL語法介紹與實務設計。","schedule":"1. Review of Logic Design Fundamentals\n2. Combinational Logic\n3. Designing with NAND and NOR Gates\n4. Mealy/Moore Sequential Circuit Design\n5. Sequential Circuit Timing\n6. Hardware Description Languages\n7. VHDL &amp; Verilog Modules\n8. Modeling Flip-Flops\n9. Midterm Examination\n10. Simple Synthesis Examples\n11. Variables, Signals, and Constants\n12. Brief Overview of Programmable Logic Devices\n13. Field-Programmable Gate Arrays (FPGAs)\n14. Basic IO Control\n15. Traffic Light Controller\n16. Synchronization and Debouncing\n17. Final Report1\n18. Final Report2","scorePolicy":"平時: 20%\n期中考: 40%\n期末專案報告: 40%","materials":"1. Digital Systems Design Using VHDL 2/e, Charles Roth, 2008/2, ISBN：9780495244707, Cengage\n2. Fundamentals of Digital Logic with VHDL Design 3/e , Stephen Brown, 2009/3, ISBN：9780071287654, Mc Graw Hill","foreignLanguageTextbooks":true}]
