platform=xilinx_u280_xdma_201920_3
save-temps=1

[connectivity]
# Declare 1 instance of v_add_kernel called vak_1
nk=v_add_kernel:1:vak_1
# Assign A & B for vak_1 to different memory banks for parallel access
sp=vak_1.A:DDR[0]
sp=vak_1.B:DDR[1]
sp=vak_1.OUT:DDR[0]

[profile]
data=all:all:all  #monitor all instances of all kernels 
