/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  reg [7:0] _01_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_21z = ~(celloutsig_0_11z[0] & celloutsig_0_7z);
  assign celloutsig_1_0z = !(in_data[123] ? in_data[182] : in_data[157]);
  assign celloutsig_1_11z = ~celloutsig_1_8z;
  assign celloutsig_0_22z = ~celloutsig_0_15z[2];
  assign celloutsig_1_1z = ~celloutsig_1_0z;
  assign celloutsig_1_19z = celloutsig_1_13z | ~(celloutsig_1_3z);
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 14'h0000;
    else _00_ <= in_data[24:11];
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _01_ <= 8'h00;
    else _01_ <= { in_data[42:39], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_13z = { celloutsig_1_7z, celloutsig_1_8z } > { celloutsig_1_2z[10:4], celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_4z };
  assign celloutsig_1_8z = { in_data[114], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z } > { celloutsig_1_7z[2:1], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_5z[12:4], celloutsig_1_0z, celloutsig_1_4z } && in_data[178:166];
  assign celloutsig_0_5z = _01_[6:4] && celloutsig_0_4z[2:0];
  assign celloutsig_0_8z = { in_data[3:1], celloutsig_0_7z, _00_ } && { _00_[12:3], _01_ };
  assign celloutsig_1_15z = { celloutsig_1_7z[10:5], celloutsig_1_13z } || { celloutsig_1_2z[2:1], celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_3z = { _00_[10:3], celloutsig_0_0z } < { _00_[11], _01_ };
  assign celloutsig_0_7z = { in_data[65:64], celloutsig_0_6z } < { _00_[2], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_9z = celloutsig_1_5z[4] & ~(celloutsig_1_4z[1]);
  assign celloutsig_1_4z = { celloutsig_1_2z[10:9], celloutsig_1_3z } % { 1'h1, celloutsig_1_0z, in_data[96] };
  assign celloutsig_0_4z = _00_[3] ? { _00_[6:4], celloutsig_0_3z, celloutsig_0_0z } : _01_[5:1];
  assign celloutsig_0_15z = - { _00_[3], celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_1_5z = - { in_data[169:160], celloutsig_1_4z };
  assign celloutsig_0_6z = celloutsig_0_4z[1] & celloutsig_0_3z;
  assign celloutsig_1_3z = ~^ { celloutsig_1_2z[5], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[160:151], celloutsig_1_1z } >> { in_data[144:137], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_7z = in_data[111:101] >>> celloutsig_1_2z;
  assign celloutsig_1_16z = in_data[158:151] ^ { celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_11z };
  assign celloutsig_0_11z = _00_[9:0] ^ { celloutsig_0_8z, _01_, celloutsig_0_6z };
  assign celloutsig_0_0z = ~((in_data[75] & in_data[20]) | in_data[27]);
  assign celloutsig_1_18z = ~((celloutsig_1_16z[0] & celloutsig_1_2z[7]) | celloutsig_1_5z[8]);
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
