
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Mon Nov 11 15:37:24 2024
| Design       : TOP
| Device       : PG2L50H
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                           
**********************************************************************************************************
                                                                           Clock   Non-clock              
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources     
----------------------------------------------------------------------------------------------------------
 TOP|CLK_undiv            1000.000     {0 500}        Declared                20          26  {CLK_undiv} 
==========================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               TOP|CLK_undiv                             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv                1.000 MHz     461.681 MHz       1000.000          2.166        997.834
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv              997.834       0.000              0             84
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv                0.255       0.000              0             84
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv                                     499.800       0.000              0             20
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv              998.781       0.000              0             84
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv                0.154       0.000              0             84
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv                                     499.800       0.000              0             20
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : count_fast[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[15]/opit_0_inv_AQ_perm/I1
Path Group  : TOP|CLK_undiv
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.047
  Launch Clock Delay      :  3.569
  Clock Pessimism Removal :  0.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.479       3.569         _N0              
 CLMS_279_397/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK

 CLMS_279_397/Q0                   tco                   0.213       3.782 r       count_fast[13]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.435       4.217         count_fast[13]   
 CLMS_279_373/Y0                   td                    0.235       4.452 r       N117_11/gateop_perm/L6
                                   net (fanout=2)        0.282       4.734         _N1813           
 CLMA_279_378/Y1                   td                    0.240       4.974 r       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.429       5.403         N117_inv         
 CLMS_279_397/C1                                                           r       count_fast[15]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                   5.403         Logic Levels: 2  
                                                                                   Logic: 0.688ns(37.514%), Route: 1.146ns(62.486%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.405    1003.047         _N0              
 CLMS_279_397/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.522    1003.569                          
 clock uncertainty                                      -0.050    1003.519                          

 Setup time                                             -0.282    1003.237                          

 Data required time                                               1003.237                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.237                          
 Data arrival time                                                   5.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.834                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[16]/opit_0_inv_AQ_perm/I0
Path Group  : TOP|CLK_undiv
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.047
  Launch Clock Delay      :  3.569
  Clock Pessimism Removal :  0.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.479       3.569         _N0              
 CLMS_279_397/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK

 CLMS_279_397/Q0                   tco                   0.213       3.782 r       count_fast[13]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.435       4.217         count_fast[13]   
 CLMS_279_373/Y0                   td                    0.235       4.452 r       N117_11/gateop_perm/L6
                                   net (fanout=2)        0.282       4.734         _N1813           
 CLMA_279_378/Y1                   td                    0.240       4.974 r       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.429       5.403         N117_inv         
 CLMS_279_397/D0                                                           r       count_fast[16]/opit_0_inv_AQ_perm/I0

 Data arrival time                                                   5.403         Logic Levels: 2  
                                                                                   Logic: 0.688ns(37.514%), Route: 1.146ns(62.486%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.405    1003.047         _N0              
 CLMS_279_397/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.522    1003.569                          
 clock uncertainty                                      -0.050    1003.519                          

 Setup time                                             -0.262    1003.257                          

 Data required time                                               1003.257                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.257                          
 Data arrival time                                                   5.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.854                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[10]/opit_0_inv_L6QL5Q1_perm/I3
Path Group  : TOP|CLK_undiv
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.049
  Launch Clock Delay      :  3.569
  Clock Pessimism Removal :  0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.479       3.569         _N0              
 CLMS_279_397/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK

 CLMS_279_397/Q0                   tco                   0.213       3.782 r       count_fast[13]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.435       4.217         count_fast[13]   
 CLMS_279_373/Y0                   td                    0.235       4.452 r       N117_11/gateop_perm/L6
                                   net (fanout=2)        0.282       4.734         _N1813           
 CLMA_279_378/Y1                   td                    0.240       4.974 r       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.285       5.259         N117_inv         
 CLMA_279_384/A3                                                           r       count_fast[10]/opit_0_inv_L6QL5Q1_perm/I3

 Data arrival time                                                   5.259         Logic Levels: 2  
                                                                                   Logic: 0.688ns(40.710%), Route: 1.002ns(59.290%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.407    1003.049         _N0              
 CLMA_279_384/CLK                                                          r       count_fast[10]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.492    1003.541                          
 clock uncertainty                                      -0.050    1003.491                          

 Setup time                                             -0.158    1003.333                          

 Data required time                                               1003.333                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.333                          
 Data arrival time                                                   5.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.074                          
====================================================================================================

====================================================================================================

Startpoint  : genblk1.clk_counter[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : genblk1.clk_counter[9]/opit_0_inv_AQ_perm/CIN
Path Group  : TOP|CLK_undiv
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.210  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.585
  Launch Clock Delay      :  3.065
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766       0.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557       2.384         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=9)        0.423       3.065         _N1              
 CLMA_279_300/CLK                                                          r       genblk1.clk_counter[8]/opit_0_inv_AQ_perm/CLK

 CLMA_279_300/Q3                   tco                   0.166       3.231 f       genblk1.clk_counter[8]/opit_0_inv_AQ_perm/Q
                                   net (fanout=1)        0.092       3.323         genblk1.clk_counter [8]
 CLMA_279_300/COUT                 td                    0.201       3.524 f       genblk1.clk_counter[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.524         _N394            
 CLMA_279_306/CIN                                                          f       genblk1.clk_counter[9]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   3.524         Logic Levels: 1  
                                                                                   Logic: 0.367ns(79.956%), Route: 0.092ns(20.044%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.495       3.585         _N0              
 CLMA_279_306/CLK                                                          r       genblk1.clk_counter[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.310       3.275                          
 clock uncertainty                                       0.000       3.275                          

 Hold time                                              -0.006       3.269                          

 Data required time                                                  3.269                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.269                          
 Data arrival time                                                   3.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : enable[3]/opit_0_inv_srl/CLK
Endpoint    : enable[0]/opit_0_inv_L5Q_perm/I4
Path Group  : TOP|CLK_undiv
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.570
  Launch Clock Delay      :  3.048
  Clock Pessimism Removal :  -0.521

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766       0.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557       2.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.406       3.048         _N0              
 CLMA_273_384/CLK                                                          r       enable[3]/opit_0_inv_srl/CLK

 CLMA_273_384/Q1                   tco                   0.166       3.214 f       enable[3]/opit_0_inv_srl/Q0
                                   net (fanout=8)        0.092       3.306         enable[3]        
 CLMA_273_384/A4                                                           f       enable[0]/opit_0_inv_L5Q_perm/I4

 Data arrival time                                                   3.306         Logic Levels: 0  
                                                                                   Logic: 0.166ns(64.341%), Route: 0.092ns(35.659%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.480       3.570         _N0              
 CLMA_273_384/CLK                                                          r       enable[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.521       3.049                          
 clock uncertainty                                       0.000       3.049                          

 Hold time                                              -0.029       3.020                          

 Data required time                                                  3.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.020                          
 Data arrival time                                                   3.306                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.286                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[2]/opit_0_inv_AQ_perm/I3
Path Group  : TOP|CLK_undiv
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.572
  Launch Clock Delay      :  3.050
  Clock Pessimism Removal :  -0.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766       0.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557       2.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.408       3.050         _N0              
 CLMS_279_379/CLK                                                          r       count_fast[4]/opit_0_inv_AQ_perm/CLK

 CLMS_279_379/Q0                   tco                   0.166       3.216 f       count_fast[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.092       3.308         count_fast[1]    
 CLMS_279_379/B3                                                           f       count_fast[2]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   3.308         Logic Levels: 0  
                                                                                   Logic: 0.166ns(64.341%), Route: 0.092ns(35.659%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.482       3.572         _N0              
 CLMS_279_379/CLK                                                          r       count_fast[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.522       3.050                          
 clock uncertainty                                       0.000       3.050                          

 Hold time                                              -0.041       3.009                          

 Data required time                                                  3.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.009                          
 Data arrival time                                                   3.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.299                          
====================================================================================================

====================================================================================================

Startpoint  : enable[7]/opit_0_inv/CLK
Endpoint    : SevenSegCatHL[9] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.480       3.570         _N0              
 CLMA_273_384/CLK                                                          r       enable[7]/opit_0_inv/CLK

 CLMA_273_384/Q0                   tco                   0.213       3.783 r       enable[7]/opit_0_inv/Q
                                   net (fanout=11)       0.573       4.356         enable[7]        
 CLMA_261_378/Y3                   td                    0.223       4.579 r       N52_30[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.282       4.861         _N602            
 CLMA_267_378/Y0                   td                    0.101       4.962 r       N52_31[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.125       5.087         _N606            
 CLMA_267_378/Y2                   td                    0.240       5.327 r       N52_33[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.732       6.059         _N614            
 CLMA_273_384/Y1                   td                    0.078       6.137 r       N52_35[3]/LUT6_inst_perm/L6
                                   net (fanout=7)        1.393       7.530         N52[3]           
 CLMA_285_499/CR0                  td                    0.342       7.872 r       N108[10]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.445       8.317         nt_SevenSegCatHL[9]
 IOLHR_292_516/DO_P                td                    1.231       9.548 r       SevenSegCatHL_obuf[9]/opit_1/DO_P
                                   net (fanout=1)        0.000       9.548         SevenSegCatHL_obuf[9]/ntO
 IOBD_300_516/PAD                  td                    2.425      11.973 r       SevenSegCatHL_obuf[9]/opit_0/O
                                   net (fanout=1)        0.057      12.030         SevenSegCatHL[9] 
 A4                                                                        r       SevenSegCatHL[9] (port)

 Data arrival time                                                  12.030         Logic Levels: 7  
                                                                                   Logic: 4.853ns(57.364%), Route: 3.607ns(42.636%)
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[13] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.480       3.570         _N0              
 CLMA_273_384/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMA_273_384/Q3                   tco                   0.213       3.783 r       enable[5]/opit_0_inv_srl/Q0
                                   net (fanout=11)       0.433       4.216         enable[5]        
 CLMA_261_378/Y0                   td                    0.235       4.451 r       N52_30[1]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.409       4.860         _N600            
 CLMA_267_378/Y1                   td                    0.078       4.938 r       N52_31[1]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.410       5.348         _N604            
 CLMA_261_379/Y1                   td                    0.188       5.536 r       N52_33[1]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.390       5.926         _N612            
 CLMA_273_378/Y2                   td                    0.188       6.114 r       N52_35[1]/LUT6_inst_perm/L6
                                   net (fanout=7)        1.051       7.165         N52[1]           
 CLMA_285_451/Y0                   td                    0.188       7.353 r       N108[12]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.792       8.145         nt_SevenSegCatHL[13]
 IOLHR_292_492/DO_P                td                    1.231       9.376 r       SevenSegCatHL_obuf[13]/opit_1/DO_P
                                   net (fanout=1)        0.000       9.376         SevenSegCatHL_obuf[13]/ntO
 IOBD_300_492/PAD                  td                    2.425      11.801 r       SevenSegCatHL_obuf[13]/opit_0/O
                                   net (fanout=1)        0.046      11.847         SevenSegCatHL[13]
 B3                                                                        r       SevenSegCatHL[13] (port)

 Data arrival time                                                  11.847         Logic Levels: 7  
                                                                                   Logic: 4.746ns(57.340%), Route: 3.531ns(42.660%)
====================================================================================================

====================================================================================================

Startpoint  : enable[7]/opit_0_inv/CLK
Endpoint    : SevenSegCatHL[11] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.480       3.570         _N0              
 CLMA_273_384/CLK                                                          r       enable[7]/opit_0_inv/CLK

 CLMA_273_384/Q0                   tco                   0.213       3.783 r       enable[7]/opit_0_inv/Q
                                   net (fanout=11)       0.573       4.356         enable[7]        
 CLMA_261_378/Y3                   td                    0.223       4.579 r       N52_30[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.282       4.861         _N602            
 CLMA_267_378/Y0                   td                    0.101       4.962 r       N52_31[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.125       5.087         _N606            
 CLMA_267_378/Y2                   td                    0.240       5.327 r       N52_33[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.732       6.059         _N614            
 CLMA_273_384/Y1                   td                    0.078       6.137 r       N52_35[3]/LUT6_inst_perm/L6
                                   net (fanout=7)        1.393       7.530         N52[3]           
 CLMA_285_499/Y0                   td                    0.235       7.765 r       N108[10]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.293       8.058         nt_SevenSegCatHL[11]
 IOLHR_292_504/DO_P                td                    1.231       9.289 r       SevenSegCatHL_obuf[11]/opit_1/DO_P
                                   net (fanout=1)        0.000       9.289         SevenSegCatHL_obuf[11]/ntO
 IOBD_300_504/PAD                  td                    2.425      11.714 r       SevenSegCatHL_obuf[11]/opit_0/O
                                   net (fanout=1)        0.057      11.771         SevenSegCatHL[11]
 B1                                                                        r       SevenSegCatHL[11] (port)

 Data arrival time                                                  11.771         Logic Levels: 7  
                                                                                   Logic: 4.746ns(57.871%), Route: 3.455ns(42.129%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : genblk1.clk_counter[4]/opit_0_inv_AQ_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 f       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.678       0.709 f       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.709         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.095       0.804 f       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=28)       0.313       1.117         nt_RESET_n       
 CLMA_279_294/RS                                                           f       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   1.117         Logic Levels: 2  
                                                                                   Logic: 0.773ns(69.203%), Route: 0.344ns(30.797%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : genblk1.clk_counter[8]/opit_0_inv_AQ_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 f       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.678       0.709 f       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.709         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.095       0.804 f       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=28)       0.313       1.117         nt_RESET_n       
 CLMA_279_294/RSCO                 td                    0.084       1.201 r       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       1.201         ntR14            
 CLMA_279_300/RSCI                                                         r       genblk1.clk_counter[8]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   1.201         Logic Levels: 3  
                                                                                   Logic: 0.857ns(71.357%), Route: 0.344ns(28.643%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : genblk1.clk_counter[0]/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 f       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.678       0.709 f       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.709         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.095       0.804 f       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=28)       0.416       1.220         nt_RESET_n       
 CLMS_273_295/RS                                                           f       genblk1.clk_counter[0]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   1.220         Logic Levels: 2  
                                                                                   Logic: 0.773ns(63.361%), Route: 0.447ns(36.639%)
====================================================================================================

{TOP|CLK_undiv} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_279_384/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_279_384/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMS_279_379/CLK        count_fast[4]/opit_0_inv_AQ_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : count_fast[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[15]/opit_0_inv_AQ_perm/I1
Path Group  : TOP|CLK_undiv
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.935
  Launch Clock Delay      :  2.287
  Clock Pessimism Removal :  0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.313       2.287         _N0              
 CLMS_279_397/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK

 CLMS_279_397/Q0                   tco                   0.125       2.412 f       count_fast[13]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.260       2.672         count_fast[13]   
 CLMS_279_373/Y0                   td                    0.122       2.794 f       N117_11/gateop_perm/L6
                                   net (fanout=2)        0.160       2.954         _N1813           
 CLMA_279_378/Y1                   td                    0.125       3.079 f       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.243       3.322         N117_inv         
 CLMS_279_397/C1                                                           f       count_fast[15]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                   3.322         Logic Levels: 2  
                                                                                   Logic: 0.372ns(35.942%), Route: 0.663ns(64.058%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.265    1001.935         _N0              
 CLMS_279_397/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.352    1002.287                          
 clock uncertainty                                      -0.050    1002.237                          

 Setup time                                             -0.134    1002.103                          

 Data required time                                               1002.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.103                          
 Data arrival time                                                   3.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.781                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[16]/opit_0_inv_AQ_perm/I0
Path Group  : TOP|CLK_undiv
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.935
  Launch Clock Delay      :  2.287
  Clock Pessimism Removal :  0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.313       2.287         _N0              
 CLMS_279_397/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK

 CLMS_279_397/Q0                   tco                   0.125       2.412 f       count_fast[13]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.260       2.672         count_fast[13]   
 CLMS_279_373/Y0                   td                    0.122       2.794 f       N117_11/gateop_perm/L6
                                   net (fanout=2)        0.160       2.954         _N1813           
 CLMA_279_378/Y1                   td                    0.125       3.079 f       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.243       3.322         N117_inv         
 CLMS_279_397/D0                                                           f       count_fast[16]/opit_0_inv_AQ_perm/I0

 Data arrival time                                                   3.322         Logic Levels: 2  
                                                                                   Logic: 0.372ns(35.942%), Route: 0.663ns(64.058%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.265    1001.935         _N0              
 CLMS_279_397/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.352    1002.287                          
 clock uncertainty                                      -0.050    1002.237                          

 Setup time                                             -0.134    1002.103                          

 Data required time                                               1002.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.103                          
 Data arrival time                                                   3.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.781                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[10]/opit_0_inv_L6QL5Q1_perm/I3
Path Group  : TOP|CLK_undiv
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.937
  Launch Clock Delay      :  2.287
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.313       2.287         _N0              
 CLMS_279_397/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK

 CLMS_279_397/Q0                   tco                   0.125       2.412 f       count_fast[13]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.260       2.672         count_fast[13]   
 CLMS_279_373/Y0                   td                    0.122       2.794 f       N117_11/gateop_perm/L6
                                   net (fanout=2)        0.160       2.954         _N1813           
 CLMA_279_378/Y1                   td                    0.125       3.079 f       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.160       3.239         N117_inv         
 CLMA_279_384/A3                                                           f       count_fast[10]/opit_0_inv_L6QL5Q1_perm/I3

 Data arrival time                                                   3.239         Logic Levels: 2  
                                                                                   Logic: 0.372ns(39.076%), Route: 0.580ns(60.924%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.267    1001.937         _N0              
 CLMA_279_384/CLK                                                          r       count_fast[10]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.337    1002.274                          
 clock uncertainty                                      -0.050    1002.224                          

 Setup time                                             -0.082    1002.142                          

 Data required time                                               1002.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.142                          
 Data arrival time                                                   3.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.903                          
====================================================================================================

====================================================================================================

Startpoint  : genblk1.clk_counter[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : genblk1.clk_counter[9]/opit_0_inv_AQ_perm/CIN
Path Group  : TOP|CLK_undiv
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.303
  Launch Clock Delay      :  1.953
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445       0.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334       1.475         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=9)        0.283       1.953         _N1              
 CLMA_279_300/CLK                                                          r       genblk1.clk_counter[8]/opit_0_inv_AQ_perm/CLK

 CLMA_279_300/Q3                   tco                   0.103       2.056 r       genblk1.clk_counter[8]/opit_0_inv_AQ_perm/Q
                                   net (fanout=1)        0.056       2.112         genblk1.clk_counter [8]
 CLMA_279_300/COUT                 td                    0.135       2.247 f       genblk1.clk_counter[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       2.247         _N394            
 CLMA_279_306/CIN                                                          f       genblk1.clk_counter[9]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   2.247         Logic Levels: 1  
                                                                                   Logic: 0.238ns(80.952%), Route: 0.056ns(19.048%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.329       2.303         _N0              
 CLMA_279_306/CLK                                                          r       genblk1.clk_counter[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.203       2.100                          
 clock uncertainty                                       0.000       2.100                          

 Hold time                                              -0.007       2.093                          

 Data required time                                                  2.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.093                          
 Data arrival time                                                   2.247                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.154                          
====================================================================================================

====================================================================================================

Startpoint  : enable[3]/opit_0_inv_srl/CLK
Endpoint    : enable[0]/opit_0_inv_L5Q_perm/I4
Path Group  : TOP|CLK_undiv
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.288
  Launch Clock Delay      :  1.936
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445       0.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334       1.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.266       1.936         _N0              
 CLMA_273_384/CLK                                                          r       enable[3]/opit_0_inv_srl/CLK

 CLMA_273_384/Q1                   tco                   0.103       2.039 r       enable[3]/opit_0_inv_srl/Q0
                                   net (fanout=8)        0.057       2.096         enable[3]        
 CLMA_273_384/A4                                                           r       enable[0]/opit_0_inv_L5Q_perm/I4

 Data arrival time                                                   2.096         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.375%), Route: 0.057ns(35.625%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.314       2.288         _N0              
 CLMA_273_384/CLK                                                          r       enable[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.352       1.936                          
 clock uncertainty                                       0.000       1.936                          

 Hold time                                              -0.015       1.921                          

 Data required time                                                  1.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.921                          
 Data arrival time                                                   2.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.175                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[2]/opit_0_inv_AQ_perm/I3
Path Group  : TOP|CLK_undiv
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.291
  Launch Clock Delay      :  1.938
  Clock Pessimism Removal :  -0.353

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445       0.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334       1.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.268       1.938         _N0              
 CLMS_279_379/CLK                                                          r       count_fast[4]/opit_0_inv_AQ_perm/CLK

 CLMS_279_379/Q0                   tco                   0.103       2.041 r       count_fast[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.057       2.098         count_fast[1]    
 CLMS_279_379/B3                                                           r       count_fast[2]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   2.098         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.375%), Route: 0.057ns(35.625%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.317       2.291         _N0              
 CLMS_279_379/CLK                                                          r       count_fast[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.353       1.938                          
 clock uncertainty                                       0.000       1.938                          

 Hold time                                              -0.027       1.911                          

 Data required time                                                  1.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.911                          
 Data arrival time                                                   2.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.187                          
====================================================================================================

====================================================================================================

Startpoint  : enable[7]/opit_0_inv/CLK
Endpoint    : SevenSegCatHL[9] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.314       2.288         _N0              
 CLMA_273_384/CLK                                                          r       enable[7]/opit_0_inv/CLK

 CLMA_273_384/Q0                   tco                   0.125       2.413 f       enable[7]/opit_0_inv/Q
                                   net (fanout=11)       0.313       2.726         enable[7]        
 CLMA_261_378/Y3                   td                    0.125       2.851 f       N52_30[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       3.011         _N602            
 CLMA_267_378/Y0                   td                    0.066       3.077 f       N52_31[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       3.152         _N606            
 CLMA_267_378/Y2                   td                    0.125       3.277 f       N52_33[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.393       3.670         _N614            
 CLMA_273_384/Y1                   td                    0.039       3.709 f       N52_35[3]/LUT6_inst_perm/L6
                                   net (fanout=7)        0.834       4.543         N52[3]           
 CLMA_285_499/CR0                  td                    0.184       4.727 r       N108[10]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.234       4.961         nt_SevenSegCatHL[9]
 IOLHR_292_516/DO_P                td                    0.488       5.449 r       SevenSegCatHL_obuf[9]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.449         SevenSegCatHL_obuf[9]/ntO
 IOBD_300_516/PAD                  td                    1.850       7.299 r       SevenSegCatHL_obuf[9]/opit_0/O
                                   net (fanout=1)        0.057       7.356         SevenSegCatHL[9] 
 A4                                                                        r       SevenSegCatHL[9] (port)

 Data arrival time                                                   7.356         Logic Levels: 7  
                                                                                   Logic: 3.002ns(59.234%), Route: 2.066ns(40.766%)
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[13] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.314       2.288         _N0              
 CLMA_273_384/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMA_273_384/Q3                   tco                   0.125       2.413 f       enable[5]/opit_0_inv_srl/Q0
                                   net (fanout=11)       0.243       2.656         enable[5]        
 CLMA_261_378/Y0                   td                    0.122       2.778 f       N52_30[1]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.227       3.005         _N600            
 CLMA_267_378/Y1                   td                    0.039       3.044 f       N52_31[1]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.227       3.271         _N604            
 CLMA_261_379/Y1                   td                    0.100       3.371 f       N52_33[1]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.234       3.605         _N612            
 CLMA_273_378/Y2                   td                    0.100       3.705 f       N52_35[1]/LUT6_inst_perm/L6
                                   net (fanout=7)        0.617       4.322         N52[1]           
 CLMA_285_451/Y0                   td                    0.104       4.426 r       N108[12]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.423       4.849         nt_SevenSegCatHL[13]
 IOLHR_292_492/DO_P                td                    0.488       5.337 r       SevenSegCatHL_obuf[13]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.337         SevenSegCatHL_obuf[13]/ntO
 IOBD_300_492/PAD                  td                    1.850       7.187 r       SevenSegCatHL_obuf[13]/opit_0/O
                                   net (fanout=1)        0.046       7.233         SevenSegCatHL[13]
 B3                                                                        r       SevenSegCatHL[13] (port)

 Data arrival time                                                   7.233         Logic Levels: 7  
                                                                                   Logic: 2.928ns(59.211%), Route: 2.017ns(40.789%)
====================================================================================================

====================================================================================================

Startpoint  : enable[7]/opit_0_inv/CLK
Endpoint    : SevenSegCatHL[11] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.314       2.288         _N0              
 CLMA_273_384/CLK                                                          r       enable[7]/opit_0_inv/CLK

 CLMA_273_384/Q0                   tco                   0.125       2.413 f       enable[7]/opit_0_inv/Q
                                   net (fanout=11)       0.313       2.726         enable[7]        
 CLMA_261_378/Y3                   td                    0.125       2.851 f       N52_30[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       3.011         _N602            
 CLMA_267_378/Y0                   td                    0.066       3.077 f       N52_31[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       3.152         _N606            
 CLMA_267_378/Y2                   td                    0.125       3.277 f       N52_33[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.393       3.670         _N614            
 CLMA_273_384/Y1                   td                    0.039       3.709 f       N52_35[3]/LUT6_inst_perm/L6
                                   net (fanout=7)        0.834       4.543         N52[3]           
 CLMA_285_499/Y0                   td                    0.123       4.666 r       N108[10]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.153       4.819         nt_SevenSegCatHL[11]
 IOLHR_292_504/DO_P                td                    0.488       5.307 r       SevenSegCatHL_obuf[11]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.307         SevenSegCatHL_obuf[11]/ntO
 IOBD_300_504/PAD                  td                    1.850       7.157 r       SevenSegCatHL_obuf[11]/opit_0/O
                                   net (fanout=1)        0.057       7.214         SevenSegCatHL[11]
 B1                                                                        r       SevenSegCatHL[11] (port)

 Data arrival time                                                   7.214         Logic Levels: 7  
                                                                                   Logic: 2.941ns(59.704%), Route: 1.985ns(40.296%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : genblk1.clk_counter[4]/opit_0_inv_AQ_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 f       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.440       0.471 f       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.471         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.073       0.544 f       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=28)       0.215       0.759         nt_RESET_n       
 CLMA_279_294/RS                                                           f       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   0.759         Logic Levels: 2  
                                                                                   Logic: 0.513ns(67.589%), Route: 0.246ns(32.411%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : genblk1.clk_counter[8]/opit_0_inv_AQ_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 f       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.440       0.471 f       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.471         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.073       0.544 f       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=28)       0.215       0.759         nt_RESET_n       
 CLMA_279_294/RSCO                 td                    0.046       0.805 r       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       0.805         ntR14            
 CLMA_279_300/RSCI                                                         r       genblk1.clk_counter[8]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   0.805         Logic Levels: 3  
                                                                                   Logic: 0.559ns(69.441%), Route: 0.246ns(30.559%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : genblk1.clk_counter[0]/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 f       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.440       0.471 f       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.471         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.073       0.544 f       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=28)       0.283       0.827         nt_RESET_n       
 CLMS_273_295/RS                                                           f       genblk1.clk_counter[0]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   0.827         Logic Levels: 2  
                                                                                   Logic: 0.513ns(62.031%), Route: 0.314ns(37.969%)
====================================================================================================

{TOP|CLK_undiv} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_279_384/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_279_384/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMS_279_379/CLK        count_fast[4]/opit_0_inv_AQ_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                          
+----------------------------------------------------------------------------------------------------------------------------------+
| Input      | F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/place_route/TOP_pnr.adf       
| Output     | F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/report_timing/TOP_rtp.adf     
|            | F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/report_timing/TOP.rtr         
|            | F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/report_timing/rtr.db          
+----------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 813 MB
Total CPU  time to report_timing completion : 0h:0m:2s
Process Total CPU  time to report_timing completion : 0h:0m:2s
Total real time to report_timing completion : 0h:0m:16s
