#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Wed Apr 15 12:43:46 2015
# Process ID: 6812
# Log file: C:/Users/Ian/project_tubii_7020/edit_testFIFO_v1_0.runs/synth_1/testFIFO_v1_0.rds
# Journal file: C:/Users/Ian/project_tubii_7020/edit_testFIFO_v1_0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source testFIFO_v1_0.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg400-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths {
#   c:/Users/Ian/project_tubii_7020/testFIFO_1.0
#   c:/Users/Ian/project_tubii_7020/tubiiFIFO_1.0
#   c:/Users/Ian/project_tubii_7020/nothing_1.0
#   c:/Users/Ian/project_tubii_7020/masterOut_1.0
#   c:/Users/Ian/project_tubii_7020/testmaster_1.0
#   c:/Users/Ian/project_tubii_7020/testPulser_1.0
#   c:/Users/Ian/project_tubii_7020/triggerOut_1.0
#   c:/Users/Ian/project_tubii_7020/clockLogic_1.0
#   c:/Users/Ian/project_tubii_7020/triggerSplit_1.0
#   c:/Users/Ian/project_tubii_7020
# } [current_fileset]
# read_vhdl {
#   c:/Users/Ian/project_tubii_7020/testFIFO_1.0/hdl/testFIFO_v1_0_S00_AXI.vhd
#   c:/Users/Ian/project_tubii_7020/testFIFO_1.0/hdl/testFIFO_v1_0.vhd
# }
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/Ian/project_tubii_7020/edit_testFIFO_v1_0.data/wt [current_project]
# set_property parent.project_dir C:/Users/Ian/project_tubii_7020 [current_project]
# synth_design -top testFIFO_v1_0 -part xc7z020clg400-1
Command: synth_design -top testFIFO_v1_0 -part xc7z020clg400-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 234.688 ; gain = 85.570
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'testFIFO_v1_0' [c:/Users/Ian/project_tubii_7020/testFIFO_1.0/hdl/testFIFO_v1_0.vhd:51]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'testFIFO_v1_0_S00_AXI' declared at 'c:/Users/Ian/project_tubii_7020/testFIFO_1.0/hdl/testFIFO_v1_0_S00_AXI.vhd:6' bound to instance 'testFIFO_v1_0_S00_AXI_inst' of component 'testFIFO_v1_0_S00_AXI' [c:/Users/Ian/project_tubii_7020/testFIFO_1.0/hdl/testFIFO_v1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'testFIFO_v1_0_S00_AXI__parameterized0' [c:/Users/Ian/project_tubii_7020/testFIFO_1.0/hdl/testFIFO_v1_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/testFIFO_1.0/hdl/testFIFO_v1_0_S00_AXI.vhd:256]
INFO: [Synth 8-226] default block is never used [c:/Users/Ian/project_tubii_7020/testFIFO_1.0/hdl/testFIFO_v1_0_S00_AXI.vhd:389]
INFO: [Synth 8-256] done synthesizing module 'testFIFO_v1_0_S00_AXI__parameterized0' (1#1) [c:/Users/Ian/project_tubii_7020/testFIFO_1.0/hdl/testFIFO_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'testFIFO_v1_0' (2#1) [c:/Users/Ian/project_tubii_7020/testFIFO_1.0/hdl/testFIFO_v1_0.vhd:51]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 268.195 ; gain = 119.078
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 268.195 ; gain = 119.078
---------------------------------------------------------------------------------


Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 550.813 ; gain = 401.695
---------------------------------------------------------------------------------

No constraint files found.

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 6     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module testFIFO_v1_0 
Detailed RTL Component Info : 
Module testFIFO_v1_0_S00_AXI__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 6     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\testFIFO_v1_0_S00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module testFIFO_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testFIFO_v1_0_S00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module testFIFO_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testFIFO_v1_0_S00_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module testFIFO_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testFIFO_v1_0_S00_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module testFIFO_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testFIFO_v1_0_S00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module testFIFO_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testFIFO_v1_0_S00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module testFIFO_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testFIFO_v1_0_S00_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module testFIFO_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testFIFO_v1_0_S00_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module testFIFO_v1_0.
WARNING: [Synth 8-3331] design testFIFO_v1_0 has unconnected port s00_axi_awaddr[1]
WARNING: [Synth 8-3331] design testFIFO_v1_0 has unconnected port s00_axi_awaddr[0]
WARNING: [Synth 8-3331] design testFIFO_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design testFIFO_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design testFIFO_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design testFIFO_v1_0 has unconnected port s00_axi_araddr[1]
WARNING: [Synth 8-3331] design testFIFO_v1_0 has unconnected port s00_axi_araddr[0]
WARNING: [Synth 8-3331] design testFIFO_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design testFIFO_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design testFIFO_v1_0 has unconnected port s00_axi_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 560.617 ; gain = 411.500
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+--------------+---------------------------------------+--------------------+----------------------+-----------------------------+----------------------+
|Module Name   | RTL Object                            | Inference Criteria | Size (depth X width) | Primitives                  | Hierarchical Name    | 
+--------------+---------------------------------------+--------------------+----------------------+-----------------------------+----------------------+
|testFIFO_v1_0 | testFIFO_v1_0_S00_AXI_inst/memory_reg | Implied            | 256 X 4              | RAM64X1D x 8  RAM64M x 40   | testFIFO_v1_0/ram__1 | 
+--------------+---------------------------------------+--------------------+----------------------+-----------------------------+----------------------+

Note: Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\testFIFO_v1_0_S00_AXI_inst/axi_bresp_reg[1] ) is unused and will be removed from module testFIFO_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testFIFO_v1_0_S00_AXI_inst/axi_bresp_reg[0] ) is unused and will be removed from module testFIFO_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testFIFO_v1_0_S00_AXI_inst/axi_rresp_reg[1] ) is unused and will be removed from module testFIFO_v1_0.
WARNING: [Synth 8-3332] Sequential element (\testFIFO_v1_0_S00_AXI_inst/axi_rresp_reg[0] ) is unused and will be removed from module testFIFO_v1_0.
No constraint files found.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 585.176 ; gain = 436.059
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 585.176 ; gain = 436.059
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 585.176 ; gain = 436.059
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 585.176 ; gain = 436.059
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 585.176 ; gain = 436.059
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 585.176 ; gain = 436.059
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |     3|
|3     |LUT2     |     5|
|4     |LUT3     |    12|
|5     |LUT4     |   112|
|6     |LUT5     |    11|
|7     |LUT6     |   137|
|8     |RAM64M   |    40|
|9     |RAM64X1D |     8|
|10    |FDRE     |   183|
|11    |FDSE     |     2|
|12    |IBUF     |    51|
|13    |OBUF     |    41|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------------------------+------+
|      |Instance                     |Module                                |Cells |
+------+-----------------------------+--------------------------------------+------+
|1     |top                          |                                      |   606|
|2     |  testFIFO_v1_0_S00_AXI_inst |testFIFO_v1_0_S00_AXI__parameterized0 |   513|
+------+-----------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 585.176 ; gain = 436.059
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 585.176 ; gain = 436.059
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 973.152 ; gain = 784.660
# write_checkpoint testFIFO_v1_0.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file testFIFO_v1_0_utilization_synth.rpt -pb testFIFO_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 973.152 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 15 12:44:33 2015...
