UVM_INFO <removed> @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test test...
UVM_INFO test.sv(44) @ 0: uvm_test_top [BUILD] Starting Build
UVM_INFO test.sv(49) @ 0: uvm_test_top [BUILD] Ending Build
UVM_INFO test.sv(44) @ 0: uvm_test_top.l1 [BUILD] Starting Build
UVM_INFO test.sv(49) @ 0: uvm_test_top.l1 [BUILD] Ending Build
UVM_INFO test.sv(44) @ 0: uvm_test_top.l2 [BUILD] Starting Build
UVM_INFO test.sv(49) @ 0: uvm_test_top.l2 [BUILD] Ending Build
UVM_INFO test.sv(125) @ 0: uvm_test_top [TEST_RUN] Setting up objections to certain phases
UVM_INFO test.sv(80) @ 0: uvm_test_top.l2 [RUN] Starting Run
UVM_INFO test.sv(80) @ 0: uvm_test_top.l1 [RUN] Starting Run
UVM_INFO test.sv(54) @ 0: uvm_test_top [RESET] Starting Reset
UVM_INFO test.sv(54) @ 0: uvm_test_top.l2 [RESET] Starting Reset
UVM_INFO test.sv(54) @ 0: uvm_test_top.l1 [RESET] Starting Reset
UVM_INFO test.sv(86) @ 100: uvm_test_top.l2 [RUN] Ending Run
UVM_INFO test.sv(86) @ 100: uvm_test_top.l1 [RUN] Ending Run
UVM_INFO test.sv(60) @ 100: uvm_test_top [RESET] Ending Reset
UVM_INFO test.sv(60) @ 100: uvm_test_top.l2 [RESET] Ending Reset
UVM_INFO test.sv(60) @ 100: uvm_test_top.l1 [RESET] Ending Reset
UVM_INFO <removed> @ 100: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO test.sv(66) @ 2000: uvm_test_top [MAIN] Starting Main
UVM_INFO test.sv(66) @ 2000: uvm_test_top.l2 [MAIN] Starting Main
UVM_INFO test.sv(66) @ 2000: uvm_test_top.l1 [MAIN] Starting Main
UVM_INFO test.sv(74) @ 2100: uvm_test_top [MAIN] Ending Main
UVM_INFO test.sv(74) @ 2100: uvm_test_top.l2 [MAIN] Ending Main
UVM_INFO test.sv(74) @ 2100: uvm_test_top.l1 [MAIN] Ending Main
UVM_INFO test.sv(132) @ 3000: uvm_test_top [TEST_RUN] Ending run phase
UVM_INFO test.sv(91) @ 3000: uvm_test_top.l1 [EXTRACT] Starting Extract
UVM_INFO test.sv(96) @ 3000: uvm_test_top.l1 [EXTRACT] Ending Extract
UVM_INFO test.sv(91) @ 3000: uvm_test_top.l2 [EXTRACT] Starting Extract
UVM_INFO test.sv(96) @ 3000: uvm_test_top.l2 [EXTRACT] Ending Extract
UVM_INFO test.sv(91) @ 3000: uvm_test_top [EXTRACT] Starting Extract
UVM_INFO test.sv(96) @ 3000: uvm_test_top [EXTRACT] Ending Extract
*** UVM TEST PASSED ***
UVM_INFO <removed> @ 3000: reporter [UVM/REPORT/CATCHER] 
--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

UVM_INFO <removed> @ 3000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   34
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[BUILD]     6
[EXTRACT]     6
[MAIN]     6
[RESET]     6
[RNTST]     1
[RUN]     4
[TEST_DONE]     1
[TEST_RUN]     2
[UVM/RELNOTES]     1
[UVM/REPORT/CATCHER]     1

Simulation complete via $finish(1) at time 3 US + 103

