
InductionMotor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f38  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000570  080090d8  080090d8  000190d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009648  08009648  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  08009648  08009648  00019648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009650  08009650  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009650  08009650  00019650  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009654  08009654  00019654  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08009658  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000404  200001e8  0800983c  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200005ec  0800983c  000205ec  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020e  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d88b  00000000  00000000  00020251  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001fa4  00000000  00000000  0002dadc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d50  00000000  00000000  0002fa80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a63  00000000  00000000  000307d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001742f  00000000  00000000  00031233  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f3b3  00000000  00000000  00048662  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00090951  00000000  00000000  00057a15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004968  00000000  00000000  000e8368  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  000eccd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080090c0 	.word	0x080090c0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	080090c0 	.word	0x080090c0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b970 	b.w	8000ef0 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9e08      	ldr	r6, [sp, #32]
 8000c2e:	460d      	mov	r5, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	460f      	mov	r7, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4694      	mov	ip, r2
 8000c3c:	d965      	bls.n	8000d0a <__udivmoddi4+0xe2>
 8000c3e:	fab2 f382 	clz	r3, r2
 8000c42:	b143      	cbz	r3, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c48:	f1c3 0220 	rsb	r2, r3, #32
 8000c4c:	409f      	lsls	r7, r3
 8000c4e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c52:	4317      	orrs	r7, r2
 8000c54:	409c      	lsls	r4, r3
 8000c56:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c5a:	fa1f f58c 	uxth.w	r5, ip
 8000c5e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c62:	0c22      	lsrs	r2, r4, #16
 8000c64:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c68:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c6c:	fb01 f005 	mul.w	r0, r1, r5
 8000c70:	4290      	cmp	r0, r2
 8000c72:	d90a      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c74:	eb1c 0202 	adds.w	r2, ip, r2
 8000c78:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c7c:	f080 811b 	bcs.w	8000eb6 <__udivmoddi4+0x28e>
 8000c80:	4290      	cmp	r0, r2
 8000c82:	f240 8118 	bls.w	8000eb6 <__udivmoddi4+0x28e>
 8000c86:	3902      	subs	r1, #2
 8000c88:	4462      	add	r2, ip
 8000c8a:	1a12      	subs	r2, r2, r0
 8000c8c:	b2a4      	uxth	r4, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c9a:	fb00 f505 	mul.w	r5, r0, r5
 8000c9e:	42a5      	cmp	r5, r4
 8000ca0:	d90a      	bls.n	8000cb8 <__udivmoddi4+0x90>
 8000ca2:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000caa:	f080 8106 	bcs.w	8000eba <__udivmoddi4+0x292>
 8000cae:	42a5      	cmp	r5, r4
 8000cb0:	f240 8103 	bls.w	8000eba <__udivmoddi4+0x292>
 8000cb4:	4464      	add	r4, ip
 8000cb6:	3802      	subs	r0, #2
 8000cb8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cbc:	1b64      	subs	r4, r4, r5
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11e      	cbz	r6, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40dc      	lsrs	r4, r3
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d908      	bls.n	8000ce4 <__udivmoddi4+0xbc>
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	f000 80ec 	beq.w	8000eb0 <__udivmoddi4+0x288>
 8000cd8:	2100      	movs	r1, #0
 8000cda:	e9c6 0500 	strd	r0, r5, [r6]
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce4:	fab3 f183 	clz	r1, r3
 8000ce8:	2900      	cmp	r1, #0
 8000cea:	d149      	bne.n	8000d80 <__udivmoddi4+0x158>
 8000cec:	42ab      	cmp	r3, r5
 8000cee:	d302      	bcc.n	8000cf6 <__udivmoddi4+0xce>
 8000cf0:	4282      	cmp	r2, r0
 8000cf2:	f200 80f7 	bhi.w	8000ee4 <__udivmoddi4+0x2bc>
 8000cf6:	1a84      	subs	r4, r0, r2
 8000cf8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cfc:	2001      	movs	r0, #1
 8000cfe:	4617      	mov	r7, r2
 8000d00:	2e00      	cmp	r6, #0
 8000d02:	d0e2      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	e9c6 4700 	strd	r4, r7, [r6]
 8000d08:	e7df      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d0a:	b902      	cbnz	r2, 8000d0e <__udivmoddi4+0xe6>
 8000d0c:	deff      	udf	#255	; 0xff
 8000d0e:	fab2 f382 	clz	r3, r2
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	f040 808f 	bne.w	8000e36 <__udivmoddi4+0x20e>
 8000d18:	1a8a      	subs	r2, r1, r2
 8000d1a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d1e:	fa1f fe8c 	uxth.w	lr, ip
 8000d22:	2101      	movs	r1, #1
 8000d24:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d28:	fb07 2015 	mls	r0, r7, r5, r2
 8000d2c:	0c22      	lsrs	r2, r4, #16
 8000d2e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d32:	fb0e f005 	mul.w	r0, lr, r5
 8000d36:	4290      	cmp	r0, r2
 8000d38:	d908      	bls.n	8000d4c <__udivmoddi4+0x124>
 8000d3a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d3e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x122>
 8000d44:	4290      	cmp	r0, r2
 8000d46:	f200 80ca 	bhi.w	8000ede <__udivmoddi4+0x2b6>
 8000d4a:	4645      	mov	r5, r8
 8000d4c:	1a12      	subs	r2, r2, r0
 8000d4e:	b2a4      	uxth	r4, r4
 8000d50:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d54:	fb07 2210 	mls	r2, r7, r0, r2
 8000d58:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d5c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d60:	45a6      	cmp	lr, r4
 8000d62:	d908      	bls.n	8000d76 <__udivmoddi4+0x14e>
 8000d64:	eb1c 0404 	adds.w	r4, ip, r4
 8000d68:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d6c:	d202      	bcs.n	8000d74 <__udivmoddi4+0x14c>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f200 80ba 	bhi.w	8000ee8 <__udivmoddi4+0x2c0>
 8000d74:	4610      	mov	r0, r2
 8000d76:	eba4 040e 	sub.w	r4, r4, lr
 8000d7a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d7e:	e79f      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d80:	f1c1 0720 	rsb	r7, r1, #32
 8000d84:	408b      	lsls	r3, r1
 8000d86:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d8a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d8e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d92:	fa20 f307 	lsr.w	r3, r0, r7
 8000d96:	40fd      	lsrs	r5, r7
 8000d98:	4323      	orrs	r3, r4
 8000d9a:	fa00 f901 	lsl.w	r9, r0, r1
 8000d9e:	ea4f 401c 	mov.w	r0, ip, lsr #16
 8000da2:	fa1f fe8c 	uxth.w	lr, ip
 8000da6:	fbb5 f8f0 	udiv	r8, r5, r0
 8000daa:	0c1c      	lsrs	r4, r3, #16
 8000dac:	fb00 5518 	mls	r5, r0, r8, r5
 8000db0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000db4:	fb08 f50e 	mul.w	r5, r8, lr
 8000db8:	42a5      	cmp	r5, r4
 8000dba:	fa02 f201 	lsl.w	r2, r2, r1
 8000dbe:	d90b      	bls.n	8000dd8 <__udivmoddi4+0x1b0>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc8:	f080 8087 	bcs.w	8000eda <__udivmoddi4+0x2b2>
 8000dcc:	42a5      	cmp	r5, r4
 8000dce:	f240 8084 	bls.w	8000eda <__udivmoddi4+0x2b2>
 8000dd2:	f1a8 0802 	sub.w	r8, r8, #2
 8000dd6:	4464      	add	r4, ip
 8000dd8:	1b64      	subs	r4, r4, r5
 8000dda:	b29d      	uxth	r5, r3
 8000ddc:	fbb4 f3f0 	udiv	r3, r4, r0
 8000de0:	fb00 4413 	mls	r4, r0, r3, r4
 8000de4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000de8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dec:	45a6      	cmp	lr, r4
 8000dee:	d908      	bls.n	8000e02 <__udivmoddi4+0x1da>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f103 30ff 	add.w	r0, r3, #4294967295
 8000df8:	d26b      	bcs.n	8000ed2 <__udivmoddi4+0x2aa>
 8000dfa:	45a6      	cmp	lr, r4
 8000dfc:	d969      	bls.n	8000ed2 <__udivmoddi4+0x2aa>
 8000dfe:	3b02      	subs	r3, #2
 8000e00:	4464      	add	r4, ip
 8000e02:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000e06:	fba0 8302 	umull	r8, r3, r0, r2
 8000e0a:	eba4 040e 	sub.w	r4, r4, lr
 8000e0e:	429c      	cmp	r4, r3
 8000e10:	46c6      	mov	lr, r8
 8000e12:	461d      	mov	r5, r3
 8000e14:	d355      	bcc.n	8000ec2 <__udivmoddi4+0x29a>
 8000e16:	d052      	beq.n	8000ebe <__udivmoddi4+0x296>
 8000e18:	b156      	cbz	r6, 8000e30 <__udivmoddi4+0x208>
 8000e1a:	ebb9 030e 	subs.w	r3, r9, lr
 8000e1e:	eb64 0405 	sbc.w	r4, r4, r5
 8000e22:	fa04 f707 	lsl.w	r7, r4, r7
 8000e26:	40cb      	lsrs	r3, r1
 8000e28:	40cc      	lsrs	r4, r1
 8000e2a:	431f      	orrs	r7, r3
 8000e2c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e30:	2100      	movs	r1, #0
 8000e32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e36:	f1c3 0120 	rsb	r1, r3, #32
 8000e3a:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e3e:	fa20 f201 	lsr.w	r2, r0, r1
 8000e42:	fa25 f101 	lsr.w	r1, r5, r1
 8000e46:	409d      	lsls	r5, r3
 8000e48:	432a      	orrs	r2, r5
 8000e4a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e4e:	fa1f fe8c 	uxth.w	lr, ip
 8000e52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e56:	fb07 1510 	mls	r5, r7, r0, r1
 8000e5a:	0c11      	lsrs	r1, r2, #16
 8000e5c:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e60:	fb00 f50e 	mul.w	r5, r0, lr
 8000e64:	428d      	cmp	r5, r1
 8000e66:	fa04 f403 	lsl.w	r4, r4, r3
 8000e6a:	d908      	bls.n	8000e7e <__udivmoddi4+0x256>
 8000e6c:	eb1c 0101 	adds.w	r1, ip, r1
 8000e70:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e74:	d22f      	bcs.n	8000ed6 <__udivmoddi4+0x2ae>
 8000e76:	428d      	cmp	r5, r1
 8000e78:	d92d      	bls.n	8000ed6 <__udivmoddi4+0x2ae>
 8000e7a:	3802      	subs	r0, #2
 8000e7c:	4461      	add	r1, ip
 8000e7e:	1b49      	subs	r1, r1, r5
 8000e80:	b292      	uxth	r2, r2
 8000e82:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e86:	fb07 1115 	mls	r1, r7, r5, r1
 8000e8a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e8e:	fb05 f10e 	mul.w	r1, r5, lr
 8000e92:	4291      	cmp	r1, r2
 8000e94:	d908      	bls.n	8000ea8 <__udivmoddi4+0x280>
 8000e96:	eb1c 0202 	adds.w	r2, ip, r2
 8000e9a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e9e:	d216      	bcs.n	8000ece <__udivmoddi4+0x2a6>
 8000ea0:	4291      	cmp	r1, r2
 8000ea2:	d914      	bls.n	8000ece <__udivmoddi4+0x2a6>
 8000ea4:	3d02      	subs	r5, #2
 8000ea6:	4462      	add	r2, ip
 8000ea8:	1a52      	subs	r2, r2, r1
 8000eaa:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000eae:	e739      	b.n	8000d24 <__udivmoddi4+0xfc>
 8000eb0:	4631      	mov	r1, r6
 8000eb2:	4630      	mov	r0, r6
 8000eb4:	e709      	b.n	8000cca <__udivmoddi4+0xa2>
 8000eb6:	4639      	mov	r1, r7
 8000eb8:	e6e7      	b.n	8000c8a <__udivmoddi4+0x62>
 8000eba:	4610      	mov	r0, r2
 8000ebc:	e6fc      	b.n	8000cb8 <__udivmoddi4+0x90>
 8000ebe:	45c1      	cmp	r9, r8
 8000ec0:	d2aa      	bcs.n	8000e18 <__udivmoddi4+0x1f0>
 8000ec2:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ec6:	eb63 050c 	sbc.w	r5, r3, ip
 8000eca:	3801      	subs	r0, #1
 8000ecc:	e7a4      	b.n	8000e18 <__udivmoddi4+0x1f0>
 8000ece:	4645      	mov	r5, r8
 8000ed0:	e7ea      	b.n	8000ea8 <__udivmoddi4+0x280>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	e795      	b.n	8000e02 <__udivmoddi4+0x1da>
 8000ed6:	4640      	mov	r0, r8
 8000ed8:	e7d1      	b.n	8000e7e <__udivmoddi4+0x256>
 8000eda:	46d0      	mov	r8, sl
 8000edc:	e77c      	b.n	8000dd8 <__udivmoddi4+0x1b0>
 8000ede:	3d02      	subs	r5, #2
 8000ee0:	4462      	add	r2, ip
 8000ee2:	e733      	b.n	8000d4c <__udivmoddi4+0x124>
 8000ee4:	4608      	mov	r0, r1
 8000ee6:	e70b      	b.n	8000d00 <__udivmoddi4+0xd8>
 8000ee8:	4464      	add	r4, ip
 8000eea:	3802      	subs	r0, #2
 8000eec:	e743      	b.n	8000d76 <__udivmoddi4+0x14e>
 8000eee:	bf00      	nop

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <ParseSBUS>:
#include "Sbus.h"

void ParseSBUS(tsbus* sbus){
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
	sbus->ch[0]  = ( (sbus->ReceivedData[1]		| sbus->ReceivedData[2]<<8) 								& 0x07FF );
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	785b      	ldrb	r3, [r3, #1]
 8000f00:	b21a      	sxth	r2, r3
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	789b      	ldrb	r3, [r3, #2]
 8000f06:	021b      	lsls	r3, r3, #8
 8000f08:	b21b      	sxth	r3, r3
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	b21b      	sxth	r3, r3
 8000f0e:	b29b      	uxth	r3, r3
 8000f10:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000f14:	b29a      	uxth	r2, r3
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	835a      	strh	r2, [r3, #26]
	sbus->ch[1]  = ( (sbus->ReceivedData[2]>>3	| sbus->ReceivedData[3]<<5) 								& 0x07FF );
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	789b      	ldrb	r3, [r3, #2]
 8000f1e:	08db      	lsrs	r3, r3, #3
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	b21a      	sxth	r2, r3
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	78db      	ldrb	r3, [r3, #3]
 8000f28:	015b      	lsls	r3, r3, #5
 8000f2a:	b21b      	sxth	r3, r3
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	b21b      	sxth	r3, r3
 8000f30:	b29b      	uxth	r3, r3
 8000f32:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000f36:	b29a      	uxth	r2, r3
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	839a      	strh	r2, [r3, #28]
	sbus->ch[2]  = ( (sbus->ReceivedData[3]>>6	| sbus->ReceivedData[4]<<2 	| sbus->ReceivedData[5]<<10 ) 	& 0x07FF );
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	78db      	ldrb	r3, [r3, #3]
 8000f40:	099b      	lsrs	r3, r3, #6
 8000f42:	b2db      	uxtb	r3, r3
 8000f44:	b21a      	sxth	r2, r3
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	791b      	ldrb	r3, [r3, #4]
 8000f4a:	009b      	lsls	r3, r3, #2
 8000f4c:	b21b      	sxth	r3, r3
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	b21a      	sxth	r2, r3
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	795b      	ldrb	r3, [r3, #5]
 8000f56:	029b      	lsls	r3, r3, #10
 8000f58:	b21b      	sxth	r3, r3
 8000f5a:	4313      	orrs	r3, r2
 8000f5c:	b21b      	sxth	r3, r3
 8000f5e:	b29b      	uxth	r3, r3
 8000f60:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000f64:	b29a      	uxth	r2, r3
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	83da      	strh	r2, [r3, #30]
	sbus->ch[3]  = ( (sbus->ReceivedData[5]>>1	| sbus->ReceivedData[6]<<7) 								& 0x07FF );
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	795b      	ldrb	r3, [r3, #5]
 8000f6e:	085b      	lsrs	r3, r3, #1
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	b21a      	sxth	r2, r3
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	799b      	ldrb	r3, [r3, #6]
 8000f78:	01db      	lsls	r3, r3, #7
 8000f7a:	b21b      	sxth	r3, r3
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	b21b      	sxth	r3, r3
 8000f80:	b29b      	uxth	r3, r3
 8000f82:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000f86:	b29a      	uxth	r2, r3
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	841a      	strh	r2, [r3, #32]
	sbus->ch[4]  = ( (sbus->ReceivedData[6]>>4	| sbus->ReceivedData[7]<<4) 								& 0x07FF );
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	799b      	ldrb	r3, [r3, #6]
 8000f90:	091b      	lsrs	r3, r3, #4
 8000f92:	b2db      	uxtb	r3, r3
 8000f94:	b21a      	sxth	r2, r3
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	79db      	ldrb	r3, [r3, #7]
 8000f9a:	011b      	lsls	r3, r3, #4
 8000f9c:	b21b      	sxth	r3, r3
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	b21b      	sxth	r3, r3
 8000fa2:	b29b      	uxth	r3, r3
 8000fa4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000fa8:	b29a      	uxth	r2, r3
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	845a      	strh	r2, [r3, #34]	; 0x22
	sbus->ch[5]  = ( (sbus->ReceivedData[7]>>7	| sbus->ReceivedData[8]<<1	| sbus->ReceivedData[9]<<9 ) 	& 0x07FF );
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	79db      	ldrb	r3, [r3, #7]
 8000fb2:	09db      	lsrs	r3, r3, #7
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	b21a      	sxth	r2, r3
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	7a1b      	ldrb	r3, [r3, #8]
 8000fbc:	005b      	lsls	r3, r3, #1
 8000fbe:	b21b      	sxth	r3, r3
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	b21a      	sxth	r2, r3
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	7a5b      	ldrb	r3, [r3, #9]
 8000fc8:	025b      	lsls	r3, r3, #9
 8000fca:	b21b      	sxth	r3, r3
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	b21b      	sxth	r3, r3
 8000fd0:	b29b      	uxth	r3, r3
 8000fd2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000fd6:	b29a      	uxth	r2, r3
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	849a      	strh	r2, [r3, #36]	; 0x24
	sbus->ch[6]  = ( (sbus->ReceivedData[9]>>2 	| sbus->ReceivedData[10]<<6) 								& 0x07FF );
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	7a5b      	ldrb	r3, [r3, #9]
 8000fe0:	089b      	lsrs	r3, r3, #2
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	b21a      	sxth	r2, r3
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	7a9b      	ldrb	r3, [r3, #10]
 8000fea:	019b      	lsls	r3, r3, #6
 8000fec:	b21b      	sxth	r3, r3
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	b21b      	sxth	r3, r3
 8000ff2:	b29b      	uxth	r3, r3
 8000ff4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000ff8:	b29a      	uxth	r2, r3
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	84da      	strh	r2, [r3, #38]	; 0x26
	sbus->ch[7]  = ( (sbus->ReceivedData[10]>>5 | sbus->ReceivedData[11]<<3) 								& 0x07FF );
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	7a9b      	ldrb	r3, [r3, #10]
 8001002:	095b      	lsrs	r3, r3, #5
 8001004:	b2db      	uxtb	r3, r3
 8001006:	b21a      	sxth	r2, r3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	7adb      	ldrb	r3, [r3, #11]
 800100c:	00db      	lsls	r3, r3, #3
 800100e:	b21b      	sxth	r3, r3
 8001010:	4313      	orrs	r3, r2
 8001012:	b21b      	sxth	r3, r3
 8001014:	b29b      	uxth	r3, r3
 8001016:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800101a:	b29a      	uxth	r2, r3
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	851a      	strh	r2, [r3, #40]	; 0x28
	sbus->ch[8]  = ( (sbus->ReceivedData[12]	| sbus->ReceivedData[13]<<8) 								& 0x07FF );
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	7b1b      	ldrb	r3, [r3, #12]
 8001024:	b21a      	sxth	r2, r3
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	7b5b      	ldrb	r3, [r3, #13]
 800102a:	021b      	lsls	r3, r3, #8
 800102c:	b21b      	sxth	r3, r3
 800102e:	4313      	orrs	r3, r2
 8001030:	b21b      	sxth	r3, r3
 8001032:	b29b      	uxth	r3, r3
 8001034:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001038:	b29a      	uxth	r2, r3
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	855a      	strh	r2, [r3, #42]	; 0x2a
	sbus->ch[9]  = ( (sbus->ReceivedData[13]>>3 | sbus->ReceivedData[14]<<5) 								& 0x07FF );
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	7b5b      	ldrb	r3, [r3, #13]
 8001042:	08db      	lsrs	r3, r3, #3
 8001044:	b2db      	uxtb	r3, r3
 8001046:	b21a      	sxth	r2, r3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	7b9b      	ldrb	r3, [r3, #14]
 800104c:	015b      	lsls	r3, r3, #5
 800104e:	b21b      	sxth	r3, r3
 8001050:	4313      	orrs	r3, r2
 8001052:	b21b      	sxth	r3, r3
 8001054:	b29b      	uxth	r3, r3
 8001056:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800105a:	b29a      	uxth	r2, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	859a      	strh	r2, [r3, #44]	; 0x2c
	sbus->ch[10] = ( (sbus->ReceivedData[14]>>6 | sbus->ReceivedData[15]<<2 | sbus->ReceivedData[16]<<10) 	& 0x07FF );
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	7b9b      	ldrb	r3, [r3, #14]
 8001064:	099b      	lsrs	r3, r3, #6
 8001066:	b2db      	uxtb	r3, r3
 8001068:	b21a      	sxth	r2, r3
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	7bdb      	ldrb	r3, [r3, #15]
 800106e:	009b      	lsls	r3, r3, #2
 8001070:	b21b      	sxth	r3, r3
 8001072:	4313      	orrs	r3, r2
 8001074:	b21a      	sxth	r2, r3
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	7c1b      	ldrb	r3, [r3, #16]
 800107a:	029b      	lsls	r3, r3, #10
 800107c:	b21b      	sxth	r3, r3
 800107e:	4313      	orrs	r3, r2
 8001080:	b21b      	sxth	r3, r3
 8001082:	b29b      	uxth	r3, r3
 8001084:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001088:	b29a      	uxth	r2, r3
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	85da      	strh	r2, [r3, #46]	; 0x2e
	sbus->ch[11] = ( (sbus->ReceivedData[16]>>1 | sbus->ReceivedData[17]<<7)								& 0x07FF );
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	7c1b      	ldrb	r3, [r3, #16]
 8001092:	085b      	lsrs	r3, r3, #1
 8001094:	b2db      	uxtb	r3, r3
 8001096:	b21a      	sxth	r2, r3
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	7c5b      	ldrb	r3, [r3, #17]
 800109c:	01db      	lsls	r3, r3, #7
 800109e:	b21b      	sxth	r3, r3
 80010a0:	4313      	orrs	r3, r2
 80010a2:	b21b      	sxth	r3, r3
 80010a4:	b29b      	uxth	r3, r3
 80010a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010aa:	b29a      	uxth	r2, r3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	861a      	strh	r2, [r3, #48]	; 0x30
	sbus->ch[12] = ( (sbus->ReceivedData[17]>>4 | sbus->ReceivedData[18]<<4)								& 0x07FF );
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	7c5b      	ldrb	r3, [r3, #17]
 80010b4:	091b      	lsrs	r3, r3, #4
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	b21a      	sxth	r2, r3
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	7c9b      	ldrb	r3, [r3, #18]
 80010be:	011b      	lsls	r3, r3, #4
 80010c0:	b21b      	sxth	r3, r3
 80010c2:	4313      	orrs	r3, r2
 80010c4:	b21b      	sxth	r3, r3
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010cc:	b29a      	uxth	r2, r3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	865a      	strh	r2, [r3, #50]	; 0x32
	sbus->ch[13] = ( (sbus->ReceivedData[18]>>7 | sbus->ReceivedData[19]<<1 | sbus->ReceivedData[20]<<9) 	& 0x07FF );
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	7c9b      	ldrb	r3, [r3, #18]
 80010d6:	09db      	lsrs	r3, r3, #7
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	b21a      	sxth	r2, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	7cdb      	ldrb	r3, [r3, #19]
 80010e0:	005b      	lsls	r3, r3, #1
 80010e2:	b21b      	sxth	r3, r3
 80010e4:	4313      	orrs	r3, r2
 80010e6:	b21a      	sxth	r2, r3
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	7d1b      	ldrb	r3, [r3, #20]
 80010ec:	025b      	lsls	r3, r3, #9
 80010ee:	b21b      	sxth	r3, r3
 80010f0:	4313      	orrs	r3, r2
 80010f2:	b21b      	sxth	r3, r3
 80010f4:	b29b      	uxth	r3, r3
 80010f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010fa:	b29a      	uxth	r2, r3
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	869a      	strh	r2, [r3, #52]	; 0x34
	sbus->ch[14] = ( (sbus->ReceivedData[20]>>2 | sbus->ReceivedData[21]<<6) 								& 0x07FF );
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	7d1b      	ldrb	r3, [r3, #20]
 8001104:	089b      	lsrs	r3, r3, #2
 8001106:	b2db      	uxtb	r3, r3
 8001108:	b21a      	sxth	r2, r3
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	7d5b      	ldrb	r3, [r3, #21]
 800110e:	019b      	lsls	r3, r3, #6
 8001110:	b21b      	sxth	r3, r3
 8001112:	4313      	orrs	r3, r2
 8001114:	b21b      	sxth	r3, r3
 8001116:	b29b      	uxth	r3, r3
 8001118:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800111c:	b29a      	uxth	r2, r3
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	86da      	strh	r2, [r3, #54]	; 0x36
	sbus->ch[15] = ( (sbus->ReceivedData[21]>>5 | sbus->ReceivedData[22]<<3) 								& 0x07FF );
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	7d5b      	ldrb	r3, [r3, #21]
 8001126:	095b      	lsrs	r3, r3, #5
 8001128:	b2db      	uxtb	r3, r3
 800112a:	b21a      	sxth	r2, r3
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	7d9b      	ldrb	r3, [r3, #22]
 8001130:	00db      	lsls	r3, r3, #3
 8001132:	b21b      	sxth	r3, r3
 8001134:	4313      	orrs	r3, r2
 8001136:	b21b      	sxth	r3, r3
 8001138:	b29b      	uxth	r3, r3
 800113a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800113e:	b29a      	uxth	r2, r3
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	871a      	strh	r2, [r3, #56]	; 0x38
	sbus->ch[16] = (  sbus->ReceivedData[23] 	& 0x0001 ) ? 2047: 0;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	7ddb      	ldrb	r3, [r3, #23]
 8001148:	f003 0301 	and.w	r3, r3, #1
 800114c:	2b00      	cmp	r3, #0
 800114e:	d002      	beq.n	8001156 <ParseSBUS+0x262>
 8001150:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8001154:	e000      	b.n	8001158 <ParseSBUS+0x264>
 8001156:	2200      	movs	r2, #0
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	875a      	strh	r2, [r3, #58]	; 0x3a
	sbus->ch[17] = (  sbus->ReceivedData[23]>>1 & 0x0001 ) ? 2047: 0;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	7ddb      	ldrb	r3, [r3, #23]
 8001160:	085b      	lsrs	r3, r3, #1
 8001162:	b2db      	uxtb	r3, r3
 8001164:	f003 0301 	and.w	r3, r3, #1
 8001168:	2b00      	cmp	r3, #0
 800116a:	d002      	beq.n	8001172 <ParseSBUS+0x27e>
 800116c:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8001170:	e000      	b.n	8001174 <ParseSBUS+0x280>
 8001172:	2200      	movs	r2, #0
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	879a      	strh	r2, [r3, #60]	; 0x3c
}
 8001178:	bf00      	nop
 800117a:	370c      	adds	r7, #12
 800117c:	46bd      	mov	sp, r7
 800117e:	bc80      	pop	{r7}
 8001180:	4770      	bx	lr
	...

08001184 <HAL_TIM_IC_CaptureCallback>:
static void MX_TIM3_Init(void);
static void MX_USART6_UART_Init(void);
static void MX_TIM4_Init(void);
static void MX_TIM10_Init(void);
/* USER CODE BEGIN PFP */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
	if (htim == &htim3){
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	4a07      	ldr	r2, [pc, #28]	; (80011ac <HAL_TIM_IC_CaptureCallback+0x28>)
 8001190:	4293      	cmp	r3, r2
 8001192:	d105      	bne.n	80011a0 <HAL_TIM_IC_CaptureCallback+0x1c>
		EncoderValue = __HAL_TIM_GET_COUNTER(htim);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800119a:	461a      	mov	r2, r3
 800119c:	4b04      	ldr	r3, [pc, #16]	; (80011b0 <HAL_TIM_IC_CaptureCallback+0x2c>)
 800119e:	601a      	str	r2, [r3, #0]
	}
}
 80011a0:	bf00      	nop
 80011a2:	370c      	adds	r7, #12
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bc80      	pop	{r7}
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	2000024c 	.word	0x2000024c
 80011b0:	2000045c 	.word	0x2000045c

080011b4 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80011b4:	b480      	push	{r7}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM10){
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a05      	ldr	r2, [pc, #20]	; (80011d8 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d102      	bne.n	80011cc <HAL_TIM_PeriodElapsedCallback+0x18>
		SPWM_Update=1;
 80011c6:	4b05      	ldr	r3, [pc, #20]	; (80011dc <HAL_TIM_PeriodElapsedCallback+0x28>)
 80011c8:	2201      	movs	r2, #1
 80011ca:	601a      	str	r2, [r3, #0]
		}
}
 80011cc:	bf00      	nop
 80011ce:	370c      	adds	r7, #12
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bc80      	pop	{r7}
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	40014400 	.word	0x40014400
 80011dc:	2000047c 	.word	0x2000047c

080011e0 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
	if (huart == &huart6){
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	4a05      	ldr	r2, [pc, #20]	; (8001200 <HAL_UART_RxCpltCallback+0x20>)
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d102      	bne.n	80011f6 <HAL_UART_RxCpltCallback+0x16>
		ParseSBUS(&receivedSBUS);
 80011f0:	4804      	ldr	r0, [pc, #16]	; (8001204 <HAL_UART_RxCpltCallback+0x24>)
 80011f2:	f7ff fe7f 	bl	8000ef4 <ParseSBUS>
	}
}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	2000036c 	.word	0x2000036c
 8001204:	20000414 	.word	0x20000414

08001208 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001208:	b5b0      	push	{r4, r5, r7, lr}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800120c:	f001 f95a 	bl	80024c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001210:	f000 fb30 	bl	8001874 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001214:	f000 fd9c 	bl	8001d50 <MX_GPIO_Init>
  MX_DMA_Init();
 8001218:	f000 fd7a 	bl	8001d10 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800121c:	f000 fd22 	bl	8001c64 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001220:	f000 fb90 	bl	8001944 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001224:	f000 fc1a 	bl	8001a5c <MX_TIM3_Init>
  MX_USART6_UART_Init();
 8001228:	f000 fd46 	bl	8001cb8 <MX_USART6_UART_Init>
  MX_TIM4_Init();
 800122c:	f000 fc6a 	bl	8001b04 <MX_TIM4_Init>
  MX_TIM10_Init();
 8001230:	f000 fcf4 	bl	8001c1c <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001234:	2100      	movs	r1, #0
 8001236:	48a2      	ldr	r0, [pc, #648]	; (80014c0 <main+0x2b8>)
 8001238:	f002 fd82 	bl	8003d40 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 800123c:	2104      	movs	r1, #4
 800123e:	48a0      	ldr	r0, [pc, #640]	; (80014c0 <main+0x2b8>)
 8001240:	f002 fd7e 	bl	8003d40 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8001244:	2108      	movs	r1, #8
 8001246:	489e      	ldr	r0, [pc, #632]	; (80014c0 <main+0x2b8>)
 8001248:	f002 fd7a 	bl	8003d40 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start_IT(&htim3,TIM_CHANNEL_ALL);
 800124c:	213c      	movs	r1, #60	; 0x3c
 800124e:	489d      	ldr	r0, [pc, #628]	; (80014c4 <main+0x2bc>)
 8001250:	f002 fecc 	bl	8003fec <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Base_Start_IT(&htim10);
 8001254:	489c      	ldr	r0, [pc, #624]	; (80014c8 <main+0x2c0>)
 8001256:	f002 fcbb 	bl	8003bd0 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_DMA(&huart6, &receivedSBUS.ReceivedData[0], SBUS_LEN);
 800125a:	2219      	movs	r2, #25
 800125c:	499b      	ldr	r1, [pc, #620]	; (80014cc <main+0x2c4>)
 800125e:	489c      	ldr	r0, [pc, #624]	; (80014d0 <main+0x2c8>)
 8001260:	f003 fda0 	bl	8004da4 <HAL_UART_Receive_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */



  State = 1;
 8001264:	4b9b      	ldr	r3, [pc, #620]	; (80014d4 <main+0x2cc>)
 8001266:	2201      	movs	r2, #1
 8001268:	601a      	str	r2, [r3, #0]

  while (1)
  {
	  //enable/disable by push button
	  if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)) ToggleEnable=1;
 800126a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800126e:	489a      	ldr	r0, [pc, #616]	; (80014d8 <main+0x2d0>)
 8001270:	f001 ff92 	bl	8003198 <HAL_GPIO_ReadPin>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d011      	beq.n	800129e <main+0x96>
 800127a:	4b98      	ldr	r3, [pc, #608]	; (80014dc <main+0x2d4>)
 800127c:	2201      	movs	r2, #1
 800127e:	601a      	str	r2, [r3, #0]
	  while (!HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) && ToggleEnable){
 8001280:	e00d      	b.n	800129e <main+0x96>
		  if (Enable) Enable=0;
 8001282:	4b97      	ldr	r3, [pc, #604]	; (80014e0 <main+0x2d8>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d003      	beq.n	8001292 <main+0x8a>
 800128a:	4b95      	ldr	r3, [pc, #596]	; (80014e0 <main+0x2d8>)
 800128c:	2200      	movs	r2, #0
 800128e:	601a      	str	r2, [r3, #0]
 8001290:	e002      	b.n	8001298 <main+0x90>
		  else Enable=1;
 8001292:	4b93      	ldr	r3, [pc, #588]	; (80014e0 <main+0x2d8>)
 8001294:	2201      	movs	r2, #1
 8001296:	601a      	str	r2, [r3, #0]
		  ToggleEnable=0;
 8001298:	4b90      	ldr	r3, [pc, #576]	; (80014dc <main+0x2d4>)
 800129a:	2200      	movs	r2, #0
 800129c:	601a      	str	r2, [r3, #0]
	  while (!HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) && ToggleEnable){
 800129e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012a2:	488d      	ldr	r0, [pc, #564]	; (80014d8 <main+0x2d0>)
 80012a4:	f001 ff78 	bl	8003198 <HAL_GPIO_ReadPin>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d103      	bne.n	80012b6 <main+0xae>
 80012ae:	4b8b      	ldr	r3, [pc, #556]	; (80014dc <main+0x2d4>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d1e5      	bne.n	8001282 <main+0x7a>
	  }
	  if(Enable){
 80012b6:	4b8a      	ldr	r3, [pc, #552]	; (80014e0 <main+0x2d8>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	f000 8290 	beq.w	80017e0 <main+0x5d8>
		  //Generating Sinusoidal PWM
		  if (SPWM_Update){
 80012c0:	4b88      	ldr	r3, [pc, #544]	; (80014e4 <main+0x2dc>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	f000 8125 	beq.w	8001514 <main+0x30c>
			  if (Start_CH1){
 80012ca:	4b87      	ldr	r3, [pc, #540]	; (80014e8 <main+0x2e0>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d049      	beq.n	8001366 <main+0x15e>
			  	PWM_U=trunc(sin((3*M_PI*Start_CH1*Frequency)/(10000))*VoltageAmplitude);
 80012d2:	4b85      	ldr	r3, [pc, #532]	; (80014e8 <main+0x2e0>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff f92c 	bl	8000534 <__aeabi_i2d>
 80012dc:	a374      	add	r3, pc, #464	; (adr r3, 80014b0 <main+0x2a8>)
 80012de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012e2:	f7ff f991 	bl	8000608 <__aeabi_dmul>
 80012e6:	4602      	mov	r2, r0
 80012e8:	460b      	mov	r3, r1
 80012ea:	4614      	mov	r4, r2
 80012ec:	461d      	mov	r5, r3
 80012ee:	4b7f      	ldr	r3, [pc, #508]	; (80014ec <main+0x2e4>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff f90e 	bl	8000514 <__aeabi_ui2d>
 80012f8:	4602      	mov	r2, r0
 80012fa:	460b      	mov	r3, r1
 80012fc:	4620      	mov	r0, r4
 80012fe:	4629      	mov	r1, r5
 8001300:	f7ff f982 	bl	8000608 <__aeabi_dmul>
 8001304:	4602      	mov	r2, r0
 8001306:	460b      	mov	r3, r1
 8001308:	4610      	mov	r0, r2
 800130a:	4619      	mov	r1, r3
 800130c:	a36a      	add	r3, pc, #424	; (adr r3, 80014b8 <main+0x2b0>)
 800130e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001312:	f7ff faa3 	bl	800085c <__aeabi_ddiv>
 8001316:	4602      	mov	r2, r0
 8001318:	460b      	mov	r3, r1
 800131a:	4610      	mov	r0, r2
 800131c:	4619      	mov	r1, r3
 800131e:	f006 fead 	bl	800807c <sin>
 8001322:	4604      	mov	r4, r0
 8001324:	460d      	mov	r5, r1
 8001326:	4b72      	ldr	r3, [pc, #456]	; (80014f0 <main+0x2e8>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff f8f2 	bl	8000514 <__aeabi_ui2d>
 8001330:	4602      	mov	r2, r0
 8001332:	460b      	mov	r3, r1
 8001334:	4620      	mov	r0, r4
 8001336:	4629      	mov	r1, r5
 8001338:	f7ff f966 	bl	8000608 <__aeabi_dmul>
 800133c:	4602      	mov	r2, r0
 800133e:	460b      	mov	r3, r1
 8001340:	4610      	mov	r0, r2
 8001342:	4619      	mov	r1, r3
 8001344:	f006 fee0 	bl	8008108 <trunc>
 8001348:	4602      	mov	r2, r0
 800134a:	460b      	mov	r3, r1
 800134c:	4610      	mov	r0, r2
 800134e:	4619      	mov	r1, r3
 8001350:	f7ff fc32 	bl	8000bb8 <__aeabi_d2uiz>
 8001354:	4603      	mov	r3, r0
 8001356:	4a67      	ldr	r2, [pc, #412]	; (80014f4 <main+0x2ec>)
 8001358:	6013      	str	r3, [r2, #0]
			  	Start_CH1=Start_CH1+1;
 800135a:	4b63      	ldr	r3, [pc, #396]	; (80014e8 <main+0x2e0>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	3301      	adds	r3, #1
 8001360:	4a61      	ldr	r2, [pc, #388]	; (80014e8 <main+0x2e0>)
 8001362:	6013      	str	r3, [r2, #0]
 8001364:	e002      	b.n	800136c <main+0x164>
			  }
			  else PWM_U=0;
 8001366:	4b63      	ldr	r3, [pc, #396]	; (80014f4 <main+0x2ec>)
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]
			  if (Start_CH2){
 800136c:	4b62      	ldr	r3, [pc, #392]	; (80014f8 <main+0x2f0>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d049      	beq.n	8001408 <main+0x200>
			    PWM_V=trunc(sin((3*M_PI*Start_CH2*Frequency)/(10000))*VoltageAmplitude);
 8001374:	4b60      	ldr	r3, [pc, #384]	; (80014f8 <main+0x2f0>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4618      	mov	r0, r3
 800137a:	f7ff f8db 	bl	8000534 <__aeabi_i2d>
 800137e:	a34c      	add	r3, pc, #304	; (adr r3, 80014b0 <main+0x2a8>)
 8001380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001384:	f7ff f940 	bl	8000608 <__aeabi_dmul>
 8001388:	4602      	mov	r2, r0
 800138a:	460b      	mov	r3, r1
 800138c:	4614      	mov	r4, r2
 800138e:	461d      	mov	r5, r3
 8001390:	4b56      	ldr	r3, [pc, #344]	; (80014ec <main+0x2e4>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff f8bd 	bl	8000514 <__aeabi_ui2d>
 800139a:	4602      	mov	r2, r0
 800139c:	460b      	mov	r3, r1
 800139e:	4620      	mov	r0, r4
 80013a0:	4629      	mov	r1, r5
 80013a2:	f7ff f931 	bl	8000608 <__aeabi_dmul>
 80013a6:	4602      	mov	r2, r0
 80013a8:	460b      	mov	r3, r1
 80013aa:	4610      	mov	r0, r2
 80013ac:	4619      	mov	r1, r3
 80013ae:	a342      	add	r3, pc, #264	; (adr r3, 80014b8 <main+0x2b0>)
 80013b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013b4:	f7ff fa52 	bl	800085c <__aeabi_ddiv>
 80013b8:	4602      	mov	r2, r0
 80013ba:	460b      	mov	r3, r1
 80013bc:	4610      	mov	r0, r2
 80013be:	4619      	mov	r1, r3
 80013c0:	f006 fe5c 	bl	800807c <sin>
 80013c4:	4604      	mov	r4, r0
 80013c6:	460d      	mov	r5, r1
 80013c8:	4b49      	ldr	r3, [pc, #292]	; (80014f0 <main+0x2e8>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7ff f8a1 	bl	8000514 <__aeabi_ui2d>
 80013d2:	4602      	mov	r2, r0
 80013d4:	460b      	mov	r3, r1
 80013d6:	4620      	mov	r0, r4
 80013d8:	4629      	mov	r1, r5
 80013da:	f7ff f915 	bl	8000608 <__aeabi_dmul>
 80013de:	4602      	mov	r2, r0
 80013e0:	460b      	mov	r3, r1
 80013e2:	4610      	mov	r0, r2
 80013e4:	4619      	mov	r1, r3
 80013e6:	f006 fe8f 	bl	8008108 <trunc>
 80013ea:	4602      	mov	r2, r0
 80013ec:	460b      	mov	r3, r1
 80013ee:	4610      	mov	r0, r2
 80013f0:	4619      	mov	r1, r3
 80013f2:	f7ff fbe1 	bl	8000bb8 <__aeabi_d2uiz>
 80013f6:	4603      	mov	r3, r0
 80013f8:	4a40      	ldr	r2, [pc, #256]	; (80014fc <main+0x2f4>)
 80013fa:	6013      	str	r3, [r2, #0]
			    Start_CH2=Start_CH2+1;
 80013fc:	4b3e      	ldr	r3, [pc, #248]	; (80014f8 <main+0x2f0>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	3301      	adds	r3, #1
 8001402:	4a3d      	ldr	r2, [pc, #244]	; (80014f8 <main+0x2f0>)
 8001404:	6013      	str	r3, [r2, #0]
 8001406:	e002      	b.n	800140e <main+0x206>
			  }
			  else PWM_V=0;
 8001408:	4b3c      	ldr	r3, [pc, #240]	; (80014fc <main+0x2f4>)
 800140a:	2200      	movs	r2, #0
 800140c:	601a      	str	r2, [r3, #0]
			  if (Start_CH3){
 800140e:	4b3c      	ldr	r3, [pc, #240]	; (8001500 <main+0x2f8>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d078      	beq.n	8001508 <main+0x300>
			    PWM_W=trunc(sin((3*M_PI*Start_CH3*Frequency)/(10000))*VoltageAmplitude);
 8001416:	4b3a      	ldr	r3, [pc, #232]	; (8001500 <main+0x2f8>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4618      	mov	r0, r3
 800141c:	f7ff f88a 	bl	8000534 <__aeabi_i2d>
 8001420:	a323      	add	r3, pc, #140	; (adr r3, 80014b0 <main+0x2a8>)
 8001422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001426:	f7ff f8ef 	bl	8000608 <__aeabi_dmul>
 800142a:	4602      	mov	r2, r0
 800142c:	460b      	mov	r3, r1
 800142e:	4614      	mov	r4, r2
 8001430:	461d      	mov	r5, r3
 8001432:	4b2e      	ldr	r3, [pc, #184]	; (80014ec <main+0x2e4>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff f86c 	bl	8000514 <__aeabi_ui2d>
 800143c:	4602      	mov	r2, r0
 800143e:	460b      	mov	r3, r1
 8001440:	4620      	mov	r0, r4
 8001442:	4629      	mov	r1, r5
 8001444:	f7ff f8e0 	bl	8000608 <__aeabi_dmul>
 8001448:	4602      	mov	r2, r0
 800144a:	460b      	mov	r3, r1
 800144c:	4610      	mov	r0, r2
 800144e:	4619      	mov	r1, r3
 8001450:	a319      	add	r3, pc, #100	; (adr r3, 80014b8 <main+0x2b0>)
 8001452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001456:	f7ff fa01 	bl	800085c <__aeabi_ddiv>
 800145a:	4602      	mov	r2, r0
 800145c:	460b      	mov	r3, r1
 800145e:	4610      	mov	r0, r2
 8001460:	4619      	mov	r1, r3
 8001462:	f006 fe0b 	bl	800807c <sin>
 8001466:	4604      	mov	r4, r0
 8001468:	460d      	mov	r5, r1
 800146a:	4b21      	ldr	r3, [pc, #132]	; (80014f0 <main+0x2e8>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff f850 	bl	8000514 <__aeabi_ui2d>
 8001474:	4602      	mov	r2, r0
 8001476:	460b      	mov	r3, r1
 8001478:	4620      	mov	r0, r4
 800147a:	4629      	mov	r1, r5
 800147c:	f7ff f8c4 	bl	8000608 <__aeabi_dmul>
 8001480:	4602      	mov	r2, r0
 8001482:	460b      	mov	r3, r1
 8001484:	4610      	mov	r0, r2
 8001486:	4619      	mov	r1, r3
 8001488:	f006 fe3e 	bl	8008108 <trunc>
 800148c:	4602      	mov	r2, r0
 800148e:	460b      	mov	r3, r1
 8001490:	4610      	mov	r0, r2
 8001492:	4619      	mov	r1, r3
 8001494:	f7ff fb90 	bl	8000bb8 <__aeabi_d2uiz>
 8001498:	4603      	mov	r3, r0
 800149a:	4a1a      	ldr	r2, [pc, #104]	; (8001504 <main+0x2fc>)
 800149c:	6013      	str	r3, [r2, #0]
			    Start_CH3=Start_CH3+1;
 800149e:	4b18      	ldr	r3, [pc, #96]	; (8001500 <main+0x2f8>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	3301      	adds	r3, #1
 80014a4:	4a16      	ldr	r2, [pc, #88]	; (8001500 <main+0x2f8>)
 80014a6:	6013      	str	r3, [r2, #0]
 80014a8:	e031      	b.n	800150e <main+0x306>
 80014aa:	bf00      	nop
 80014ac:	f3af 8000 	nop.w
 80014b0:	7f3321d2 	.word	0x7f3321d2
 80014b4:	4022d97c 	.word	0x4022d97c
 80014b8:	00000000 	.word	0x00000000
 80014bc:	40c38800 	.word	0x40c38800
 80014c0:	20000294 	.word	0x20000294
 80014c4:	2000024c 	.word	0x2000024c
 80014c8:	200002dc 	.word	0x200002dc
 80014cc:	20000414 	.word	0x20000414
 80014d0:	2000036c 	.word	0x2000036c
 80014d4:	20000000 	.word	0x20000000
 80014d8:	40020800 	.word	0x40020800
 80014dc:	20000474 	.word	0x20000474
 80014e0:	20000470 	.word	0x20000470
 80014e4:	2000047c 	.word	0x2000047c
 80014e8:	2000048c 	.word	0x2000048c
 80014ec:	20000008 	.word	0x20000008
 80014f0:	20000004 	.word	0x20000004
 80014f4:	20000480 	.word	0x20000480
 80014f8:	20000490 	.word	0x20000490
 80014fc:	20000484 	.word	0x20000484
 8001500:	20000494 	.word	0x20000494
 8001504:	20000488 	.word	0x20000488
			  }
			  else PWM_W=0;
 8001508:	4ba3      	ldr	r3, [pc, #652]	; (8001798 <main+0x590>)
 800150a:	2200      	movs	r2, #0
 800150c:	601a      	str	r2, [r3, #0]
			  SPWM_Update=0;
 800150e:	4ba3      	ldr	r3, [pc, #652]	; (800179c <main+0x594>)
 8001510:	2200      	movs	r2, #0
 8001512:	601a      	str	r2, [r3, #0]
		  }
		  //Calculate RPM
		  //read every 10ms so *100*60 to be per minute
		  //1024*4 pulse / revolution on encoder
		  //Pully ratio 20:50
		  if ((HAL_GetTick()-EncoderMeasureTime)>=10 ){
 8001514:	f001 f83a 	bl	800258c <HAL_GetTick>
 8001518:	4603      	mov	r3, r0
 800151a:	4aa1      	ldr	r2, [pc, #644]	; (80017a0 <main+0x598>)
 800151c:	6812      	ldr	r2, [r2, #0]
 800151e:	1a9b      	subs	r3, r3, r2
 8001520:	2b09      	cmp	r3, #9
 8001522:	d91f      	bls.n	8001564 <main+0x35c>
				  ActualSpeed=(EncoderValue-PreviousEncoderValue)*((60*100)*20)/(1024*4*50);
 8001524:	4b9f      	ldr	r3, [pc, #636]	; (80017a4 <main+0x59c>)
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	4b9f      	ldr	r3, [pc, #636]	; (80017a8 <main+0x5a0>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	1ad3      	subs	r3, r2, r3
 800152e:	4a9f      	ldr	r2, [pc, #636]	; (80017ac <main+0x5a4>)
 8001530:	fb02 f303 	mul.w	r3, r2, r3
 8001534:	4a9e      	ldr	r2, [pc, #632]	; (80017b0 <main+0x5a8>)
 8001536:	fb82 1203 	smull	r1, r2, r2, r3
 800153a:	1412      	asrs	r2, r2, #16
 800153c:	17db      	asrs	r3, r3, #31
 800153e:	1ad3      	subs	r3, r2, r3
 8001540:	4618      	mov	r0, r3
 8001542:	f7fe fff7 	bl	8000534 <__aeabi_i2d>
 8001546:	4602      	mov	r2, r0
 8001548:	460b      	mov	r3, r1
 800154a:	499a      	ldr	r1, [pc, #616]	; (80017b4 <main+0x5ac>)
 800154c:	e9c1 2300 	strd	r2, r3, [r1]
				  PreviousEncoderValue=EncoderValue;
 8001550:	4b94      	ldr	r3, [pc, #592]	; (80017a4 <main+0x59c>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a94      	ldr	r2, [pc, #592]	; (80017a8 <main+0x5a0>)
 8001556:	6013      	str	r3, [r2, #0]
				  EncoderMeasureTime= HAL_GetTick();
 8001558:	f001 f818 	bl	800258c <HAL_GetTick>
 800155c:	4603      	mov	r3, r0
 800155e:	461a      	mov	r2, r3
 8001560:	4b8f      	ldr	r3, [pc, #572]	; (80017a0 <main+0x598>)
 8001562:	601a      	str	r2, [r3, #0]
		  }
		  //Ramp Frequency
		  if ((RequestedFrequency > Frequency) && ((HAL_GetTick()-FrequencyChangeTime)>=200 )){
 8001564:	4b94      	ldr	r3, [pc, #592]	; (80017b8 <main+0x5b0>)
 8001566:	681a      	ldr	r2, [r3, #0]
 8001568:	4b94      	ldr	r3, [pc, #592]	; (80017bc <main+0x5b4>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	429a      	cmp	r2, r3
 800156e:	d911      	bls.n	8001594 <main+0x38c>
 8001570:	f001 f80c 	bl	800258c <HAL_GetTick>
 8001574:	4602      	mov	r2, r0
 8001576:	4b92      	ldr	r3, [pc, #584]	; (80017c0 <main+0x5b8>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	2bc7      	cmp	r3, #199	; 0xc7
 800157e:	d909      	bls.n	8001594 <main+0x38c>
			  Frequency++;
 8001580:	4b8e      	ldr	r3, [pc, #568]	; (80017bc <main+0x5b4>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	3301      	adds	r3, #1
 8001586:	4a8d      	ldr	r2, [pc, #564]	; (80017bc <main+0x5b4>)
 8001588:	6013      	str	r3, [r2, #0]
			  FrequencyChangeTime= HAL_GetTick();
 800158a:	f000 ffff 	bl	800258c <HAL_GetTick>
 800158e:	4603      	mov	r3, r0
 8001590:	4a8b      	ldr	r2, [pc, #556]	; (80017c0 <main+0x5b8>)
 8001592:	6013      	str	r3, [r2, #0]
		  }
		  //Change State
		  if (Frequency != 0){
 8001594:	4b89      	ldr	r3, [pc, #548]	; (80017bc <main+0x5b4>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d027      	beq.n	80015ec <main+0x3e4>
			  if ((HAL_GetTick() - StepChangeTime ) >= (1000/(Frequency*6))){
 800159c:	f000 fff6 	bl	800258c <HAL_GetTick>
 80015a0:	4602      	mov	r2, r0
 80015a2:	4b88      	ldr	r3, [pc, #544]	; (80017c4 <main+0x5bc>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	1ad1      	subs	r1, r2, r3
 80015a8:	4b84      	ldr	r3, [pc, #528]	; (80017bc <main+0x5b4>)
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	4613      	mov	r3, r2
 80015ae:	005b      	lsls	r3, r3, #1
 80015b0:	4413      	add	r3, r2
 80015b2:	005b      	lsls	r3, r3, #1
 80015b4:	461a      	mov	r2, r3
 80015b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015ba:	fbb3 f3f2 	udiv	r3, r3, r2
 80015be:	4299      	cmp	r1, r3
 80015c0:	d314      	bcc.n	80015ec <main+0x3e4>
				  if(State<6){ State++; }
 80015c2:	4b81      	ldr	r3, [pc, #516]	; (80017c8 <main+0x5c0>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	2b05      	cmp	r3, #5
 80015c8:	dc05      	bgt.n	80015d6 <main+0x3ce>
 80015ca:	4b7f      	ldr	r3, [pc, #508]	; (80017c8 <main+0x5c0>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	3301      	adds	r3, #1
 80015d0:	4a7d      	ldr	r2, [pc, #500]	; (80017c8 <main+0x5c0>)
 80015d2:	6013      	str	r3, [r2, #0]
 80015d4:	e002      	b.n	80015dc <main+0x3d4>
				  else { State=1; }
 80015d6:	4b7c      	ldr	r3, [pc, #496]	; (80017c8 <main+0x5c0>)
 80015d8:	2201      	movs	r2, #1
 80015da:	601a      	str	r2, [r3, #0]
				  UpdateState=1;
 80015dc:	4b7b      	ldr	r3, [pc, #492]	; (80017cc <main+0x5c4>)
 80015de:	2201      	movs	r2, #1
 80015e0:	601a      	str	r2, [r3, #0]
				  StepChangeTime= HAL_GetTick();
 80015e2:	f000 ffd3 	bl	800258c <HAL_GetTick>
 80015e6:	4603      	mov	r3, r0
 80015e8:	4a76      	ldr	r2, [pc, #472]	; (80017c4 <main+0x5bc>)
 80015ea:	6013      	str	r3, [r2, #0]
			  }
		  }
		  if(Frequency >=MIN_FREQUENCY && Frequency <= MAX_FREQUENCY && UpdateState==1){
 80015ec:	4b73      	ldr	r3, [pc, #460]	; (80017bc <main+0x5b4>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	2b09      	cmp	r3, #9
 80015f2:	f240 811c 	bls.w	800182e <main+0x626>
 80015f6:	4b71      	ldr	r3, [pc, #452]	; (80017bc <main+0x5b4>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2bc8      	cmp	r3, #200	; 0xc8
 80015fc:	f200 8117 	bhi.w	800182e <main+0x626>
 8001600:	4b72      	ldr	r3, [pc, #456]	; (80017cc <main+0x5c4>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2b01      	cmp	r3, #1
 8001606:	f040 8112 	bne.w	800182e <main+0x626>
			  switch (State){
 800160a:	4b6f      	ldr	r3, [pc, #444]	; (80017c8 <main+0x5c0>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	3b01      	subs	r3, #1
 8001610:	2b05      	cmp	r3, #5
 8001612:	f200 810c 	bhi.w	800182e <main+0x626>
 8001616:	a201      	add	r2, pc, #4	; (adr r2, 800161c <main+0x414>)
 8001618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800161c:	08001635 	.word	0x08001635
 8001620:	08001673 	.word	0x08001673
 8001624:	080016ab 	.word	0x080016ab
 8001628:	080016e9 	.word	0x080016e9
 800162c:	08001721 	.word	0x08001721
 8001630:	0800175f 	.word	0x0800175f
			  case 1:
				  HAL_GPIO_WritePin(U_Lo_GPIO_Port, U_Lo_Pin, GPIO_PIN_RESET);
 8001634:	2200      	movs	r2, #0
 8001636:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800163a:	4865      	ldr	r0, [pc, #404]	; (80017d0 <main+0x5c8>)
 800163c:	f001 fdc3 	bl	80031c6 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(W_Lo_GPIO_Port, W_Lo_Pin, GPIO_PIN_RESET);
 8001640:	2200      	movs	r2, #0
 8001642:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001646:	4862      	ldr	r0, [pc, #392]	; (80017d0 <main+0x5c8>)
 8001648:	f001 fdbd 	bl	80031c6 <HAL_GPIO_WritePin>
				  Start_CH2=0;
 800164c:	4b61      	ldr	r3, [pc, #388]	; (80017d4 <main+0x5cc>)
 800164e:	2200      	movs	r2, #0
 8001650:	601a      	str	r2, [r3, #0]
				  Start_CH3=0;
 8001652:	4b61      	ldr	r3, [pc, #388]	; (80017d8 <main+0x5d0>)
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]
				  //1+4
				  Start_CH1=1;
 8001658:	4b60      	ldr	r3, [pc, #384]	; (80017dc <main+0x5d4>)
 800165a:	2201      	movs	r2, #1
 800165c:	601a      	str	r2, [r3, #0]
				  HAL_GPIO_WritePin(V_Lo_GPIO_Port, V_Lo_Pin, GPIO_PIN_SET);
 800165e:	2201      	movs	r2, #1
 8001660:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001664:	485a      	ldr	r0, [pc, #360]	; (80017d0 <main+0x5c8>)
 8001666:	f001 fdae 	bl	80031c6 <HAL_GPIO_WritePin>
				  UpdateState=0;
 800166a:	4b58      	ldr	r3, [pc, #352]	; (80017cc <main+0x5c4>)
 800166c:	2200      	movs	r2, #0
 800166e:	601a      	str	r2, [r3, #0]
				  break;
 8001670:	e0dd      	b.n	800182e <main+0x626>
			  case 2:
				  HAL_GPIO_WritePin(U_Lo_GPIO_Port, U_Lo_Pin, GPIO_PIN_RESET);
 8001672:	2200      	movs	r2, #0
 8001674:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001678:	4855      	ldr	r0, [pc, #340]	; (80017d0 <main+0x5c8>)
 800167a:	f001 fda4 	bl	80031c6 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(V_Lo_GPIO_Port, V_Lo_Pin, GPIO_PIN_RESET);
 800167e:	2200      	movs	r2, #0
 8001680:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001684:	4852      	ldr	r0, [pc, #328]	; (80017d0 <main+0x5c8>)
 8001686:	f001 fd9e 	bl	80031c6 <HAL_GPIO_WritePin>
				  Start_CH2=0;
 800168a:	4b52      	ldr	r3, [pc, #328]	; (80017d4 <main+0x5cc>)
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]
				  Start_CH3=0;
 8001690:	4b51      	ldr	r3, [pc, #324]	; (80017d8 <main+0x5d0>)
 8001692:	2200      	movs	r2, #0
 8001694:	601a      	str	r2, [r3, #0]
				  //1+6
				  HAL_GPIO_WritePin(W_Lo_GPIO_Port, W_Lo_Pin, GPIO_PIN_SET);
 8001696:	2201      	movs	r2, #1
 8001698:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800169c:	484c      	ldr	r0, [pc, #304]	; (80017d0 <main+0x5c8>)
 800169e:	f001 fd92 	bl	80031c6 <HAL_GPIO_WritePin>
				  UpdateState=0;
 80016a2:	4b4a      	ldr	r3, [pc, #296]	; (80017cc <main+0x5c4>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
				  break;
 80016a8:	e0c1      	b.n	800182e <main+0x626>
			  case 3:
				  HAL_GPIO_WritePin(U_Lo_GPIO_Port, U_Lo_Pin, GPIO_PIN_RESET);
 80016aa:	2200      	movs	r2, #0
 80016ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016b0:	4847      	ldr	r0, [pc, #284]	; (80017d0 <main+0x5c8>)
 80016b2:	f001 fd88 	bl	80031c6 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(V_Lo_GPIO_Port, V_Lo_Pin, GPIO_PIN_RESET);
 80016b6:	2200      	movs	r2, #0
 80016b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016bc:	4844      	ldr	r0, [pc, #272]	; (80017d0 <main+0x5c8>)
 80016be:	f001 fd82 	bl	80031c6 <HAL_GPIO_WritePin>
				  Start_CH1=0;
 80016c2:	4b46      	ldr	r3, [pc, #280]	; (80017dc <main+0x5d4>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]
				  Start_CH3=0;
 80016c8:	4b43      	ldr	r3, [pc, #268]	; (80017d8 <main+0x5d0>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	601a      	str	r2, [r3, #0]
				  //3+6
				  Start_CH2=1;
 80016ce:	4b41      	ldr	r3, [pc, #260]	; (80017d4 <main+0x5cc>)
 80016d0:	2201      	movs	r2, #1
 80016d2:	601a      	str	r2, [r3, #0]
				  HAL_GPIO_WritePin(W_Lo_GPIO_Port, W_Lo_Pin, GPIO_PIN_SET);
 80016d4:	2201      	movs	r2, #1
 80016d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016da:	483d      	ldr	r0, [pc, #244]	; (80017d0 <main+0x5c8>)
 80016dc:	f001 fd73 	bl	80031c6 <HAL_GPIO_WritePin>
				  UpdateState=0;
 80016e0:	4b3a      	ldr	r3, [pc, #232]	; (80017cc <main+0x5c4>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	601a      	str	r2, [r3, #0]
				  break;
 80016e6:	e0a2      	b.n	800182e <main+0x626>
			  case 4:
				  HAL_GPIO_WritePin(W_Lo_GPIO_Port, W_Lo_Pin, GPIO_PIN_RESET);
 80016e8:	2200      	movs	r2, #0
 80016ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016ee:	4838      	ldr	r0, [pc, #224]	; (80017d0 <main+0x5c8>)
 80016f0:	f001 fd69 	bl	80031c6 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(V_Lo_GPIO_Port, V_Lo_Pin, GPIO_PIN_RESET);
 80016f4:	2200      	movs	r2, #0
 80016f6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016fa:	4835      	ldr	r0, [pc, #212]	; (80017d0 <main+0x5c8>)
 80016fc:	f001 fd63 	bl	80031c6 <HAL_GPIO_WritePin>
				  Start_CH1=0;
 8001700:	4b36      	ldr	r3, [pc, #216]	; (80017dc <main+0x5d4>)
 8001702:	2200      	movs	r2, #0
 8001704:	601a      	str	r2, [r3, #0]
				  Start_CH3=0;
 8001706:	4b34      	ldr	r3, [pc, #208]	; (80017d8 <main+0x5d0>)
 8001708:	2200      	movs	r2, #0
 800170a:	601a      	str	r2, [r3, #0]
				  //3+2
				  HAL_GPIO_WritePin(U_Lo_GPIO_Port, U_Lo_Pin, GPIO_PIN_SET);
 800170c:	2201      	movs	r2, #1
 800170e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001712:	482f      	ldr	r0, [pc, #188]	; (80017d0 <main+0x5c8>)
 8001714:	f001 fd57 	bl	80031c6 <HAL_GPIO_WritePin>
				  UpdateState=0;
 8001718:	4b2c      	ldr	r3, [pc, #176]	; (80017cc <main+0x5c4>)
 800171a:	2200      	movs	r2, #0
 800171c:	601a      	str	r2, [r3, #0]
				  break;
 800171e:	e086      	b.n	800182e <main+0x626>
			  case 5:
				  HAL_GPIO_WritePin(W_Lo_GPIO_Port, W_Lo_Pin, GPIO_PIN_RESET);
 8001720:	2200      	movs	r2, #0
 8001722:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001726:	482a      	ldr	r0, [pc, #168]	; (80017d0 <main+0x5c8>)
 8001728:	f001 fd4d 	bl	80031c6 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(V_Lo_GPIO_Port, V_Lo_Pin, GPIO_PIN_RESET);
 800172c:	2200      	movs	r2, #0
 800172e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001732:	4827      	ldr	r0, [pc, #156]	; (80017d0 <main+0x5c8>)
 8001734:	f001 fd47 	bl	80031c6 <HAL_GPIO_WritePin>
				  Start_CH1=0;
 8001738:	4b28      	ldr	r3, [pc, #160]	; (80017dc <main+0x5d4>)
 800173a:	2200      	movs	r2, #0
 800173c:	601a      	str	r2, [r3, #0]
				  Start_CH2=0;
 800173e:	4b25      	ldr	r3, [pc, #148]	; (80017d4 <main+0x5cc>)
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
				  //5+2
				  Start_CH3=1;
 8001744:	4b24      	ldr	r3, [pc, #144]	; (80017d8 <main+0x5d0>)
 8001746:	2201      	movs	r2, #1
 8001748:	601a      	str	r2, [r3, #0]
				  HAL_GPIO_WritePin(U_Lo_GPIO_Port, U_Lo_Pin, GPIO_PIN_SET);
 800174a:	2201      	movs	r2, #1
 800174c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001750:	481f      	ldr	r0, [pc, #124]	; (80017d0 <main+0x5c8>)
 8001752:	f001 fd38 	bl	80031c6 <HAL_GPIO_WritePin>
				  UpdateState=0;
 8001756:	4b1d      	ldr	r3, [pc, #116]	; (80017cc <main+0x5c4>)
 8001758:	2200      	movs	r2, #0
 800175a:	601a      	str	r2, [r3, #0]
				  break;
 800175c:	e067      	b.n	800182e <main+0x626>
			  case 6:
				  HAL_GPIO_WritePin(W_Lo_GPIO_Port, W_Lo_Pin, GPIO_PIN_RESET);
 800175e:	2200      	movs	r2, #0
 8001760:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001764:	481a      	ldr	r0, [pc, #104]	; (80017d0 <main+0x5c8>)
 8001766:	f001 fd2e 	bl	80031c6 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(U_Lo_GPIO_Port, U_Lo_Pin, GPIO_PIN_RESET);
 800176a:	2200      	movs	r2, #0
 800176c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001770:	4817      	ldr	r0, [pc, #92]	; (80017d0 <main+0x5c8>)
 8001772:	f001 fd28 	bl	80031c6 <HAL_GPIO_WritePin>
				  Start_CH1=0;
 8001776:	4b19      	ldr	r3, [pc, #100]	; (80017dc <main+0x5d4>)
 8001778:	2200      	movs	r2, #0
 800177a:	601a      	str	r2, [r3, #0]
				  Start_CH2=0;
 800177c:	4b15      	ldr	r3, [pc, #84]	; (80017d4 <main+0x5cc>)
 800177e:	2200      	movs	r2, #0
 8001780:	601a      	str	r2, [r3, #0]
				  //4+5
				  HAL_GPIO_WritePin(V_Lo_GPIO_Port, V_Lo_Pin, GPIO_PIN_SET);
 8001782:	2201      	movs	r2, #1
 8001784:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001788:	4811      	ldr	r0, [pc, #68]	; (80017d0 <main+0x5c8>)
 800178a:	f001 fd1c 	bl	80031c6 <HAL_GPIO_WritePin>
				  UpdateState=0;
 800178e:	4b0f      	ldr	r3, [pc, #60]	; (80017cc <main+0x5c4>)
 8001790:	2200      	movs	r2, #0
 8001792:	601a      	str	r2, [r3, #0]
				  break;
 8001794:	e04b      	b.n	800182e <main+0x626>
 8001796:	bf00      	nop
 8001798:	20000488 	.word	0x20000488
 800179c:	2000047c 	.word	0x2000047c
 80017a0:	20000460 	.word	0x20000460
 80017a4:	2000045c 	.word	0x2000045c
 80017a8:	20000464 	.word	0x20000464
 80017ac:	0001d4c0 	.word	0x0001d4c0
 80017b0:	51eb851f 	.word	0x51eb851f
 80017b4:	20000468 	.word	0x20000468
 80017b8:	2000000c 	.word	0x2000000c
 80017bc:	20000008 	.word	0x20000008
 80017c0:	20000458 	.word	0x20000458
 80017c4:	20000454 	.word	0x20000454
 80017c8:	20000000 	.word	0x20000000
 80017cc:	20000478 	.word	0x20000478
 80017d0:	40020800 	.word	0x40020800
 80017d4:	20000490 	.word	0x20000490
 80017d8:	20000494 	.word	0x20000494
 80017dc:	2000048c 	.word	0x2000048c
			  }
		  }
	  }
	  else {
		  Start_CH1=0;
 80017e0:	4b1b      	ldr	r3, [pc, #108]	; (8001850 <main+0x648>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	601a      	str	r2, [r3, #0]
		  Start_CH2=0;
 80017e6:	4b1b      	ldr	r3, [pc, #108]	; (8001854 <main+0x64c>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	601a      	str	r2, [r3, #0]
		  Start_CH3=0;
 80017ec:	4b1a      	ldr	r3, [pc, #104]	; (8001858 <main+0x650>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	601a      	str	r2, [r3, #0]
		  PWM_U=0;
 80017f2:	4b1a      	ldr	r3, [pc, #104]	; (800185c <main+0x654>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	601a      	str	r2, [r3, #0]
		  PWM_V=0;
 80017f8:	4b19      	ldr	r3, [pc, #100]	; (8001860 <main+0x658>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	601a      	str	r2, [r3, #0]
		  PWM_W=0;
 80017fe:	4b19      	ldr	r3, [pc, #100]	; (8001864 <main+0x65c>)
 8001800:	2200      	movs	r2, #0
 8001802:	601a      	str	r2, [r3, #0]
		  Frequency=MIN_FREQUENCY;
 8001804:	4b18      	ldr	r3, [pc, #96]	; (8001868 <main+0x660>)
 8001806:	220a      	movs	r2, #10
 8001808:	601a      	str	r2, [r3, #0]
		  HAL_GPIO_WritePin(U_Lo_GPIO_Port, U_Lo_Pin, GPIO_PIN_RESET);
 800180a:	2200      	movs	r2, #0
 800180c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001810:	4816      	ldr	r0, [pc, #88]	; (800186c <main+0x664>)
 8001812:	f001 fcd8 	bl	80031c6 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(V_Lo_GPIO_Port, V_Lo_Pin, GPIO_PIN_RESET);
 8001816:	2200      	movs	r2, #0
 8001818:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800181c:	4813      	ldr	r0, [pc, #76]	; (800186c <main+0x664>)
 800181e:	f001 fcd2 	bl	80031c6 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(W_Lo_GPIO_Port, W_Lo_Pin, GPIO_PIN_RESET);
 8001822:	2200      	movs	r2, #0
 8001824:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001828:	4810      	ldr	r0, [pc, #64]	; (800186c <main+0x664>)
 800182a:	f001 fccc 	bl	80031c6 <HAL_GPIO_WritePin>
	  }

	  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1,PWM_U);
 800182e:	4b10      	ldr	r3, [pc, #64]	; (8001870 <main+0x668>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4a0a      	ldr	r2, [pc, #40]	; (800185c <main+0x654>)
 8001834:	6812      	ldr	r2, [r2, #0]
 8001836:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2,PWM_V);
 8001838:	4b0d      	ldr	r3, [pc, #52]	; (8001870 <main+0x668>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a08      	ldr	r2, [pc, #32]	; (8001860 <main+0x658>)
 800183e:	6812      	ldr	r2, [r2, #0]
 8001840:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,PWM_W);
 8001842:	4b0b      	ldr	r3, [pc, #44]	; (8001870 <main+0x668>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a07      	ldr	r2, [pc, #28]	; (8001864 <main+0x65c>)
 8001848:	6812      	ldr	r2, [r2, #0]
 800184a:	63da      	str	r2, [r3, #60]	; 0x3c
	  if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)) ToggleEnable=1;
 800184c:	e50d      	b.n	800126a <main+0x62>
 800184e:	bf00      	nop
 8001850:	2000048c 	.word	0x2000048c
 8001854:	20000490 	.word	0x20000490
 8001858:	20000494 	.word	0x20000494
 800185c:	20000480 	.word	0x20000480
 8001860:	20000484 	.word	0x20000484
 8001864:	20000488 	.word	0x20000488
 8001868:	20000008 	.word	0x20000008
 800186c:	40020800 	.word	0x40020800
 8001870:	20000294 	.word	0x20000294

08001874 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b094      	sub	sp, #80	; 0x50
 8001878:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800187a:	f107 0320 	add.w	r3, r7, #32
 800187e:	2230      	movs	r2, #48	; 0x30
 8001880:	2100      	movs	r1, #0
 8001882:	4618      	mov	r0, r3
 8001884:	f004 fccd 	bl	8006222 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001888:	f107 030c 	add.w	r3, r7, #12
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	605a      	str	r2, [r3, #4]
 8001892:	609a      	str	r2, [r3, #8]
 8001894:	60da      	str	r2, [r3, #12]
 8001896:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001898:	2300      	movs	r3, #0
 800189a:	60bb      	str	r3, [r7, #8]
 800189c:	4b27      	ldr	r3, [pc, #156]	; (800193c <SystemClock_Config+0xc8>)
 800189e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a0:	4a26      	ldr	r2, [pc, #152]	; (800193c <SystemClock_Config+0xc8>)
 80018a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018a6:	6413      	str	r3, [r2, #64]	; 0x40
 80018a8:	4b24      	ldr	r3, [pc, #144]	; (800193c <SystemClock_Config+0xc8>)
 80018aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018b0:	60bb      	str	r3, [r7, #8]
 80018b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018b4:	2300      	movs	r3, #0
 80018b6:	607b      	str	r3, [r7, #4]
 80018b8:	4b21      	ldr	r3, [pc, #132]	; (8001940 <SystemClock_Config+0xcc>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a20      	ldr	r2, [pc, #128]	; (8001940 <SystemClock_Config+0xcc>)
 80018be:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80018c2:	6013      	str	r3, [r2, #0]
 80018c4:	4b1e      	ldr	r3, [pc, #120]	; (8001940 <SystemClock_Config+0xcc>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80018cc:	607b      	str	r3, [r7, #4]
 80018ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018d0:	2302      	movs	r3, #2
 80018d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018d4:	2301      	movs	r3, #1
 80018d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018d8:	2310      	movs	r3, #16
 80018da:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018dc:	2302      	movs	r3, #2
 80018de:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80018e0:	2300      	movs	r3, #0
 80018e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80018e4:	2308      	movs	r3, #8
 80018e6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80018e8:	2364      	movs	r3, #100	; 0x64
 80018ea:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018ec:	2302      	movs	r3, #2
 80018ee:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80018f0:	2304      	movs	r3, #4
 80018f2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018f4:	f107 0320 	add.w	r3, r7, #32
 80018f8:	4618      	mov	r0, r3
 80018fa:	f001 fc7d 	bl	80031f8 <HAL_RCC_OscConfig>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001904:	f000 faa8 	bl	8001e58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001908:	230f      	movs	r3, #15
 800190a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800190c:	2302      	movs	r3, #2
 800190e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001910:	2300      	movs	r3, #0
 8001912:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001914:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001918:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800191a:	2300      	movs	r3, #0
 800191c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800191e:	f107 030c 	add.w	r3, r7, #12
 8001922:	2103      	movs	r1, #3
 8001924:	4618      	mov	r0, r3
 8001926:	f001 fedf 	bl	80036e8 <HAL_RCC_ClockConfig>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001930:	f000 fa92 	bl	8001e58 <Error_Handler>
  }
}
 8001934:	bf00      	nop
 8001936:	3750      	adds	r7, #80	; 0x50
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	40023800 	.word	0x40023800
 8001940:	40007000 	.word	0x40007000

08001944 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b08e      	sub	sp, #56	; 0x38
 8001948:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800194a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800194e:	2200      	movs	r2, #0
 8001950:	601a      	str	r2, [r3, #0]
 8001952:	605a      	str	r2, [r3, #4]
 8001954:	609a      	str	r2, [r3, #8]
 8001956:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001958:	f107 0320 	add.w	r3, r7, #32
 800195c:	2200      	movs	r2, #0
 800195e:	601a      	str	r2, [r3, #0]
 8001960:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001962:	1d3b      	adds	r3, r7, #4
 8001964:	2200      	movs	r2, #0
 8001966:	601a      	str	r2, [r3, #0]
 8001968:	605a      	str	r2, [r3, #4]
 800196a:	609a      	str	r2, [r3, #8]
 800196c:	60da      	str	r2, [r3, #12]
 800196e:	611a      	str	r2, [r3, #16]
 8001970:	615a      	str	r2, [r3, #20]
 8001972:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001974:	4b38      	ldr	r3, [pc, #224]	; (8001a58 <MX_TIM2_Init+0x114>)
 8001976:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800197a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 5-1;
 800197c:	4b36      	ldr	r3, [pc, #216]	; (8001a58 <MX_TIM2_Init+0x114>)
 800197e:	2204      	movs	r2, #4
 8001980:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001982:	4b35      	ldr	r3, [pc, #212]	; (8001a58 <MX_TIM2_Init+0x114>)
 8001984:	2200      	movs	r2, #0
 8001986:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8001988:	4b33      	ldr	r3, [pc, #204]	; (8001a58 <MX_TIM2_Init+0x114>)
 800198a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800198e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001990:	4b31      	ldr	r3, [pc, #196]	; (8001a58 <MX_TIM2_Init+0x114>)
 8001992:	2200      	movs	r2, #0
 8001994:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001996:	4b30      	ldr	r3, [pc, #192]	; (8001a58 <MX_TIM2_Init+0x114>)
 8001998:	2200      	movs	r2, #0
 800199a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800199c:	482e      	ldr	r0, [pc, #184]	; (8001a58 <MX_TIM2_Init+0x114>)
 800199e:	f002 f8c7 	bl	8003b30 <HAL_TIM_Base_Init>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80019a8:	f000 fa56 	bl	8001e58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019b0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80019b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019b6:	4619      	mov	r1, r3
 80019b8:	4827      	ldr	r0, [pc, #156]	; (8001a58 <MX_TIM2_Init+0x114>)
 80019ba:	f002 fd77 	bl	80044ac <HAL_TIM_ConfigClockSource>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80019c4:	f000 fa48 	bl	8001e58 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80019c8:	4823      	ldr	r0, [pc, #140]	; (8001a58 <MX_TIM2_Init+0x114>)
 80019ca:	f002 f961 	bl	8003c90 <HAL_TIM_PWM_Init>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80019d4:	f000 fa40 	bl	8001e58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019d8:	2300      	movs	r3, #0
 80019da:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019dc:	2300      	movs	r3, #0
 80019de:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019e0:	f107 0320 	add.w	r3, r7, #32
 80019e4:	4619      	mov	r1, r3
 80019e6:	481c      	ldr	r0, [pc, #112]	; (8001a58 <MX_TIM2_Init+0x114>)
 80019e8:	f003 f90e 	bl	8004c08 <HAL_TIMEx_MasterConfigSynchronization>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80019f2:	f000 fa31 	bl	8001e58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019f6:	2360      	movs	r3, #96	; 0x60
 80019f8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80019fa:	2300      	movs	r3, #0
 80019fc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019fe:	2300      	movs	r3, #0
 8001a00:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001a02:	2304      	movs	r3, #4
 8001a04:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a06:	1d3b      	adds	r3, r7, #4
 8001a08:	2200      	movs	r2, #0
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4812      	ldr	r0, [pc, #72]	; (8001a58 <MX_TIM2_Init+0x114>)
 8001a0e:	f002 fc8b 	bl	8004328 <HAL_TIM_PWM_ConfigChannel>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001a18:	f000 fa1e 	bl	8001e58 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a1c:	1d3b      	adds	r3, r7, #4
 8001a1e:	2204      	movs	r2, #4
 8001a20:	4619      	mov	r1, r3
 8001a22:	480d      	ldr	r0, [pc, #52]	; (8001a58 <MX_TIM2_Init+0x114>)
 8001a24:	f002 fc80 	bl	8004328 <HAL_TIM_PWM_ConfigChannel>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001a2e:	f000 fa13 	bl	8001e58 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a32:	1d3b      	adds	r3, r7, #4
 8001a34:	2208      	movs	r2, #8
 8001a36:	4619      	mov	r1, r3
 8001a38:	4807      	ldr	r0, [pc, #28]	; (8001a58 <MX_TIM2_Init+0x114>)
 8001a3a:	f002 fc75 	bl	8004328 <HAL_TIM_PWM_ConfigChannel>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d001      	beq.n	8001a48 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8001a44:	f000 fa08 	bl	8001e58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001a48:	4803      	ldr	r0, [pc, #12]	; (8001a58 <MX_TIM2_Init+0x114>)
 8001a4a:	f000 fad5 	bl	8001ff8 <HAL_TIM_MspPostInit>

}
 8001a4e:	bf00      	nop
 8001a50:	3738      	adds	r7, #56	; 0x38
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	20000204 	.word	0x20000204

08001a5c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b08c      	sub	sp, #48	; 0x30
 8001a60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a62:	f107 030c 	add.w	r3, r7, #12
 8001a66:	2224      	movs	r2, #36	; 0x24
 8001a68:	2100      	movs	r1, #0
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f004 fbd9 	bl	8006222 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a70:	1d3b      	adds	r3, r7, #4
 8001a72:	2200      	movs	r2, #0
 8001a74:	601a      	str	r2, [r3, #0]
 8001a76:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a78:	4b20      	ldr	r3, [pc, #128]	; (8001afc <MX_TIM3_Init+0xa0>)
 8001a7a:	4a21      	ldr	r2, [pc, #132]	; (8001b00 <MX_TIM3_Init+0xa4>)
 8001a7c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001a7e:	4b1f      	ldr	r3, [pc, #124]	; (8001afc <MX_TIM3_Init+0xa0>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a84:	4b1d      	ldr	r3, [pc, #116]	; (8001afc <MX_TIM3_Init+0xa0>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001a8a:	4b1c      	ldr	r3, [pc, #112]	; (8001afc <MX_TIM3_Init+0xa0>)
 8001a8c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a90:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a92:	4b1a      	ldr	r3, [pc, #104]	; (8001afc <MX_TIM3_Init+0xa0>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a98:	4b18      	ldr	r3, [pc, #96]	; (8001afc <MX_TIM3_Init+0xa0>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001aba:	2300      	movs	r3, #0
 8001abc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001ac2:	f107 030c 	add.w	r3, r7, #12
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	480c      	ldr	r0, [pc, #48]	; (8001afc <MX_TIM3_Init+0xa0>)
 8001aca:	f002 f9e9 	bl	8003ea0 <HAL_TIM_Encoder_Init>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d001      	beq.n	8001ad8 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001ad4:	f000 f9c0 	bl	8001e58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001adc:	2300      	movs	r3, #0
 8001ade:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ae0:	1d3b      	adds	r3, r7, #4
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	4805      	ldr	r0, [pc, #20]	; (8001afc <MX_TIM3_Init+0xa0>)
 8001ae6:	f003 f88f 	bl	8004c08 <HAL_TIMEx_MasterConfigSynchronization>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d001      	beq.n	8001af4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001af0:	f000 f9b2 	bl	8001e58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001af4:	bf00      	nop
 8001af6:	3730      	adds	r7, #48	; 0x30
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	2000024c 	.word	0x2000024c
 8001b00:	40000400 	.word	0x40000400

08001b04 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b08e      	sub	sp, #56	; 0x38
 8001b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	605a      	str	r2, [r3, #4]
 8001b14:	609a      	str	r2, [r3, #8]
 8001b16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b18:	f107 0320 	add.w	r3, r7, #32
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	601a      	str	r2, [r3, #0]
 8001b20:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b22:	1d3b      	adds	r3, r7, #4
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	605a      	str	r2, [r3, #4]
 8001b2a:	609a      	str	r2, [r3, #8]
 8001b2c:	60da      	str	r2, [r3, #12]
 8001b2e:	611a      	str	r2, [r3, #16]
 8001b30:	615a      	str	r2, [r3, #20]
 8001b32:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b34:	4b37      	ldr	r3, [pc, #220]	; (8001c14 <MX_TIM4_Init+0x110>)
 8001b36:	4a38      	ldr	r2, [pc, #224]	; (8001c18 <MX_TIM4_Init+0x114>)
 8001b38:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 10-1;
 8001b3a:	4b36      	ldr	r3, [pc, #216]	; (8001c14 <MX_TIM4_Init+0x110>)
 8001b3c:	2209      	movs	r2, #9
 8001b3e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b40:	4b34      	ldr	r3, [pc, #208]	; (8001c14 <MX_TIM4_Init+0x110>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 8001b46:	4b33      	ldr	r3, [pc, #204]	; (8001c14 <MX_TIM4_Init+0x110>)
 8001b48:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001b4c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b4e:	4b31      	ldr	r3, [pc, #196]	; (8001c14 <MX_TIM4_Init+0x110>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b54:	4b2f      	ldr	r3, [pc, #188]	; (8001c14 <MX_TIM4_Init+0x110>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001b5a:	482e      	ldr	r0, [pc, #184]	; (8001c14 <MX_TIM4_Init+0x110>)
 8001b5c:	f001 ffe8 	bl	8003b30 <HAL_TIM_Base_Init>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001b66:	f000 f977 	bl	8001e58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b6e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001b70:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b74:	4619      	mov	r1, r3
 8001b76:	4827      	ldr	r0, [pc, #156]	; (8001c14 <MX_TIM4_Init+0x110>)
 8001b78:	f002 fc98 	bl	80044ac <HAL_TIM_ConfigClockSource>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d001      	beq.n	8001b86 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001b82:	f000 f969 	bl	8001e58 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001b86:	4823      	ldr	r0, [pc, #140]	; (8001c14 <MX_TIM4_Init+0x110>)
 8001b88:	f002 f882 	bl	8003c90 <HAL_TIM_PWM_Init>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001b92:	f000 f961 	bl	8001e58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b96:	2300      	movs	r3, #0
 8001b98:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001b9e:	f107 0320 	add.w	r3, r7, #32
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	481b      	ldr	r0, [pc, #108]	; (8001c14 <MX_TIM4_Init+0x110>)
 8001ba6:	f003 f82f 	bl	8004c08 <HAL_TIMEx_MasterConfigSynchronization>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001bb0:	f000 f952 	bl	8001e58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bb4:	2360      	movs	r3, #96	; 0x60
 8001bb6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001bc0:	2304      	movs	r3, #4
 8001bc2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bc4:	1d3b      	adds	r3, r7, #4
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	4619      	mov	r1, r3
 8001bca:	4812      	ldr	r0, [pc, #72]	; (8001c14 <MX_TIM4_Init+0x110>)
 8001bcc:	f002 fbac 	bl	8004328 <HAL_TIM_PWM_ConfigChannel>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001bd6:	f000 f93f 	bl	8001e58 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001bda:	1d3b      	adds	r3, r7, #4
 8001bdc:	2204      	movs	r2, #4
 8001bde:	4619      	mov	r1, r3
 8001be0:	480c      	ldr	r0, [pc, #48]	; (8001c14 <MX_TIM4_Init+0x110>)
 8001be2:	f002 fba1 	bl	8004328 <HAL_TIM_PWM_ConfigChannel>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8001bec:	f000 f934 	bl	8001e58 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001bf0:	1d3b      	adds	r3, r7, #4
 8001bf2:	2208      	movs	r2, #8
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	4807      	ldr	r0, [pc, #28]	; (8001c14 <MX_TIM4_Init+0x110>)
 8001bf8:	f002 fb96 	bl	8004328 <HAL_TIM_PWM_ConfigChannel>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 8001c02:	f000 f929 	bl	8001e58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001c06:	4803      	ldr	r0, [pc, #12]	; (8001c14 <MX_TIM4_Init+0x110>)
 8001c08:	f000 f9f6 	bl	8001ff8 <HAL_TIM_MspPostInit>

}
 8001c0c:	bf00      	nop
 8001c0e:	3738      	adds	r7, #56	; 0x38
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	20000294 	.word	0x20000294
 8001c18:	40000800 	.word	0x40000800

08001c1c <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001c20:	4b0e      	ldr	r3, [pc, #56]	; (8001c5c <MX_TIM10_Init+0x40>)
 8001c22:	4a0f      	ldr	r2, [pc, #60]	; (8001c60 <MX_TIM10_Init+0x44>)
 8001c24:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8001c26:	4b0d      	ldr	r3, [pc, #52]	; (8001c5c <MX_TIM10_Init+0x40>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c2c:	4b0b      	ldr	r3, [pc, #44]	; (8001c5c <MX_TIM10_Init+0x40>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 10000;
 8001c32:	4b0a      	ldr	r3, [pc, #40]	; (8001c5c <MX_TIM10_Init+0x40>)
 8001c34:	f242 7210 	movw	r2, #10000	; 0x2710
 8001c38:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c3a:	4b08      	ldr	r3, [pc, #32]	; (8001c5c <MX_TIM10_Init+0x40>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c40:	4b06      	ldr	r3, [pc, #24]	; (8001c5c <MX_TIM10_Init+0x40>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001c46:	4805      	ldr	r0, [pc, #20]	; (8001c5c <MX_TIM10_Init+0x40>)
 8001c48:	f001 ff72 	bl	8003b30 <HAL_TIM_Base_Init>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8001c52:	f000 f901 	bl	8001e58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001c56:	bf00      	nop
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	200002dc 	.word	0x200002dc
 8001c60:	40014400 	.word	0x40014400

08001c64 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c68:	4b11      	ldr	r3, [pc, #68]	; (8001cb0 <MX_USART2_UART_Init+0x4c>)
 8001c6a:	4a12      	ldr	r2, [pc, #72]	; (8001cb4 <MX_USART2_UART_Init+0x50>)
 8001c6c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c6e:	4b10      	ldr	r3, [pc, #64]	; (8001cb0 <MX_USART2_UART_Init+0x4c>)
 8001c70:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c74:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c76:	4b0e      	ldr	r3, [pc, #56]	; (8001cb0 <MX_USART2_UART_Init+0x4c>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c7c:	4b0c      	ldr	r3, [pc, #48]	; (8001cb0 <MX_USART2_UART_Init+0x4c>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c82:	4b0b      	ldr	r3, [pc, #44]	; (8001cb0 <MX_USART2_UART_Init+0x4c>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c88:	4b09      	ldr	r3, [pc, #36]	; (8001cb0 <MX_USART2_UART_Init+0x4c>)
 8001c8a:	220c      	movs	r2, #12
 8001c8c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c8e:	4b08      	ldr	r3, [pc, #32]	; (8001cb0 <MX_USART2_UART_Init+0x4c>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c94:	4b06      	ldr	r3, [pc, #24]	; (8001cb0 <MX_USART2_UART_Init+0x4c>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c9a:	4805      	ldr	r0, [pc, #20]	; (8001cb0 <MX_USART2_UART_Init+0x4c>)
 8001c9c:	f003 f832 	bl	8004d04 <HAL_UART_Init>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001ca6:	f000 f8d7 	bl	8001e58 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	20000324 	.word	0x20000324
 8001cb4:	40004400 	.word	0x40004400

08001cb8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001cbc:	4b11      	ldr	r3, [pc, #68]	; (8001d04 <MX_USART6_UART_Init+0x4c>)
 8001cbe:	4a12      	ldr	r2, [pc, #72]	; (8001d08 <MX_USART6_UART_Init+0x50>)
 8001cc0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 100000;
 8001cc2:	4b10      	ldr	r3, [pc, #64]	; (8001d04 <MX_USART6_UART_Init+0x4c>)
 8001cc4:	4a11      	ldr	r2, [pc, #68]	; (8001d0c <MX_USART6_UART_Init+0x54>)
 8001cc6:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001cc8:	4b0e      	ldr	r3, [pc, #56]	; (8001d04 <MX_USART6_UART_Init+0x4c>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_2;
 8001cce:	4b0d      	ldr	r3, [pc, #52]	; (8001d04 <MX_USART6_UART_Init+0x4c>)
 8001cd0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cd4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_EVEN;
 8001cd6:	4b0b      	ldr	r3, [pc, #44]	; (8001d04 <MX_USART6_UART_Init+0x4c>)
 8001cd8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001cdc:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_RX;
 8001cde:	4b09      	ldr	r3, [pc, #36]	; (8001d04 <MX_USART6_UART_Init+0x4c>)
 8001ce0:	2204      	movs	r2, #4
 8001ce2:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ce4:	4b07      	ldr	r3, [pc, #28]	; (8001d04 <MX_USART6_UART_Init+0x4c>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cea:	4b06      	ldr	r3, [pc, #24]	; (8001d04 <MX_USART6_UART_Init+0x4c>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001cf0:	4804      	ldr	r0, [pc, #16]	; (8001d04 <MX_USART6_UART_Init+0x4c>)
 8001cf2:	f003 f807 	bl	8004d04 <HAL_UART_Init>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d001      	beq.n	8001d00 <MX_USART6_UART_Init+0x48>
  {
    Error_Handler();
 8001cfc:	f000 f8ac 	bl	8001e58 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001d00:	bf00      	nop
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	2000036c 	.word	0x2000036c
 8001d08:	40011400 	.word	0x40011400
 8001d0c:	000186a0 	.word	0x000186a0

08001d10 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001d16:	2300      	movs	r3, #0
 8001d18:	607b      	str	r3, [r7, #4]
 8001d1a:	4b0c      	ldr	r3, [pc, #48]	; (8001d4c <MX_DMA_Init+0x3c>)
 8001d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1e:	4a0b      	ldr	r2, [pc, #44]	; (8001d4c <MX_DMA_Init+0x3c>)
 8001d20:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001d24:	6313      	str	r3, [r2, #48]	; 0x30
 8001d26:	4b09      	ldr	r3, [pc, #36]	; (8001d4c <MX_DMA_Init+0x3c>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d2e:	607b      	str	r3, [r7, #4]
 8001d30:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001d32:	2200      	movs	r2, #0
 8001d34:	2100      	movs	r1, #0
 8001d36:	2039      	movs	r0, #57	; 0x39
 8001d38:	f000 fd09 	bl	800274e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001d3c:	2039      	movs	r0, #57	; 0x39
 8001d3e:	f000 fd22 	bl	8002786 <HAL_NVIC_EnableIRQ>

}
 8001d42:	bf00      	nop
 8001d44:	3708      	adds	r7, #8
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	40023800 	.word	0x40023800

08001d50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b08a      	sub	sp, #40	; 0x28
 8001d54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d56:	f107 0314 	add.w	r3, r7, #20
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	601a      	str	r2, [r3, #0]
 8001d5e:	605a      	str	r2, [r3, #4]
 8001d60:	609a      	str	r2, [r3, #8]
 8001d62:	60da      	str	r2, [r3, #12]
 8001d64:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d66:	2300      	movs	r3, #0
 8001d68:	613b      	str	r3, [r7, #16]
 8001d6a:	4b38      	ldr	r3, [pc, #224]	; (8001e4c <MX_GPIO_Init+0xfc>)
 8001d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6e:	4a37      	ldr	r2, [pc, #220]	; (8001e4c <MX_GPIO_Init+0xfc>)
 8001d70:	f043 0304 	orr.w	r3, r3, #4
 8001d74:	6313      	str	r3, [r2, #48]	; 0x30
 8001d76:	4b35      	ldr	r3, [pc, #212]	; (8001e4c <MX_GPIO_Init+0xfc>)
 8001d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7a:	f003 0304 	and.w	r3, r3, #4
 8001d7e:	613b      	str	r3, [r7, #16]
 8001d80:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	60fb      	str	r3, [r7, #12]
 8001d86:	4b31      	ldr	r3, [pc, #196]	; (8001e4c <MX_GPIO_Init+0xfc>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8a:	4a30      	ldr	r2, [pc, #192]	; (8001e4c <MX_GPIO_Init+0xfc>)
 8001d8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d90:	6313      	str	r3, [r2, #48]	; 0x30
 8001d92:	4b2e      	ldr	r3, [pc, #184]	; (8001e4c <MX_GPIO_Init+0xfc>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d9a:	60fb      	str	r3, [r7, #12]
 8001d9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	60bb      	str	r3, [r7, #8]
 8001da2:	4b2a      	ldr	r3, [pc, #168]	; (8001e4c <MX_GPIO_Init+0xfc>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da6:	4a29      	ldr	r2, [pc, #164]	; (8001e4c <MX_GPIO_Init+0xfc>)
 8001da8:	f043 0301 	orr.w	r3, r3, #1
 8001dac:	6313      	str	r3, [r2, #48]	; 0x30
 8001dae:	4b27      	ldr	r3, [pc, #156]	; (8001e4c <MX_GPIO_Init+0xfc>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db2:	f003 0301 	and.w	r3, r3, #1
 8001db6:	60bb      	str	r3, [r7, #8]
 8001db8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	607b      	str	r3, [r7, #4]
 8001dbe:	4b23      	ldr	r3, [pc, #140]	; (8001e4c <MX_GPIO_Init+0xfc>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc2:	4a22      	ldr	r2, [pc, #136]	; (8001e4c <MX_GPIO_Init+0xfc>)
 8001dc4:	f043 0302 	orr.w	r3, r3, #2
 8001dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dca:	4b20      	ldr	r3, [pc, #128]	; (8001e4c <MX_GPIO_Init+0xfc>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dce:	f003 0302 	and.w	r3, r3, #2
 8001dd2:	607b      	str	r3, [r7, #4]
 8001dd4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	2120      	movs	r1, #32
 8001dda:	481d      	ldr	r0, [pc, #116]	; (8001e50 <MX_GPIO_Init+0x100>)
 8001ddc:	f001 f9f3 	bl	80031c6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, U_Lo_Pin|V_Lo_Pin|W_Lo_Pin, GPIO_PIN_RESET);
 8001de0:	2200      	movs	r2, #0
 8001de2:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8001de6:	481b      	ldr	r0, [pc, #108]	; (8001e54 <MX_GPIO_Init+0x104>)
 8001de8:	f001 f9ed 	bl	80031c6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001dec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001df0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001df2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001df6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001dfc:	f107 0314 	add.w	r3, r7, #20
 8001e00:	4619      	mov	r1, r3
 8001e02:	4814      	ldr	r0, [pc, #80]	; (8001e54 <MX_GPIO_Init+0x104>)
 8001e04:	f001 f846 	bl	8002e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001e08:	2320      	movs	r3, #32
 8001e0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e10:	2300      	movs	r3, #0
 8001e12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e14:	2300      	movs	r3, #0
 8001e16:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001e18:	f107 0314 	add.w	r3, r7, #20
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	480c      	ldr	r0, [pc, #48]	; (8001e50 <MX_GPIO_Init+0x100>)
 8001e20:	f001 f838 	bl	8002e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : U_Lo_Pin V_Lo_Pin W_Lo_Pin */
  GPIO_InitStruct.Pin = U_Lo_Pin|V_Lo_Pin|W_Lo_Pin;
 8001e24:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001e28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e32:	2300      	movs	r3, #0
 8001e34:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e36:	f107 0314 	add.w	r3, r7, #20
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	4805      	ldr	r0, [pc, #20]	; (8001e54 <MX_GPIO_Init+0x104>)
 8001e3e:	f001 f829 	bl	8002e94 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001e42:	bf00      	nop
 8001e44:	3728      	adds	r7, #40	; 0x28
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	40023800 	.word	0x40023800
 8001e50:	40020000 	.word	0x40020000
 8001e54:	40020800 	.word	0x40020800

08001e58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e5c:	b672      	cpsid	i
}
 8001e5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e60:	e7fe      	b.n	8001e60 <Error_Handler+0x8>
	...

08001e64 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	607b      	str	r3, [r7, #4]
 8001e6e:	4b10      	ldr	r3, [pc, #64]	; (8001eb0 <HAL_MspInit+0x4c>)
 8001e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e72:	4a0f      	ldr	r2, [pc, #60]	; (8001eb0 <HAL_MspInit+0x4c>)
 8001e74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e78:	6453      	str	r3, [r2, #68]	; 0x44
 8001e7a:	4b0d      	ldr	r3, [pc, #52]	; (8001eb0 <HAL_MspInit+0x4c>)
 8001e7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e82:	607b      	str	r3, [r7, #4]
 8001e84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e86:	2300      	movs	r3, #0
 8001e88:	603b      	str	r3, [r7, #0]
 8001e8a:	4b09      	ldr	r3, [pc, #36]	; (8001eb0 <HAL_MspInit+0x4c>)
 8001e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8e:	4a08      	ldr	r2, [pc, #32]	; (8001eb0 <HAL_MspInit+0x4c>)
 8001e90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e94:	6413      	str	r3, [r2, #64]	; 0x40
 8001e96:	4b06      	ldr	r3, [pc, #24]	; (8001eb0 <HAL_MspInit+0x4c>)
 8001e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e9e:	603b      	str	r3, [r7, #0]
 8001ea0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001ea2:	2007      	movs	r0, #7
 8001ea4:	f000 fc48 	bl	8002738 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ea8:	bf00      	nop
 8001eaa:	3708      	adds	r7, #8
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	40023800 	.word	0x40023800

08001eb4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b086      	sub	sp, #24
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ec4:	d10e      	bne.n	8001ee4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	617b      	str	r3, [r7, #20]
 8001eca:	4b20      	ldr	r3, [pc, #128]	; (8001f4c <HAL_TIM_Base_MspInit+0x98>)
 8001ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ece:	4a1f      	ldr	r2, [pc, #124]	; (8001f4c <HAL_TIM_Base_MspInit+0x98>)
 8001ed0:	f043 0301 	orr.w	r3, r3, #1
 8001ed4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ed6:	4b1d      	ldr	r3, [pc, #116]	; (8001f4c <HAL_TIM_Base_MspInit+0x98>)
 8001ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eda:	f003 0301 	and.w	r3, r3, #1
 8001ede:	617b      	str	r3, [r7, #20]
 8001ee0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8001ee2:	e02e      	b.n	8001f42 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM4)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a19      	ldr	r2, [pc, #100]	; (8001f50 <HAL_TIM_Base_MspInit+0x9c>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d10e      	bne.n	8001f0c <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001eee:	2300      	movs	r3, #0
 8001ef0:	613b      	str	r3, [r7, #16]
 8001ef2:	4b16      	ldr	r3, [pc, #88]	; (8001f4c <HAL_TIM_Base_MspInit+0x98>)
 8001ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef6:	4a15      	ldr	r2, [pc, #84]	; (8001f4c <HAL_TIM_Base_MspInit+0x98>)
 8001ef8:	f043 0304 	orr.w	r3, r3, #4
 8001efc:	6413      	str	r3, [r2, #64]	; 0x40
 8001efe:	4b13      	ldr	r3, [pc, #76]	; (8001f4c <HAL_TIM_Base_MspInit+0x98>)
 8001f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f02:	f003 0304 	and.w	r3, r3, #4
 8001f06:	613b      	str	r3, [r7, #16]
 8001f08:	693b      	ldr	r3, [r7, #16]
}
 8001f0a:	e01a      	b.n	8001f42 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM10)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a10      	ldr	r2, [pc, #64]	; (8001f54 <HAL_TIM_Base_MspInit+0xa0>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d115      	bne.n	8001f42 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001f16:	2300      	movs	r3, #0
 8001f18:	60fb      	str	r3, [r7, #12]
 8001f1a:	4b0c      	ldr	r3, [pc, #48]	; (8001f4c <HAL_TIM_Base_MspInit+0x98>)
 8001f1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f1e:	4a0b      	ldr	r2, [pc, #44]	; (8001f4c <HAL_TIM_Base_MspInit+0x98>)
 8001f20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f24:	6453      	str	r3, [r2, #68]	; 0x44
 8001f26:	4b09      	ldr	r3, [pc, #36]	; (8001f4c <HAL_TIM_Base_MspInit+0x98>)
 8001f28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f2e:	60fb      	str	r3, [r7, #12]
 8001f30:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001f32:	2200      	movs	r2, #0
 8001f34:	2100      	movs	r1, #0
 8001f36:	2019      	movs	r0, #25
 8001f38:	f000 fc09 	bl	800274e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001f3c:	2019      	movs	r0, #25
 8001f3e:	f000 fc22 	bl	8002786 <HAL_NVIC_EnableIRQ>
}
 8001f42:	bf00      	nop
 8001f44:	3718      	adds	r7, #24
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	40023800 	.word	0x40023800
 8001f50:	40000800 	.word	0x40000800
 8001f54:	40014400 	.word	0x40014400

08001f58 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b08a      	sub	sp, #40	; 0x28
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f60:	f107 0314 	add.w	r3, r7, #20
 8001f64:	2200      	movs	r2, #0
 8001f66:	601a      	str	r2, [r3, #0]
 8001f68:	605a      	str	r2, [r3, #4]
 8001f6a:	609a      	str	r2, [r3, #8]
 8001f6c:	60da      	str	r2, [r3, #12]
 8001f6e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a1d      	ldr	r2, [pc, #116]	; (8001fec <HAL_TIM_Encoder_MspInit+0x94>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d133      	bne.n	8001fe2 <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	613b      	str	r3, [r7, #16]
 8001f7e:	4b1c      	ldr	r3, [pc, #112]	; (8001ff0 <HAL_TIM_Encoder_MspInit+0x98>)
 8001f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f82:	4a1b      	ldr	r2, [pc, #108]	; (8001ff0 <HAL_TIM_Encoder_MspInit+0x98>)
 8001f84:	f043 0302 	orr.w	r3, r3, #2
 8001f88:	6413      	str	r3, [r2, #64]	; 0x40
 8001f8a:	4b19      	ldr	r3, [pc, #100]	; (8001ff0 <HAL_TIM_Encoder_MspInit+0x98>)
 8001f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f8e:	f003 0302 	and.w	r3, r3, #2
 8001f92:	613b      	str	r3, [r7, #16]
 8001f94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f96:	2300      	movs	r3, #0
 8001f98:	60fb      	str	r3, [r7, #12]
 8001f9a:	4b15      	ldr	r3, [pc, #84]	; (8001ff0 <HAL_TIM_Encoder_MspInit+0x98>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9e:	4a14      	ldr	r2, [pc, #80]	; (8001ff0 <HAL_TIM_Encoder_MspInit+0x98>)
 8001fa0:	f043 0301 	orr.w	r3, r3, #1
 8001fa4:	6313      	str	r3, [r2, #48]	; 0x30
 8001fa6:	4b12      	ldr	r3, [pc, #72]	; (8001ff0 <HAL_TIM_Encoder_MspInit+0x98>)
 8001fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001faa:	f003 0301 	and.w	r3, r3, #1
 8001fae:	60fb      	str	r3, [r7, #12]
 8001fb0:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001fb2:	23c0      	movs	r3, #192	; 0xc0
 8001fb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001fc2:	2302      	movs	r3, #2
 8001fc4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fc6:	f107 0314 	add.w	r3, r7, #20
 8001fca:	4619      	mov	r1, r3
 8001fcc:	4809      	ldr	r0, [pc, #36]	; (8001ff4 <HAL_TIM_Encoder_MspInit+0x9c>)
 8001fce:	f000 ff61 	bl	8002e94 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	2100      	movs	r1, #0
 8001fd6:	201d      	movs	r0, #29
 8001fd8:	f000 fbb9 	bl	800274e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001fdc:	201d      	movs	r0, #29
 8001fde:	f000 fbd2 	bl	8002786 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001fe2:	bf00      	nop
 8001fe4:	3728      	adds	r7, #40	; 0x28
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	40000400 	.word	0x40000400
 8001ff0:	40023800 	.word	0x40023800
 8001ff4:	40020000 	.word	0x40020000

08001ff8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b08a      	sub	sp, #40	; 0x28
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002000:	f107 0314 	add.w	r3, r7, #20
 8002004:	2200      	movs	r2, #0
 8002006:	601a      	str	r2, [r3, #0]
 8002008:	605a      	str	r2, [r3, #4]
 800200a:	609a      	str	r2, [r3, #8]
 800200c:	60da      	str	r2, [r3, #12]
 800200e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002018:	d13d      	bne.n	8002096 <HAL_TIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800201a:	2300      	movs	r3, #0
 800201c:	613b      	str	r3, [r7, #16]
 800201e:	4b32      	ldr	r3, [pc, #200]	; (80020e8 <HAL_TIM_MspPostInit+0xf0>)
 8002020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002022:	4a31      	ldr	r2, [pc, #196]	; (80020e8 <HAL_TIM_MspPostInit+0xf0>)
 8002024:	f043 0301 	orr.w	r3, r3, #1
 8002028:	6313      	str	r3, [r2, #48]	; 0x30
 800202a:	4b2f      	ldr	r3, [pc, #188]	; (80020e8 <HAL_TIM_MspPostInit+0xf0>)
 800202c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800202e:	f003 0301 	and.w	r3, r3, #1
 8002032:	613b      	str	r3, [r7, #16]
 8002034:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002036:	2300      	movs	r3, #0
 8002038:	60fb      	str	r3, [r7, #12]
 800203a:	4b2b      	ldr	r3, [pc, #172]	; (80020e8 <HAL_TIM_MspPostInit+0xf0>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203e:	4a2a      	ldr	r2, [pc, #168]	; (80020e8 <HAL_TIM_MspPostInit+0xf0>)
 8002040:	f043 0302 	orr.w	r3, r3, #2
 8002044:	6313      	str	r3, [r2, #48]	; 0x30
 8002046:	4b28      	ldr	r3, [pc, #160]	; (80020e8 <HAL_TIM_MspPostInit+0xf0>)
 8002048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204a:	f003 0302 	and.w	r3, r3, #2
 800204e:	60fb      	str	r3, [r7, #12]
 8002050:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002052:	2303      	movs	r3, #3
 8002054:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002056:	2302      	movs	r3, #2
 8002058:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205a:	2300      	movs	r3, #0
 800205c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800205e:	2300      	movs	r3, #0
 8002060:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002062:	2301      	movs	r3, #1
 8002064:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002066:	f107 0314 	add.w	r3, r7, #20
 800206a:	4619      	mov	r1, r3
 800206c:	481f      	ldr	r0, [pc, #124]	; (80020ec <HAL_TIM_MspPostInit+0xf4>)
 800206e:	f000 ff11 	bl	8002e94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002072:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002076:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002078:	2302      	movs	r3, #2
 800207a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207c:	2300      	movs	r3, #0
 800207e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002080:	2300      	movs	r3, #0
 8002082:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002084:	2301      	movs	r3, #1
 8002086:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002088:	f107 0314 	add.w	r3, r7, #20
 800208c:	4619      	mov	r1, r3
 800208e:	4818      	ldr	r0, [pc, #96]	; (80020f0 <HAL_TIM_MspPostInit+0xf8>)
 8002090:	f000 ff00 	bl	8002e94 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002094:	e023      	b.n	80020de <HAL_TIM_MspPostInit+0xe6>
  else if(htim->Instance==TIM4)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a16      	ldr	r2, [pc, #88]	; (80020f4 <HAL_TIM_MspPostInit+0xfc>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d11e      	bne.n	80020de <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020a0:	2300      	movs	r3, #0
 80020a2:	60bb      	str	r3, [r7, #8]
 80020a4:	4b10      	ldr	r3, [pc, #64]	; (80020e8 <HAL_TIM_MspPostInit+0xf0>)
 80020a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a8:	4a0f      	ldr	r2, [pc, #60]	; (80020e8 <HAL_TIM_MspPostInit+0xf0>)
 80020aa:	f043 0302 	orr.w	r3, r3, #2
 80020ae:	6313      	str	r3, [r2, #48]	; 0x30
 80020b0:	4b0d      	ldr	r3, [pc, #52]	; (80020e8 <HAL_TIM_MspPostInit+0xf0>)
 80020b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b4:	f003 0302 	and.w	r3, r3, #2
 80020b8:	60bb      	str	r3, [r7, #8]
 80020ba:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 80020bc:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80020c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c2:	2302      	movs	r3, #2
 80020c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c6:	2300      	movs	r3, #0
 80020c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ca:	2300      	movs	r3, #0
 80020cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80020ce:	2302      	movs	r3, #2
 80020d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020d2:	f107 0314 	add.w	r3, r7, #20
 80020d6:	4619      	mov	r1, r3
 80020d8:	4805      	ldr	r0, [pc, #20]	; (80020f0 <HAL_TIM_MspPostInit+0xf8>)
 80020da:	f000 fedb 	bl	8002e94 <HAL_GPIO_Init>
}
 80020de:	bf00      	nop
 80020e0:	3728      	adds	r7, #40	; 0x28
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	40023800 	.word	0x40023800
 80020ec:	40020000 	.word	0x40020000
 80020f0:	40020400 	.word	0x40020400
 80020f4:	40000800 	.word	0x40000800

080020f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b08c      	sub	sp, #48	; 0x30
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002100:	f107 031c 	add.w	r3, r7, #28
 8002104:	2200      	movs	r2, #0
 8002106:	601a      	str	r2, [r3, #0]
 8002108:	605a      	str	r2, [r3, #4]
 800210a:	609a      	str	r2, [r3, #8]
 800210c:	60da      	str	r2, [r3, #12]
 800210e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a49      	ldr	r2, [pc, #292]	; (800223c <HAL_UART_MspInit+0x144>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d12c      	bne.n	8002174 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800211a:	2300      	movs	r3, #0
 800211c:	61bb      	str	r3, [r7, #24]
 800211e:	4b48      	ldr	r3, [pc, #288]	; (8002240 <HAL_UART_MspInit+0x148>)
 8002120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002122:	4a47      	ldr	r2, [pc, #284]	; (8002240 <HAL_UART_MspInit+0x148>)
 8002124:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002128:	6413      	str	r3, [r2, #64]	; 0x40
 800212a:	4b45      	ldr	r3, [pc, #276]	; (8002240 <HAL_UART_MspInit+0x148>)
 800212c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002132:	61bb      	str	r3, [r7, #24]
 8002134:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002136:	2300      	movs	r3, #0
 8002138:	617b      	str	r3, [r7, #20]
 800213a:	4b41      	ldr	r3, [pc, #260]	; (8002240 <HAL_UART_MspInit+0x148>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213e:	4a40      	ldr	r2, [pc, #256]	; (8002240 <HAL_UART_MspInit+0x148>)
 8002140:	f043 0301 	orr.w	r3, r3, #1
 8002144:	6313      	str	r3, [r2, #48]	; 0x30
 8002146:	4b3e      	ldr	r3, [pc, #248]	; (8002240 <HAL_UART_MspInit+0x148>)
 8002148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214a:	f003 0301 	and.w	r3, r3, #1
 800214e:	617b      	str	r3, [r7, #20]
 8002150:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002152:	230c      	movs	r3, #12
 8002154:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002156:	2302      	movs	r3, #2
 8002158:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215a:	2300      	movs	r3, #0
 800215c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800215e:	2303      	movs	r3, #3
 8002160:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002162:	2307      	movs	r3, #7
 8002164:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002166:	f107 031c 	add.w	r3, r7, #28
 800216a:	4619      	mov	r1, r3
 800216c:	4835      	ldr	r0, [pc, #212]	; (8002244 <HAL_UART_MspInit+0x14c>)
 800216e:	f000 fe91 	bl	8002e94 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002172:	e05f      	b.n	8002234 <HAL_UART_MspInit+0x13c>
  else if(huart->Instance==USART6)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a33      	ldr	r2, [pc, #204]	; (8002248 <HAL_UART_MspInit+0x150>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d15a      	bne.n	8002234 <HAL_UART_MspInit+0x13c>
    __HAL_RCC_USART6_CLK_ENABLE();
 800217e:	2300      	movs	r3, #0
 8002180:	613b      	str	r3, [r7, #16]
 8002182:	4b2f      	ldr	r3, [pc, #188]	; (8002240 <HAL_UART_MspInit+0x148>)
 8002184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002186:	4a2e      	ldr	r2, [pc, #184]	; (8002240 <HAL_UART_MspInit+0x148>)
 8002188:	f043 0320 	orr.w	r3, r3, #32
 800218c:	6453      	str	r3, [r2, #68]	; 0x44
 800218e:	4b2c      	ldr	r3, [pc, #176]	; (8002240 <HAL_UART_MspInit+0x148>)
 8002190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002192:	f003 0320 	and.w	r3, r3, #32
 8002196:	613b      	str	r3, [r7, #16]
 8002198:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800219a:	2300      	movs	r3, #0
 800219c:	60fb      	str	r3, [r7, #12]
 800219e:	4b28      	ldr	r3, [pc, #160]	; (8002240 <HAL_UART_MspInit+0x148>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a2:	4a27      	ldr	r2, [pc, #156]	; (8002240 <HAL_UART_MspInit+0x148>)
 80021a4:	f043 0304 	orr.w	r3, r3, #4
 80021a8:	6313      	str	r3, [r2, #48]	; 0x30
 80021aa:	4b25      	ldr	r3, [pc, #148]	; (8002240 <HAL_UART_MspInit+0x148>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ae:	f003 0304 	and.w	r3, r3, #4
 80021b2:	60fb      	str	r3, [r7, #12]
 80021b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80021b6:	23c0      	movs	r3, #192	; 0xc0
 80021b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ba:	2302      	movs	r3, #2
 80021bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021be:	2300      	movs	r3, #0
 80021c0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021c2:	2303      	movs	r3, #3
 80021c4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80021c6:	2308      	movs	r3, #8
 80021c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021ca:	f107 031c 	add.w	r3, r7, #28
 80021ce:	4619      	mov	r1, r3
 80021d0:	481e      	ldr	r0, [pc, #120]	; (800224c <HAL_UART_MspInit+0x154>)
 80021d2:	f000 fe5f 	bl	8002e94 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80021d6:	4b1e      	ldr	r3, [pc, #120]	; (8002250 <HAL_UART_MspInit+0x158>)
 80021d8:	4a1e      	ldr	r2, [pc, #120]	; (8002254 <HAL_UART_MspInit+0x15c>)
 80021da:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80021dc:	4b1c      	ldr	r3, [pc, #112]	; (8002250 <HAL_UART_MspInit+0x158>)
 80021de:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80021e2:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021e4:	4b1a      	ldr	r3, [pc, #104]	; (8002250 <HAL_UART_MspInit+0x158>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021ea:	4b19      	ldr	r3, [pc, #100]	; (8002250 <HAL_UART_MspInit+0x158>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80021f0:	4b17      	ldr	r3, [pc, #92]	; (8002250 <HAL_UART_MspInit+0x158>)
 80021f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021f6:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80021f8:	4b15      	ldr	r3, [pc, #84]	; (8002250 <HAL_UART_MspInit+0x158>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80021fe:	4b14      	ldr	r3, [pc, #80]	; (8002250 <HAL_UART_MspInit+0x158>)
 8002200:	2200      	movs	r2, #0
 8002202:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8002204:	4b12      	ldr	r3, [pc, #72]	; (8002250 <HAL_UART_MspInit+0x158>)
 8002206:	f44f 7280 	mov.w	r2, #256	; 0x100
 800220a:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 800220c:	4b10      	ldr	r3, [pc, #64]	; (8002250 <HAL_UART_MspInit+0x158>)
 800220e:	2200      	movs	r2, #0
 8002210:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002212:	4b0f      	ldr	r3, [pc, #60]	; (8002250 <HAL_UART_MspInit+0x158>)
 8002214:	2200      	movs	r2, #0
 8002216:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8002218:	480d      	ldr	r0, [pc, #52]	; (8002250 <HAL_UART_MspInit+0x158>)
 800221a:	f000 facf 	bl	80027bc <HAL_DMA_Init>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d001      	beq.n	8002228 <HAL_UART_MspInit+0x130>
      Error_Handler();
 8002224:	f7ff fe18 	bl	8001e58 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	4a09      	ldr	r2, [pc, #36]	; (8002250 <HAL_UART_MspInit+0x158>)
 800222c:	63da      	str	r2, [r3, #60]	; 0x3c
 800222e:	4a08      	ldr	r2, [pc, #32]	; (8002250 <HAL_UART_MspInit+0x158>)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002234:	bf00      	nop
 8002236:	3730      	adds	r7, #48	; 0x30
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}
 800223c:	40004400 	.word	0x40004400
 8002240:	40023800 	.word	0x40023800
 8002244:	40020000 	.word	0x40020000
 8002248:	40011400 	.word	0x40011400
 800224c:	40020800 	.word	0x40020800
 8002250:	200003b4 	.word	0x200003b4
 8002254:	40026428 	.word	0x40026428

08002258 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800225c:	e7fe      	b.n	800225c <NMI_Handler+0x4>

0800225e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800225e:	b480      	push	{r7}
 8002260:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002262:	e7fe      	b.n	8002262 <HardFault_Handler+0x4>

08002264 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002268:	e7fe      	b.n	8002268 <MemManage_Handler+0x4>

0800226a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800226a:	b480      	push	{r7}
 800226c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800226e:	e7fe      	b.n	800226e <BusFault_Handler+0x4>

08002270 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002274:	e7fe      	b.n	8002274 <UsageFault_Handler+0x4>

08002276 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002276:	b480      	push	{r7}
 8002278:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800227a:	bf00      	nop
 800227c:	46bd      	mov	sp, r7
 800227e:	bc80      	pop	{r7}
 8002280:	4770      	bx	lr

08002282 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002282:	b480      	push	{r7}
 8002284:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002286:	bf00      	nop
 8002288:	46bd      	mov	sp, r7
 800228a:	bc80      	pop	{r7}
 800228c:	4770      	bx	lr

0800228e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800228e:	b480      	push	{r7}
 8002290:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002292:	bf00      	nop
 8002294:	46bd      	mov	sp, r7
 8002296:	bc80      	pop	{r7}
 8002298:	4770      	bx	lr

0800229a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800229a:	b580      	push	{r7, lr}
 800229c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800229e:	f000 f963 	bl	8002568 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022a2:	bf00      	nop
 80022a4:	bd80      	pop	{r7, pc}
	...

080022a8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 80022ac:	4802      	ldr	r0, [pc, #8]	; (80022b8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80022ae:	f001 ff4b 	bl	8004148 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80022b2:	bf00      	nop
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	200002dc 	.word	0x200002dc

080022bc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80022c0:	4802      	ldr	r0, [pc, #8]	; (80022cc <TIM3_IRQHandler+0x10>)
 80022c2:	f001 ff41 	bl	8004148 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80022c6:	bf00      	nop
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	2000024c 	.word	0x2000024c

080022d0 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80022d4:	4802      	ldr	r0, [pc, #8]	; (80022e0 <DMA2_Stream1_IRQHandler+0x10>)
 80022d6:	f000 fb77 	bl	80029c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80022da:	bf00      	nop
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	200003b4 	.word	0x200003b4

080022e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022e4:	b480      	push	{r7}
 80022e6:	af00      	add	r7, sp, #0
  return 1;
 80022e8:	2301      	movs	r3, #1
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bc80      	pop	{r7}
 80022f0:	4770      	bx	lr

080022f2 <_kill>:

int _kill(int pid, int sig)
{
 80022f2:	b580      	push	{r7, lr}
 80022f4:	b082      	sub	sp, #8
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	6078      	str	r0, [r7, #4]
 80022fa:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80022fc:	f003 ffe4 	bl	80062c8 <__errno>
 8002300:	4603      	mov	r3, r0
 8002302:	2216      	movs	r2, #22
 8002304:	601a      	str	r2, [r3, #0]
  return -1;
 8002306:	f04f 33ff 	mov.w	r3, #4294967295
}
 800230a:	4618      	mov	r0, r3
 800230c:	3708      	adds	r7, #8
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}

08002312 <_exit>:

void _exit (int status)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	b082      	sub	sp, #8
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800231a:	f04f 31ff 	mov.w	r1, #4294967295
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f7ff ffe7 	bl	80022f2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002324:	e7fe      	b.n	8002324 <_exit+0x12>

08002326 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002326:	b580      	push	{r7, lr}
 8002328:	b086      	sub	sp, #24
 800232a:	af00      	add	r7, sp, #0
 800232c:	60f8      	str	r0, [r7, #12]
 800232e:	60b9      	str	r1, [r7, #8]
 8002330:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002332:	2300      	movs	r3, #0
 8002334:	617b      	str	r3, [r7, #20]
 8002336:	e00a      	b.n	800234e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002338:	f3af 8000 	nop.w
 800233c:	4601      	mov	r1, r0
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	1c5a      	adds	r2, r3, #1
 8002342:	60ba      	str	r2, [r7, #8]
 8002344:	b2ca      	uxtb	r2, r1
 8002346:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	3301      	adds	r3, #1
 800234c:	617b      	str	r3, [r7, #20]
 800234e:	697a      	ldr	r2, [r7, #20]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	429a      	cmp	r2, r3
 8002354:	dbf0      	blt.n	8002338 <_read+0x12>
  }

  return len;
 8002356:	687b      	ldr	r3, [r7, #4]
}
 8002358:	4618      	mov	r0, r3
 800235a:	3718      	adds	r7, #24
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}

08002360 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b086      	sub	sp, #24
 8002364:	af00      	add	r7, sp, #0
 8002366:	60f8      	str	r0, [r7, #12]
 8002368:	60b9      	str	r1, [r7, #8]
 800236a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800236c:	2300      	movs	r3, #0
 800236e:	617b      	str	r3, [r7, #20]
 8002370:	e009      	b.n	8002386 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	1c5a      	adds	r2, r3, #1
 8002376:	60ba      	str	r2, [r7, #8]
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	4618      	mov	r0, r3
 800237c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	3301      	adds	r3, #1
 8002384:	617b      	str	r3, [r7, #20]
 8002386:	697a      	ldr	r2, [r7, #20]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	429a      	cmp	r2, r3
 800238c:	dbf1      	blt.n	8002372 <_write+0x12>
  }
  return len;
 800238e:	687b      	ldr	r3, [r7, #4]
}
 8002390:	4618      	mov	r0, r3
 8002392:	3718      	adds	r7, #24
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}

08002398 <_close>:

int _close(int file)
{
 8002398:	b480      	push	{r7}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80023a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	370c      	adds	r7, #12
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bc80      	pop	{r7}
 80023ac:	4770      	bx	lr

080023ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023ae:	b480      	push	{r7}
 80023b0:	b083      	sub	sp, #12
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	6078      	str	r0, [r7, #4]
 80023b6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80023be:	605a      	str	r2, [r3, #4]
  return 0;
 80023c0:	2300      	movs	r3, #0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	370c      	adds	r7, #12
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bc80      	pop	{r7}
 80023ca:	4770      	bx	lr

080023cc <_isatty>:

int _isatty(int file)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b083      	sub	sp, #12
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023d4:	2301      	movs	r3, #1
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	370c      	adds	r7, #12
 80023da:	46bd      	mov	sp, r7
 80023dc:	bc80      	pop	{r7}
 80023de:	4770      	bx	lr

080023e0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b085      	sub	sp, #20
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	60f8      	str	r0, [r7, #12]
 80023e8:	60b9      	str	r1, [r7, #8]
 80023ea:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023ec:	2300      	movs	r3, #0
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3714      	adds	r7, #20
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bc80      	pop	{r7}
 80023f6:	4770      	bx	lr

080023f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002400:	4a14      	ldr	r2, [pc, #80]	; (8002454 <_sbrk+0x5c>)
 8002402:	4b15      	ldr	r3, [pc, #84]	; (8002458 <_sbrk+0x60>)
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800240c:	4b13      	ldr	r3, [pc, #76]	; (800245c <_sbrk+0x64>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d102      	bne.n	800241a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002414:	4b11      	ldr	r3, [pc, #68]	; (800245c <_sbrk+0x64>)
 8002416:	4a12      	ldr	r2, [pc, #72]	; (8002460 <_sbrk+0x68>)
 8002418:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800241a:	4b10      	ldr	r3, [pc, #64]	; (800245c <_sbrk+0x64>)
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4413      	add	r3, r2
 8002422:	693a      	ldr	r2, [r7, #16]
 8002424:	429a      	cmp	r2, r3
 8002426:	d207      	bcs.n	8002438 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002428:	f003 ff4e 	bl	80062c8 <__errno>
 800242c:	4603      	mov	r3, r0
 800242e:	220c      	movs	r2, #12
 8002430:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002432:	f04f 33ff 	mov.w	r3, #4294967295
 8002436:	e009      	b.n	800244c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002438:	4b08      	ldr	r3, [pc, #32]	; (800245c <_sbrk+0x64>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800243e:	4b07      	ldr	r3, [pc, #28]	; (800245c <_sbrk+0x64>)
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4413      	add	r3, r2
 8002446:	4a05      	ldr	r2, [pc, #20]	; (800245c <_sbrk+0x64>)
 8002448:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800244a:	68fb      	ldr	r3, [r7, #12]
}
 800244c:	4618      	mov	r0, r3
 800244e:	3718      	adds	r7, #24
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	20020000 	.word	0x20020000
 8002458:	00000400 	.word	0x00000400
 800245c:	20000498 	.word	0x20000498
 8002460:	200005f0 	.word	0x200005f0

08002464 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002468:	bf00      	nop
 800246a:	46bd      	mov	sp, r7
 800246c:	bc80      	pop	{r7}
 800246e:	4770      	bx	lr

08002470 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002470:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024a8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002474:	f7ff fff6 	bl	8002464 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002478:	480c      	ldr	r0, [pc, #48]	; (80024ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800247a:	490d      	ldr	r1, [pc, #52]	; (80024b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800247c:	4a0d      	ldr	r2, [pc, #52]	; (80024b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800247e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002480:	e002      	b.n	8002488 <LoopCopyDataInit>

08002482 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002482:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002484:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002486:	3304      	adds	r3, #4

08002488 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002488:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800248a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800248c:	d3f9      	bcc.n	8002482 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800248e:	4a0a      	ldr	r2, [pc, #40]	; (80024b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002490:	4c0a      	ldr	r4, [pc, #40]	; (80024bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8002492:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002494:	e001      	b.n	800249a <LoopFillZerobss>

08002496 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002496:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002498:	3204      	adds	r2, #4

0800249a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800249a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800249c:	d3fb      	bcc.n	8002496 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800249e:	f003 ff19 	bl	80062d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024a2:	f7fe feb1 	bl	8001208 <main>
  bx  lr    
 80024a6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80024a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024b0:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80024b4:	08009658 	.word	0x08009658
  ldr r2, =_sbss
 80024b8:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80024bc:	200005ec 	.word	0x200005ec

080024c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024c0:	e7fe      	b.n	80024c0 <ADC_IRQHandler>
	...

080024c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024c8:	4b0e      	ldr	r3, [pc, #56]	; (8002504 <HAL_Init+0x40>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a0d      	ldr	r2, [pc, #52]	; (8002504 <HAL_Init+0x40>)
 80024ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024d4:	4b0b      	ldr	r3, [pc, #44]	; (8002504 <HAL_Init+0x40>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a0a      	ldr	r2, [pc, #40]	; (8002504 <HAL_Init+0x40>)
 80024da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024e0:	4b08      	ldr	r3, [pc, #32]	; (8002504 <HAL_Init+0x40>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a07      	ldr	r2, [pc, #28]	; (8002504 <HAL_Init+0x40>)
 80024e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024ec:	2003      	movs	r0, #3
 80024ee:	f000 f923 	bl	8002738 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024f2:	2000      	movs	r0, #0
 80024f4:	f000 f808 	bl	8002508 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024f8:	f7ff fcb4 	bl	8001e64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024fc:	2300      	movs	r3, #0
}
 80024fe:	4618      	mov	r0, r3
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	40023c00 	.word	0x40023c00

08002508 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002510:	4b12      	ldr	r3, [pc, #72]	; (800255c <HAL_InitTick+0x54>)
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	4b12      	ldr	r3, [pc, #72]	; (8002560 <HAL_InitTick+0x58>)
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	4619      	mov	r1, r3
 800251a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800251e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002522:	fbb2 f3f3 	udiv	r3, r2, r3
 8002526:	4618      	mov	r0, r3
 8002528:	f000 f93b 	bl	80027a2 <HAL_SYSTICK_Config>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d001      	beq.n	8002536 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e00e      	b.n	8002554 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2b0f      	cmp	r3, #15
 800253a:	d80a      	bhi.n	8002552 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800253c:	2200      	movs	r2, #0
 800253e:	6879      	ldr	r1, [r7, #4]
 8002540:	f04f 30ff 	mov.w	r0, #4294967295
 8002544:	f000 f903 	bl	800274e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002548:	4a06      	ldr	r2, [pc, #24]	; (8002564 <HAL_InitTick+0x5c>)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800254e:	2300      	movs	r3, #0
 8002550:	e000      	b.n	8002554 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002552:	2301      	movs	r3, #1
}
 8002554:	4618      	mov	r0, r3
 8002556:	3708      	adds	r7, #8
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}
 800255c:	20000010 	.word	0x20000010
 8002560:	20000018 	.word	0x20000018
 8002564:	20000014 	.word	0x20000014

08002568 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800256c:	4b05      	ldr	r3, [pc, #20]	; (8002584 <HAL_IncTick+0x1c>)
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	461a      	mov	r2, r3
 8002572:	4b05      	ldr	r3, [pc, #20]	; (8002588 <HAL_IncTick+0x20>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4413      	add	r3, r2
 8002578:	4a03      	ldr	r2, [pc, #12]	; (8002588 <HAL_IncTick+0x20>)
 800257a:	6013      	str	r3, [r2, #0]
}
 800257c:	bf00      	nop
 800257e:	46bd      	mov	sp, r7
 8002580:	bc80      	pop	{r7}
 8002582:	4770      	bx	lr
 8002584:	20000018 	.word	0x20000018
 8002588:	2000049c 	.word	0x2000049c

0800258c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  return uwTick;
 8002590:	4b02      	ldr	r3, [pc, #8]	; (800259c <HAL_GetTick+0x10>)
 8002592:	681b      	ldr	r3, [r3, #0]
}
 8002594:	4618      	mov	r0, r3
 8002596:	46bd      	mov	sp, r7
 8002598:	bc80      	pop	{r7}
 800259a:	4770      	bx	lr
 800259c:	2000049c 	.word	0x2000049c

080025a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b085      	sub	sp, #20
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	f003 0307 	and.w	r3, r3, #7
 80025ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025b0:	4b0c      	ldr	r3, [pc, #48]	; (80025e4 <__NVIC_SetPriorityGrouping+0x44>)
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025b6:	68ba      	ldr	r2, [r7, #8]
 80025b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025bc:	4013      	ands	r3, r2
 80025be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025d2:	4a04      	ldr	r2, [pc, #16]	; (80025e4 <__NVIC_SetPriorityGrouping+0x44>)
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	60d3      	str	r3, [r2, #12]
}
 80025d8:	bf00      	nop
 80025da:	3714      	adds	r7, #20
 80025dc:	46bd      	mov	sp, r7
 80025de:	bc80      	pop	{r7}
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	e000ed00 	.word	0xe000ed00

080025e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025ec:	4b04      	ldr	r3, [pc, #16]	; (8002600 <__NVIC_GetPriorityGrouping+0x18>)
 80025ee:	68db      	ldr	r3, [r3, #12]
 80025f0:	0a1b      	lsrs	r3, r3, #8
 80025f2:	f003 0307 	and.w	r3, r3, #7
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bc80      	pop	{r7}
 80025fc:	4770      	bx	lr
 80025fe:	bf00      	nop
 8002600:	e000ed00 	.word	0xe000ed00

08002604 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	4603      	mov	r3, r0
 800260c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800260e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002612:	2b00      	cmp	r3, #0
 8002614:	db0b      	blt.n	800262e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002616:	79fb      	ldrb	r3, [r7, #7]
 8002618:	f003 021f 	and.w	r2, r3, #31
 800261c:	4906      	ldr	r1, [pc, #24]	; (8002638 <__NVIC_EnableIRQ+0x34>)
 800261e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002622:	095b      	lsrs	r3, r3, #5
 8002624:	2001      	movs	r0, #1
 8002626:	fa00 f202 	lsl.w	r2, r0, r2
 800262a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800262e:	bf00      	nop
 8002630:	370c      	adds	r7, #12
 8002632:	46bd      	mov	sp, r7
 8002634:	bc80      	pop	{r7}
 8002636:	4770      	bx	lr
 8002638:	e000e100 	.word	0xe000e100

0800263c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	4603      	mov	r3, r0
 8002644:	6039      	str	r1, [r7, #0]
 8002646:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002648:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800264c:	2b00      	cmp	r3, #0
 800264e:	db0a      	blt.n	8002666 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	b2da      	uxtb	r2, r3
 8002654:	490c      	ldr	r1, [pc, #48]	; (8002688 <__NVIC_SetPriority+0x4c>)
 8002656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800265a:	0112      	lsls	r2, r2, #4
 800265c:	b2d2      	uxtb	r2, r2
 800265e:	440b      	add	r3, r1
 8002660:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002664:	e00a      	b.n	800267c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	b2da      	uxtb	r2, r3
 800266a:	4908      	ldr	r1, [pc, #32]	; (800268c <__NVIC_SetPriority+0x50>)
 800266c:	79fb      	ldrb	r3, [r7, #7]
 800266e:	f003 030f 	and.w	r3, r3, #15
 8002672:	3b04      	subs	r3, #4
 8002674:	0112      	lsls	r2, r2, #4
 8002676:	b2d2      	uxtb	r2, r2
 8002678:	440b      	add	r3, r1
 800267a:	761a      	strb	r2, [r3, #24]
}
 800267c:	bf00      	nop
 800267e:	370c      	adds	r7, #12
 8002680:	46bd      	mov	sp, r7
 8002682:	bc80      	pop	{r7}
 8002684:	4770      	bx	lr
 8002686:	bf00      	nop
 8002688:	e000e100 	.word	0xe000e100
 800268c:	e000ed00 	.word	0xe000ed00

08002690 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002690:	b480      	push	{r7}
 8002692:	b089      	sub	sp, #36	; 0x24
 8002694:	af00      	add	r7, sp, #0
 8002696:	60f8      	str	r0, [r7, #12]
 8002698:	60b9      	str	r1, [r7, #8]
 800269a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	f003 0307 	and.w	r3, r3, #7
 80026a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026a4:	69fb      	ldr	r3, [r7, #28]
 80026a6:	f1c3 0307 	rsb	r3, r3, #7
 80026aa:	2b04      	cmp	r3, #4
 80026ac:	bf28      	it	cs
 80026ae:	2304      	movcs	r3, #4
 80026b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026b2:	69fb      	ldr	r3, [r7, #28]
 80026b4:	3304      	adds	r3, #4
 80026b6:	2b06      	cmp	r3, #6
 80026b8:	d902      	bls.n	80026c0 <NVIC_EncodePriority+0x30>
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	3b03      	subs	r3, #3
 80026be:	e000      	b.n	80026c2 <NVIC_EncodePriority+0x32>
 80026c0:	2300      	movs	r3, #0
 80026c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026c4:	f04f 32ff 	mov.w	r2, #4294967295
 80026c8:	69bb      	ldr	r3, [r7, #24]
 80026ca:	fa02 f303 	lsl.w	r3, r2, r3
 80026ce:	43da      	mvns	r2, r3
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	401a      	ands	r2, r3
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026d8:	f04f 31ff 	mov.w	r1, #4294967295
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	fa01 f303 	lsl.w	r3, r1, r3
 80026e2:	43d9      	mvns	r1, r3
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026e8:	4313      	orrs	r3, r2
         );
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3724      	adds	r7, #36	; 0x24
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bc80      	pop	{r7}
 80026f2:	4770      	bx	lr

080026f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	3b01      	subs	r3, #1
 8002700:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002704:	d301      	bcc.n	800270a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002706:	2301      	movs	r3, #1
 8002708:	e00f      	b.n	800272a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800270a:	4a0a      	ldr	r2, [pc, #40]	; (8002734 <SysTick_Config+0x40>)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	3b01      	subs	r3, #1
 8002710:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002712:	210f      	movs	r1, #15
 8002714:	f04f 30ff 	mov.w	r0, #4294967295
 8002718:	f7ff ff90 	bl	800263c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800271c:	4b05      	ldr	r3, [pc, #20]	; (8002734 <SysTick_Config+0x40>)
 800271e:	2200      	movs	r2, #0
 8002720:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002722:	4b04      	ldr	r3, [pc, #16]	; (8002734 <SysTick_Config+0x40>)
 8002724:	2207      	movs	r2, #7
 8002726:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002728:	2300      	movs	r3, #0
}
 800272a:	4618      	mov	r0, r3
 800272c:	3708      	adds	r7, #8
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	e000e010 	.word	0xe000e010

08002738 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b082      	sub	sp, #8
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002740:	6878      	ldr	r0, [r7, #4]
 8002742:	f7ff ff2d 	bl	80025a0 <__NVIC_SetPriorityGrouping>
}
 8002746:	bf00      	nop
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}

0800274e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800274e:	b580      	push	{r7, lr}
 8002750:	b086      	sub	sp, #24
 8002752:	af00      	add	r7, sp, #0
 8002754:	4603      	mov	r3, r0
 8002756:	60b9      	str	r1, [r7, #8]
 8002758:	607a      	str	r2, [r7, #4]
 800275a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800275c:	2300      	movs	r3, #0
 800275e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002760:	f7ff ff42 	bl	80025e8 <__NVIC_GetPriorityGrouping>
 8002764:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	68b9      	ldr	r1, [r7, #8]
 800276a:	6978      	ldr	r0, [r7, #20]
 800276c:	f7ff ff90 	bl	8002690 <NVIC_EncodePriority>
 8002770:	4602      	mov	r2, r0
 8002772:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002776:	4611      	mov	r1, r2
 8002778:	4618      	mov	r0, r3
 800277a:	f7ff ff5f 	bl	800263c <__NVIC_SetPriority>
}
 800277e:	bf00      	nop
 8002780:	3718      	adds	r7, #24
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}

08002786 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002786:	b580      	push	{r7, lr}
 8002788:	b082      	sub	sp, #8
 800278a:	af00      	add	r7, sp, #0
 800278c:	4603      	mov	r3, r0
 800278e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002790:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002794:	4618      	mov	r0, r3
 8002796:	f7ff ff35 	bl	8002604 <__NVIC_EnableIRQ>
}
 800279a:	bf00      	nop
 800279c:	3708      	adds	r7, #8
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}

080027a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027a2:	b580      	push	{r7, lr}
 80027a4:	b082      	sub	sp, #8
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f7ff ffa2 	bl	80026f4 <SysTick_Config>
 80027b0:	4603      	mov	r3, r0
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3708      	adds	r7, #8
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
	...

080027bc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b086      	sub	sp, #24
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80027c4:	2300      	movs	r3, #0
 80027c6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80027c8:	f7ff fee0 	bl	800258c <HAL_GetTick>
 80027cc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d101      	bne.n	80027d8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e099      	b.n	800290c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2202      	movs	r2, #2
 80027dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2200      	movs	r2, #0
 80027e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f022 0201 	bic.w	r2, r2, #1
 80027f6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027f8:	e00f      	b.n	800281a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80027fa:	f7ff fec7 	bl	800258c <HAL_GetTick>
 80027fe:	4602      	mov	r2, r0
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	1ad3      	subs	r3, r2, r3
 8002804:	2b05      	cmp	r3, #5
 8002806:	d908      	bls.n	800281a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2220      	movs	r2, #32
 800280c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2203      	movs	r2, #3
 8002812:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002816:	2303      	movs	r3, #3
 8002818:	e078      	b.n	800290c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f003 0301 	and.w	r3, r3, #1
 8002824:	2b00      	cmp	r3, #0
 8002826:	d1e8      	bne.n	80027fa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002830:	697a      	ldr	r2, [r7, #20]
 8002832:	4b38      	ldr	r3, [pc, #224]	; (8002914 <HAL_DMA_Init+0x158>)
 8002834:	4013      	ands	r3, r2
 8002836:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	685a      	ldr	r2, [r3, #4]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002846:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	691b      	ldr	r3, [r3, #16]
 800284c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002852:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	699b      	ldr	r3, [r3, #24]
 8002858:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800285e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6a1b      	ldr	r3, [r3, #32]
 8002864:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002866:	697a      	ldr	r2, [r7, #20]
 8002868:	4313      	orrs	r3, r2
 800286a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002870:	2b04      	cmp	r3, #4
 8002872:	d107      	bne.n	8002884 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287c:	4313      	orrs	r3, r2
 800287e:	697a      	ldr	r2, [r7, #20]
 8002880:	4313      	orrs	r3, r2
 8002882:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	697a      	ldr	r2, [r7, #20]
 800288a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	695b      	ldr	r3, [r3, #20]
 8002892:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	f023 0307 	bic.w	r3, r3, #7
 800289a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028a0:	697a      	ldr	r2, [r7, #20]
 80028a2:	4313      	orrs	r3, r2
 80028a4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028aa:	2b04      	cmp	r3, #4
 80028ac:	d117      	bne.n	80028de <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b2:	697a      	ldr	r2, [r7, #20]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d00e      	beq.n	80028de <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80028c0:	6878      	ldr	r0, [r7, #4]
 80028c2:	f000 fa6d 	bl	8002da0 <DMA_CheckFifoParam>
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d008      	beq.n	80028de <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2240      	movs	r2, #64	; 0x40
 80028d0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2201      	movs	r2, #1
 80028d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80028da:	2301      	movs	r3, #1
 80028dc:	e016      	b.n	800290c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	697a      	ldr	r2, [r7, #20]
 80028e4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f000 fa26 	bl	8002d38 <DMA_CalcBaseAndBitshift>
 80028ec:	4603      	mov	r3, r0
 80028ee:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028f4:	223f      	movs	r2, #63	; 0x3f
 80028f6:	409a      	lsls	r2, r3
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2201      	movs	r2, #1
 8002906:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800290a:	2300      	movs	r3, #0
}
 800290c:	4618      	mov	r0, r3
 800290e:	3718      	adds	r7, #24
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}
 8002914:	f010803f 	.word	0xf010803f

08002918 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b086      	sub	sp, #24
 800291c:	af00      	add	r7, sp, #0
 800291e:	60f8      	str	r0, [r7, #12]
 8002920:	60b9      	str	r1, [r7, #8]
 8002922:	607a      	str	r2, [r7, #4]
 8002924:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002926:	2300      	movs	r3, #0
 8002928:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800292e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002936:	2b01      	cmp	r3, #1
 8002938:	d101      	bne.n	800293e <HAL_DMA_Start_IT+0x26>
 800293a:	2302      	movs	r3, #2
 800293c:	e040      	b.n	80029c0 <HAL_DMA_Start_IT+0xa8>
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2201      	movs	r2, #1
 8002942:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800294c:	b2db      	uxtb	r3, r3
 800294e:	2b01      	cmp	r3, #1
 8002950:	d12f      	bne.n	80029b2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2202      	movs	r2, #2
 8002956:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2200      	movs	r2, #0
 800295e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	687a      	ldr	r2, [r7, #4]
 8002964:	68b9      	ldr	r1, [r7, #8]
 8002966:	68f8      	ldr	r0, [r7, #12]
 8002968:	f000 f9b8 	bl	8002cdc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002970:	223f      	movs	r2, #63	; 0x3f
 8002972:	409a      	lsls	r2, r3
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f042 0216 	orr.w	r2, r2, #22
 8002986:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800298c:	2b00      	cmp	r3, #0
 800298e:	d007      	beq.n	80029a0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f042 0208 	orr.w	r2, r2, #8
 800299e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f042 0201 	orr.w	r2, r2, #1
 80029ae:	601a      	str	r2, [r3, #0]
 80029b0:	e005      	b.n	80029be <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2200      	movs	r2, #0
 80029b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80029ba:	2302      	movs	r3, #2
 80029bc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80029be:	7dfb      	ldrb	r3, [r7, #23]
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	3718      	adds	r7, #24
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}

080029c8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b086      	sub	sp, #24
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80029d0:	2300      	movs	r3, #0
 80029d2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80029d4:	4b8e      	ldr	r3, [pc, #568]	; (8002c10 <HAL_DMA_IRQHandler+0x248>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a8e      	ldr	r2, [pc, #568]	; (8002c14 <HAL_DMA_IRQHandler+0x24c>)
 80029da:	fba2 2303 	umull	r2, r3, r2, r3
 80029de:	0a9b      	lsrs	r3, r3, #10
 80029e0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029e6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029f2:	2208      	movs	r2, #8
 80029f4:	409a      	lsls	r2, r3
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	4013      	ands	r3, r2
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d01a      	beq.n	8002a34 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f003 0304 	and.w	r3, r3, #4
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d013      	beq.n	8002a34 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f022 0204 	bic.w	r2, r2, #4
 8002a1a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a20:	2208      	movs	r2, #8
 8002a22:	409a      	lsls	r2, r3
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a2c:	f043 0201 	orr.w	r2, r3, #1
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a38:	2201      	movs	r2, #1
 8002a3a:	409a      	lsls	r2, r3
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	4013      	ands	r3, r2
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d012      	beq.n	8002a6a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	695b      	ldr	r3, [r3, #20]
 8002a4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d00b      	beq.n	8002a6a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a56:	2201      	movs	r2, #1
 8002a58:	409a      	lsls	r2, r3
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a62:	f043 0202 	orr.w	r2, r3, #2
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a6e:	2204      	movs	r2, #4
 8002a70:	409a      	lsls	r2, r3
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	4013      	ands	r3, r2
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d012      	beq.n	8002aa0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f003 0302 	and.w	r3, r3, #2
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d00b      	beq.n	8002aa0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a8c:	2204      	movs	r2, #4
 8002a8e:	409a      	lsls	r2, r3
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a98:	f043 0204 	orr.w	r2, r3, #4
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aa4:	2210      	movs	r2, #16
 8002aa6:	409a      	lsls	r2, r3
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	4013      	ands	r3, r2
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d043      	beq.n	8002b38 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 0308 	and.w	r3, r3, #8
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d03c      	beq.n	8002b38 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ac2:	2210      	movs	r2, #16
 8002ac4:	409a      	lsls	r2, r3
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d018      	beq.n	8002b0a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d108      	bne.n	8002af8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d024      	beq.n	8002b38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	4798      	blx	r3
 8002af6:	e01f      	b.n	8002b38 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d01b      	beq.n	8002b38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b04:	6878      	ldr	r0, [r7, #4]
 8002b06:	4798      	blx	r3
 8002b08:	e016      	b.n	8002b38 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d107      	bne.n	8002b28 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f022 0208 	bic.w	r2, r2, #8
 8002b26:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d003      	beq.n	8002b38 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b3c:	2220      	movs	r2, #32
 8002b3e:	409a      	lsls	r2, r3
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	4013      	ands	r3, r2
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	f000 808f 	beq.w	8002c68 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 0310 	and.w	r3, r3, #16
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	f000 8087 	beq.w	8002c68 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b5e:	2220      	movs	r2, #32
 8002b60:	409a      	lsls	r2, r3
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	2b05      	cmp	r3, #5
 8002b70:	d136      	bne.n	8002be0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f022 0216 	bic.w	r2, r2, #22
 8002b80:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	695a      	ldr	r2, [r3, #20]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b90:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d103      	bne.n	8002ba2 <HAL_DMA_IRQHandler+0x1da>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d007      	beq.n	8002bb2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f022 0208 	bic.w	r2, r2, #8
 8002bb0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bb6:	223f      	movs	r2, #63	; 0x3f
 8002bb8:	409a      	lsls	r2, r3
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d07e      	beq.n	8002cd4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	4798      	blx	r3
        }
        return;
 8002bde:	e079      	b.n	8002cd4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d01d      	beq.n	8002c2a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d10d      	bne.n	8002c18 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d031      	beq.n	8002c68 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c08:	6878      	ldr	r0, [r7, #4]
 8002c0a:	4798      	blx	r3
 8002c0c:	e02c      	b.n	8002c68 <HAL_DMA_IRQHandler+0x2a0>
 8002c0e:	bf00      	nop
 8002c10:	20000010 	.word	0x20000010
 8002c14:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d023      	beq.n	8002c68 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	4798      	blx	r3
 8002c28:	e01e      	b.n	8002c68 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d10f      	bne.n	8002c58 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f022 0210 	bic.w	r2, r2, #16
 8002c46:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2200      	movs	r2, #0
 8002c54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d003      	beq.n	8002c68 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d032      	beq.n	8002cd6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c74:	f003 0301 	and.w	r3, r3, #1
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d022      	beq.n	8002cc2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2205      	movs	r2, #5
 8002c80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f022 0201 	bic.w	r2, r2, #1
 8002c92:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	3301      	adds	r3, #1
 8002c98:	60bb      	str	r3, [r7, #8]
 8002c9a:	697a      	ldr	r2, [r7, #20]
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d307      	bcc.n	8002cb0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0301 	and.w	r3, r3, #1
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d1f2      	bne.n	8002c94 <HAL_DMA_IRQHandler+0x2cc>
 8002cae:	e000      	b.n	8002cb2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002cb0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d005      	beq.n	8002cd6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	4798      	blx	r3
 8002cd2:	e000      	b.n	8002cd6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002cd4:	bf00      	nop
    }
  }
}
 8002cd6:	3718      	adds	r7, #24
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b085      	sub	sp, #20
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	60b9      	str	r1, [r7, #8]
 8002ce6:	607a      	str	r2, [r7, #4]
 8002ce8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002cf8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	683a      	ldr	r2, [r7, #0]
 8002d00:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	2b40      	cmp	r3, #64	; 0x40
 8002d08:	d108      	bne.n	8002d1c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	687a      	ldr	r2, [r7, #4]
 8002d10:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	68ba      	ldr	r2, [r7, #8]
 8002d18:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002d1a:	e007      	b.n	8002d2c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	68ba      	ldr	r2, [r7, #8]
 8002d22:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	60da      	str	r2, [r3, #12]
}
 8002d2c:	bf00      	nop
 8002d2e:	3714      	adds	r7, #20
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bc80      	pop	{r7}
 8002d34:	4770      	bx	lr
	...

08002d38 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b085      	sub	sp, #20
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	3b10      	subs	r3, #16
 8002d48:	4a13      	ldr	r2, [pc, #76]	; (8002d98 <DMA_CalcBaseAndBitshift+0x60>)
 8002d4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d4e:	091b      	lsrs	r3, r3, #4
 8002d50:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002d52:	4a12      	ldr	r2, [pc, #72]	; (8002d9c <DMA_CalcBaseAndBitshift+0x64>)
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	4413      	add	r3, r2
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2b03      	cmp	r3, #3
 8002d64:	d909      	bls.n	8002d7a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002d6e:	f023 0303 	bic.w	r3, r3, #3
 8002d72:	1d1a      	adds	r2, r3, #4
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	659a      	str	r2, [r3, #88]	; 0x58
 8002d78:	e007      	b.n	8002d8a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002d82:	f023 0303 	bic.w	r3, r3, #3
 8002d86:	687a      	ldr	r2, [r7, #4]
 8002d88:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3714      	adds	r7, #20
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bc80      	pop	{r7}
 8002d96:	4770      	bx	lr
 8002d98:	aaaaaaab 	.word	0xaaaaaaab
 8002d9c:	080090f0 	.word	0x080090f0

08002da0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b085      	sub	sp, #20
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002da8:	2300      	movs	r3, #0
 8002daa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002db0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	699b      	ldr	r3, [r3, #24]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d11f      	bne.n	8002dfa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	2b03      	cmp	r3, #3
 8002dbe:	d856      	bhi.n	8002e6e <DMA_CheckFifoParam+0xce>
 8002dc0:	a201      	add	r2, pc, #4	; (adr r2, 8002dc8 <DMA_CheckFifoParam+0x28>)
 8002dc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dc6:	bf00      	nop
 8002dc8:	08002dd9 	.word	0x08002dd9
 8002dcc:	08002deb 	.word	0x08002deb
 8002dd0:	08002dd9 	.word	0x08002dd9
 8002dd4:	08002e6f 	.word	0x08002e6f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ddc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d046      	beq.n	8002e72 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002de8:	e043      	b.n	8002e72 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dee:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002df2:	d140      	bne.n	8002e76 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002df8:	e03d      	b.n	8002e76 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	699b      	ldr	r3, [r3, #24]
 8002dfe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e02:	d121      	bne.n	8002e48 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	2b03      	cmp	r3, #3
 8002e08:	d837      	bhi.n	8002e7a <DMA_CheckFifoParam+0xda>
 8002e0a:	a201      	add	r2, pc, #4	; (adr r2, 8002e10 <DMA_CheckFifoParam+0x70>)
 8002e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e10:	08002e21 	.word	0x08002e21
 8002e14:	08002e27 	.word	0x08002e27
 8002e18:	08002e21 	.word	0x08002e21
 8002e1c:	08002e39 	.word	0x08002e39
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	73fb      	strb	r3, [r7, #15]
      break;
 8002e24:	e030      	b.n	8002e88 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e2a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d025      	beq.n	8002e7e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e36:	e022      	b.n	8002e7e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e3c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002e40:	d11f      	bne.n	8002e82 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002e46:	e01c      	b.n	8002e82 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	2b02      	cmp	r3, #2
 8002e4c:	d903      	bls.n	8002e56 <DMA_CheckFifoParam+0xb6>
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	2b03      	cmp	r3, #3
 8002e52:	d003      	beq.n	8002e5c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002e54:	e018      	b.n	8002e88 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	73fb      	strb	r3, [r7, #15]
      break;
 8002e5a:	e015      	b.n	8002e88 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e60:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d00e      	beq.n	8002e86 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	73fb      	strb	r3, [r7, #15]
      break;
 8002e6c:	e00b      	b.n	8002e86 <DMA_CheckFifoParam+0xe6>
      break;
 8002e6e:	bf00      	nop
 8002e70:	e00a      	b.n	8002e88 <DMA_CheckFifoParam+0xe8>
      break;
 8002e72:	bf00      	nop
 8002e74:	e008      	b.n	8002e88 <DMA_CheckFifoParam+0xe8>
      break;
 8002e76:	bf00      	nop
 8002e78:	e006      	b.n	8002e88 <DMA_CheckFifoParam+0xe8>
      break;
 8002e7a:	bf00      	nop
 8002e7c:	e004      	b.n	8002e88 <DMA_CheckFifoParam+0xe8>
      break;
 8002e7e:	bf00      	nop
 8002e80:	e002      	b.n	8002e88 <DMA_CheckFifoParam+0xe8>
      break;   
 8002e82:	bf00      	nop
 8002e84:	e000      	b.n	8002e88 <DMA_CheckFifoParam+0xe8>
      break;
 8002e86:	bf00      	nop
    }
  } 
  
  return status; 
 8002e88:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3714      	adds	r7, #20
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bc80      	pop	{r7}
 8002e92:	4770      	bx	lr

08002e94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b089      	sub	sp, #36	; 0x24
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
 8002e9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002eaa:	2300      	movs	r3, #0
 8002eac:	61fb      	str	r3, [r7, #28]
 8002eae:	e159      	b.n	8003164 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	69fb      	ldr	r3, [r7, #28]
 8002eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	697a      	ldr	r2, [r7, #20]
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ec4:	693a      	ldr	r2, [r7, #16]
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	f040 8148 	bne.w	800315e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	f003 0303 	and.w	r3, r3, #3
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d005      	beq.n	8002ee6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ee2:	2b02      	cmp	r3, #2
 8002ee4:	d130      	bne.n	8002f48 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002eec:	69fb      	ldr	r3, [r7, #28]
 8002eee:	005b      	lsls	r3, r3, #1
 8002ef0:	2203      	movs	r2, #3
 8002ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef6:	43db      	mvns	r3, r3
 8002ef8:	69ba      	ldr	r2, [r7, #24]
 8002efa:	4013      	ands	r3, r2
 8002efc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	68da      	ldr	r2, [r3, #12]
 8002f02:	69fb      	ldr	r3, [r7, #28]
 8002f04:	005b      	lsls	r3, r3, #1
 8002f06:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0a:	69ba      	ldr	r2, [r7, #24]
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	69ba      	ldr	r2, [r7, #24]
 8002f14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	fa02 f303 	lsl.w	r3, r2, r3
 8002f24:	43db      	mvns	r3, r3
 8002f26:	69ba      	ldr	r2, [r7, #24]
 8002f28:	4013      	ands	r3, r2
 8002f2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	091b      	lsrs	r3, r3, #4
 8002f32:	f003 0201 	and.w	r2, r3, #1
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3c:	69ba      	ldr	r2, [r7, #24]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	69ba      	ldr	r2, [r7, #24]
 8002f46:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f003 0303 	and.w	r3, r3, #3
 8002f50:	2b03      	cmp	r3, #3
 8002f52:	d017      	beq.n	8002f84 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f5a:	69fb      	ldr	r3, [r7, #28]
 8002f5c:	005b      	lsls	r3, r3, #1
 8002f5e:	2203      	movs	r2, #3
 8002f60:	fa02 f303 	lsl.w	r3, r2, r3
 8002f64:	43db      	mvns	r3, r3
 8002f66:	69ba      	ldr	r2, [r7, #24]
 8002f68:	4013      	ands	r3, r2
 8002f6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	689a      	ldr	r2, [r3, #8]
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	005b      	lsls	r3, r3, #1
 8002f74:	fa02 f303 	lsl.w	r3, r2, r3
 8002f78:	69ba      	ldr	r2, [r7, #24]
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	69ba      	ldr	r2, [r7, #24]
 8002f82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f003 0303 	and.w	r3, r3, #3
 8002f8c:	2b02      	cmp	r3, #2
 8002f8e:	d123      	bne.n	8002fd8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f90:	69fb      	ldr	r3, [r7, #28]
 8002f92:	08da      	lsrs	r2, r3, #3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	3208      	adds	r2, #8
 8002f98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	f003 0307 	and.w	r3, r3, #7
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	220f      	movs	r2, #15
 8002fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fac:	43db      	mvns	r3, r3
 8002fae:	69ba      	ldr	r2, [r7, #24]
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	691a      	ldr	r2, [r3, #16]
 8002fb8:	69fb      	ldr	r3, [r7, #28]
 8002fba:	f003 0307 	and.w	r3, r3, #7
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc4:	69ba      	ldr	r2, [r7, #24]
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	08da      	lsrs	r2, r3, #3
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	3208      	adds	r2, #8
 8002fd2:	69b9      	ldr	r1, [r7, #24]
 8002fd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	005b      	lsls	r3, r3, #1
 8002fe2:	2203      	movs	r2, #3
 8002fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe8:	43db      	mvns	r3, r3
 8002fea:	69ba      	ldr	r2, [r7, #24]
 8002fec:	4013      	ands	r3, r2
 8002fee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f003 0203 	and.w	r2, r3, #3
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	005b      	lsls	r3, r3, #1
 8002ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8003000:	69ba      	ldr	r2, [r7, #24]
 8003002:	4313      	orrs	r3, r2
 8003004:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	69ba      	ldr	r2, [r7, #24]
 800300a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003014:	2b00      	cmp	r3, #0
 8003016:	f000 80a2 	beq.w	800315e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800301a:	2300      	movs	r3, #0
 800301c:	60fb      	str	r3, [r7, #12]
 800301e:	4b56      	ldr	r3, [pc, #344]	; (8003178 <HAL_GPIO_Init+0x2e4>)
 8003020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003022:	4a55      	ldr	r2, [pc, #340]	; (8003178 <HAL_GPIO_Init+0x2e4>)
 8003024:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003028:	6453      	str	r3, [r2, #68]	; 0x44
 800302a:	4b53      	ldr	r3, [pc, #332]	; (8003178 <HAL_GPIO_Init+0x2e4>)
 800302c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800302e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003032:	60fb      	str	r3, [r7, #12]
 8003034:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003036:	4a51      	ldr	r2, [pc, #324]	; (800317c <HAL_GPIO_Init+0x2e8>)
 8003038:	69fb      	ldr	r3, [r7, #28]
 800303a:	089b      	lsrs	r3, r3, #2
 800303c:	3302      	adds	r3, #2
 800303e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003042:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	f003 0303 	and.w	r3, r3, #3
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	220f      	movs	r2, #15
 800304e:	fa02 f303 	lsl.w	r3, r2, r3
 8003052:	43db      	mvns	r3, r3
 8003054:	69ba      	ldr	r2, [r7, #24]
 8003056:	4013      	ands	r3, r2
 8003058:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	4a48      	ldr	r2, [pc, #288]	; (8003180 <HAL_GPIO_Init+0x2ec>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d019      	beq.n	8003096 <HAL_GPIO_Init+0x202>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4a47      	ldr	r2, [pc, #284]	; (8003184 <HAL_GPIO_Init+0x2f0>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d013      	beq.n	8003092 <HAL_GPIO_Init+0x1fe>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a46      	ldr	r2, [pc, #280]	; (8003188 <HAL_GPIO_Init+0x2f4>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d00d      	beq.n	800308e <HAL_GPIO_Init+0x1fa>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4a45      	ldr	r2, [pc, #276]	; (800318c <HAL_GPIO_Init+0x2f8>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d007      	beq.n	800308a <HAL_GPIO_Init+0x1f6>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	4a44      	ldr	r2, [pc, #272]	; (8003190 <HAL_GPIO_Init+0x2fc>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d101      	bne.n	8003086 <HAL_GPIO_Init+0x1f2>
 8003082:	2304      	movs	r3, #4
 8003084:	e008      	b.n	8003098 <HAL_GPIO_Init+0x204>
 8003086:	2307      	movs	r3, #7
 8003088:	e006      	b.n	8003098 <HAL_GPIO_Init+0x204>
 800308a:	2303      	movs	r3, #3
 800308c:	e004      	b.n	8003098 <HAL_GPIO_Init+0x204>
 800308e:	2302      	movs	r3, #2
 8003090:	e002      	b.n	8003098 <HAL_GPIO_Init+0x204>
 8003092:	2301      	movs	r3, #1
 8003094:	e000      	b.n	8003098 <HAL_GPIO_Init+0x204>
 8003096:	2300      	movs	r3, #0
 8003098:	69fa      	ldr	r2, [r7, #28]
 800309a:	f002 0203 	and.w	r2, r2, #3
 800309e:	0092      	lsls	r2, r2, #2
 80030a0:	4093      	lsls	r3, r2
 80030a2:	69ba      	ldr	r2, [r7, #24]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030a8:	4934      	ldr	r1, [pc, #208]	; (800317c <HAL_GPIO_Init+0x2e8>)
 80030aa:	69fb      	ldr	r3, [r7, #28]
 80030ac:	089b      	lsrs	r3, r3, #2
 80030ae:	3302      	adds	r3, #2
 80030b0:	69ba      	ldr	r2, [r7, #24]
 80030b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030b6:	4b37      	ldr	r3, [pc, #220]	; (8003194 <HAL_GPIO_Init+0x300>)
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	43db      	mvns	r3, r3
 80030c0:	69ba      	ldr	r2, [r7, #24]
 80030c2:	4013      	ands	r3, r2
 80030c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d003      	beq.n	80030da <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80030d2:	69ba      	ldr	r2, [r7, #24]
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	4313      	orrs	r3, r2
 80030d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030da:	4a2e      	ldr	r2, [pc, #184]	; (8003194 <HAL_GPIO_Init+0x300>)
 80030dc:	69bb      	ldr	r3, [r7, #24]
 80030de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030e0:	4b2c      	ldr	r3, [pc, #176]	; (8003194 <HAL_GPIO_Init+0x300>)
 80030e2:	68db      	ldr	r3, [r3, #12]
 80030e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030e6:	693b      	ldr	r3, [r7, #16]
 80030e8:	43db      	mvns	r3, r3
 80030ea:	69ba      	ldr	r2, [r7, #24]
 80030ec:	4013      	ands	r3, r2
 80030ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d003      	beq.n	8003104 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80030fc:	69ba      	ldr	r2, [r7, #24]
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	4313      	orrs	r3, r2
 8003102:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003104:	4a23      	ldr	r2, [pc, #140]	; (8003194 <HAL_GPIO_Init+0x300>)
 8003106:	69bb      	ldr	r3, [r7, #24]
 8003108:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800310a:	4b22      	ldr	r3, [pc, #136]	; (8003194 <HAL_GPIO_Init+0x300>)
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	43db      	mvns	r3, r3
 8003114:	69ba      	ldr	r2, [r7, #24]
 8003116:	4013      	ands	r3, r2
 8003118:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d003      	beq.n	800312e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003126:	69ba      	ldr	r2, [r7, #24]
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	4313      	orrs	r3, r2
 800312c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800312e:	4a19      	ldr	r2, [pc, #100]	; (8003194 <HAL_GPIO_Init+0x300>)
 8003130:	69bb      	ldr	r3, [r7, #24]
 8003132:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003134:	4b17      	ldr	r3, [pc, #92]	; (8003194 <HAL_GPIO_Init+0x300>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	43db      	mvns	r3, r3
 800313e:	69ba      	ldr	r2, [r7, #24]
 8003140:	4013      	ands	r3, r2
 8003142:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800314c:	2b00      	cmp	r3, #0
 800314e:	d003      	beq.n	8003158 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003150:	69ba      	ldr	r2, [r7, #24]
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	4313      	orrs	r3, r2
 8003156:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003158:	4a0e      	ldr	r2, [pc, #56]	; (8003194 <HAL_GPIO_Init+0x300>)
 800315a:	69bb      	ldr	r3, [r7, #24]
 800315c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800315e:	69fb      	ldr	r3, [r7, #28]
 8003160:	3301      	adds	r3, #1
 8003162:	61fb      	str	r3, [r7, #28]
 8003164:	69fb      	ldr	r3, [r7, #28]
 8003166:	2b0f      	cmp	r3, #15
 8003168:	f67f aea2 	bls.w	8002eb0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800316c:	bf00      	nop
 800316e:	bf00      	nop
 8003170:	3724      	adds	r7, #36	; 0x24
 8003172:	46bd      	mov	sp, r7
 8003174:	bc80      	pop	{r7}
 8003176:	4770      	bx	lr
 8003178:	40023800 	.word	0x40023800
 800317c:	40013800 	.word	0x40013800
 8003180:	40020000 	.word	0x40020000
 8003184:	40020400 	.word	0x40020400
 8003188:	40020800 	.word	0x40020800
 800318c:	40020c00 	.word	0x40020c00
 8003190:	40021000 	.word	0x40021000
 8003194:	40013c00 	.word	0x40013c00

08003198 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003198:	b480      	push	{r7}
 800319a:	b085      	sub	sp, #20
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
 80031a0:	460b      	mov	r3, r1
 80031a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	691a      	ldr	r2, [r3, #16]
 80031a8:	887b      	ldrh	r3, [r7, #2]
 80031aa:	4013      	ands	r3, r2
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d002      	beq.n	80031b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80031b0:	2301      	movs	r3, #1
 80031b2:	73fb      	strb	r3, [r7, #15]
 80031b4:	e001      	b.n	80031ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80031b6:	2300      	movs	r3, #0
 80031b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80031ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80031bc:	4618      	mov	r0, r3
 80031be:	3714      	adds	r7, #20
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bc80      	pop	{r7}
 80031c4:	4770      	bx	lr

080031c6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031c6:	b480      	push	{r7}
 80031c8:	b083      	sub	sp, #12
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	6078      	str	r0, [r7, #4]
 80031ce:	460b      	mov	r3, r1
 80031d0:	807b      	strh	r3, [r7, #2]
 80031d2:	4613      	mov	r3, r2
 80031d4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031d6:	787b      	ldrb	r3, [r7, #1]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d003      	beq.n	80031e4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031dc:	887a      	ldrh	r2, [r7, #2]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80031e2:	e003      	b.n	80031ec <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80031e4:	887b      	ldrh	r3, [r7, #2]
 80031e6:	041a      	lsls	r2, r3, #16
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	619a      	str	r2, [r3, #24]
}
 80031ec:	bf00      	nop
 80031ee:	370c      	adds	r7, #12
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bc80      	pop	{r7}
 80031f4:	4770      	bx	lr
	...

080031f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b086      	sub	sp, #24
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d101      	bne.n	800320a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e267      	b.n	80036da <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 0301 	and.w	r3, r3, #1
 8003212:	2b00      	cmp	r3, #0
 8003214:	d075      	beq.n	8003302 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003216:	4b88      	ldr	r3, [pc, #544]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	f003 030c 	and.w	r3, r3, #12
 800321e:	2b04      	cmp	r3, #4
 8003220:	d00c      	beq.n	800323c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003222:	4b85      	ldr	r3, [pc, #532]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800322a:	2b08      	cmp	r3, #8
 800322c:	d112      	bne.n	8003254 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800322e:	4b82      	ldr	r3, [pc, #520]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003236:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800323a:	d10b      	bne.n	8003254 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800323c:	4b7e      	ldr	r3, [pc, #504]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003244:	2b00      	cmp	r3, #0
 8003246:	d05b      	beq.n	8003300 <HAL_RCC_OscConfig+0x108>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d157      	bne.n	8003300 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	e242      	b.n	80036da <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800325c:	d106      	bne.n	800326c <HAL_RCC_OscConfig+0x74>
 800325e:	4b76      	ldr	r3, [pc, #472]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a75      	ldr	r2, [pc, #468]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 8003264:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003268:	6013      	str	r3, [r2, #0]
 800326a:	e01d      	b.n	80032a8 <HAL_RCC_OscConfig+0xb0>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003274:	d10c      	bne.n	8003290 <HAL_RCC_OscConfig+0x98>
 8003276:	4b70      	ldr	r3, [pc, #448]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a6f      	ldr	r2, [pc, #444]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 800327c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003280:	6013      	str	r3, [r2, #0]
 8003282:	4b6d      	ldr	r3, [pc, #436]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4a6c      	ldr	r2, [pc, #432]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 8003288:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800328c:	6013      	str	r3, [r2, #0]
 800328e:	e00b      	b.n	80032a8 <HAL_RCC_OscConfig+0xb0>
 8003290:	4b69      	ldr	r3, [pc, #420]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a68      	ldr	r2, [pc, #416]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 8003296:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800329a:	6013      	str	r3, [r2, #0]
 800329c:	4b66      	ldr	r3, [pc, #408]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a65      	ldr	r2, [pc, #404]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 80032a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d013      	beq.n	80032d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032b0:	f7ff f96c 	bl	800258c <HAL_GetTick>
 80032b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032b6:	e008      	b.n	80032ca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032b8:	f7ff f968 	bl	800258c <HAL_GetTick>
 80032bc:	4602      	mov	r2, r0
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	2b64      	cmp	r3, #100	; 0x64
 80032c4:	d901      	bls.n	80032ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80032c6:	2303      	movs	r3, #3
 80032c8:	e207      	b.n	80036da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032ca:	4b5b      	ldr	r3, [pc, #364]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d0f0      	beq.n	80032b8 <HAL_RCC_OscConfig+0xc0>
 80032d6:	e014      	b.n	8003302 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032d8:	f7ff f958 	bl	800258c <HAL_GetTick>
 80032dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032de:	e008      	b.n	80032f2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032e0:	f7ff f954 	bl	800258c <HAL_GetTick>
 80032e4:	4602      	mov	r2, r0
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	2b64      	cmp	r3, #100	; 0x64
 80032ec:	d901      	bls.n	80032f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e1f3      	b.n	80036da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032f2:	4b51      	ldr	r3, [pc, #324]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d1f0      	bne.n	80032e0 <HAL_RCC_OscConfig+0xe8>
 80032fe:	e000      	b.n	8003302 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003300:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f003 0302 	and.w	r3, r3, #2
 800330a:	2b00      	cmp	r3, #0
 800330c:	d063      	beq.n	80033d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800330e:	4b4a      	ldr	r3, [pc, #296]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	f003 030c 	and.w	r3, r3, #12
 8003316:	2b00      	cmp	r3, #0
 8003318:	d00b      	beq.n	8003332 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800331a:	4b47      	ldr	r3, [pc, #284]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003322:	2b08      	cmp	r3, #8
 8003324:	d11c      	bne.n	8003360 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003326:	4b44      	ldr	r3, [pc, #272]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d116      	bne.n	8003360 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003332:	4b41      	ldr	r3, [pc, #260]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 0302 	and.w	r3, r3, #2
 800333a:	2b00      	cmp	r3, #0
 800333c:	d005      	beq.n	800334a <HAL_RCC_OscConfig+0x152>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	68db      	ldr	r3, [r3, #12]
 8003342:	2b01      	cmp	r3, #1
 8003344:	d001      	beq.n	800334a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e1c7      	b.n	80036da <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800334a:	4b3b      	ldr	r3, [pc, #236]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	691b      	ldr	r3, [r3, #16]
 8003356:	00db      	lsls	r3, r3, #3
 8003358:	4937      	ldr	r1, [pc, #220]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 800335a:	4313      	orrs	r3, r2
 800335c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800335e:	e03a      	b.n	80033d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d020      	beq.n	80033aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003368:	4b34      	ldr	r3, [pc, #208]	; (800343c <HAL_RCC_OscConfig+0x244>)
 800336a:	2201      	movs	r2, #1
 800336c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800336e:	f7ff f90d 	bl	800258c <HAL_GetTick>
 8003372:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003374:	e008      	b.n	8003388 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003376:	f7ff f909 	bl	800258c <HAL_GetTick>
 800337a:	4602      	mov	r2, r0
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	1ad3      	subs	r3, r2, r3
 8003380:	2b02      	cmp	r3, #2
 8003382:	d901      	bls.n	8003388 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003384:	2303      	movs	r3, #3
 8003386:	e1a8      	b.n	80036da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003388:	4b2b      	ldr	r3, [pc, #172]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 0302 	and.w	r3, r3, #2
 8003390:	2b00      	cmp	r3, #0
 8003392:	d0f0      	beq.n	8003376 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003394:	4b28      	ldr	r3, [pc, #160]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	691b      	ldr	r3, [r3, #16]
 80033a0:	00db      	lsls	r3, r3, #3
 80033a2:	4925      	ldr	r1, [pc, #148]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 80033a4:	4313      	orrs	r3, r2
 80033a6:	600b      	str	r3, [r1, #0]
 80033a8:	e015      	b.n	80033d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033aa:	4b24      	ldr	r3, [pc, #144]	; (800343c <HAL_RCC_OscConfig+0x244>)
 80033ac:	2200      	movs	r2, #0
 80033ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033b0:	f7ff f8ec 	bl	800258c <HAL_GetTick>
 80033b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033b6:	e008      	b.n	80033ca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033b8:	f7ff f8e8 	bl	800258c <HAL_GetTick>
 80033bc:	4602      	mov	r2, r0
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	1ad3      	subs	r3, r2, r3
 80033c2:	2b02      	cmp	r3, #2
 80033c4:	d901      	bls.n	80033ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80033c6:	2303      	movs	r3, #3
 80033c8:	e187      	b.n	80036da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033ca:	4b1b      	ldr	r3, [pc, #108]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 0302 	and.w	r3, r3, #2
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d1f0      	bne.n	80033b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 0308 	and.w	r3, r3, #8
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d036      	beq.n	8003450 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	695b      	ldr	r3, [r3, #20]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d016      	beq.n	8003418 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033ea:	4b15      	ldr	r3, [pc, #84]	; (8003440 <HAL_RCC_OscConfig+0x248>)
 80033ec:	2201      	movs	r2, #1
 80033ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033f0:	f7ff f8cc 	bl	800258c <HAL_GetTick>
 80033f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033f6:	e008      	b.n	800340a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033f8:	f7ff f8c8 	bl	800258c <HAL_GetTick>
 80033fc:	4602      	mov	r2, r0
 80033fe:	693b      	ldr	r3, [r7, #16]
 8003400:	1ad3      	subs	r3, r2, r3
 8003402:	2b02      	cmp	r3, #2
 8003404:	d901      	bls.n	800340a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003406:	2303      	movs	r3, #3
 8003408:	e167      	b.n	80036da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800340a:	4b0b      	ldr	r3, [pc, #44]	; (8003438 <HAL_RCC_OscConfig+0x240>)
 800340c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800340e:	f003 0302 	and.w	r3, r3, #2
 8003412:	2b00      	cmp	r3, #0
 8003414:	d0f0      	beq.n	80033f8 <HAL_RCC_OscConfig+0x200>
 8003416:	e01b      	b.n	8003450 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003418:	4b09      	ldr	r3, [pc, #36]	; (8003440 <HAL_RCC_OscConfig+0x248>)
 800341a:	2200      	movs	r2, #0
 800341c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800341e:	f7ff f8b5 	bl	800258c <HAL_GetTick>
 8003422:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003424:	e00e      	b.n	8003444 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003426:	f7ff f8b1 	bl	800258c <HAL_GetTick>
 800342a:	4602      	mov	r2, r0
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	1ad3      	subs	r3, r2, r3
 8003430:	2b02      	cmp	r3, #2
 8003432:	d907      	bls.n	8003444 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003434:	2303      	movs	r3, #3
 8003436:	e150      	b.n	80036da <HAL_RCC_OscConfig+0x4e2>
 8003438:	40023800 	.word	0x40023800
 800343c:	42470000 	.word	0x42470000
 8003440:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003444:	4b88      	ldr	r3, [pc, #544]	; (8003668 <HAL_RCC_OscConfig+0x470>)
 8003446:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003448:	f003 0302 	and.w	r3, r3, #2
 800344c:	2b00      	cmp	r3, #0
 800344e:	d1ea      	bne.n	8003426 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0304 	and.w	r3, r3, #4
 8003458:	2b00      	cmp	r3, #0
 800345a:	f000 8097 	beq.w	800358c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800345e:	2300      	movs	r3, #0
 8003460:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003462:	4b81      	ldr	r3, [pc, #516]	; (8003668 <HAL_RCC_OscConfig+0x470>)
 8003464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003466:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d10f      	bne.n	800348e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800346e:	2300      	movs	r3, #0
 8003470:	60bb      	str	r3, [r7, #8]
 8003472:	4b7d      	ldr	r3, [pc, #500]	; (8003668 <HAL_RCC_OscConfig+0x470>)
 8003474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003476:	4a7c      	ldr	r2, [pc, #496]	; (8003668 <HAL_RCC_OscConfig+0x470>)
 8003478:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800347c:	6413      	str	r3, [r2, #64]	; 0x40
 800347e:	4b7a      	ldr	r3, [pc, #488]	; (8003668 <HAL_RCC_OscConfig+0x470>)
 8003480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003482:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003486:	60bb      	str	r3, [r7, #8]
 8003488:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800348a:	2301      	movs	r3, #1
 800348c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800348e:	4b77      	ldr	r3, [pc, #476]	; (800366c <HAL_RCC_OscConfig+0x474>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003496:	2b00      	cmp	r3, #0
 8003498:	d118      	bne.n	80034cc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800349a:	4b74      	ldr	r3, [pc, #464]	; (800366c <HAL_RCC_OscConfig+0x474>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a73      	ldr	r2, [pc, #460]	; (800366c <HAL_RCC_OscConfig+0x474>)
 80034a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034a6:	f7ff f871 	bl	800258c <HAL_GetTick>
 80034aa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034ac:	e008      	b.n	80034c0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034ae:	f7ff f86d 	bl	800258c <HAL_GetTick>
 80034b2:	4602      	mov	r2, r0
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	1ad3      	subs	r3, r2, r3
 80034b8:	2b02      	cmp	r3, #2
 80034ba:	d901      	bls.n	80034c0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80034bc:	2303      	movs	r3, #3
 80034be:	e10c      	b.n	80036da <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034c0:	4b6a      	ldr	r3, [pc, #424]	; (800366c <HAL_RCC_OscConfig+0x474>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d0f0      	beq.n	80034ae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d106      	bne.n	80034e2 <HAL_RCC_OscConfig+0x2ea>
 80034d4:	4b64      	ldr	r3, [pc, #400]	; (8003668 <HAL_RCC_OscConfig+0x470>)
 80034d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034d8:	4a63      	ldr	r2, [pc, #396]	; (8003668 <HAL_RCC_OscConfig+0x470>)
 80034da:	f043 0301 	orr.w	r3, r3, #1
 80034de:	6713      	str	r3, [r2, #112]	; 0x70
 80034e0:	e01c      	b.n	800351c <HAL_RCC_OscConfig+0x324>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	2b05      	cmp	r3, #5
 80034e8:	d10c      	bne.n	8003504 <HAL_RCC_OscConfig+0x30c>
 80034ea:	4b5f      	ldr	r3, [pc, #380]	; (8003668 <HAL_RCC_OscConfig+0x470>)
 80034ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ee:	4a5e      	ldr	r2, [pc, #376]	; (8003668 <HAL_RCC_OscConfig+0x470>)
 80034f0:	f043 0304 	orr.w	r3, r3, #4
 80034f4:	6713      	str	r3, [r2, #112]	; 0x70
 80034f6:	4b5c      	ldr	r3, [pc, #368]	; (8003668 <HAL_RCC_OscConfig+0x470>)
 80034f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034fa:	4a5b      	ldr	r2, [pc, #364]	; (8003668 <HAL_RCC_OscConfig+0x470>)
 80034fc:	f043 0301 	orr.w	r3, r3, #1
 8003500:	6713      	str	r3, [r2, #112]	; 0x70
 8003502:	e00b      	b.n	800351c <HAL_RCC_OscConfig+0x324>
 8003504:	4b58      	ldr	r3, [pc, #352]	; (8003668 <HAL_RCC_OscConfig+0x470>)
 8003506:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003508:	4a57      	ldr	r2, [pc, #348]	; (8003668 <HAL_RCC_OscConfig+0x470>)
 800350a:	f023 0301 	bic.w	r3, r3, #1
 800350e:	6713      	str	r3, [r2, #112]	; 0x70
 8003510:	4b55      	ldr	r3, [pc, #340]	; (8003668 <HAL_RCC_OscConfig+0x470>)
 8003512:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003514:	4a54      	ldr	r2, [pc, #336]	; (8003668 <HAL_RCC_OscConfig+0x470>)
 8003516:	f023 0304 	bic.w	r3, r3, #4
 800351a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d015      	beq.n	8003550 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003524:	f7ff f832 	bl	800258c <HAL_GetTick>
 8003528:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800352a:	e00a      	b.n	8003542 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800352c:	f7ff f82e 	bl	800258c <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	f241 3288 	movw	r2, #5000	; 0x1388
 800353a:	4293      	cmp	r3, r2
 800353c:	d901      	bls.n	8003542 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800353e:	2303      	movs	r3, #3
 8003540:	e0cb      	b.n	80036da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003542:	4b49      	ldr	r3, [pc, #292]	; (8003668 <HAL_RCC_OscConfig+0x470>)
 8003544:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003546:	f003 0302 	and.w	r3, r3, #2
 800354a:	2b00      	cmp	r3, #0
 800354c:	d0ee      	beq.n	800352c <HAL_RCC_OscConfig+0x334>
 800354e:	e014      	b.n	800357a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003550:	f7ff f81c 	bl	800258c <HAL_GetTick>
 8003554:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003556:	e00a      	b.n	800356e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003558:	f7ff f818 	bl	800258c <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	f241 3288 	movw	r2, #5000	; 0x1388
 8003566:	4293      	cmp	r3, r2
 8003568:	d901      	bls.n	800356e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800356a:	2303      	movs	r3, #3
 800356c:	e0b5      	b.n	80036da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800356e:	4b3e      	ldr	r3, [pc, #248]	; (8003668 <HAL_RCC_OscConfig+0x470>)
 8003570:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003572:	f003 0302 	and.w	r3, r3, #2
 8003576:	2b00      	cmp	r3, #0
 8003578:	d1ee      	bne.n	8003558 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800357a:	7dfb      	ldrb	r3, [r7, #23]
 800357c:	2b01      	cmp	r3, #1
 800357e:	d105      	bne.n	800358c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003580:	4b39      	ldr	r3, [pc, #228]	; (8003668 <HAL_RCC_OscConfig+0x470>)
 8003582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003584:	4a38      	ldr	r2, [pc, #224]	; (8003668 <HAL_RCC_OscConfig+0x470>)
 8003586:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800358a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	699b      	ldr	r3, [r3, #24]
 8003590:	2b00      	cmp	r3, #0
 8003592:	f000 80a1 	beq.w	80036d8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003596:	4b34      	ldr	r3, [pc, #208]	; (8003668 <HAL_RCC_OscConfig+0x470>)
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	f003 030c 	and.w	r3, r3, #12
 800359e:	2b08      	cmp	r3, #8
 80035a0:	d05c      	beq.n	800365c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	699b      	ldr	r3, [r3, #24]
 80035a6:	2b02      	cmp	r3, #2
 80035a8:	d141      	bne.n	800362e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035aa:	4b31      	ldr	r3, [pc, #196]	; (8003670 <HAL_RCC_OscConfig+0x478>)
 80035ac:	2200      	movs	r2, #0
 80035ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035b0:	f7fe ffec 	bl	800258c <HAL_GetTick>
 80035b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035b6:	e008      	b.n	80035ca <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035b8:	f7fe ffe8 	bl	800258c <HAL_GetTick>
 80035bc:	4602      	mov	r2, r0
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	2b02      	cmp	r3, #2
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e087      	b.n	80036da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035ca:	4b27      	ldr	r3, [pc, #156]	; (8003668 <HAL_RCC_OscConfig+0x470>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d1f0      	bne.n	80035b8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	69da      	ldr	r2, [r3, #28]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6a1b      	ldr	r3, [r3, #32]
 80035de:	431a      	orrs	r2, r3
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e4:	019b      	lsls	r3, r3, #6
 80035e6:	431a      	orrs	r2, r3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ec:	085b      	lsrs	r3, r3, #1
 80035ee:	3b01      	subs	r3, #1
 80035f0:	041b      	lsls	r3, r3, #16
 80035f2:	431a      	orrs	r2, r3
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035f8:	061b      	lsls	r3, r3, #24
 80035fa:	491b      	ldr	r1, [pc, #108]	; (8003668 <HAL_RCC_OscConfig+0x470>)
 80035fc:	4313      	orrs	r3, r2
 80035fe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003600:	4b1b      	ldr	r3, [pc, #108]	; (8003670 <HAL_RCC_OscConfig+0x478>)
 8003602:	2201      	movs	r2, #1
 8003604:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003606:	f7fe ffc1 	bl	800258c <HAL_GetTick>
 800360a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800360c:	e008      	b.n	8003620 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800360e:	f7fe ffbd 	bl	800258c <HAL_GetTick>
 8003612:	4602      	mov	r2, r0
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	1ad3      	subs	r3, r2, r3
 8003618:	2b02      	cmp	r3, #2
 800361a:	d901      	bls.n	8003620 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800361c:	2303      	movs	r3, #3
 800361e:	e05c      	b.n	80036da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003620:	4b11      	ldr	r3, [pc, #68]	; (8003668 <HAL_RCC_OscConfig+0x470>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003628:	2b00      	cmp	r3, #0
 800362a:	d0f0      	beq.n	800360e <HAL_RCC_OscConfig+0x416>
 800362c:	e054      	b.n	80036d8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800362e:	4b10      	ldr	r3, [pc, #64]	; (8003670 <HAL_RCC_OscConfig+0x478>)
 8003630:	2200      	movs	r2, #0
 8003632:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003634:	f7fe ffaa 	bl	800258c <HAL_GetTick>
 8003638:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800363a:	e008      	b.n	800364e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800363c:	f7fe ffa6 	bl	800258c <HAL_GetTick>
 8003640:	4602      	mov	r2, r0
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	1ad3      	subs	r3, r2, r3
 8003646:	2b02      	cmp	r3, #2
 8003648:	d901      	bls.n	800364e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800364a:	2303      	movs	r3, #3
 800364c:	e045      	b.n	80036da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800364e:	4b06      	ldr	r3, [pc, #24]	; (8003668 <HAL_RCC_OscConfig+0x470>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003656:	2b00      	cmp	r3, #0
 8003658:	d1f0      	bne.n	800363c <HAL_RCC_OscConfig+0x444>
 800365a:	e03d      	b.n	80036d8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	699b      	ldr	r3, [r3, #24]
 8003660:	2b01      	cmp	r3, #1
 8003662:	d107      	bne.n	8003674 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	e038      	b.n	80036da <HAL_RCC_OscConfig+0x4e2>
 8003668:	40023800 	.word	0x40023800
 800366c:	40007000 	.word	0x40007000
 8003670:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003674:	4b1b      	ldr	r3, [pc, #108]	; (80036e4 <HAL_RCC_OscConfig+0x4ec>)
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	699b      	ldr	r3, [r3, #24]
 800367e:	2b01      	cmp	r3, #1
 8003680:	d028      	beq.n	80036d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800368c:	429a      	cmp	r2, r3
 800368e:	d121      	bne.n	80036d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800369a:	429a      	cmp	r2, r3
 800369c:	d11a      	bne.n	80036d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800369e:	68fa      	ldr	r2, [r7, #12]
 80036a0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80036a4:	4013      	ands	r3, r2
 80036a6:	687a      	ldr	r2, [r7, #4]
 80036a8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80036aa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d111      	bne.n	80036d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ba:	085b      	lsrs	r3, r3, #1
 80036bc:	3b01      	subs	r3, #1
 80036be:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d107      	bne.n	80036d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d001      	beq.n	80036d8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e000      	b.n	80036da <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80036d8:	2300      	movs	r3, #0
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3718      	adds	r7, #24
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	bf00      	nop
 80036e4:	40023800 	.word	0x40023800

080036e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b084      	sub	sp, #16
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
 80036f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d101      	bne.n	80036fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	e0cc      	b.n	8003896 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036fc:	4b68      	ldr	r3, [pc, #416]	; (80038a0 <HAL_RCC_ClockConfig+0x1b8>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0307 	and.w	r3, r3, #7
 8003704:	683a      	ldr	r2, [r7, #0]
 8003706:	429a      	cmp	r2, r3
 8003708:	d90c      	bls.n	8003724 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800370a:	4b65      	ldr	r3, [pc, #404]	; (80038a0 <HAL_RCC_ClockConfig+0x1b8>)
 800370c:	683a      	ldr	r2, [r7, #0]
 800370e:	b2d2      	uxtb	r2, r2
 8003710:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003712:	4b63      	ldr	r3, [pc, #396]	; (80038a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 0307 	and.w	r3, r3, #7
 800371a:	683a      	ldr	r2, [r7, #0]
 800371c:	429a      	cmp	r2, r3
 800371e:	d001      	beq.n	8003724 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003720:	2301      	movs	r3, #1
 8003722:	e0b8      	b.n	8003896 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 0302 	and.w	r3, r3, #2
 800372c:	2b00      	cmp	r3, #0
 800372e:	d020      	beq.n	8003772 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 0304 	and.w	r3, r3, #4
 8003738:	2b00      	cmp	r3, #0
 800373a:	d005      	beq.n	8003748 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800373c:	4b59      	ldr	r3, [pc, #356]	; (80038a4 <HAL_RCC_ClockConfig+0x1bc>)
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	4a58      	ldr	r2, [pc, #352]	; (80038a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003742:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003746:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0308 	and.w	r3, r3, #8
 8003750:	2b00      	cmp	r3, #0
 8003752:	d005      	beq.n	8003760 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003754:	4b53      	ldr	r3, [pc, #332]	; (80038a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003756:	689b      	ldr	r3, [r3, #8]
 8003758:	4a52      	ldr	r2, [pc, #328]	; (80038a4 <HAL_RCC_ClockConfig+0x1bc>)
 800375a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800375e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003760:	4b50      	ldr	r3, [pc, #320]	; (80038a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	494d      	ldr	r1, [pc, #308]	; (80038a4 <HAL_RCC_ClockConfig+0x1bc>)
 800376e:	4313      	orrs	r3, r2
 8003770:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0301 	and.w	r3, r3, #1
 800377a:	2b00      	cmp	r3, #0
 800377c:	d044      	beq.n	8003808 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	2b01      	cmp	r3, #1
 8003784:	d107      	bne.n	8003796 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003786:	4b47      	ldr	r3, [pc, #284]	; (80038a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800378e:	2b00      	cmp	r3, #0
 8003790:	d119      	bne.n	80037c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e07f      	b.n	8003896 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	2b02      	cmp	r3, #2
 800379c:	d003      	beq.n	80037a6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037a2:	2b03      	cmp	r3, #3
 80037a4:	d107      	bne.n	80037b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037a6:	4b3f      	ldr	r3, [pc, #252]	; (80038a4 <HAL_RCC_ClockConfig+0x1bc>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d109      	bne.n	80037c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e06f      	b.n	8003896 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037b6:	4b3b      	ldr	r3, [pc, #236]	; (80038a4 <HAL_RCC_ClockConfig+0x1bc>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f003 0302 	and.w	r3, r3, #2
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d101      	bne.n	80037c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e067      	b.n	8003896 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037c6:	4b37      	ldr	r3, [pc, #220]	; (80038a4 <HAL_RCC_ClockConfig+0x1bc>)
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	f023 0203 	bic.w	r2, r3, #3
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	4934      	ldr	r1, [pc, #208]	; (80038a4 <HAL_RCC_ClockConfig+0x1bc>)
 80037d4:	4313      	orrs	r3, r2
 80037d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037d8:	f7fe fed8 	bl	800258c <HAL_GetTick>
 80037dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037de:	e00a      	b.n	80037f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037e0:	f7fe fed4 	bl	800258c <HAL_GetTick>
 80037e4:	4602      	mov	r2, r0
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	1ad3      	subs	r3, r2, r3
 80037ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d901      	bls.n	80037f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037f2:	2303      	movs	r3, #3
 80037f4:	e04f      	b.n	8003896 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037f6:	4b2b      	ldr	r3, [pc, #172]	; (80038a4 <HAL_RCC_ClockConfig+0x1bc>)
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	f003 020c 	and.w	r2, r3, #12
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	009b      	lsls	r3, r3, #2
 8003804:	429a      	cmp	r2, r3
 8003806:	d1eb      	bne.n	80037e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003808:	4b25      	ldr	r3, [pc, #148]	; (80038a0 <HAL_RCC_ClockConfig+0x1b8>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 0307 	and.w	r3, r3, #7
 8003810:	683a      	ldr	r2, [r7, #0]
 8003812:	429a      	cmp	r2, r3
 8003814:	d20c      	bcs.n	8003830 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003816:	4b22      	ldr	r3, [pc, #136]	; (80038a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003818:	683a      	ldr	r2, [r7, #0]
 800381a:	b2d2      	uxtb	r2, r2
 800381c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800381e:	4b20      	ldr	r3, [pc, #128]	; (80038a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0307 	and.w	r3, r3, #7
 8003826:	683a      	ldr	r2, [r7, #0]
 8003828:	429a      	cmp	r2, r3
 800382a:	d001      	beq.n	8003830 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	e032      	b.n	8003896 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f003 0304 	and.w	r3, r3, #4
 8003838:	2b00      	cmp	r3, #0
 800383a:	d008      	beq.n	800384e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800383c:	4b19      	ldr	r3, [pc, #100]	; (80038a4 <HAL_RCC_ClockConfig+0x1bc>)
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	68db      	ldr	r3, [r3, #12]
 8003848:	4916      	ldr	r1, [pc, #88]	; (80038a4 <HAL_RCC_ClockConfig+0x1bc>)
 800384a:	4313      	orrs	r3, r2
 800384c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 0308 	and.w	r3, r3, #8
 8003856:	2b00      	cmp	r3, #0
 8003858:	d009      	beq.n	800386e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800385a:	4b12      	ldr	r3, [pc, #72]	; (80038a4 <HAL_RCC_ClockConfig+0x1bc>)
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	691b      	ldr	r3, [r3, #16]
 8003866:	00db      	lsls	r3, r3, #3
 8003868:	490e      	ldr	r1, [pc, #56]	; (80038a4 <HAL_RCC_ClockConfig+0x1bc>)
 800386a:	4313      	orrs	r3, r2
 800386c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800386e:	f000 f821 	bl	80038b4 <HAL_RCC_GetSysClockFreq>
 8003872:	4602      	mov	r2, r0
 8003874:	4b0b      	ldr	r3, [pc, #44]	; (80038a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	091b      	lsrs	r3, r3, #4
 800387a:	f003 030f 	and.w	r3, r3, #15
 800387e:	490a      	ldr	r1, [pc, #40]	; (80038a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003880:	5ccb      	ldrb	r3, [r1, r3]
 8003882:	fa22 f303 	lsr.w	r3, r2, r3
 8003886:	4a09      	ldr	r2, [pc, #36]	; (80038ac <HAL_RCC_ClockConfig+0x1c4>)
 8003888:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800388a:	4b09      	ldr	r3, [pc, #36]	; (80038b0 <HAL_RCC_ClockConfig+0x1c8>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4618      	mov	r0, r3
 8003890:	f7fe fe3a 	bl	8002508 <HAL_InitTick>

  return HAL_OK;
 8003894:	2300      	movs	r3, #0
}
 8003896:	4618      	mov	r0, r3
 8003898:	3710      	adds	r7, #16
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	40023c00 	.word	0x40023c00
 80038a4:	40023800 	.word	0x40023800
 80038a8:	080090d8 	.word	0x080090d8
 80038ac:	20000010 	.word	0x20000010
 80038b0:	20000014 	.word	0x20000014

080038b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80038b8:	b094      	sub	sp, #80	; 0x50
 80038ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80038bc:	2300      	movs	r3, #0
 80038be:	647b      	str	r3, [r7, #68]	; 0x44
 80038c0:	2300      	movs	r3, #0
 80038c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80038c4:	2300      	movs	r3, #0
 80038c6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80038c8:	2300      	movs	r3, #0
 80038ca:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80038cc:	4b7c      	ldr	r3, [pc, #496]	; (8003ac0 <HAL_RCC_GetSysClockFreq+0x20c>)
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	f003 030c 	and.w	r3, r3, #12
 80038d4:	2b08      	cmp	r3, #8
 80038d6:	d00d      	beq.n	80038f4 <HAL_RCC_GetSysClockFreq+0x40>
 80038d8:	2b08      	cmp	r3, #8
 80038da:	f200 80e7 	bhi.w	8003aac <HAL_RCC_GetSysClockFreq+0x1f8>
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d002      	beq.n	80038e8 <HAL_RCC_GetSysClockFreq+0x34>
 80038e2:	2b04      	cmp	r3, #4
 80038e4:	d003      	beq.n	80038ee <HAL_RCC_GetSysClockFreq+0x3a>
 80038e6:	e0e1      	b.n	8003aac <HAL_RCC_GetSysClockFreq+0x1f8>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038e8:	4b76      	ldr	r3, [pc, #472]	; (8003ac4 <HAL_RCC_GetSysClockFreq+0x210>)
 80038ea:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80038ec:	e0e1      	b.n	8003ab2 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80038ee:	4b76      	ldr	r3, [pc, #472]	; (8003ac8 <HAL_RCC_GetSysClockFreq+0x214>)
 80038f0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80038f2:	e0de      	b.n	8003ab2 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038f4:	4b72      	ldr	r3, [pc, #456]	; (8003ac0 <HAL_RCC_GetSysClockFreq+0x20c>)
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80038fc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038fe:	4b70      	ldr	r3, [pc, #448]	; (8003ac0 <HAL_RCC_GetSysClockFreq+0x20c>)
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d065      	beq.n	80039d6 <HAL_RCC_GetSysClockFreq+0x122>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800390a:	4b6d      	ldr	r3, [pc, #436]	; (8003ac0 <HAL_RCC_GetSysClockFreq+0x20c>)
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	099b      	lsrs	r3, r3, #6
 8003910:	2200      	movs	r2, #0
 8003912:	63bb      	str	r3, [r7, #56]	; 0x38
 8003914:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003918:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800391c:	633b      	str	r3, [r7, #48]	; 0x30
 800391e:	2300      	movs	r3, #0
 8003920:	637b      	str	r3, [r7, #52]	; 0x34
 8003922:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003926:	4622      	mov	r2, r4
 8003928:	462b      	mov	r3, r5
 800392a:	f04f 0000 	mov.w	r0, #0
 800392e:	f04f 0100 	mov.w	r1, #0
 8003932:	0159      	lsls	r1, r3, #5
 8003934:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003938:	0150      	lsls	r0, r2, #5
 800393a:	4602      	mov	r2, r0
 800393c:	460b      	mov	r3, r1
 800393e:	4621      	mov	r1, r4
 8003940:	1a51      	subs	r1, r2, r1
 8003942:	6139      	str	r1, [r7, #16]
 8003944:	4629      	mov	r1, r5
 8003946:	eb63 0301 	sbc.w	r3, r3, r1
 800394a:	617b      	str	r3, [r7, #20]
 800394c:	f04f 0200 	mov.w	r2, #0
 8003950:	f04f 0300 	mov.w	r3, #0
 8003954:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003958:	4659      	mov	r1, fp
 800395a:	018b      	lsls	r3, r1, #6
 800395c:	4651      	mov	r1, sl
 800395e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003962:	4651      	mov	r1, sl
 8003964:	018a      	lsls	r2, r1, #6
 8003966:	46d4      	mov	ip, sl
 8003968:	ebb2 080c 	subs.w	r8, r2, ip
 800396c:	4659      	mov	r1, fp
 800396e:	eb63 0901 	sbc.w	r9, r3, r1
 8003972:	f04f 0200 	mov.w	r2, #0
 8003976:	f04f 0300 	mov.w	r3, #0
 800397a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800397e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003982:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003986:	4690      	mov	r8, r2
 8003988:	4699      	mov	r9, r3
 800398a:	4623      	mov	r3, r4
 800398c:	eb18 0303 	adds.w	r3, r8, r3
 8003990:	60bb      	str	r3, [r7, #8]
 8003992:	462b      	mov	r3, r5
 8003994:	eb49 0303 	adc.w	r3, r9, r3
 8003998:	60fb      	str	r3, [r7, #12]
 800399a:	f04f 0200 	mov.w	r2, #0
 800399e:	f04f 0300 	mov.w	r3, #0
 80039a2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80039a6:	4629      	mov	r1, r5
 80039a8:	024b      	lsls	r3, r1, #9
 80039aa:	4620      	mov	r0, r4
 80039ac:	4629      	mov	r1, r5
 80039ae:	4604      	mov	r4, r0
 80039b0:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 80039b4:	4601      	mov	r1, r0
 80039b6:	024a      	lsls	r2, r1, #9
 80039b8:	4610      	mov	r0, r2
 80039ba:	4619      	mov	r1, r3
 80039bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80039be:	2200      	movs	r2, #0
 80039c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80039c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80039c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80039c8:	f7fd f916 	bl	8000bf8 <__aeabi_uldivmod>
 80039cc:	4602      	mov	r2, r0
 80039ce:	460b      	mov	r3, r1
 80039d0:	4613      	mov	r3, r2
 80039d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80039d4:	e05c      	b.n	8003a90 <HAL_RCC_GetSysClockFreq+0x1dc>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039d6:	4b3a      	ldr	r3, [pc, #232]	; (8003ac0 <HAL_RCC_GetSysClockFreq+0x20c>)
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	099b      	lsrs	r3, r3, #6
 80039dc:	2200      	movs	r2, #0
 80039de:	4618      	mov	r0, r3
 80039e0:	4611      	mov	r1, r2
 80039e2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80039e6:	623b      	str	r3, [r7, #32]
 80039e8:	2300      	movs	r3, #0
 80039ea:	627b      	str	r3, [r7, #36]	; 0x24
 80039ec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80039f0:	4642      	mov	r2, r8
 80039f2:	464b      	mov	r3, r9
 80039f4:	f04f 0000 	mov.w	r0, #0
 80039f8:	f04f 0100 	mov.w	r1, #0
 80039fc:	0159      	lsls	r1, r3, #5
 80039fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a02:	0150      	lsls	r0, r2, #5
 8003a04:	4602      	mov	r2, r0
 8003a06:	460b      	mov	r3, r1
 8003a08:	46c4      	mov	ip, r8
 8003a0a:	ebb2 0a0c 	subs.w	sl, r2, ip
 8003a0e:	4640      	mov	r0, r8
 8003a10:	4649      	mov	r1, r9
 8003a12:	468c      	mov	ip, r1
 8003a14:	eb63 0b0c 	sbc.w	fp, r3, ip
 8003a18:	f04f 0200 	mov.w	r2, #0
 8003a1c:	f04f 0300 	mov.w	r3, #0
 8003a20:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003a24:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003a28:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003a2c:	ebb2 040a 	subs.w	r4, r2, sl
 8003a30:	eb63 050b 	sbc.w	r5, r3, fp
 8003a34:	f04f 0200 	mov.w	r2, #0
 8003a38:	f04f 0300 	mov.w	r3, #0
 8003a3c:	00eb      	lsls	r3, r5, #3
 8003a3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a42:	00e2      	lsls	r2, r4, #3
 8003a44:	4614      	mov	r4, r2
 8003a46:	461d      	mov	r5, r3
 8003a48:	4603      	mov	r3, r0
 8003a4a:	18e3      	adds	r3, r4, r3
 8003a4c:	603b      	str	r3, [r7, #0]
 8003a4e:	460b      	mov	r3, r1
 8003a50:	eb45 0303 	adc.w	r3, r5, r3
 8003a54:	607b      	str	r3, [r7, #4]
 8003a56:	f04f 0200 	mov.w	r2, #0
 8003a5a:	f04f 0300 	mov.w	r3, #0
 8003a5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003a62:	4629      	mov	r1, r5
 8003a64:	028b      	lsls	r3, r1, #10
 8003a66:	4620      	mov	r0, r4
 8003a68:	4629      	mov	r1, r5
 8003a6a:	4604      	mov	r4, r0
 8003a6c:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8003a70:	4601      	mov	r1, r0
 8003a72:	028a      	lsls	r2, r1, #10
 8003a74:	4610      	mov	r0, r2
 8003a76:	4619      	mov	r1, r3
 8003a78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	61bb      	str	r3, [r7, #24]
 8003a7e:	61fa      	str	r2, [r7, #28]
 8003a80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a84:	f7fd f8b8 	bl	8000bf8 <__aeabi_uldivmod>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	460b      	mov	r3, r1
 8003a8c:	4613      	mov	r3, r2
 8003a8e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a90:	4b0b      	ldr	r3, [pc, #44]	; (8003ac0 <HAL_RCC_GetSysClockFreq+0x20c>)
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	0c1b      	lsrs	r3, r3, #16
 8003a96:	f003 0303 	and.w	r3, r3, #3
 8003a9a:	3301      	adds	r3, #1
 8003a9c:	005b      	lsls	r3, r3, #1
 8003a9e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003aa0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003aa2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003aa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aa8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003aaa:	e002      	b.n	8003ab2 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003aac:	4b05      	ldr	r3, [pc, #20]	; (8003ac4 <HAL_RCC_GetSysClockFreq+0x210>)
 8003aae:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003ab0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ab2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3750      	adds	r7, #80	; 0x50
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003abe:	bf00      	nop
 8003ac0:	40023800 	.word	0x40023800
 8003ac4:	00f42400 	.word	0x00f42400
 8003ac8:	007a1200 	.word	0x007a1200

08003acc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003acc:	b480      	push	{r7}
 8003ace:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ad0:	4b02      	ldr	r3, [pc, #8]	; (8003adc <HAL_RCC_GetHCLKFreq+0x10>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bc80      	pop	{r7}
 8003ada:	4770      	bx	lr
 8003adc:	20000010 	.word	0x20000010

08003ae0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003ae4:	f7ff fff2 	bl	8003acc <HAL_RCC_GetHCLKFreq>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	4b05      	ldr	r3, [pc, #20]	; (8003b00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	0a9b      	lsrs	r3, r3, #10
 8003af0:	f003 0307 	and.w	r3, r3, #7
 8003af4:	4903      	ldr	r1, [pc, #12]	; (8003b04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003af6:	5ccb      	ldrb	r3, [r1, r3]
 8003af8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	40023800 	.word	0x40023800
 8003b04:	080090e8 	.word	0x080090e8

08003b08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003b0c:	f7ff ffde 	bl	8003acc <HAL_RCC_GetHCLKFreq>
 8003b10:	4602      	mov	r2, r0
 8003b12:	4b05      	ldr	r3, [pc, #20]	; (8003b28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	0b5b      	lsrs	r3, r3, #13
 8003b18:	f003 0307 	and.w	r3, r3, #7
 8003b1c:	4903      	ldr	r1, [pc, #12]	; (8003b2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b1e:	5ccb      	ldrb	r3, [r1, r3]
 8003b20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	bd80      	pop	{r7, pc}
 8003b28:	40023800 	.word	0x40023800
 8003b2c:	080090e8 	.word	0x080090e8

08003b30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b082      	sub	sp, #8
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d101      	bne.n	8003b42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e041      	b.n	8003bc6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d106      	bne.n	8003b5c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2200      	movs	r2, #0
 8003b52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f7fe f9ac 	bl	8001eb4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2202      	movs	r2, #2
 8003b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	3304      	adds	r3, #4
 8003b6c:	4619      	mov	r1, r3
 8003b6e:	4610      	mov	r0, r2
 8003b70:	f000 fd7e 	bl	8004670 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2201      	movs	r2, #1
 8003b78:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2201      	movs	r2, #1
 8003b80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2201      	movs	r2, #1
 8003b90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2201      	movs	r2, #1
 8003b98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2201      	movs	r2, #1
 8003bb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003bc4:	2300      	movs	r3, #0
}
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	3708      	adds	r7, #8
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
	...

08003bd0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b085      	sub	sp, #20
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bde:	b2db      	uxtb	r3, r3
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d001      	beq.n	8003be8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e044      	b.n	8003c72 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2202      	movs	r2, #2
 8003bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	68da      	ldr	r2, [r3, #12]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f042 0201 	orr.w	r2, r2, #1
 8003bfe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a1d      	ldr	r2, [pc, #116]	; (8003c7c <HAL_TIM_Base_Start_IT+0xac>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d018      	beq.n	8003c3c <HAL_TIM_Base_Start_IT+0x6c>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c12:	d013      	beq.n	8003c3c <HAL_TIM_Base_Start_IT+0x6c>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a19      	ldr	r2, [pc, #100]	; (8003c80 <HAL_TIM_Base_Start_IT+0xb0>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d00e      	beq.n	8003c3c <HAL_TIM_Base_Start_IT+0x6c>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a18      	ldr	r2, [pc, #96]	; (8003c84 <HAL_TIM_Base_Start_IT+0xb4>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d009      	beq.n	8003c3c <HAL_TIM_Base_Start_IT+0x6c>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a16      	ldr	r2, [pc, #88]	; (8003c88 <HAL_TIM_Base_Start_IT+0xb8>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d004      	beq.n	8003c3c <HAL_TIM_Base_Start_IT+0x6c>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a15      	ldr	r2, [pc, #84]	; (8003c8c <HAL_TIM_Base_Start_IT+0xbc>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d111      	bne.n	8003c60 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	f003 0307 	and.w	r3, r3, #7
 8003c46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2b06      	cmp	r3, #6
 8003c4c:	d010      	beq.n	8003c70 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f042 0201 	orr.w	r2, r2, #1
 8003c5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c5e:	e007      	b.n	8003c70 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f042 0201 	orr.w	r2, r2, #1
 8003c6e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c70:	2300      	movs	r3, #0
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	3714      	adds	r7, #20
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bc80      	pop	{r7}
 8003c7a:	4770      	bx	lr
 8003c7c:	40010000 	.word	0x40010000
 8003c80:	40000400 	.word	0x40000400
 8003c84:	40000800 	.word	0x40000800
 8003c88:	40000c00 	.word	0x40000c00
 8003c8c:	40014000 	.word	0x40014000

08003c90 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b082      	sub	sp, #8
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d101      	bne.n	8003ca2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e041      	b.n	8003d26 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d106      	bne.n	8003cbc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f000 f839 	bl	8003d2e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2202      	movs	r2, #2
 8003cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	3304      	adds	r3, #4
 8003ccc:	4619      	mov	r1, r3
 8003cce:	4610      	mov	r0, r2
 8003cd0:	f000 fcce 	bl	8004670 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2201      	movs	r2, #1
 8003d00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2201      	movs	r2, #1
 8003d08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2201      	movs	r2, #1
 8003d10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2201      	movs	r2, #1
 8003d18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d24:	2300      	movs	r3, #0
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3708      	adds	r7, #8
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}

08003d2e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003d2e:	b480      	push	{r7}
 8003d30:	b083      	sub	sp, #12
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003d36:	bf00      	nop
 8003d38:	370c      	adds	r7, #12
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bc80      	pop	{r7}
 8003d3e:	4770      	bx	lr

08003d40 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b084      	sub	sp, #16
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
 8003d48:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d109      	bne.n	8003d64 <HAL_TIM_PWM_Start+0x24>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	bf14      	ite	ne
 8003d5c:	2301      	movne	r3, #1
 8003d5e:	2300      	moveq	r3, #0
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	e022      	b.n	8003daa <HAL_TIM_PWM_Start+0x6a>
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	2b04      	cmp	r3, #4
 8003d68:	d109      	bne.n	8003d7e <HAL_TIM_PWM_Start+0x3e>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003d70:	b2db      	uxtb	r3, r3
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	bf14      	ite	ne
 8003d76:	2301      	movne	r3, #1
 8003d78:	2300      	moveq	r3, #0
 8003d7a:	b2db      	uxtb	r3, r3
 8003d7c:	e015      	b.n	8003daa <HAL_TIM_PWM_Start+0x6a>
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	2b08      	cmp	r3, #8
 8003d82:	d109      	bne.n	8003d98 <HAL_TIM_PWM_Start+0x58>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d8a:	b2db      	uxtb	r3, r3
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	bf14      	ite	ne
 8003d90:	2301      	movne	r3, #1
 8003d92:	2300      	moveq	r3, #0
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	e008      	b.n	8003daa <HAL_TIM_PWM_Start+0x6a>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	bf14      	ite	ne
 8003da4:	2301      	movne	r3, #1
 8003da6:	2300      	moveq	r3, #0
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d001      	beq.n	8003db2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e068      	b.n	8003e84 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d104      	bne.n	8003dc2 <HAL_TIM_PWM_Start+0x82>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2202      	movs	r2, #2
 8003dbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003dc0:	e013      	b.n	8003dea <HAL_TIM_PWM_Start+0xaa>
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	2b04      	cmp	r3, #4
 8003dc6:	d104      	bne.n	8003dd2 <HAL_TIM_PWM_Start+0x92>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2202      	movs	r2, #2
 8003dcc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003dd0:	e00b      	b.n	8003dea <HAL_TIM_PWM_Start+0xaa>
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	2b08      	cmp	r3, #8
 8003dd6:	d104      	bne.n	8003de2 <HAL_TIM_PWM_Start+0xa2>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2202      	movs	r2, #2
 8003ddc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003de0:	e003      	b.n	8003dea <HAL_TIM_PWM_Start+0xaa>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2202      	movs	r2, #2
 8003de6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	2201      	movs	r2, #1
 8003df0:	6839      	ldr	r1, [r7, #0]
 8003df2:	4618      	mov	r0, r3
 8003df4:	f000 fee4 	bl	8004bc0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a23      	ldr	r2, [pc, #140]	; (8003e8c <HAL_TIM_PWM_Start+0x14c>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d107      	bne.n	8003e12 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e10:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a1d      	ldr	r2, [pc, #116]	; (8003e8c <HAL_TIM_PWM_Start+0x14c>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d018      	beq.n	8003e4e <HAL_TIM_PWM_Start+0x10e>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e24:	d013      	beq.n	8003e4e <HAL_TIM_PWM_Start+0x10e>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a19      	ldr	r2, [pc, #100]	; (8003e90 <HAL_TIM_PWM_Start+0x150>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d00e      	beq.n	8003e4e <HAL_TIM_PWM_Start+0x10e>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a17      	ldr	r2, [pc, #92]	; (8003e94 <HAL_TIM_PWM_Start+0x154>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d009      	beq.n	8003e4e <HAL_TIM_PWM_Start+0x10e>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a16      	ldr	r2, [pc, #88]	; (8003e98 <HAL_TIM_PWM_Start+0x158>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d004      	beq.n	8003e4e <HAL_TIM_PWM_Start+0x10e>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a14      	ldr	r2, [pc, #80]	; (8003e9c <HAL_TIM_PWM_Start+0x15c>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d111      	bne.n	8003e72 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	f003 0307 	and.w	r3, r3, #7
 8003e58:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2b06      	cmp	r3, #6
 8003e5e:	d010      	beq.n	8003e82 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f042 0201 	orr.w	r2, r2, #1
 8003e6e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e70:	e007      	b.n	8003e82 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f042 0201 	orr.w	r2, r2, #1
 8003e80:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e82:	2300      	movs	r3, #0
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	3710      	adds	r7, #16
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}
 8003e8c:	40010000 	.word	0x40010000
 8003e90:	40000400 	.word	0x40000400
 8003e94:	40000800 	.word	0x40000800
 8003e98:	40000c00 	.word	0x40000c00
 8003e9c:	40014000 	.word	0x40014000

08003ea0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b086      	sub	sp, #24
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d101      	bne.n	8003eb4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e097      	b.n	8003fe4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d106      	bne.n	8003ece <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003ec8:	6878      	ldr	r0, [r7, #4]
 8003eca:	f7fe f845 	bl	8001f58 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2202      	movs	r2, #2
 8003ed2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	687a      	ldr	r2, [r7, #4]
 8003ede:	6812      	ldr	r2, [r2, #0]
 8003ee0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ee4:	f023 0307 	bic.w	r3, r3, #7
 8003ee8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	3304      	adds	r3, #4
 8003ef2:	4619      	mov	r1, r3
 8003ef4:	4610      	mov	r0, r2
 8003ef6:	f000 fbbb 	bl	8004670 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	699b      	ldr	r3, [r3, #24]
 8003f08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	6a1b      	ldr	r3, [r3, #32]
 8003f10:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	697a      	ldr	r2, [r7, #20]
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f22:	f023 0303 	bic.w	r3, r3, #3
 8003f26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	689a      	ldr	r2, [r3, #8]
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	699b      	ldr	r3, [r3, #24]
 8003f30:	021b      	lsls	r3, r3, #8
 8003f32:	4313      	orrs	r3, r2
 8003f34:	693a      	ldr	r2, [r7, #16]
 8003f36:	4313      	orrs	r3, r2
 8003f38:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003f40:	f023 030c 	bic.w	r3, r3, #12
 8003f44:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003f4c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f50:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	68da      	ldr	r2, [r3, #12]
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	69db      	ldr	r3, [r3, #28]
 8003f5a:	021b      	lsls	r3, r3, #8
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	693a      	ldr	r2, [r7, #16]
 8003f60:	4313      	orrs	r3, r2
 8003f62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	691b      	ldr	r3, [r3, #16]
 8003f68:	011a      	lsls	r2, r3, #4
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	6a1b      	ldr	r3, [r3, #32]
 8003f6e:	031b      	lsls	r3, r3, #12
 8003f70:	4313      	orrs	r3, r2
 8003f72:	693a      	ldr	r2, [r7, #16]
 8003f74:	4313      	orrs	r3, r2
 8003f76:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003f7e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003f86:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	685a      	ldr	r2, [r3, #4]
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	695b      	ldr	r3, [r3, #20]
 8003f90:	011b      	lsls	r3, r3, #4
 8003f92:	4313      	orrs	r3, r2
 8003f94:	68fa      	ldr	r2, [r7, #12]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	697a      	ldr	r2, [r7, #20]
 8003fa0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	693a      	ldr	r2, [r7, #16]
 8003fa8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	68fa      	ldr	r2, [r7, #12]
 8003fb0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2201      	movs	r2, #1
 8003fbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2201      	movs	r2, #1
 8003fde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003fe2:	2300      	movs	r3, #0
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	3718      	adds	r7, #24
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}

08003fec <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b084      	sub	sp, #16
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
 8003ff4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ffc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004004:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800400c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004014:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d110      	bne.n	800403e <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800401c:	7bfb      	ldrb	r3, [r7, #15]
 800401e:	2b01      	cmp	r3, #1
 8004020:	d102      	bne.n	8004028 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004022:	7b7b      	ldrb	r3, [r7, #13]
 8004024:	2b01      	cmp	r3, #1
 8004026:	d001      	beq.n	800402c <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	e089      	b.n	8004140 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2202      	movs	r2, #2
 8004030:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2202      	movs	r2, #2
 8004038:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800403c:	e031      	b.n	80040a2 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	2b04      	cmp	r3, #4
 8004042:	d110      	bne.n	8004066 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004044:	7bbb      	ldrb	r3, [r7, #14]
 8004046:	2b01      	cmp	r3, #1
 8004048:	d102      	bne.n	8004050 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800404a:	7b3b      	ldrb	r3, [r7, #12]
 800404c:	2b01      	cmp	r3, #1
 800404e:	d001      	beq.n	8004054 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	e075      	b.n	8004140 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2202      	movs	r2, #2
 8004058:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2202      	movs	r2, #2
 8004060:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004064:	e01d      	b.n	80040a2 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004066:	7bfb      	ldrb	r3, [r7, #15]
 8004068:	2b01      	cmp	r3, #1
 800406a:	d108      	bne.n	800407e <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800406c:	7bbb      	ldrb	r3, [r7, #14]
 800406e:	2b01      	cmp	r3, #1
 8004070:	d105      	bne.n	800407e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004072:	7b7b      	ldrb	r3, [r7, #13]
 8004074:	2b01      	cmp	r3, #1
 8004076:	d102      	bne.n	800407e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004078:	7b3b      	ldrb	r3, [r7, #12]
 800407a:	2b01      	cmp	r3, #1
 800407c:	d001      	beq.n	8004082 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e05e      	b.n	8004140 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2202      	movs	r2, #2
 8004086:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2202      	movs	r2, #2
 800408e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2202      	movs	r2, #2
 8004096:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2202      	movs	r2, #2
 800409e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d003      	beq.n	80040b0 <HAL_TIM_Encoder_Start_IT+0xc4>
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	2b04      	cmp	r3, #4
 80040ac:	d010      	beq.n	80040d0 <HAL_TIM_Encoder_Start_IT+0xe4>
 80040ae:	e01f      	b.n	80040f0 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	2201      	movs	r2, #1
 80040b6:	2100      	movs	r1, #0
 80040b8:	4618      	mov	r0, r3
 80040ba:	f000 fd81 	bl	8004bc0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	68da      	ldr	r2, [r3, #12]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f042 0202 	orr.w	r2, r2, #2
 80040cc:	60da      	str	r2, [r3, #12]
      break;
 80040ce:	e02e      	b.n	800412e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	2201      	movs	r2, #1
 80040d6:	2104      	movs	r1, #4
 80040d8:	4618      	mov	r0, r3
 80040da:	f000 fd71 	bl	8004bc0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	68da      	ldr	r2, [r3, #12]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f042 0204 	orr.w	r2, r2, #4
 80040ec:	60da      	str	r2, [r3, #12]
      break;
 80040ee:	e01e      	b.n	800412e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	2201      	movs	r2, #1
 80040f6:	2100      	movs	r1, #0
 80040f8:	4618      	mov	r0, r3
 80040fa:	f000 fd61 	bl	8004bc0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	2201      	movs	r2, #1
 8004104:	2104      	movs	r1, #4
 8004106:	4618      	mov	r0, r3
 8004108:	f000 fd5a 	bl	8004bc0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	68da      	ldr	r2, [r3, #12]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f042 0202 	orr.w	r2, r2, #2
 800411a:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	68da      	ldr	r2, [r3, #12]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f042 0204 	orr.w	r2, r2, #4
 800412a:	60da      	str	r2, [r3, #12]
      break;
 800412c:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f042 0201 	orr.w	r2, r2, #1
 800413c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800413e:	2300      	movs	r3, #0
}
 8004140:	4618      	mov	r0, r3
 8004142:	3710      	adds	r7, #16
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}

08004148 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b084      	sub	sp, #16
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	68db      	ldr	r3, [r3, #12]
 8004156:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	691b      	ldr	r3, [r3, #16]
 800415e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	f003 0302 	and.w	r3, r3, #2
 8004166:	2b00      	cmp	r3, #0
 8004168:	d020      	beq.n	80041ac <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	f003 0302 	and.w	r3, r3, #2
 8004170:	2b00      	cmp	r3, #0
 8004172:	d01b      	beq.n	80041ac <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f06f 0202 	mvn.w	r2, #2
 800417c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2201      	movs	r2, #1
 8004182:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	699b      	ldr	r3, [r3, #24]
 800418a:	f003 0303 	and.w	r3, r3, #3
 800418e:	2b00      	cmp	r3, #0
 8004190:	d003      	beq.n	800419a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f7fc fff6 	bl	8001184 <HAL_TIM_IC_CaptureCallback>
 8004198:	e005      	b.n	80041a6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f000 fa4d 	bl	800463a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f000 fa53 	bl	800464c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	f003 0304 	and.w	r3, r3, #4
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d020      	beq.n	80041f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	f003 0304 	and.w	r3, r3, #4
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d01b      	beq.n	80041f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f06f 0204 	mvn.w	r2, #4
 80041c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2202      	movs	r2, #2
 80041ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	699b      	ldr	r3, [r3, #24]
 80041d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d003      	beq.n	80041e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f7fc ffd0 	bl	8001184 <HAL_TIM_IC_CaptureCallback>
 80041e4:	e005      	b.n	80041f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f000 fa27 	bl	800463a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041ec:	6878      	ldr	r0, [r7, #4]
 80041ee:	f000 fa2d 	bl	800464c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2200      	movs	r2, #0
 80041f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	f003 0308 	and.w	r3, r3, #8
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d020      	beq.n	8004244 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	f003 0308 	and.w	r3, r3, #8
 8004208:	2b00      	cmp	r3, #0
 800420a:	d01b      	beq.n	8004244 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f06f 0208 	mvn.w	r2, #8
 8004214:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2204      	movs	r2, #4
 800421a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	69db      	ldr	r3, [r3, #28]
 8004222:	f003 0303 	and.w	r3, r3, #3
 8004226:	2b00      	cmp	r3, #0
 8004228:	d003      	beq.n	8004232 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	f7fc ffaa 	bl	8001184 <HAL_TIM_IC_CaptureCallback>
 8004230:	e005      	b.n	800423e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f000 fa01 	bl	800463a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004238:	6878      	ldr	r0, [r7, #4]
 800423a:	f000 fa07 	bl	800464c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2200      	movs	r2, #0
 8004242:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	f003 0310 	and.w	r3, r3, #16
 800424a:	2b00      	cmp	r3, #0
 800424c:	d020      	beq.n	8004290 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	f003 0310 	and.w	r3, r3, #16
 8004254:	2b00      	cmp	r3, #0
 8004256:	d01b      	beq.n	8004290 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f06f 0210 	mvn.w	r2, #16
 8004260:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2208      	movs	r2, #8
 8004266:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	69db      	ldr	r3, [r3, #28]
 800426e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004272:	2b00      	cmp	r3, #0
 8004274:	d003      	beq.n	800427e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f7fc ff84 	bl	8001184 <HAL_TIM_IC_CaptureCallback>
 800427c:	e005      	b.n	800428a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f000 f9db 	bl	800463a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f000 f9e1 	bl	800464c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2200      	movs	r2, #0
 800428e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	f003 0301 	and.w	r3, r3, #1
 8004296:	2b00      	cmp	r3, #0
 8004298:	d00c      	beq.n	80042b4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	f003 0301 	and.w	r3, r3, #1
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d007      	beq.n	80042b4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f06f 0201 	mvn.w	r2, #1
 80042ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f7fc ff80 	bl	80011b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d00c      	beq.n	80042d8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d007      	beq.n	80042d8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80042d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f000 fd0d 	bl	8004cf2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d00c      	beq.n	80042fc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d007      	beq.n	80042fc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80042f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f000 f9b1 	bl	800465e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	f003 0320 	and.w	r3, r3, #32
 8004302:	2b00      	cmp	r3, #0
 8004304:	d00c      	beq.n	8004320 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	f003 0320 	and.w	r3, r3, #32
 800430c:	2b00      	cmp	r3, #0
 800430e:	d007      	beq.n	8004320 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f06f 0220 	mvn.w	r2, #32
 8004318:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800431a:	6878      	ldr	r0, [r7, #4]
 800431c:	f000 fce0 	bl	8004ce0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004320:	bf00      	nop
 8004322:	3710      	adds	r7, #16
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}

08004328 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b086      	sub	sp, #24
 800432c:	af00      	add	r7, sp, #0
 800432e:	60f8      	str	r0, [r7, #12]
 8004330:	60b9      	str	r1, [r7, #8]
 8004332:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004334:	2300      	movs	r3, #0
 8004336:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800433e:	2b01      	cmp	r3, #1
 8004340:	d101      	bne.n	8004346 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004342:	2302      	movs	r3, #2
 8004344:	e0ae      	b.n	80044a4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2201      	movs	r2, #1
 800434a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2b0c      	cmp	r3, #12
 8004352:	f200 809f 	bhi.w	8004494 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004356:	a201      	add	r2, pc, #4	; (adr r2, 800435c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800435c:	08004391 	.word	0x08004391
 8004360:	08004495 	.word	0x08004495
 8004364:	08004495 	.word	0x08004495
 8004368:	08004495 	.word	0x08004495
 800436c:	080043d1 	.word	0x080043d1
 8004370:	08004495 	.word	0x08004495
 8004374:	08004495 	.word	0x08004495
 8004378:	08004495 	.word	0x08004495
 800437c:	08004413 	.word	0x08004413
 8004380:	08004495 	.word	0x08004495
 8004384:	08004495 	.word	0x08004495
 8004388:	08004495 	.word	0x08004495
 800438c:	08004453 	.word	0x08004453
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	68b9      	ldr	r1, [r7, #8]
 8004396:	4618      	mov	r0, r3
 8004398:	f000 f9f4 	bl	8004784 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	699a      	ldr	r2, [r3, #24]
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f042 0208 	orr.w	r2, r2, #8
 80043aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	699a      	ldr	r2, [r3, #24]
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f022 0204 	bic.w	r2, r2, #4
 80043ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	6999      	ldr	r1, [r3, #24]
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	691a      	ldr	r2, [r3, #16]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	430a      	orrs	r2, r1
 80043cc:	619a      	str	r2, [r3, #24]
      break;
 80043ce:	e064      	b.n	800449a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	68b9      	ldr	r1, [r7, #8]
 80043d6:	4618      	mov	r0, r3
 80043d8:	f000 fa3a 	bl	8004850 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	699a      	ldr	r2, [r3, #24]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80043ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	699a      	ldr	r2, [r3, #24]
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	6999      	ldr	r1, [r3, #24]
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	691b      	ldr	r3, [r3, #16]
 8004406:	021a      	lsls	r2, r3, #8
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	430a      	orrs	r2, r1
 800440e:	619a      	str	r2, [r3, #24]
      break;
 8004410:	e043      	b.n	800449a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	68b9      	ldr	r1, [r7, #8]
 8004418:	4618      	mov	r0, r3
 800441a:	f000 fa83 	bl	8004924 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	69da      	ldr	r2, [r3, #28]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f042 0208 	orr.w	r2, r2, #8
 800442c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	69da      	ldr	r2, [r3, #28]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f022 0204 	bic.w	r2, r2, #4
 800443c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	69d9      	ldr	r1, [r3, #28]
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	691a      	ldr	r2, [r3, #16]
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	430a      	orrs	r2, r1
 800444e:	61da      	str	r2, [r3, #28]
      break;
 8004450:	e023      	b.n	800449a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	68b9      	ldr	r1, [r7, #8]
 8004458:	4618      	mov	r0, r3
 800445a:	f000 facd 	bl	80049f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	69da      	ldr	r2, [r3, #28]
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800446c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	69da      	ldr	r2, [r3, #28]
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800447c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	69d9      	ldr	r1, [r3, #28]
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	691b      	ldr	r3, [r3, #16]
 8004488:	021a      	lsls	r2, r3, #8
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	430a      	orrs	r2, r1
 8004490:	61da      	str	r2, [r3, #28]
      break;
 8004492:	e002      	b.n	800449a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	75fb      	strb	r3, [r7, #23]
      break;
 8004498:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2200      	movs	r2, #0
 800449e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80044a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3718      	adds	r7, #24
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b084      	sub	sp, #16
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
 80044b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044b6:	2300      	movs	r3, #0
 80044b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d101      	bne.n	80044c8 <HAL_TIM_ConfigClockSource+0x1c>
 80044c4:	2302      	movs	r3, #2
 80044c6:	e0b4      	b.n	8004632 <HAL_TIM_ConfigClockSource+0x186>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2201      	movs	r2, #1
 80044cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2202      	movs	r2, #2
 80044d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80044e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80044ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	68ba      	ldr	r2, [r7, #8]
 80044f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004500:	d03e      	beq.n	8004580 <HAL_TIM_ConfigClockSource+0xd4>
 8004502:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004506:	f200 8087 	bhi.w	8004618 <HAL_TIM_ConfigClockSource+0x16c>
 800450a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800450e:	f000 8086 	beq.w	800461e <HAL_TIM_ConfigClockSource+0x172>
 8004512:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004516:	d87f      	bhi.n	8004618 <HAL_TIM_ConfigClockSource+0x16c>
 8004518:	2b70      	cmp	r3, #112	; 0x70
 800451a:	d01a      	beq.n	8004552 <HAL_TIM_ConfigClockSource+0xa6>
 800451c:	2b70      	cmp	r3, #112	; 0x70
 800451e:	d87b      	bhi.n	8004618 <HAL_TIM_ConfigClockSource+0x16c>
 8004520:	2b60      	cmp	r3, #96	; 0x60
 8004522:	d050      	beq.n	80045c6 <HAL_TIM_ConfigClockSource+0x11a>
 8004524:	2b60      	cmp	r3, #96	; 0x60
 8004526:	d877      	bhi.n	8004618 <HAL_TIM_ConfigClockSource+0x16c>
 8004528:	2b50      	cmp	r3, #80	; 0x50
 800452a:	d03c      	beq.n	80045a6 <HAL_TIM_ConfigClockSource+0xfa>
 800452c:	2b50      	cmp	r3, #80	; 0x50
 800452e:	d873      	bhi.n	8004618 <HAL_TIM_ConfigClockSource+0x16c>
 8004530:	2b40      	cmp	r3, #64	; 0x40
 8004532:	d058      	beq.n	80045e6 <HAL_TIM_ConfigClockSource+0x13a>
 8004534:	2b40      	cmp	r3, #64	; 0x40
 8004536:	d86f      	bhi.n	8004618 <HAL_TIM_ConfigClockSource+0x16c>
 8004538:	2b30      	cmp	r3, #48	; 0x30
 800453a:	d064      	beq.n	8004606 <HAL_TIM_ConfigClockSource+0x15a>
 800453c:	2b30      	cmp	r3, #48	; 0x30
 800453e:	d86b      	bhi.n	8004618 <HAL_TIM_ConfigClockSource+0x16c>
 8004540:	2b20      	cmp	r3, #32
 8004542:	d060      	beq.n	8004606 <HAL_TIM_ConfigClockSource+0x15a>
 8004544:	2b20      	cmp	r3, #32
 8004546:	d867      	bhi.n	8004618 <HAL_TIM_ConfigClockSource+0x16c>
 8004548:	2b00      	cmp	r3, #0
 800454a:	d05c      	beq.n	8004606 <HAL_TIM_ConfigClockSource+0x15a>
 800454c:	2b10      	cmp	r3, #16
 800454e:	d05a      	beq.n	8004606 <HAL_TIM_ConfigClockSource+0x15a>
 8004550:	e062      	b.n	8004618 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004562:	f000 fb0e 	bl	8004b82 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004574:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	68ba      	ldr	r2, [r7, #8]
 800457c:	609a      	str	r2, [r3, #8]
      break;
 800457e:	e04f      	b.n	8004620 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004590:	f000 faf7 	bl	8004b82 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	689a      	ldr	r2, [r3, #8]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045a2:	609a      	str	r2, [r3, #8]
      break;
 80045a4:	e03c      	b.n	8004620 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045b2:	461a      	mov	r2, r3
 80045b4:	f000 fa6e 	bl	8004a94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	2150      	movs	r1, #80	; 0x50
 80045be:	4618      	mov	r0, r3
 80045c0:	f000 fac5 	bl	8004b4e <TIM_ITRx_SetConfig>
      break;
 80045c4:	e02c      	b.n	8004620 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80045d2:	461a      	mov	r2, r3
 80045d4:	f000 fa8c 	bl	8004af0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	2160      	movs	r1, #96	; 0x60
 80045de:	4618      	mov	r0, r3
 80045e0:	f000 fab5 	bl	8004b4e <TIM_ITRx_SetConfig>
      break;
 80045e4:	e01c      	b.n	8004620 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045f2:	461a      	mov	r2, r3
 80045f4:	f000 fa4e 	bl	8004a94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	2140      	movs	r1, #64	; 0x40
 80045fe:	4618      	mov	r0, r3
 8004600:	f000 faa5 	bl	8004b4e <TIM_ITRx_SetConfig>
      break;
 8004604:	e00c      	b.n	8004620 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4619      	mov	r1, r3
 8004610:	4610      	mov	r0, r2
 8004612:	f000 fa9c 	bl	8004b4e <TIM_ITRx_SetConfig>
      break;
 8004616:	e003      	b.n	8004620 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	73fb      	strb	r3, [r7, #15]
      break;
 800461c:	e000      	b.n	8004620 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800461e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2201      	movs	r2, #1
 8004624:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2200      	movs	r2, #0
 800462c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004630:	7bfb      	ldrb	r3, [r7, #15]
}
 8004632:	4618      	mov	r0, r3
 8004634:	3710      	adds	r7, #16
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}

0800463a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800463a:	b480      	push	{r7}
 800463c:	b083      	sub	sp, #12
 800463e:	af00      	add	r7, sp, #0
 8004640:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004642:	bf00      	nop
 8004644:	370c      	adds	r7, #12
 8004646:	46bd      	mov	sp, r7
 8004648:	bc80      	pop	{r7}
 800464a:	4770      	bx	lr

0800464c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800464c:	b480      	push	{r7}
 800464e:	b083      	sub	sp, #12
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004654:	bf00      	nop
 8004656:	370c      	adds	r7, #12
 8004658:	46bd      	mov	sp, r7
 800465a:	bc80      	pop	{r7}
 800465c:	4770      	bx	lr

0800465e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800465e:	b480      	push	{r7}
 8004660:	b083      	sub	sp, #12
 8004662:	af00      	add	r7, sp, #0
 8004664:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004666:	bf00      	nop
 8004668:	370c      	adds	r7, #12
 800466a:	46bd      	mov	sp, r7
 800466c:	bc80      	pop	{r7}
 800466e:	4770      	bx	lr

08004670 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004670:	b480      	push	{r7}
 8004672:	b085      	sub	sp, #20
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
 8004678:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	4a39      	ldr	r2, [pc, #228]	; (8004768 <TIM_Base_SetConfig+0xf8>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d00f      	beq.n	80046a8 <TIM_Base_SetConfig+0x38>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800468e:	d00b      	beq.n	80046a8 <TIM_Base_SetConfig+0x38>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	4a36      	ldr	r2, [pc, #216]	; (800476c <TIM_Base_SetConfig+0xfc>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d007      	beq.n	80046a8 <TIM_Base_SetConfig+0x38>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	4a35      	ldr	r2, [pc, #212]	; (8004770 <TIM_Base_SetConfig+0x100>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d003      	beq.n	80046a8 <TIM_Base_SetConfig+0x38>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	4a34      	ldr	r2, [pc, #208]	; (8004774 <TIM_Base_SetConfig+0x104>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d108      	bne.n	80046ba <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	68fa      	ldr	r2, [r7, #12]
 80046b6:	4313      	orrs	r3, r2
 80046b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a2a      	ldr	r2, [pc, #168]	; (8004768 <TIM_Base_SetConfig+0xf8>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d01b      	beq.n	80046fa <TIM_Base_SetConfig+0x8a>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046c8:	d017      	beq.n	80046fa <TIM_Base_SetConfig+0x8a>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	4a27      	ldr	r2, [pc, #156]	; (800476c <TIM_Base_SetConfig+0xfc>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d013      	beq.n	80046fa <TIM_Base_SetConfig+0x8a>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	4a26      	ldr	r2, [pc, #152]	; (8004770 <TIM_Base_SetConfig+0x100>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d00f      	beq.n	80046fa <TIM_Base_SetConfig+0x8a>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4a25      	ldr	r2, [pc, #148]	; (8004774 <TIM_Base_SetConfig+0x104>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d00b      	beq.n	80046fa <TIM_Base_SetConfig+0x8a>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	4a24      	ldr	r2, [pc, #144]	; (8004778 <TIM_Base_SetConfig+0x108>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d007      	beq.n	80046fa <TIM_Base_SetConfig+0x8a>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	4a23      	ldr	r2, [pc, #140]	; (800477c <TIM_Base_SetConfig+0x10c>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d003      	beq.n	80046fa <TIM_Base_SetConfig+0x8a>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a22      	ldr	r2, [pc, #136]	; (8004780 <TIM_Base_SetConfig+0x110>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d108      	bne.n	800470c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004700:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	68db      	ldr	r3, [r3, #12]
 8004706:	68fa      	ldr	r2, [r7, #12]
 8004708:	4313      	orrs	r3, r2
 800470a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	695b      	ldr	r3, [r3, #20]
 8004716:	4313      	orrs	r3, r2
 8004718:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	68fa      	ldr	r2, [r7, #12]
 800471e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	689a      	ldr	r2, [r3, #8]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	4a0d      	ldr	r2, [pc, #52]	; (8004768 <TIM_Base_SetConfig+0xf8>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d103      	bne.n	8004740 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	691a      	ldr	r2, [r3, #16]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	691b      	ldr	r3, [r3, #16]
 800474a:	f003 0301 	and.w	r3, r3, #1
 800474e:	2b01      	cmp	r3, #1
 8004750:	d105      	bne.n	800475e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	691b      	ldr	r3, [r3, #16]
 8004756:	f023 0201 	bic.w	r2, r3, #1
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	611a      	str	r2, [r3, #16]
  }
}
 800475e:	bf00      	nop
 8004760:	3714      	adds	r7, #20
 8004762:	46bd      	mov	sp, r7
 8004764:	bc80      	pop	{r7}
 8004766:	4770      	bx	lr
 8004768:	40010000 	.word	0x40010000
 800476c:	40000400 	.word	0x40000400
 8004770:	40000800 	.word	0x40000800
 8004774:	40000c00 	.word	0x40000c00
 8004778:	40014000 	.word	0x40014000
 800477c:	40014400 	.word	0x40014400
 8004780:	40014800 	.word	0x40014800

08004784 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004784:	b480      	push	{r7}
 8004786:	b087      	sub	sp, #28
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
 800478c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6a1b      	ldr	r3, [r3, #32]
 8004792:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6a1b      	ldr	r3, [r3, #32]
 8004798:	f023 0201 	bic.w	r2, r3, #1
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	699b      	ldr	r3, [r3, #24]
 80047aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f023 0303 	bic.w	r3, r3, #3
 80047ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	68fa      	ldr	r2, [r7, #12]
 80047c2:	4313      	orrs	r3, r2
 80047c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	f023 0302 	bic.w	r3, r3, #2
 80047cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	689b      	ldr	r3, [r3, #8]
 80047d2:	697a      	ldr	r2, [r7, #20]
 80047d4:	4313      	orrs	r3, r2
 80047d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	4a1c      	ldr	r2, [pc, #112]	; (800484c <TIM_OC1_SetConfig+0xc8>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d10c      	bne.n	80047fa <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	f023 0308 	bic.w	r3, r3, #8
 80047e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	697a      	ldr	r2, [r7, #20]
 80047ee:	4313      	orrs	r3, r2
 80047f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80047f2:	697b      	ldr	r3, [r7, #20]
 80047f4:	f023 0304 	bic.w	r3, r3, #4
 80047f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	4a13      	ldr	r2, [pc, #76]	; (800484c <TIM_OC1_SetConfig+0xc8>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d111      	bne.n	8004826 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004808:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800480a:	693b      	ldr	r3, [r7, #16]
 800480c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004810:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	695b      	ldr	r3, [r3, #20]
 8004816:	693a      	ldr	r2, [r7, #16]
 8004818:	4313      	orrs	r3, r2
 800481a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	699b      	ldr	r3, [r3, #24]
 8004820:	693a      	ldr	r2, [r7, #16]
 8004822:	4313      	orrs	r3, r2
 8004824:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	693a      	ldr	r2, [r7, #16]
 800482a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	68fa      	ldr	r2, [r7, #12]
 8004830:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	685a      	ldr	r2, [r3, #4]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	697a      	ldr	r2, [r7, #20]
 800483e:	621a      	str	r2, [r3, #32]
}
 8004840:	bf00      	nop
 8004842:	371c      	adds	r7, #28
 8004844:	46bd      	mov	sp, r7
 8004846:	bc80      	pop	{r7}
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	40010000 	.word	0x40010000

08004850 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004850:	b480      	push	{r7}
 8004852:	b087      	sub	sp, #28
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
 8004858:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6a1b      	ldr	r3, [r3, #32]
 800485e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6a1b      	ldr	r3, [r3, #32]
 8004864:	f023 0210 	bic.w	r2, r3, #16
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	699b      	ldr	r3, [r3, #24]
 8004876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800487e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004886:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	021b      	lsls	r3, r3, #8
 800488e:	68fa      	ldr	r2, [r7, #12]
 8004890:	4313      	orrs	r3, r2
 8004892:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	f023 0320 	bic.w	r3, r3, #32
 800489a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	011b      	lsls	r3, r3, #4
 80048a2:	697a      	ldr	r2, [r7, #20]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	4a1d      	ldr	r2, [pc, #116]	; (8004920 <TIM_OC2_SetConfig+0xd0>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d10d      	bne.n	80048cc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80048b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	011b      	lsls	r3, r3, #4
 80048be:	697a      	ldr	r2, [r7, #20]
 80048c0:	4313      	orrs	r3, r2
 80048c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048ca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	4a14      	ldr	r2, [pc, #80]	; (8004920 <TIM_OC2_SetConfig+0xd0>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d113      	bne.n	80048fc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80048d4:	693b      	ldr	r3, [r7, #16]
 80048d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80048da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80048e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	695b      	ldr	r3, [r3, #20]
 80048e8:	009b      	lsls	r3, r3, #2
 80048ea:	693a      	ldr	r2, [r7, #16]
 80048ec:	4313      	orrs	r3, r2
 80048ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	699b      	ldr	r3, [r3, #24]
 80048f4:	009b      	lsls	r3, r3, #2
 80048f6:	693a      	ldr	r2, [r7, #16]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	693a      	ldr	r2, [r7, #16]
 8004900:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	68fa      	ldr	r2, [r7, #12]
 8004906:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	685a      	ldr	r2, [r3, #4]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	697a      	ldr	r2, [r7, #20]
 8004914:	621a      	str	r2, [r3, #32]
}
 8004916:	bf00      	nop
 8004918:	371c      	adds	r7, #28
 800491a:	46bd      	mov	sp, r7
 800491c:	bc80      	pop	{r7}
 800491e:	4770      	bx	lr
 8004920:	40010000 	.word	0x40010000

08004924 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004924:	b480      	push	{r7}
 8004926:	b087      	sub	sp, #28
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
 800492c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a1b      	ldr	r3, [r3, #32]
 8004932:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6a1b      	ldr	r3, [r3, #32]
 8004938:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	69db      	ldr	r3, [r3, #28]
 800494a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004952:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	f023 0303 	bic.w	r3, r3, #3
 800495a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	68fa      	ldr	r2, [r7, #12]
 8004962:	4313      	orrs	r3, r2
 8004964:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800496c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	021b      	lsls	r3, r3, #8
 8004974:	697a      	ldr	r2, [r7, #20]
 8004976:	4313      	orrs	r3, r2
 8004978:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4a1d      	ldr	r2, [pc, #116]	; (80049f4 <TIM_OC3_SetConfig+0xd0>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d10d      	bne.n	800499e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004988:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	68db      	ldr	r3, [r3, #12]
 800498e:	021b      	lsls	r3, r3, #8
 8004990:	697a      	ldr	r2, [r7, #20]
 8004992:	4313      	orrs	r3, r2
 8004994:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800499c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	4a14      	ldr	r2, [pc, #80]	; (80049f4 <TIM_OC3_SetConfig+0xd0>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d113      	bne.n	80049ce <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80049ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80049b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	695b      	ldr	r3, [r3, #20]
 80049ba:	011b      	lsls	r3, r3, #4
 80049bc:	693a      	ldr	r2, [r7, #16]
 80049be:	4313      	orrs	r3, r2
 80049c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	699b      	ldr	r3, [r3, #24]
 80049c6:	011b      	lsls	r3, r3, #4
 80049c8:	693a      	ldr	r2, [r7, #16]
 80049ca:	4313      	orrs	r3, r2
 80049cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	693a      	ldr	r2, [r7, #16]
 80049d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	68fa      	ldr	r2, [r7, #12]
 80049d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	685a      	ldr	r2, [r3, #4]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	697a      	ldr	r2, [r7, #20]
 80049e6:	621a      	str	r2, [r3, #32]
}
 80049e8:	bf00      	nop
 80049ea:	371c      	adds	r7, #28
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bc80      	pop	{r7}
 80049f0:	4770      	bx	lr
 80049f2:	bf00      	nop
 80049f4:	40010000 	.word	0x40010000

080049f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b087      	sub	sp, #28
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
 8004a00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6a1b      	ldr	r3, [r3, #32]
 8004a06:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6a1b      	ldr	r3, [r3, #32]
 8004a0c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	69db      	ldr	r3, [r3, #28]
 8004a1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	021b      	lsls	r3, r3, #8
 8004a36:	68fa      	ldr	r2, [r7, #12]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	031b      	lsls	r3, r3, #12
 8004a4a:	693a      	ldr	r2, [r7, #16]
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	4a0f      	ldr	r2, [pc, #60]	; (8004a90 <TIM_OC4_SetConfig+0x98>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d109      	bne.n	8004a6c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004a5e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	695b      	ldr	r3, [r3, #20]
 8004a64:	019b      	lsls	r3, r3, #6
 8004a66:	697a      	ldr	r2, [r7, #20]
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	697a      	ldr	r2, [r7, #20]
 8004a70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	68fa      	ldr	r2, [r7, #12]
 8004a76:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	685a      	ldr	r2, [r3, #4]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	693a      	ldr	r2, [r7, #16]
 8004a84:	621a      	str	r2, [r3, #32]
}
 8004a86:	bf00      	nop
 8004a88:	371c      	adds	r7, #28
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bc80      	pop	{r7}
 8004a8e:	4770      	bx	lr
 8004a90:	40010000 	.word	0x40010000

08004a94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b087      	sub	sp, #28
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	60f8      	str	r0, [r7, #12]
 8004a9c:	60b9      	str	r1, [r7, #8]
 8004a9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	6a1b      	ldr	r3, [r3, #32]
 8004aa4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	6a1b      	ldr	r3, [r3, #32]
 8004aaa:	f023 0201 	bic.w	r2, r3, #1
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	699b      	ldr	r3, [r3, #24]
 8004ab6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004abe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	011b      	lsls	r3, r3, #4
 8004ac4:	693a      	ldr	r2, [r7, #16]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	f023 030a 	bic.w	r3, r3, #10
 8004ad0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ad2:	697a      	ldr	r2, [r7, #20]
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	693a      	ldr	r2, [r7, #16]
 8004ade:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	697a      	ldr	r2, [r7, #20]
 8004ae4:	621a      	str	r2, [r3, #32]
}
 8004ae6:	bf00      	nop
 8004ae8:	371c      	adds	r7, #28
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bc80      	pop	{r7}
 8004aee:	4770      	bx	lr

08004af0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b087      	sub	sp, #28
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	60f8      	str	r0, [r7, #12]
 8004af8:	60b9      	str	r1, [r7, #8]
 8004afa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6a1b      	ldr	r3, [r3, #32]
 8004b00:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6a1b      	ldr	r3, [r3, #32]
 8004b06:	f023 0210 	bic.w	r2, r3, #16
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	699b      	ldr	r3, [r3, #24]
 8004b12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	031b      	lsls	r3, r3, #12
 8004b20:	693a      	ldr	r2, [r7, #16]
 8004b22:	4313      	orrs	r3, r2
 8004b24:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004b2c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	011b      	lsls	r3, r3, #4
 8004b32:	697a      	ldr	r2, [r7, #20]
 8004b34:	4313      	orrs	r3, r2
 8004b36:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	693a      	ldr	r2, [r7, #16]
 8004b3c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	697a      	ldr	r2, [r7, #20]
 8004b42:	621a      	str	r2, [r3, #32]
}
 8004b44:	bf00      	nop
 8004b46:	371c      	adds	r7, #28
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bc80      	pop	{r7}
 8004b4c:	4770      	bx	lr

08004b4e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b4e:	b480      	push	{r7}
 8004b50:	b085      	sub	sp, #20
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	6078      	str	r0, [r7, #4]
 8004b56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b64:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b66:	683a      	ldr	r2, [r7, #0]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	f043 0307 	orr.w	r3, r3, #7
 8004b70:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	68fa      	ldr	r2, [r7, #12]
 8004b76:	609a      	str	r2, [r3, #8]
}
 8004b78:	bf00      	nop
 8004b7a:	3714      	adds	r7, #20
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bc80      	pop	{r7}
 8004b80:	4770      	bx	lr

08004b82 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b82:	b480      	push	{r7}
 8004b84:	b087      	sub	sp, #28
 8004b86:	af00      	add	r7, sp, #0
 8004b88:	60f8      	str	r0, [r7, #12]
 8004b8a:	60b9      	str	r1, [r7, #8]
 8004b8c:	607a      	str	r2, [r7, #4]
 8004b8e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b9c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	021a      	lsls	r2, r3, #8
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	431a      	orrs	r2, r3
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	697a      	ldr	r2, [r7, #20]
 8004bac:	4313      	orrs	r3, r2
 8004bae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	697a      	ldr	r2, [r7, #20]
 8004bb4:	609a      	str	r2, [r3, #8]
}
 8004bb6:	bf00      	nop
 8004bb8:	371c      	adds	r7, #28
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bc80      	pop	{r7}
 8004bbe:	4770      	bx	lr

08004bc0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b087      	sub	sp, #28
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	60f8      	str	r0, [r7, #12]
 8004bc8:	60b9      	str	r1, [r7, #8]
 8004bca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	f003 031f 	and.w	r3, r3, #31
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	6a1a      	ldr	r2, [r3, #32]
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	43db      	mvns	r3, r3
 8004be2:	401a      	ands	r2, r3
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	6a1a      	ldr	r2, [r3, #32]
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	f003 031f 	and.w	r3, r3, #31
 8004bf2:	6879      	ldr	r1, [r7, #4]
 8004bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8004bf8:	431a      	orrs	r2, r3
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	621a      	str	r2, [r3, #32]
}
 8004bfe:	bf00      	nop
 8004c00:	371c      	adds	r7, #28
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bc80      	pop	{r7}
 8004c06:	4770      	bx	lr

08004c08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b085      	sub	sp, #20
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
 8004c10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	d101      	bne.n	8004c20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c1c:	2302      	movs	r3, #2
 8004c1e:	e050      	b.n	8004cc2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2201      	movs	r2, #1
 8004c24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2202      	movs	r2, #2
 8004c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	68fa      	ldr	r2, [r7, #12]
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	68fa      	ldr	r2, [r7, #12]
 8004c58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a1b      	ldr	r2, [pc, #108]	; (8004ccc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d018      	beq.n	8004c96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c6c:	d013      	beq.n	8004c96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a17      	ldr	r2, [pc, #92]	; (8004cd0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d00e      	beq.n	8004c96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a15      	ldr	r2, [pc, #84]	; (8004cd4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d009      	beq.n	8004c96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a14      	ldr	r2, [pc, #80]	; (8004cd8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d004      	beq.n	8004c96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a12      	ldr	r2, [pc, #72]	; (8004cdc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d10c      	bne.n	8004cb0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	68ba      	ldr	r2, [r7, #8]
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	68ba      	ldr	r2, [r7, #8]
 8004cae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004cc0:	2300      	movs	r3, #0
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3714      	adds	r7, #20
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bc80      	pop	{r7}
 8004cca:	4770      	bx	lr
 8004ccc:	40010000 	.word	0x40010000
 8004cd0:	40000400 	.word	0x40000400
 8004cd4:	40000800 	.word	0x40000800
 8004cd8:	40000c00 	.word	0x40000c00
 8004cdc:	40014000 	.word	0x40014000

08004ce0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b083      	sub	sp, #12
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ce8:	bf00      	nop
 8004cea:	370c      	adds	r7, #12
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bc80      	pop	{r7}
 8004cf0:	4770      	bx	lr

08004cf2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004cf2:	b480      	push	{r7}
 8004cf4:	b083      	sub	sp, #12
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004cfa:	bf00      	nop
 8004cfc:	370c      	adds	r7, #12
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bc80      	pop	{r7}
 8004d02:	4770      	bx	lr

08004d04 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b082      	sub	sp, #8
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d101      	bne.n	8004d16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	e042      	b.n	8004d9c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d1c:	b2db      	uxtb	r3, r3
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d106      	bne.n	8004d30 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2200      	movs	r2, #0
 8004d26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f7fd f9e4 	bl	80020f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2224      	movs	r2, #36	; 0x24
 8004d34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	68da      	ldr	r2, [r3, #12]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d46:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d48:	6878      	ldr	r0, [r7, #4]
 8004d4a:	f000 fa8f 	bl	800526c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	691a      	ldr	r2, [r3, #16]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004d5c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	695a      	ldr	r2, [r3, #20]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004d6c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	68da      	ldr	r2, [r3, #12]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d7c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2200      	movs	r2, #0
 8004d82:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2220      	movs	r2, #32
 8004d88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2220      	movs	r2, #32
 8004d90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2200      	movs	r2, #0
 8004d98:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004d9a:	2300      	movs	r3, #0
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3708      	adds	r7, #8
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}

08004da4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b084      	sub	sp, #16
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	60f8      	str	r0, [r7, #12]
 8004dac:	60b9      	str	r1, [r7, #8]
 8004dae:	4613      	mov	r3, r2
 8004db0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004db8:	b2db      	uxtb	r3, r3
 8004dba:	2b20      	cmp	r3, #32
 8004dbc:	d112      	bne.n	8004de4 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d002      	beq.n	8004dca <HAL_UART_Receive_DMA+0x26>
 8004dc4:	88fb      	ldrh	r3, [r7, #6]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d101      	bne.n	8004dce <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e00b      	b.n	8004de6 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004dd4:	88fb      	ldrh	r3, [r7, #6]
 8004dd6:	461a      	mov	r2, r3
 8004dd8:	68b9      	ldr	r1, [r7, #8]
 8004dda:	68f8      	ldr	r0, [r7, #12]
 8004ddc:	f000 f922 	bl	8005024 <UART_Start_Receive_DMA>
 8004de0:	4603      	mov	r3, r0
 8004de2:	e000      	b.n	8004de6 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004de4:	2302      	movs	r3, #2
  }
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3710      	adds	r7, #16
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}

08004dee <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004dee:	b480      	push	{r7}
 8004df0:	b083      	sub	sp, #12
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004df6:	bf00      	nop
 8004df8:	370c      	adds	r7, #12
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bc80      	pop	{r7}
 8004dfe:	4770      	bx	lr

08004e00 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b083      	sub	sp, #12
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004e08:	bf00      	nop
 8004e0a:	370c      	adds	r7, #12
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bc80      	pop	{r7}
 8004e10:	4770      	bx	lr

08004e12 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004e12:	b480      	push	{r7}
 8004e14:	b083      	sub	sp, #12
 8004e16:	af00      	add	r7, sp, #0
 8004e18:	6078      	str	r0, [r7, #4]
 8004e1a:	460b      	mov	r3, r1
 8004e1c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004e1e:	bf00      	nop
 8004e20:	370c      	adds	r7, #12
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bc80      	pop	{r7}
 8004e26:	4770      	bx	lr

08004e28 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b09c      	sub	sp, #112	; 0x70
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e34:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d172      	bne.n	8004f2a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004e44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e46:	2200      	movs	r2, #0
 8004e48:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	330c      	adds	r3, #12
 8004e50:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e54:	e853 3f00 	ldrex	r3, [r3]
 8004e58:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004e5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e60:	66bb      	str	r3, [r7, #104]	; 0x68
 8004e62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	330c      	adds	r3, #12
 8004e68:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004e6a:	65ba      	str	r2, [r7, #88]	; 0x58
 8004e6c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e6e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004e70:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004e72:	e841 2300 	strex	r3, r2, [r1]
 8004e76:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004e78:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d1e5      	bne.n	8004e4a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	3314      	adds	r3, #20
 8004e84:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e88:	e853 3f00 	ldrex	r3, [r3]
 8004e8c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004e8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e90:	f023 0301 	bic.w	r3, r3, #1
 8004e94:	667b      	str	r3, [r7, #100]	; 0x64
 8004e96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	3314      	adds	r3, #20
 8004e9c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004e9e:	647a      	str	r2, [r7, #68]	; 0x44
 8004ea0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ea2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004ea4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004ea6:	e841 2300 	strex	r3, r2, [r1]
 8004eaa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004eac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d1e5      	bne.n	8004e7e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004eb2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	3314      	adds	r3, #20
 8004eb8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ebc:	e853 3f00 	ldrex	r3, [r3]
 8004ec0:	623b      	str	r3, [r7, #32]
   return(result);
 8004ec2:	6a3b      	ldr	r3, [r7, #32]
 8004ec4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ec8:	663b      	str	r3, [r7, #96]	; 0x60
 8004eca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	3314      	adds	r3, #20
 8004ed0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004ed2:	633a      	str	r2, [r7, #48]	; 0x30
 8004ed4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ed6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004ed8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004eda:	e841 2300 	strex	r3, r2, [r1]
 8004ede:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d1e5      	bne.n	8004eb2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004ee6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ee8:	2220      	movs	r2, #32
 8004eea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004eee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ef2:	2b01      	cmp	r3, #1
 8004ef4:	d119      	bne.n	8004f2a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ef6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	330c      	adds	r3, #12
 8004efc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	e853 3f00 	ldrex	r3, [r3]
 8004f04:	60fb      	str	r3, [r7, #12]
   return(result);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	f023 0310 	bic.w	r3, r3, #16
 8004f0c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004f0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	330c      	adds	r3, #12
 8004f14:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004f16:	61fa      	str	r2, [r7, #28]
 8004f18:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f1a:	69b9      	ldr	r1, [r7, #24]
 8004f1c:	69fa      	ldr	r2, [r7, #28]
 8004f1e:	e841 2300 	strex	r3, r2, [r1]
 8004f22:	617b      	str	r3, [r7, #20]
   return(result);
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d1e5      	bne.n	8004ef6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d106      	bne.n	8004f46 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f3a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004f3c:	4619      	mov	r1, r3
 8004f3e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004f40:	f7ff ff67 	bl	8004e12 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004f44:	e002      	b.n	8004f4c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004f46:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004f48:	f7fc f94a 	bl	80011e0 <HAL_UART_RxCpltCallback>
}
 8004f4c:	bf00      	nop
 8004f4e:	3770      	adds	r7, #112	; 0x70
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}

08004f54 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b084      	sub	sp, #16
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f60:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2201      	movs	r2, #1
 8004f66:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d108      	bne.n	8004f82 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004f74:	085b      	lsrs	r3, r3, #1
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	4619      	mov	r1, r3
 8004f7a:	68f8      	ldr	r0, [r7, #12]
 8004f7c:	f7ff ff49 	bl	8004e12 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004f80:	e002      	b.n	8004f88 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004f82:	68f8      	ldr	r0, [r7, #12]
 8004f84:	f7ff ff33 	bl	8004dee <HAL_UART_RxHalfCpltCallback>
}
 8004f88:	bf00      	nop
 8004f8a:	3710      	adds	r7, #16
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bd80      	pop	{r7, pc}

08004f90 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b084      	sub	sp, #16
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004f98:	2300      	movs	r3, #0
 8004f9a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fa0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	695b      	ldr	r3, [r3, #20]
 8004fa8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fac:	2b80      	cmp	r3, #128	; 0x80
 8004fae:	bf0c      	ite	eq
 8004fb0:	2301      	moveq	r3, #1
 8004fb2:	2300      	movne	r3, #0
 8004fb4:	b2db      	uxtb	r3, r3
 8004fb6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004fbe:	b2db      	uxtb	r3, r3
 8004fc0:	2b21      	cmp	r3, #33	; 0x21
 8004fc2:	d108      	bne.n	8004fd6 <UART_DMAError+0x46>
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d005      	beq.n	8004fd6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004fd0:	68b8      	ldr	r0, [r7, #8]
 8004fd2:	f000 f8c1 	bl	8005158 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	695b      	ldr	r3, [r3, #20]
 8004fdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fe0:	2b40      	cmp	r3, #64	; 0x40
 8004fe2:	bf0c      	ite	eq
 8004fe4:	2301      	moveq	r3, #1
 8004fe6:	2300      	movne	r3, #0
 8004fe8:	b2db      	uxtb	r3, r3
 8004fea:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	2b22      	cmp	r3, #34	; 0x22
 8004ff6:	d108      	bne.n	800500a <UART_DMAError+0x7a>
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d005      	beq.n	800500a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	2200      	movs	r2, #0
 8005002:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005004:	68b8      	ldr	r0, [r7, #8]
 8005006:	f000 f8ce 	bl	80051a6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800500e:	f043 0210 	orr.w	r2, r3, #16
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005016:	68b8      	ldr	r0, [r7, #8]
 8005018:	f7ff fef2 	bl	8004e00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800501c:	bf00      	nop
 800501e:	3710      	adds	r7, #16
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}

08005024 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b098      	sub	sp, #96	; 0x60
 8005028:	af00      	add	r7, sp, #0
 800502a:	60f8      	str	r0, [r7, #12]
 800502c:	60b9      	str	r1, [r7, #8]
 800502e:	4613      	mov	r3, r2
 8005030:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005032:	68ba      	ldr	r2, [r7, #8]
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	88fa      	ldrh	r2, [r7, #6]
 800503c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2200      	movs	r2, #0
 8005042:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2222      	movs	r2, #34	; 0x22
 8005048:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005050:	4a3e      	ldr	r2, [pc, #248]	; (800514c <UART_Start_Receive_DMA+0x128>)
 8005052:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005058:	4a3d      	ldr	r2, [pc, #244]	; (8005150 <UART_Start_Receive_DMA+0x12c>)
 800505a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005060:	4a3c      	ldr	r2, [pc, #240]	; (8005154 <UART_Start_Receive_DMA+0x130>)
 8005062:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005068:	2200      	movs	r2, #0
 800506a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800506c:	f107 0308 	add.w	r3, r7, #8
 8005070:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	3304      	adds	r3, #4
 800507c:	4619      	mov	r1, r3
 800507e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005080:	681a      	ldr	r2, [r3, #0]
 8005082:	88fb      	ldrh	r3, [r7, #6]
 8005084:	f7fd fc48 	bl	8002918 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005088:	2300      	movs	r3, #0
 800508a:	613b      	str	r3, [r7, #16]
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	613b      	str	r3, [r7, #16]
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	613b      	str	r3, [r7, #16]
 800509c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	691b      	ldr	r3, [r3, #16]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d019      	beq.n	80050da <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	330c      	adds	r3, #12
 80050ac:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80050b0:	e853 3f00 	ldrex	r3, [r3]
 80050b4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80050b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050bc:	65bb      	str	r3, [r7, #88]	; 0x58
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	330c      	adds	r3, #12
 80050c4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80050c6:	64fa      	str	r2, [r7, #76]	; 0x4c
 80050c8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ca:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80050cc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80050ce:	e841 2300 	strex	r3, r2, [r1]
 80050d2:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80050d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d1e5      	bne.n	80050a6 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	3314      	adds	r3, #20
 80050e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050e4:	e853 3f00 	ldrex	r3, [r3]
 80050e8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80050ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050ec:	f043 0301 	orr.w	r3, r3, #1
 80050f0:	657b      	str	r3, [r7, #84]	; 0x54
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	3314      	adds	r3, #20
 80050f8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80050fa:	63ba      	str	r2, [r7, #56]	; 0x38
 80050fc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050fe:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005100:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005102:	e841 2300 	strex	r3, r2, [r1]
 8005106:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800510a:	2b00      	cmp	r3, #0
 800510c:	d1e5      	bne.n	80050da <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	3314      	adds	r3, #20
 8005114:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005116:	69bb      	ldr	r3, [r7, #24]
 8005118:	e853 3f00 	ldrex	r3, [r3]
 800511c:	617b      	str	r3, [r7, #20]
   return(result);
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005124:	653b      	str	r3, [r7, #80]	; 0x50
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	3314      	adds	r3, #20
 800512c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800512e:	627a      	str	r2, [r7, #36]	; 0x24
 8005130:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005132:	6a39      	ldr	r1, [r7, #32]
 8005134:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005136:	e841 2300 	strex	r3, r2, [r1]
 800513a:	61fb      	str	r3, [r7, #28]
   return(result);
 800513c:	69fb      	ldr	r3, [r7, #28]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d1e5      	bne.n	800510e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8005142:	2300      	movs	r3, #0
}
 8005144:	4618      	mov	r0, r3
 8005146:	3760      	adds	r7, #96	; 0x60
 8005148:	46bd      	mov	sp, r7
 800514a:	bd80      	pop	{r7, pc}
 800514c:	08004e29 	.word	0x08004e29
 8005150:	08004f55 	.word	0x08004f55
 8005154:	08004f91 	.word	0x08004f91

08005158 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005158:	b480      	push	{r7}
 800515a:	b089      	sub	sp, #36	; 0x24
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	330c      	adds	r3, #12
 8005166:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	e853 3f00 	ldrex	r3, [r3]
 800516e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005176:	61fb      	str	r3, [r7, #28]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	330c      	adds	r3, #12
 800517e:	69fa      	ldr	r2, [r7, #28]
 8005180:	61ba      	str	r2, [r7, #24]
 8005182:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005184:	6979      	ldr	r1, [r7, #20]
 8005186:	69ba      	ldr	r2, [r7, #24]
 8005188:	e841 2300 	strex	r3, r2, [r1]
 800518c:	613b      	str	r3, [r7, #16]
   return(result);
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d1e5      	bne.n	8005160 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2220      	movs	r2, #32
 8005198:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 800519c:	bf00      	nop
 800519e:	3724      	adds	r7, #36	; 0x24
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bc80      	pop	{r7}
 80051a4:	4770      	bx	lr

080051a6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80051a6:	b480      	push	{r7}
 80051a8:	b095      	sub	sp, #84	; 0x54
 80051aa:	af00      	add	r7, sp, #0
 80051ac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	330c      	adds	r3, #12
 80051b4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051b8:	e853 3f00 	ldrex	r3, [r3]
 80051bc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80051be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051c0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80051c4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	330c      	adds	r3, #12
 80051cc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80051ce:	643a      	str	r2, [r7, #64]	; 0x40
 80051d0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051d2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80051d4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80051d6:	e841 2300 	strex	r3, r2, [r1]
 80051da:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80051dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d1e5      	bne.n	80051ae <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	3314      	adds	r3, #20
 80051e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ea:	6a3b      	ldr	r3, [r7, #32]
 80051ec:	e853 3f00 	ldrex	r3, [r3]
 80051f0:	61fb      	str	r3, [r7, #28]
   return(result);
 80051f2:	69fb      	ldr	r3, [r7, #28]
 80051f4:	f023 0301 	bic.w	r3, r3, #1
 80051f8:	64bb      	str	r3, [r7, #72]	; 0x48
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	3314      	adds	r3, #20
 8005200:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005202:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005204:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005206:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005208:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800520a:	e841 2300 	strex	r3, r2, [r1]
 800520e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005212:	2b00      	cmp	r3, #0
 8005214:	d1e5      	bne.n	80051e2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800521a:	2b01      	cmp	r3, #1
 800521c:	d119      	bne.n	8005252 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	330c      	adds	r3, #12
 8005224:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	e853 3f00 	ldrex	r3, [r3]
 800522c:	60bb      	str	r3, [r7, #8]
   return(result);
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	f023 0310 	bic.w	r3, r3, #16
 8005234:	647b      	str	r3, [r7, #68]	; 0x44
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	330c      	adds	r3, #12
 800523c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800523e:	61ba      	str	r2, [r7, #24]
 8005240:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005242:	6979      	ldr	r1, [r7, #20]
 8005244:	69ba      	ldr	r2, [r7, #24]
 8005246:	e841 2300 	strex	r3, r2, [r1]
 800524a:	613b      	str	r3, [r7, #16]
   return(result);
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d1e5      	bne.n	800521e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2220      	movs	r2, #32
 8005256:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2200      	movs	r2, #0
 800525e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005260:	bf00      	nop
 8005262:	3754      	adds	r7, #84	; 0x54
 8005264:	46bd      	mov	sp, r7
 8005266:	bc80      	pop	{r7}
 8005268:	4770      	bx	lr
	...

0800526c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800526c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005270:	b0c0      	sub	sp, #256	; 0x100
 8005272:	af00      	add	r7, sp, #0
 8005274:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	691b      	ldr	r3, [r3, #16]
 8005280:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005288:	68d9      	ldr	r1, [r3, #12]
 800528a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	ea40 0301 	orr.w	r3, r0, r1
 8005294:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005296:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800529a:	689a      	ldr	r2, [r3, #8]
 800529c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052a0:	691b      	ldr	r3, [r3, #16]
 80052a2:	431a      	orrs	r2, r3
 80052a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052a8:	695b      	ldr	r3, [r3, #20]
 80052aa:	431a      	orrs	r2, r3
 80052ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052b0:	69db      	ldr	r3, [r3, #28]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80052b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	68db      	ldr	r3, [r3, #12]
 80052c0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80052c4:	f021 010c 	bic.w	r1, r1, #12
 80052c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80052d2:	430b      	orrs	r3, r1
 80052d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80052d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	695b      	ldr	r3, [r3, #20]
 80052de:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80052e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052e6:	6999      	ldr	r1, [r3, #24]
 80052e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052ec:	681a      	ldr	r2, [r3, #0]
 80052ee:	ea40 0301 	orr.w	r3, r0, r1
 80052f2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80052f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	4b91      	ldr	r3, [pc, #580]	; (8005540 <UART_SetConfig+0x2d4>)
 80052fc:	429a      	cmp	r2, r3
 80052fe:	d005      	beq.n	800530c <UART_SetConfig+0xa0>
 8005300:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005304:	681a      	ldr	r2, [r3, #0]
 8005306:	4b8f      	ldr	r3, [pc, #572]	; (8005544 <UART_SetConfig+0x2d8>)
 8005308:	429a      	cmp	r2, r3
 800530a:	d104      	bne.n	8005316 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800530c:	f7fe fbfc 	bl	8003b08 <HAL_RCC_GetPCLK2Freq>
 8005310:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005314:	e003      	b.n	800531e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005316:	f7fe fbe3 	bl	8003ae0 <HAL_RCC_GetPCLK1Freq>
 800531a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800531e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005322:	69db      	ldr	r3, [r3, #28]
 8005324:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005328:	f040 8110 	bne.w	800554c <UART_SetConfig+0x2e0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800532c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005330:	2200      	movs	r2, #0
 8005332:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005336:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800533a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800533e:	4622      	mov	r2, r4
 8005340:	462b      	mov	r3, r5
 8005342:	1891      	adds	r1, r2, r2
 8005344:	65b9      	str	r1, [r7, #88]	; 0x58
 8005346:	415b      	adcs	r3, r3
 8005348:	65fb      	str	r3, [r7, #92]	; 0x5c
 800534a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800534e:	4620      	mov	r0, r4
 8005350:	4629      	mov	r1, r5
 8005352:	4604      	mov	r4, r0
 8005354:	eb12 0804 	adds.w	r8, r2, r4
 8005358:	460c      	mov	r4, r1
 800535a:	eb43 0904 	adc.w	r9, r3, r4
 800535e:	f04f 0200 	mov.w	r2, #0
 8005362:	f04f 0300 	mov.w	r3, #0
 8005366:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800536a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800536e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005372:	4690      	mov	r8, r2
 8005374:	4699      	mov	r9, r3
 8005376:	4603      	mov	r3, r0
 8005378:	eb18 0303 	adds.w	r3, r8, r3
 800537c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005380:	460b      	mov	r3, r1
 8005382:	eb49 0303 	adc.w	r3, r9, r3
 8005386:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800538a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005396:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800539a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800539e:	460b      	mov	r3, r1
 80053a0:	18db      	adds	r3, r3, r3
 80053a2:	653b      	str	r3, [r7, #80]	; 0x50
 80053a4:	4613      	mov	r3, r2
 80053a6:	eb42 0303 	adc.w	r3, r2, r3
 80053aa:	657b      	str	r3, [r7, #84]	; 0x54
 80053ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80053b0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80053b4:	f7fb fc20 	bl	8000bf8 <__aeabi_uldivmod>
 80053b8:	4602      	mov	r2, r0
 80053ba:	460b      	mov	r3, r1
 80053bc:	4b62      	ldr	r3, [pc, #392]	; (8005548 <UART_SetConfig+0x2dc>)
 80053be:	fba3 2302 	umull	r2, r3, r3, r2
 80053c2:	095b      	lsrs	r3, r3, #5
 80053c4:	011c      	lsls	r4, r3, #4
 80053c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80053ca:	2200      	movs	r2, #0
 80053cc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80053d0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80053d4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80053d8:	4642      	mov	r2, r8
 80053da:	464b      	mov	r3, r9
 80053dc:	1891      	adds	r1, r2, r2
 80053de:	64b9      	str	r1, [r7, #72]	; 0x48
 80053e0:	415b      	adcs	r3, r3
 80053e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80053e4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80053e8:	4645      	mov	r5, r8
 80053ea:	eb12 0a05 	adds.w	sl, r2, r5
 80053ee:	4640      	mov	r0, r8
 80053f0:	4649      	mov	r1, r9
 80053f2:	460d      	mov	r5, r1
 80053f4:	eb43 0b05 	adc.w	fp, r3, r5
 80053f8:	f04f 0200 	mov.w	r2, #0
 80053fc:	f04f 0300 	mov.w	r3, #0
 8005400:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005404:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005408:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800540c:	4692      	mov	sl, r2
 800540e:	469b      	mov	fp, r3
 8005410:	4603      	mov	r3, r0
 8005412:	eb1a 0303 	adds.w	r3, sl, r3
 8005416:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800541a:	460b      	mov	r3, r1
 800541c:	eb4b 0303 	adc.w	r3, fp, r3
 8005420:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005424:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005428:	685b      	ldr	r3, [r3, #4]
 800542a:	2200      	movs	r2, #0
 800542c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005430:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005434:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005438:	460b      	mov	r3, r1
 800543a:	18db      	adds	r3, r3, r3
 800543c:	643b      	str	r3, [r7, #64]	; 0x40
 800543e:	4613      	mov	r3, r2
 8005440:	eb42 0303 	adc.w	r3, r2, r3
 8005444:	647b      	str	r3, [r7, #68]	; 0x44
 8005446:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800544a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800544e:	f7fb fbd3 	bl	8000bf8 <__aeabi_uldivmod>
 8005452:	4602      	mov	r2, r0
 8005454:	460b      	mov	r3, r1
 8005456:	4611      	mov	r1, r2
 8005458:	4b3b      	ldr	r3, [pc, #236]	; (8005548 <UART_SetConfig+0x2dc>)
 800545a:	fba3 2301 	umull	r2, r3, r3, r1
 800545e:	095b      	lsrs	r3, r3, #5
 8005460:	2264      	movs	r2, #100	; 0x64
 8005462:	fb02 f303 	mul.w	r3, r2, r3
 8005466:	1acb      	subs	r3, r1, r3
 8005468:	00db      	lsls	r3, r3, #3
 800546a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800546e:	4b36      	ldr	r3, [pc, #216]	; (8005548 <UART_SetConfig+0x2dc>)
 8005470:	fba3 2302 	umull	r2, r3, r3, r2
 8005474:	095b      	lsrs	r3, r3, #5
 8005476:	005b      	lsls	r3, r3, #1
 8005478:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800547c:	441c      	add	r4, r3
 800547e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005482:	2200      	movs	r2, #0
 8005484:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005488:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800548c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005490:	4642      	mov	r2, r8
 8005492:	464b      	mov	r3, r9
 8005494:	1891      	adds	r1, r2, r2
 8005496:	63b9      	str	r1, [r7, #56]	; 0x38
 8005498:	415b      	adcs	r3, r3
 800549a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800549c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80054a0:	4641      	mov	r1, r8
 80054a2:	1851      	adds	r1, r2, r1
 80054a4:	6339      	str	r1, [r7, #48]	; 0x30
 80054a6:	4649      	mov	r1, r9
 80054a8:	414b      	adcs	r3, r1
 80054aa:	637b      	str	r3, [r7, #52]	; 0x34
 80054ac:	f04f 0200 	mov.w	r2, #0
 80054b0:	f04f 0300 	mov.w	r3, #0
 80054b4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80054b8:	4659      	mov	r1, fp
 80054ba:	00cb      	lsls	r3, r1, #3
 80054bc:	4655      	mov	r5, sl
 80054be:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 80054c2:	4651      	mov	r1, sl
 80054c4:	00ca      	lsls	r2, r1, #3
 80054c6:	4610      	mov	r0, r2
 80054c8:	4619      	mov	r1, r3
 80054ca:	4603      	mov	r3, r0
 80054cc:	4642      	mov	r2, r8
 80054ce:	189b      	adds	r3, r3, r2
 80054d0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80054d4:	464b      	mov	r3, r9
 80054d6:	460a      	mov	r2, r1
 80054d8:	eb42 0303 	adc.w	r3, r2, r3
 80054dc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80054e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	2200      	movs	r2, #0
 80054e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80054ec:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80054f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80054f4:	460b      	mov	r3, r1
 80054f6:	18db      	adds	r3, r3, r3
 80054f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80054fa:	4613      	mov	r3, r2
 80054fc:	eb42 0303 	adc.w	r3, r2, r3
 8005500:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005502:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005506:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800550a:	f7fb fb75 	bl	8000bf8 <__aeabi_uldivmod>
 800550e:	4602      	mov	r2, r0
 8005510:	460b      	mov	r3, r1
 8005512:	4b0d      	ldr	r3, [pc, #52]	; (8005548 <UART_SetConfig+0x2dc>)
 8005514:	fba3 1302 	umull	r1, r3, r3, r2
 8005518:	095b      	lsrs	r3, r3, #5
 800551a:	2164      	movs	r1, #100	; 0x64
 800551c:	fb01 f303 	mul.w	r3, r1, r3
 8005520:	1ad3      	subs	r3, r2, r3
 8005522:	00db      	lsls	r3, r3, #3
 8005524:	3332      	adds	r3, #50	; 0x32
 8005526:	4a08      	ldr	r2, [pc, #32]	; (8005548 <UART_SetConfig+0x2dc>)
 8005528:	fba2 2303 	umull	r2, r3, r2, r3
 800552c:	095b      	lsrs	r3, r3, #5
 800552e:	f003 0207 	and.w	r2, r3, #7
 8005532:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4422      	add	r2, r4
 800553a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800553c:	e10a      	b.n	8005754 <UART_SetConfig+0x4e8>
 800553e:	bf00      	nop
 8005540:	40011000 	.word	0x40011000
 8005544:	40011400 	.word	0x40011400
 8005548:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800554c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005550:	2200      	movs	r2, #0
 8005552:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005556:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800555a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800555e:	4642      	mov	r2, r8
 8005560:	464b      	mov	r3, r9
 8005562:	1891      	adds	r1, r2, r2
 8005564:	6239      	str	r1, [r7, #32]
 8005566:	415b      	adcs	r3, r3
 8005568:	627b      	str	r3, [r7, #36]	; 0x24
 800556a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800556e:	4641      	mov	r1, r8
 8005570:	1854      	adds	r4, r2, r1
 8005572:	46cc      	mov	ip, r9
 8005574:	eb43 050c 	adc.w	r5, r3, ip
 8005578:	f04f 0200 	mov.w	r2, #0
 800557c:	f04f 0300 	mov.w	r3, #0
 8005580:	00eb      	lsls	r3, r5, #3
 8005582:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005586:	00e2      	lsls	r2, r4, #3
 8005588:	4614      	mov	r4, r2
 800558a:	461d      	mov	r5, r3
 800558c:	4640      	mov	r0, r8
 800558e:	4649      	mov	r1, r9
 8005590:	4603      	mov	r3, r0
 8005592:	18e3      	adds	r3, r4, r3
 8005594:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005598:	460b      	mov	r3, r1
 800559a:	eb45 0303 	adc.w	r3, r5, r3
 800559e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80055a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	2200      	movs	r2, #0
 80055aa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80055ae:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80055b2:	f04f 0200 	mov.w	r2, #0
 80055b6:	f04f 0300 	mov.w	r3, #0
 80055ba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80055be:	4629      	mov	r1, r5
 80055c0:	008b      	lsls	r3, r1, #2
 80055c2:	4620      	mov	r0, r4
 80055c4:	4629      	mov	r1, r5
 80055c6:	4604      	mov	r4, r0
 80055c8:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 80055cc:	4601      	mov	r1, r0
 80055ce:	008a      	lsls	r2, r1, #2
 80055d0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80055d4:	f7fb fb10 	bl	8000bf8 <__aeabi_uldivmod>
 80055d8:	4602      	mov	r2, r0
 80055da:	460b      	mov	r3, r1
 80055dc:	4b60      	ldr	r3, [pc, #384]	; (8005760 <UART_SetConfig+0x4f4>)
 80055de:	fba3 2302 	umull	r2, r3, r3, r2
 80055e2:	095b      	lsrs	r3, r3, #5
 80055e4:	011c      	lsls	r4, r3, #4
 80055e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80055ea:	2200      	movs	r2, #0
 80055ec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80055f0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80055f4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80055f8:	4642      	mov	r2, r8
 80055fa:	464b      	mov	r3, r9
 80055fc:	1891      	adds	r1, r2, r2
 80055fe:	61b9      	str	r1, [r7, #24]
 8005600:	415b      	adcs	r3, r3
 8005602:	61fb      	str	r3, [r7, #28]
 8005604:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005608:	4641      	mov	r1, r8
 800560a:	1851      	adds	r1, r2, r1
 800560c:	6139      	str	r1, [r7, #16]
 800560e:	4649      	mov	r1, r9
 8005610:	414b      	adcs	r3, r1
 8005612:	617b      	str	r3, [r7, #20]
 8005614:	f04f 0200 	mov.w	r2, #0
 8005618:	f04f 0300 	mov.w	r3, #0
 800561c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005620:	4659      	mov	r1, fp
 8005622:	00cb      	lsls	r3, r1, #3
 8005624:	4655      	mov	r5, sl
 8005626:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 800562a:	4651      	mov	r1, sl
 800562c:	00ca      	lsls	r2, r1, #3
 800562e:	4610      	mov	r0, r2
 8005630:	4619      	mov	r1, r3
 8005632:	4603      	mov	r3, r0
 8005634:	4642      	mov	r2, r8
 8005636:	189b      	adds	r3, r3, r2
 8005638:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800563c:	464b      	mov	r3, r9
 800563e:	460a      	mov	r2, r1
 8005640:	eb42 0303 	adc.w	r3, r2, r3
 8005644:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	67bb      	str	r3, [r7, #120]	; 0x78
 8005652:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005654:	f04f 0200 	mov.w	r2, #0
 8005658:	f04f 0300 	mov.w	r3, #0
 800565c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005660:	4649      	mov	r1, r9
 8005662:	008b      	lsls	r3, r1, #2
 8005664:	4645      	mov	r5, r8
 8005666:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 800566a:	4641      	mov	r1, r8
 800566c:	008a      	lsls	r2, r1, #2
 800566e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005672:	f7fb fac1 	bl	8000bf8 <__aeabi_uldivmod>
 8005676:	4602      	mov	r2, r0
 8005678:	460b      	mov	r3, r1
 800567a:	4611      	mov	r1, r2
 800567c:	4b38      	ldr	r3, [pc, #224]	; (8005760 <UART_SetConfig+0x4f4>)
 800567e:	fba3 2301 	umull	r2, r3, r3, r1
 8005682:	095b      	lsrs	r3, r3, #5
 8005684:	2264      	movs	r2, #100	; 0x64
 8005686:	fb02 f303 	mul.w	r3, r2, r3
 800568a:	1acb      	subs	r3, r1, r3
 800568c:	011b      	lsls	r3, r3, #4
 800568e:	3332      	adds	r3, #50	; 0x32
 8005690:	4a33      	ldr	r2, [pc, #204]	; (8005760 <UART_SetConfig+0x4f4>)
 8005692:	fba2 2303 	umull	r2, r3, r2, r3
 8005696:	095b      	lsrs	r3, r3, #5
 8005698:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800569c:	441c      	add	r4, r3
 800569e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80056a2:	2200      	movs	r2, #0
 80056a4:	673b      	str	r3, [r7, #112]	; 0x70
 80056a6:	677a      	str	r2, [r7, #116]	; 0x74
 80056a8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80056ac:	4642      	mov	r2, r8
 80056ae:	464b      	mov	r3, r9
 80056b0:	1891      	adds	r1, r2, r2
 80056b2:	60b9      	str	r1, [r7, #8]
 80056b4:	415b      	adcs	r3, r3
 80056b6:	60fb      	str	r3, [r7, #12]
 80056b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80056bc:	4641      	mov	r1, r8
 80056be:	1851      	adds	r1, r2, r1
 80056c0:	6039      	str	r1, [r7, #0]
 80056c2:	4649      	mov	r1, r9
 80056c4:	414b      	adcs	r3, r1
 80056c6:	607b      	str	r3, [r7, #4]
 80056c8:	f04f 0200 	mov.w	r2, #0
 80056cc:	f04f 0300 	mov.w	r3, #0
 80056d0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80056d4:	4659      	mov	r1, fp
 80056d6:	00cb      	lsls	r3, r1, #3
 80056d8:	4655      	mov	r5, sl
 80056da:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 80056de:	4651      	mov	r1, sl
 80056e0:	00ca      	lsls	r2, r1, #3
 80056e2:	4610      	mov	r0, r2
 80056e4:	4619      	mov	r1, r3
 80056e6:	4603      	mov	r3, r0
 80056e8:	4642      	mov	r2, r8
 80056ea:	189b      	adds	r3, r3, r2
 80056ec:	66bb      	str	r3, [r7, #104]	; 0x68
 80056ee:	464b      	mov	r3, r9
 80056f0:	460a      	mov	r2, r1
 80056f2:	eb42 0303 	adc.w	r3, r2, r3
 80056f6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80056f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	2200      	movs	r2, #0
 8005700:	663b      	str	r3, [r7, #96]	; 0x60
 8005702:	667a      	str	r2, [r7, #100]	; 0x64
 8005704:	f04f 0200 	mov.w	r2, #0
 8005708:	f04f 0300 	mov.w	r3, #0
 800570c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005710:	4649      	mov	r1, r9
 8005712:	008b      	lsls	r3, r1, #2
 8005714:	4645      	mov	r5, r8
 8005716:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 800571a:	4641      	mov	r1, r8
 800571c:	008a      	lsls	r2, r1, #2
 800571e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005722:	f7fb fa69 	bl	8000bf8 <__aeabi_uldivmod>
 8005726:	4602      	mov	r2, r0
 8005728:	460b      	mov	r3, r1
 800572a:	4b0d      	ldr	r3, [pc, #52]	; (8005760 <UART_SetConfig+0x4f4>)
 800572c:	fba3 1302 	umull	r1, r3, r3, r2
 8005730:	095b      	lsrs	r3, r3, #5
 8005732:	2164      	movs	r1, #100	; 0x64
 8005734:	fb01 f303 	mul.w	r3, r1, r3
 8005738:	1ad3      	subs	r3, r2, r3
 800573a:	011b      	lsls	r3, r3, #4
 800573c:	3332      	adds	r3, #50	; 0x32
 800573e:	4a08      	ldr	r2, [pc, #32]	; (8005760 <UART_SetConfig+0x4f4>)
 8005740:	fba2 2303 	umull	r2, r3, r2, r3
 8005744:	095b      	lsrs	r3, r3, #5
 8005746:	f003 020f 	and.w	r2, r3, #15
 800574a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4422      	add	r2, r4
 8005752:	609a      	str	r2, [r3, #8]
}
 8005754:	bf00      	nop
 8005756:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800575a:	46bd      	mov	sp, r7
 800575c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005760:	51eb851f 	.word	0x51eb851f

08005764 <__cvt>:
 8005764:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005768:	b088      	sub	sp, #32
 800576a:	2b00      	cmp	r3, #0
 800576c:	461f      	mov	r7, r3
 800576e:	4614      	mov	r4, r2
 8005770:	bfb8      	it	lt
 8005772:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005776:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005778:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800577a:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800577e:	bfb6      	itet	lt
 8005780:	461f      	movlt	r7, r3
 8005782:	2300      	movge	r3, #0
 8005784:	232d      	movlt	r3, #45	; 0x2d
 8005786:	7013      	strb	r3, [r2, #0]
 8005788:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800578a:	f023 0820 	bic.w	r8, r3, #32
 800578e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005792:	d005      	beq.n	80057a0 <__cvt+0x3c>
 8005794:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005798:	d100      	bne.n	800579c <__cvt+0x38>
 800579a:	3501      	adds	r5, #1
 800579c:	2302      	movs	r3, #2
 800579e:	e000      	b.n	80057a2 <__cvt+0x3e>
 80057a0:	2303      	movs	r3, #3
 80057a2:	aa07      	add	r2, sp, #28
 80057a4:	9204      	str	r2, [sp, #16]
 80057a6:	aa06      	add	r2, sp, #24
 80057a8:	e9cd a202 	strd	sl, r2, [sp, #8]
 80057ac:	e9cd 3500 	strd	r3, r5, [sp]
 80057b0:	4622      	mov	r2, r4
 80057b2:	463b      	mov	r3, r7
 80057b4:	f000 fe3c 	bl	8006430 <_dtoa_r>
 80057b8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80057bc:	4606      	mov	r6, r0
 80057be:	d102      	bne.n	80057c6 <__cvt+0x62>
 80057c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80057c2:	07db      	lsls	r3, r3, #31
 80057c4:	d522      	bpl.n	800580c <__cvt+0xa8>
 80057c6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80057ca:	eb06 0905 	add.w	r9, r6, r5
 80057ce:	d110      	bne.n	80057f2 <__cvt+0x8e>
 80057d0:	7833      	ldrb	r3, [r6, #0]
 80057d2:	2b30      	cmp	r3, #48	; 0x30
 80057d4:	d10a      	bne.n	80057ec <__cvt+0x88>
 80057d6:	2200      	movs	r2, #0
 80057d8:	2300      	movs	r3, #0
 80057da:	4620      	mov	r0, r4
 80057dc:	4639      	mov	r1, r7
 80057de:	f7fb f97b 	bl	8000ad8 <__aeabi_dcmpeq>
 80057e2:	b918      	cbnz	r0, 80057ec <__cvt+0x88>
 80057e4:	f1c5 0501 	rsb	r5, r5, #1
 80057e8:	f8ca 5000 	str.w	r5, [sl]
 80057ec:	f8da 3000 	ldr.w	r3, [sl]
 80057f0:	4499      	add	r9, r3
 80057f2:	2200      	movs	r2, #0
 80057f4:	2300      	movs	r3, #0
 80057f6:	4620      	mov	r0, r4
 80057f8:	4639      	mov	r1, r7
 80057fa:	f7fb f96d 	bl	8000ad8 <__aeabi_dcmpeq>
 80057fe:	b108      	cbz	r0, 8005804 <__cvt+0xa0>
 8005800:	f8cd 901c 	str.w	r9, [sp, #28]
 8005804:	2230      	movs	r2, #48	; 0x30
 8005806:	9b07      	ldr	r3, [sp, #28]
 8005808:	454b      	cmp	r3, r9
 800580a:	d307      	bcc.n	800581c <__cvt+0xb8>
 800580c:	9b07      	ldr	r3, [sp, #28]
 800580e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005810:	1b9b      	subs	r3, r3, r6
 8005812:	4630      	mov	r0, r6
 8005814:	6013      	str	r3, [r2, #0]
 8005816:	b008      	add	sp, #32
 8005818:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800581c:	1c59      	adds	r1, r3, #1
 800581e:	9107      	str	r1, [sp, #28]
 8005820:	701a      	strb	r2, [r3, #0]
 8005822:	e7f0      	b.n	8005806 <__cvt+0xa2>

08005824 <__exponent>:
 8005824:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005826:	4603      	mov	r3, r0
 8005828:	2900      	cmp	r1, #0
 800582a:	bfb8      	it	lt
 800582c:	4249      	neglt	r1, r1
 800582e:	f803 2b02 	strb.w	r2, [r3], #2
 8005832:	bfb4      	ite	lt
 8005834:	222d      	movlt	r2, #45	; 0x2d
 8005836:	222b      	movge	r2, #43	; 0x2b
 8005838:	2909      	cmp	r1, #9
 800583a:	7042      	strb	r2, [r0, #1]
 800583c:	dd2a      	ble.n	8005894 <__exponent+0x70>
 800583e:	f10d 0207 	add.w	r2, sp, #7
 8005842:	4617      	mov	r7, r2
 8005844:	260a      	movs	r6, #10
 8005846:	4694      	mov	ip, r2
 8005848:	fb91 f5f6 	sdiv	r5, r1, r6
 800584c:	fb06 1415 	mls	r4, r6, r5, r1
 8005850:	3430      	adds	r4, #48	; 0x30
 8005852:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005856:	460c      	mov	r4, r1
 8005858:	2c63      	cmp	r4, #99	; 0x63
 800585a:	f102 32ff 	add.w	r2, r2, #4294967295
 800585e:	4629      	mov	r1, r5
 8005860:	dcf1      	bgt.n	8005846 <__exponent+0x22>
 8005862:	3130      	adds	r1, #48	; 0x30
 8005864:	f1ac 0402 	sub.w	r4, ip, #2
 8005868:	f802 1c01 	strb.w	r1, [r2, #-1]
 800586c:	1c41      	adds	r1, r0, #1
 800586e:	4622      	mov	r2, r4
 8005870:	42ba      	cmp	r2, r7
 8005872:	d30a      	bcc.n	800588a <__exponent+0x66>
 8005874:	f10d 0209 	add.w	r2, sp, #9
 8005878:	eba2 020c 	sub.w	r2, r2, ip
 800587c:	42bc      	cmp	r4, r7
 800587e:	bf88      	it	hi
 8005880:	2200      	movhi	r2, #0
 8005882:	4413      	add	r3, r2
 8005884:	1a18      	subs	r0, r3, r0
 8005886:	b003      	add	sp, #12
 8005888:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800588a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800588e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005892:	e7ed      	b.n	8005870 <__exponent+0x4c>
 8005894:	2330      	movs	r3, #48	; 0x30
 8005896:	3130      	adds	r1, #48	; 0x30
 8005898:	7083      	strb	r3, [r0, #2]
 800589a:	70c1      	strb	r1, [r0, #3]
 800589c:	1d03      	adds	r3, r0, #4
 800589e:	e7f1      	b.n	8005884 <__exponent+0x60>

080058a0 <_printf_float>:
 80058a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058a4:	b091      	sub	sp, #68	; 0x44
 80058a6:	460c      	mov	r4, r1
 80058a8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80058ac:	4616      	mov	r6, r2
 80058ae:	461f      	mov	r7, r3
 80058b0:	4605      	mov	r5, r0
 80058b2:	f000 fcbf 	bl	8006234 <_localeconv_r>
 80058b6:	6803      	ldr	r3, [r0, #0]
 80058b8:	9309      	str	r3, [sp, #36]	; 0x24
 80058ba:	4618      	mov	r0, r3
 80058bc:	f7fa fce0 	bl	8000280 <strlen>
 80058c0:	2300      	movs	r3, #0
 80058c2:	930e      	str	r3, [sp, #56]	; 0x38
 80058c4:	f8d8 3000 	ldr.w	r3, [r8]
 80058c8:	900a      	str	r0, [sp, #40]	; 0x28
 80058ca:	3307      	adds	r3, #7
 80058cc:	f023 0307 	bic.w	r3, r3, #7
 80058d0:	f103 0208 	add.w	r2, r3, #8
 80058d4:	f894 9018 	ldrb.w	r9, [r4, #24]
 80058d8:	f8d4 b000 	ldr.w	fp, [r4]
 80058dc:	f8c8 2000 	str.w	r2, [r8]
 80058e0:	e9d3 a800 	ldrd	sl, r8, [r3]
 80058e4:	4652      	mov	r2, sl
 80058e6:	4643      	mov	r3, r8
 80058e8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80058ec:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 80058f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80058f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80058f4:	4b9c      	ldr	r3, [pc, #624]	; (8005b68 <_printf_float+0x2c8>)
 80058f6:	f04f 32ff 	mov.w	r2, #4294967295
 80058fa:	4650      	mov	r0, sl
 80058fc:	f7fb f91e 	bl	8000b3c <__aeabi_dcmpun>
 8005900:	bb70      	cbnz	r0, 8005960 <_printf_float+0xc0>
 8005902:	4b99      	ldr	r3, [pc, #612]	; (8005b68 <_printf_float+0x2c8>)
 8005904:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005906:	f04f 32ff 	mov.w	r2, #4294967295
 800590a:	4650      	mov	r0, sl
 800590c:	f7fb f8f8 	bl	8000b00 <__aeabi_dcmple>
 8005910:	bb30      	cbnz	r0, 8005960 <_printf_float+0xc0>
 8005912:	2200      	movs	r2, #0
 8005914:	2300      	movs	r3, #0
 8005916:	4650      	mov	r0, sl
 8005918:	4641      	mov	r1, r8
 800591a:	f7fb f8e7 	bl	8000aec <__aeabi_dcmplt>
 800591e:	b110      	cbz	r0, 8005926 <_printf_float+0x86>
 8005920:	232d      	movs	r3, #45	; 0x2d
 8005922:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005926:	4a91      	ldr	r2, [pc, #580]	; (8005b6c <_printf_float+0x2cc>)
 8005928:	4b91      	ldr	r3, [pc, #580]	; (8005b70 <_printf_float+0x2d0>)
 800592a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800592e:	bf94      	ite	ls
 8005930:	4690      	movls	r8, r2
 8005932:	4698      	movhi	r8, r3
 8005934:	2303      	movs	r3, #3
 8005936:	6123      	str	r3, [r4, #16]
 8005938:	f02b 0304 	bic.w	r3, fp, #4
 800593c:	6023      	str	r3, [r4, #0]
 800593e:	f04f 0a00 	mov.w	sl, #0
 8005942:	9700      	str	r7, [sp, #0]
 8005944:	4633      	mov	r3, r6
 8005946:	aa0f      	add	r2, sp, #60	; 0x3c
 8005948:	4621      	mov	r1, r4
 800594a:	4628      	mov	r0, r5
 800594c:	f000 f9d4 	bl	8005cf8 <_printf_common>
 8005950:	3001      	adds	r0, #1
 8005952:	f040 808f 	bne.w	8005a74 <_printf_float+0x1d4>
 8005956:	f04f 30ff 	mov.w	r0, #4294967295
 800595a:	b011      	add	sp, #68	; 0x44
 800595c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005960:	4652      	mov	r2, sl
 8005962:	4643      	mov	r3, r8
 8005964:	4650      	mov	r0, sl
 8005966:	4641      	mov	r1, r8
 8005968:	f7fb f8e8 	bl	8000b3c <__aeabi_dcmpun>
 800596c:	b140      	cbz	r0, 8005980 <_printf_float+0xe0>
 800596e:	f1b8 0f00 	cmp.w	r8, #0
 8005972:	bfbc      	itt	lt
 8005974:	232d      	movlt	r3, #45	; 0x2d
 8005976:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800597a:	4a7e      	ldr	r2, [pc, #504]	; (8005b74 <_printf_float+0x2d4>)
 800597c:	4b7e      	ldr	r3, [pc, #504]	; (8005b78 <_printf_float+0x2d8>)
 800597e:	e7d4      	b.n	800592a <_printf_float+0x8a>
 8005980:	6863      	ldr	r3, [r4, #4]
 8005982:	1c5a      	adds	r2, r3, #1
 8005984:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005988:	d142      	bne.n	8005a10 <_printf_float+0x170>
 800598a:	2306      	movs	r3, #6
 800598c:	6063      	str	r3, [r4, #4]
 800598e:	2200      	movs	r2, #0
 8005990:	9206      	str	r2, [sp, #24]
 8005992:	aa0e      	add	r2, sp, #56	; 0x38
 8005994:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005998:	aa0d      	add	r2, sp, #52	; 0x34
 800599a:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800599e:	9203      	str	r2, [sp, #12]
 80059a0:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80059a4:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80059a8:	6023      	str	r3, [r4, #0]
 80059aa:	6863      	ldr	r3, [r4, #4]
 80059ac:	9300      	str	r3, [sp, #0]
 80059ae:	4652      	mov	r2, sl
 80059b0:	4643      	mov	r3, r8
 80059b2:	4628      	mov	r0, r5
 80059b4:	910b      	str	r1, [sp, #44]	; 0x2c
 80059b6:	f7ff fed5 	bl	8005764 <__cvt>
 80059ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80059bc:	2947      	cmp	r1, #71	; 0x47
 80059be:	4680      	mov	r8, r0
 80059c0:	990d      	ldr	r1, [sp, #52]	; 0x34
 80059c2:	d108      	bne.n	80059d6 <_printf_float+0x136>
 80059c4:	1cc8      	adds	r0, r1, #3
 80059c6:	db02      	blt.n	80059ce <_printf_float+0x12e>
 80059c8:	6863      	ldr	r3, [r4, #4]
 80059ca:	4299      	cmp	r1, r3
 80059cc:	dd40      	ble.n	8005a50 <_printf_float+0x1b0>
 80059ce:	f1a9 0902 	sub.w	r9, r9, #2
 80059d2:	fa5f f989 	uxtb.w	r9, r9
 80059d6:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80059da:	d81f      	bhi.n	8005a1c <_printf_float+0x17c>
 80059dc:	3901      	subs	r1, #1
 80059de:	464a      	mov	r2, r9
 80059e0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80059e4:	910d      	str	r1, [sp, #52]	; 0x34
 80059e6:	f7ff ff1d 	bl	8005824 <__exponent>
 80059ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80059ec:	1813      	adds	r3, r2, r0
 80059ee:	2a01      	cmp	r2, #1
 80059f0:	4682      	mov	sl, r0
 80059f2:	6123      	str	r3, [r4, #16]
 80059f4:	dc02      	bgt.n	80059fc <_printf_float+0x15c>
 80059f6:	6822      	ldr	r2, [r4, #0]
 80059f8:	07d2      	lsls	r2, r2, #31
 80059fa:	d501      	bpl.n	8005a00 <_printf_float+0x160>
 80059fc:	3301      	adds	r3, #1
 80059fe:	6123      	str	r3, [r4, #16]
 8005a00:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d09c      	beq.n	8005942 <_printf_float+0xa2>
 8005a08:	232d      	movs	r3, #45	; 0x2d
 8005a0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a0e:	e798      	b.n	8005942 <_printf_float+0xa2>
 8005a10:	2947      	cmp	r1, #71	; 0x47
 8005a12:	d1bc      	bne.n	800598e <_printf_float+0xee>
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d1ba      	bne.n	800598e <_printf_float+0xee>
 8005a18:	2301      	movs	r3, #1
 8005a1a:	e7b7      	b.n	800598c <_printf_float+0xec>
 8005a1c:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005a20:	d118      	bne.n	8005a54 <_printf_float+0x1b4>
 8005a22:	2900      	cmp	r1, #0
 8005a24:	6863      	ldr	r3, [r4, #4]
 8005a26:	dd0b      	ble.n	8005a40 <_printf_float+0x1a0>
 8005a28:	6121      	str	r1, [r4, #16]
 8005a2a:	b913      	cbnz	r3, 8005a32 <_printf_float+0x192>
 8005a2c:	6822      	ldr	r2, [r4, #0]
 8005a2e:	07d0      	lsls	r0, r2, #31
 8005a30:	d502      	bpl.n	8005a38 <_printf_float+0x198>
 8005a32:	3301      	adds	r3, #1
 8005a34:	440b      	add	r3, r1
 8005a36:	6123      	str	r3, [r4, #16]
 8005a38:	65a1      	str	r1, [r4, #88]	; 0x58
 8005a3a:	f04f 0a00 	mov.w	sl, #0
 8005a3e:	e7df      	b.n	8005a00 <_printf_float+0x160>
 8005a40:	b913      	cbnz	r3, 8005a48 <_printf_float+0x1a8>
 8005a42:	6822      	ldr	r2, [r4, #0]
 8005a44:	07d2      	lsls	r2, r2, #31
 8005a46:	d501      	bpl.n	8005a4c <_printf_float+0x1ac>
 8005a48:	3302      	adds	r3, #2
 8005a4a:	e7f4      	b.n	8005a36 <_printf_float+0x196>
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	e7f2      	b.n	8005a36 <_printf_float+0x196>
 8005a50:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005a54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005a56:	4299      	cmp	r1, r3
 8005a58:	db05      	blt.n	8005a66 <_printf_float+0x1c6>
 8005a5a:	6823      	ldr	r3, [r4, #0]
 8005a5c:	6121      	str	r1, [r4, #16]
 8005a5e:	07d8      	lsls	r0, r3, #31
 8005a60:	d5ea      	bpl.n	8005a38 <_printf_float+0x198>
 8005a62:	1c4b      	adds	r3, r1, #1
 8005a64:	e7e7      	b.n	8005a36 <_printf_float+0x196>
 8005a66:	2900      	cmp	r1, #0
 8005a68:	bfd4      	ite	le
 8005a6a:	f1c1 0202 	rsble	r2, r1, #2
 8005a6e:	2201      	movgt	r2, #1
 8005a70:	4413      	add	r3, r2
 8005a72:	e7e0      	b.n	8005a36 <_printf_float+0x196>
 8005a74:	6823      	ldr	r3, [r4, #0]
 8005a76:	055a      	lsls	r2, r3, #21
 8005a78:	d407      	bmi.n	8005a8a <_printf_float+0x1ea>
 8005a7a:	6923      	ldr	r3, [r4, #16]
 8005a7c:	4642      	mov	r2, r8
 8005a7e:	4631      	mov	r1, r6
 8005a80:	4628      	mov	r0, r5
 8005a82:	47b8      	blx	r7
 8005a84:	3001      	adds	r0, #1
 8005a86:	d12b      	bne.n	8005ae0 <_printf_float+0x240>
 8005a88:	e765      	b.n	8005956 <_printf_float+0xb6>
 8005a8a:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005a8e:	f240 80dc 	bls.w	8005c4a <_printf_float+0x3aa>
 8005a92:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005a96:	2200      	movs	r2, #0
 8005a98:	2300      	movs	r3, #0
 8005a9a:	f7fb f81d 	bl	8000ad8 <__aeabi_dcmpeq>
 8005a9e:	2800      	cmp	r0, #0
 8005aa0:	d033      	beq.n	8005b0a <_printf_float+0x26a>
 8005aa2:	4a36      	ldr	r2, [pc, #216]	; (8005b7c <_printf_float+0x2dc>)
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	4631      	mov	r1, r6
 8005aa8:	4628      	mov	r0, r5
 8005aaa:	47b8      	blx	r7
 8005aac:	3001      	adds	r0, #1
 8005aae:	f43f af52 	beq.w	8005956 <_printf_float+0xb6>
 8005ab2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005ab6:	429a      	cmp	r2, r3
 8005ab8:	db02      	blt.n	8005ac0 <_printf_float+0x220>
 8005aba:	6823      	ldr	r3, [r4, #0]
 8005abc:	07d8      	lsls	r0, r3, #31
 8005abe:	d50f      	bpl.n	8005ae0 <_printf_float+0x240>
 8005ac0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005ac4:	4631      	mov	r1, r6
 8005ac6:	4628      	mov	r0, r5
 8005ac8:	47b8      	blx	r7
 8005aca:	3001      	adds	r0, #1
 8005acc:	f43f af43 	beq.w	8005956 <_printf_float+0xb6>
 8005ad0:	f04f 0800 	mov.w	r8, #0
 8005ad4:	f104 091a 	add.w	r9, r4, #26
 8005ad8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ada:	3b01      	subs	r3, #1
 8005adc:	4543      	cmp	r3, r8
 8005ade:	dc09      	bgt.n	8005af4 <_printf_float+0x254>
 8005ae0:	6823      	ldr	r3, [r4, #0]
 8005ae2:	079b      	lsls	r3, r3, #30
 8005ae4:	f100 8103 	bmi.w	8005cee <_printf_float+0x44e>
 8005ae8:	68e0      	ldr	r0, [r4, #12]
 8005aea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005aec:	4298      	cmp	r0, r3
 8005aee:	bfb8      	it	lt
 8005af0:	4618      	movlt	r0, r3
 8005af2:	e732      	b.n	800595a <_printf_float+0xba>
 8005af4:	2301      	movs	r3, #1
 8005af6:	464a      	mov	r2, r9
 8005af8:	4631      	mov	r1, r6
 8005afa:	4628      	mov	r0, r5
 8005afc:	47b8      	blx	r7
 8005afe:	3001      	adds	r0, #1
 8005b00:	f43f af29 	beq.w	8005956 <_printf_float+0xb6>
 8005b04:	f108 0801 	add.w	r8, r8, #1
 8005b08:	e7e6      	b.n	8005ad8 <_printf_float+0x238>
 8005b0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	dc37      	bgt.n	8005b80 <_printf_float+0x2e0>
 8005b10:	4a1a      	ldr	r2, [pc, #104]	; (8005b7c <_printf_float+0x2dc>)
 8005b12:	2301      	movs	r3, #1
 8005b14:	4631      	mov	r1, r6
 8005b16:	4628      	mov	r0, r5
 8005b18:	47b8      	blx	r7
 8005b1a:	3001      	adds	r0, #1
 8005b1c:	f43f af1b 	beq.w	8005956 <_printf_float+0xb6>
 8005b20:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8005b24:	4313      	orrs	r3, r2
 8005b26:	d102      	bne.n	8005b2e <_printf_float+0x28e>
 8005b28:	6823      	ldr	r3, [r4, #0]
 8005b2a:	07d9      	lsls	r1, r3, #31
 8005b2c:	d5d8      	bpl.n	8005ae0 <_printf_float+0x240>
 8005b2e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005b32:	4631      	mov	r1, r6
 8005b34:	4628      	mov	r0, r5
 8005b36:	47b8      	blx	r7
 8005b38:	3001      	adds	r0, #1
 8005b3a:	f43f af0c 	beq.w	8005956 <_printf_float+0xb6>
 8005b3e:	f04f 0900 	mov.w	r9, #0
 8005b42:	f104 0a1a 	add.w	sl, r4, #26
 8005b46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b48:	425b      	negs	r3, r3
 8005b4a:	454b      	cmp	r3, r9
 8005b4c:	dc01      	bgt.n	8005b52 <_printf_float+0x2b2>
 8005b4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b50:	e794      	b.n	8005a7c <_printf_float+0x1dc>
 8005b52:	2301      	movs	r3, #1
 8005b54:	4652      	mov	r2, sl
 8005b56:	4631      	mov	r1, r6
 8005b58:	4628      	mov	r0, r5
 8005b5a:	47b8      	blx	r7
 8005b5c:	3001      	adds	r0, #1
 8005b5e:	f43f aefa 	beq.w	8005956 <_printf_float+0xb6>
 8005b62:	f109 0901 	add.w	r9, r9, #1
 8005b66:	e7ee      	b.n	8005b46 <_printf_float+0x2a6>
 8005b68:	7fefffff 	.word	0x7fefffff
 8005b6c:	080090f8 	.word	0x080090f8
 8005b70:	080090fc 	.word	0x080090fc
 8005b74:	08009100 	.word	0x08009100
 8005b78:	08009104 	.word	0x08009104
 8005b7c:	08009108 	.word	0x08009108
 8005b80:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005b82:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005b84:	429a      	cmp	r2, r3
 8005b86:	bfa8      	it	ge
 8005b88:	461a      	movge	r2, r3
 8005b8a:	2a00      	cmp	r2, #0
 8005b8c:	4691      	mov	r9, r2
 8005b8e:	dc37      	bgt.n	8005c00 <_printf_float+0x360>
 8005b90:	f04f 0b00 	mov.w	fp, #0
 8005b94:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b98:	f104 021a 	add.w	r2, r4, #26
 8005b9c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005ba0:	ebaa 0309 	sub.w	r3, sl, r9
 8005ba4:	455b      	cmp	r3, fp
 8005ba6:	dc33      	bgt.n	8005c10 <_printf_float+0x370>
 8005ba8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005bac:	429a      	cmp	r2, r3
 8005bae:	db3b      	blt.n	8005c28 <_printf_float+0x388>
 8005bb0:	6823      	ldr	r3, [r4, #0]
 8005bb2:	07da      	lsls	r2, r3, #31
 8005bb4:	d438      	bmi.n	8005c28 <_printf_float+0x388>
 8005bb6:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8005bba:	eba2 0903 	sub.w	r9, r2, r3
 8005bbe:	eba2 020a 	sub.w	r2, r2, sl
 8005bc2:	4591      	cmp	r9, r2
 8005bc4:	bfa8      	it	ge
 8005bc6:	4691      	movge	r9, r2
 8005bc8:	f1b9 0f00 	cmp.w	r9, #0
 8005bcc:	dc34      	bgt.n	8005c38 <_printf_float+0x398>
 8005bce:	f04f 0800 	mov.w	r8, #0
 8005bd2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005bd6:	f104 0a1a 	add.w	sl, r4, #26
 8005bda:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005bde:	1a9b      	subs	r3, r3, r2
 8005be0:	eba3 0309 	sub.w	r3, r3, r9
 8005be4:	4543      	cmp	r3, r8
 8005be6:	f77f af7b 	ble.w	8005ae0 <_printf_float+0x240>
 8005bea:	2301      	movs	r3, #1
 8005bec:	4652      	mov	r2, sl
 8005bee:	4631      	mov	r1, r6
 8005bf0:	4628      	mov	r0, r5
 8005bf2:	47b8      	blx	r7
 8005bf4:	3001      	adds	r0, #1
 8005bf6:	f43f aeae 	beq.w	8005956 <_printf_float+0xb6>
 8005bfa:	f108 0801 	add.w	r8, r8, #1
 8005bfe:	e7ec      	b.n	8005bda <_printf_float+0x33a>
 8005c00:	4613      	mov	r3, r2
 8005c02:	4631      	mov	r1, r6
 8005c04:	4642      	mov	r2, r8
 8005c06:	4628      	mov	r0, r5
 8005c08:	47b8      	blx	r7
 8005c0a:	3001      	adds	r0, #1
 8005c0c:	d1c0      	bne.n	8005b90 <_printf_float+0x2f0>
 8005c0e:	e6a2      	b.n	8005956 <_printf_float+0xb6>
 8005c10:	2301      	movs	r3, #1
 8005c12:	4631      	mov	r1, r6
 8005c14:	4628      	mov	r0, r5
 8005c16:	920b      	str	r2, [sp, #44]	; 0x2c
 8005c18:	47b8      	blx	r7
 8005c1a:	3001      	adds	r0, #1
 8005c1c:	f43f ae9b 	beq.w	8005956 <_printf_float+0xb6>
 8005c20:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005c22:	f10b 0b01 	add.w	fp, fp, #1
 8005c26:	e7b9      	b.n	8005b9c <_printf_float+0x2fc>
 8005c28:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c2c:	4631      	mov	r1, r6
 8005c2e:	4628      	mov	r0, r5
 8005c30:	47b8      	blx	r7
 8005c32:	3001      	adds	r0, #1
 8005c34:	d1bf      	bne.n	8005bb6 <_printf_float+0x316>
 8005c36:	e68e      	b.n	8005956 <_printf_float+0xb6>
 8005c38:	464b      	mov	r3, r9
 8005c3a:	eb08 020a 	add.w	r2, r8, sl
 8005c3e:	4631      	mov	r1, r6
 8005c40:	4628      	mov	r0, r5
 8005c42:	47b8      	blx	r7
 8005c44:	3001      	adds	r0, #1
 8005c46:	d1c2      	bne.n	8005bce <_printf_float+0x32e>
 8005c48:	e685      	b.n	8005956 <_printf_float+0xb6>
 8005c4a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005c4c:	2a01      	cmp	r2, #1
 8005c4e:	dc01      	bgt.n	8005c54 <_printf_float+0x3b4>
 8005c50:	07db      	lsls	r3, r3, #31
 8005c52:	d539      	bpl.n	8005cc8 <_printf_float+0x428>
 8005c54:	2301      	movs	r3, #1
 8005c56:	4642      	mov	r2, r8
 8005c58:	4631      	mov	r1, r6
 8005c5a:	4628      	mov	r0, r5
 8005c5c:	47b8      	blx	r7
 8005c5e:	3001      	adds	r0, #1
 8005c60:	f43f ae79 	beq.w	8005956 <_printf_float+0xb6>
 8005c64:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c68:	4631      	mov	r1, r6
 8005c6a:	4628      	mov	r0, r5
 8005c6c:	47b8      	blx	r7
 8005c6e:	3001      	adds	r0, #1
 8005c70:	f43f ae71 	beq.w	8005956 <_printf_float+0xb6>
 8005c74:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005c78:	2200      	movs	r2, #0
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8005c80:	f7fa ff2a 	bl	8000ad8 <__aeabi_dcmpeq>
 8005c84:	b9d8      	cbnz	r0, 8005cbe <_printf_float+0x41e>
 8005c86:	f109 33ff 	add.w	r3, r9, #4294967295
 8005c8a:	f108 0201 	add.w	r2, r8, #1
 8005c8e:	4631      	mov	r1, r6
 8005c90:	4628      	mov	r0, r5
 8005c92:	47b8      	blx	r7
 8005c94:	3001      	adds	r0, #1
 8005c96:	d10e      	bne.n	8005cb6 <_printf_float+0x416>
 8005c98:	e65d      	b.n	8005956 <_printf_float+0xb6>
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	464a      	mov	r2, r9
 8005c9e:	4631      	mov	r1, r6
 8005ca0:	4628      	mov	r0, r5
 8005ca2:	47b8      	blx	r7
 8005ca4:	3001      	adds	r0, #1
 8005ca6:	f43f ae56 	beq.w	8005956 <_printf_float+0xb6>
 8005caa:	f108 0801 	add.w	r8, r8, #1
 8005cae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005cb0:	3b01      	subs	r3, #1
 8005cb2:	4543      	cmp	r3, r8
 8005cb4:	dcf1      	bgt.n	8005c9a <_printf_float+0x3fa>
 8005cb6:	4653      	mov	r3, sl
 8005cb8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005cbc:	e6df      	b.n	8005a7e <_printf_float+0x1de>
 8005cbe:	f04f 0800 	mov.w	r8, #0
 8005cc2:	f104 091a 	add.w	r9, r4, #26
 8005cc6:	e7f2      	b.n	8005cae <_printf_float+0x40e>
 8005cc8:	2301      	movs	r3, #1
 8005cca:	4642      	mov	r2, r8
 8005ccc:	e7df      	b.n	8005c8e <_printf_float+0x3ee>
 8005cce:	2301      	movs	r3, #1
 8005cd0:	464a      	mov	r2, r9
 8005cd2:	4631      	mov	r1, r6
 8005cd4:	4628      	mov	r0, r5
 8005cd6:	47b8      	blx	r7
 8005cd8:	3001      	adds	r0, #1
 8005cda:	f43f ae3c 	beq.w	8005956 <_printf_float+0xb6>
 8005cde:	f108 0801 	add.w	r8, r8, #1
 8005ce2:	68e3      	ldr	r3, [r4, #12]
 8005ce4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005ce6:	1a5b      	subs	r3, r3, r1
 8005ce8:	4543      	cmp	r3, r8
 8005cea:	dcf0      	bgt.n	8005cce <_printf_float+0x42e>
 8005cec:	e6fc      	b.n	8005ae8 <_printf_float+0x248>
 8005cee:	f04f 0800 	mov.w	r8, #0
 8005cf2:	f104 0919 	add.w	r9, r4, #25
 8005cf6:	e7f4      	b.n	8005ce2 <_printf_float+0x442>

08005cf8 <_printf_common>:
 8005cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cfc:	4616      	mov	r6, r2
 8005cfe:	4699      	mov	r9, r3
 8005d00:	688a      	ldr	r2, [r1, #8]
 8005d02:	690b      	ldr	r3, [r1, #16]
 8005d04:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	bfb8      	it	lt
 8005d0c:	4613      	movlt	r3, r2
 8005d0e:	6033      	str	r3, [r6, #0]
 8005d10:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005d14:	4607      	mov	r7, r0
 8005d16:	460c      	mov	r4, r1
 8005d18:	b10a      	cbz	r2, 8005d1e <_printf_common+0x26>
 8005d1a:	3301      	adds	r3, #1
 8005d1c:	6033      	str	r3, [r6, #0]
 8005d1e:	6823      	ldr	r3, [r4, #0]
 8005d20:	0699      	lsls	r1, r3, #26
 8005d22:	bf42      	ittt	mi
 8005d24:	6833      	ldrmi	r3, [r6, #0]
 8005d26:	3302      	addmi	r3, #2
 8005d28:	6033      	strmi	r3, [r6, #0]
 8005d2a:	6825      	ldr	r5, [r4, #0]
 8005d2c:	f015 0506 	ands.w	r5, r5, #6
 8005d30:	d106      	bne.n	8005d40 <_printf_common+0x48>
 8005d32:	f104 0a19 	add.w	sl, r4, #25
 8005d36:	68e3      	ldr	r3, [r4, #12]
 8005d38:	6832      	ldr	r2, [r6, #0]
 8005d3a:	1a9b      	subs	r3, r3, r2
 8005d3c:	42ab      	cmp	r3, r5
 8005d3e:	dc26      	bgt.n	8005d8e <_printf_common+0x96>
 8005d40:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005d44:	1e13      	subs	r3, r2, #0
 8005d46:	6822      	ldr	r2, [r4, #0]
 8005d48:	bf18      	it	ne
 8005d4a:	2301      	movne	r3, #1
 8005d4c:	0692      	lsls	r2, r2, #26
 8005d4e:	d42b      	bmi.n	8005da8 <_printf_common+0xb0>
 8005d50:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005d54:	4649      	mov	r1, r9
 8005d56:	4638      	mov	r0, r7
 8005d58:	47c0      	blx	r8
 8005d5a:	3001      	adds	r0, #1
 8005d5c:	d01e      	beq.n	8005d9c <_printf_common+0xa4>
 8005d5e:	6823      	ldr	r3, [r4, #0]
 8005d60:	6922      	ldr	r2, [r4, #16]
 8005d62:	f003 0306 	and.w	r3, r3, #6
 8005d66:	2b04      	cmp	r3, #4
 8005d68:	bf02      	ittt	eq
 8005d6a:	68e5      	ldreq	r5, [r4, #12]
 8005d6c:	6833      	ldreq	r3, [r6, #0]
 8005d6e:	1aed      	subeq	r5, r5, r3
 8005d70:	68a3      	ldr	r3, [r4, #8]
 8005d72:	bf0c      	ite	eq
 8005d74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d78:	2500      	movne	r5, #0
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	bfc4      	itt	gt
 8005d7e:	1a9b      	subgt	r3, r3, r2
 8005d80:	18ed      	addgt	r5, r5, r3
 8005d82:	2600      	movs	r6, #0
 8005d84:	341a      	adds	r4, #26
 8005d86:	42b5      	cmp	r5, r6
 8005d88:	d11a      	bne.n	8005dc0 <_printf_common+0xc8>
 8005d8a:	2000      	movs	r0, #0
 8005d8c:	e008      	b.n	8005da0 <_printf_common+0xa8>
 8005d8e:	2301      	movs	r3, #1
 8005d90:	4652      	mov	r2, sl
 8005d92:	4649      	mov	r1, r9
 8005d94:	4638      	mov	r0, r7
 8005d96:	47c0      	blx	r8
 8005d98:	3001      	adds	r0, #1
 8005d9a:	d103      	bne.n	8005da4 <_printf_common+0xac>
 8005d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8005da0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005da4:	3501      	adds	r5, #1
 8005da6:	e7c6      	b.n	8005d36 <_printf_common+0x3e>
 8005da8:	18e1      	adds	r1, r4, r3
 8005daa:	1c5a      	adds	r2, r3, #1
 8005dac:	2030      	movs	r0, #48	; 0x30
 8005dae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005db2:	4422      	add	r2, r4
 8005db4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005db8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005dbc:	3302      	adds	r3, #2
 8005dbe:	e7c7      	b.n	8005d50 <_printf_common+0x58>
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	4622      	mov	r2, r4
 8005dc4:	4649      	mov	r1, r9
 8005dc6:	4638      	mov	r0, r7
 8005dc8:	47c0      	blx	r8
 8005dca:	3001      	adds	r0, #1
 8005dcc:	d0e6      	beq.n	8005d9c <_printf_common+0xa4>
 8005dce:	3601      	adds	r6, #1
 8005dd0:	e7d9      	b.n	8005d86 <_printf_common+0x8e>
	...

08005dd4 <_printf_i>:
 8005dd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005dd8:	7e0f      	ldrb	r7, [r1, #24]
 8005dda:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005ddc:	2f78      	cmp	r7, #120	; 0x78
 8005dde:	4691      	mov	r9, r2
 8005de0:	4680      	mov	r8, r0
 8005de2:	460c      	mov	r4, r1
 8005de4:	469a      	mov	sl, r3
 8005de6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005dea:	d807      	bhi.n	8005dfc <_printf_i+0x28>
 8005dec:	2f62      	cmp	r7, #98	; 0x62
 8005dee:	d80a      	bhi.n	8005e06 <_printf_i+0x32>
 8005df0:	2f00      	cmp	r7, #0
 8005df2:	f000 80d4 	beq.w	8005f9e <_printf_i+0x1ca>
 8005df6:	2f58      	cmp	r7, #88	; 0x58
 8005df8:	f000 80c0 	beq.w	8005f7c <_printf_i+0x1a8>
 8005dfc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005e00:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005e04:	e03a      	b.n	8005e7c <_printf_i+0xa8>
 8005e06:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005e0a:	2b15      	cmp	r3, #21
 8005e0c:	d8f6      	bhi.n	8005dfc <_printf_i+0x28>
 8005e0e:	a101      	add	r1, pc, #4	; (adr r1, 8005e14 <_printf_i+0x40>)
 8005e10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005e14:	08005e6d 	.word	0x08005e6d
 8005e18:	08005e81 	.word	0x08005e81
 8005e1c:	08005dfd 	.word	0x08005dfd
 8005e20:	08005dfd 	.word	0x08005dfd
 8005e24:	08005dfd 	.word	0x08005dfd
 8005e28:	08005dfd 	.word	0x08005dfd
 8005e2c:	08005e81 	.word	0x08005e81
 8005e30:	08005dfd 	.word	0x08005dfd
 8005e34:	08005dfd 	.word	0x08005dfd
 8005e38:	08005dfd 	.word	0x08005dfd
 8005e3c:	08005dfd 	.word	0x08005dfd
 8005e40:	08005f85 	.word	0x08005f85
 8005e44:	08005ead 	.word	0x08005ead
 8005e48:	08005f3f 	.word	0x08005f3f
 8005e4c:	08005dfd 	.word	0x08005dfd
 8005e50:	08005dfd 	.word	0x08005dfd
 8005e54:	08005fa7 	.word	0x08005fa7
 8005e58:	08005dfd 	.word	0x08005dfd
 8005e5c:	08005ead 	.word	0x08005ead
 8005e60:	08005dfd 	.word	0x08005dfd
 8005e64:	08005dfd 	.word	0x08005dfd
 8005e68:	08005f47 	.word	0x08005f47
 8005e6c:	682b      	ldr	r3, [r5, #0]
 8005e6e:	1d1a      	adds	r2, r3, #4
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	602a      	str	r2, [r5, #0]
 8005e74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005e78:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	e09f      	b.n	8005fc0 <_printf_i+0x1ec>
 8005e80:	6820      	ldr	r0, [r4, #0]
 8005e82:	682b      	ldr	r3, [r5, #0]
 8005e84:	0607      	lsls	r7, r0, #24
 8005e86:	f103 0104 	add.w	r1, r3, #4
 8005e8a:	6029      	str	r1, [r5, #0]
 8005e8c:	d501      	bpl.n	8005e92 <_printf_i+0xbe>
 8005e8e:	681e      	ldr	r6, [r3, #0]
 8005e90:	e003      	b.n	8005e9a <_printf_i+0xc6>
 8005e92:	0646      	lsls	r6, r0, #25
 8005e94:	d5fb      	bpl.n	8005e8e <_printf_i+0xba>
 8005e96:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005e9a:	2e00      	cmp	r6, #0
 8005e9c:	da03      	bge.n	8005ea6 <_printf_i+0xd2>
 8005e9e:	232d      	movs	r3, #45	; 0x2d
 8005ea0:	4276      	negs	r6, r6
 8005ea2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ea6:	485a      	ldr	r0, [pc, #360]	; (8006010 <_printf_i+0x23c>)
 8005ea8:	230a      	movs	r3, #10
 8005eaa:	e012      	b.n	8005ed2 <_printf_i+0xfe>
 8005eac:	682b      	ldr	r3, [r5, #0]
 8005eae:	6820      	ldr	r0, [r4, #0]
 8005eb0:	1d19      	adds	r1, r3, #4
 8005eb2:	6029      	str	r1, [r5, #0]
 8005eb4:	0605      	lsls	r5, r0, #24
 8005eb6:	d501      	bpl.n	8005ebc <_printf_i+0xe8>
 8005eb8:	681e      	ldr	r6, [r3, #0]
 8005eba:	e002      	b.n	8005ec2 <_printf_i+0xee>
 8005ebc:	0641      	lsls	r1, r0, #25
 8005ebe:	d5fb      	bpl.n	8005eb8 <_printf_i+0xe4>
 8005ec0:	881e      	ldrh	r6, [r3, #0]
 8005ec2:	4853      	ldr	r0, [pc, #332]	; (8006010 <_printf_i+0x23c>)
 8005ec4:	2f6f      	cmp	r7, #111	; 0x6f
 8005ec6:	bf0c      	ite	eq
 8005ec8:	2308      	moveq	r3, #8
 8005eca:	230a      	movne	r3, #10
 8005ecc:	2100      	movs	r1, #0
 8005ece:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005ed2:	6865      	ldr	r5, [r4, #4]
 8005ed4:	60a5      	str	r5, [r4, #8]
 8005ed6:	2d00      	cmp	r5, #0
 8005ed8:	bfa2      	ittt	ge
 8005eda:	6821      	ldrge	r1, [r4, #0]
 8005edc:	f021 0104 	bicge.w	r1, r1, #4
 8005ee0:	6021      	strge	r1, [r4, #0]
 8005ee2:	b90e      	cbnz	r6, 8005ee8 <_printf_i+0x114>
 8005ee4:	2d00      	cmp	r5, #0
 8005ee6:	d04b      	beq.n	8005f80 <_printf_i+0x1ac>
 8005ee8:	4615      	mov	r5, r2
 8005eea:	fbb6 f1f3 	udiv	r1, r6, r3
 8005eee:	fb03 6711 	mls	r7, r3, r1, r6
 8005ef2:	5dc7      	ldrb	r7, [r0, r7]
 8005ef4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005ef8:	4637      	mov	r7, r6
 8005efa:	42bb      	cmp	r3, r7
 8005efc:	460e      	mov	r6, r1
 8005efe:	d9f4      	bls.n	8005eea <_printf_i+0x116>
 8005f00:	2b08      	cmp	r3, #8
 8005f02:	d10b      	bne.n	8005f1c <_printf_i+0x148>
 8005f04:	6823      	ldr	r3, [r4, #0]
 8005f06:	07de      	lsls	r6, r3, #31
 8005f08:	d508      	bpl.n	8005f1c <_printf_i+0x148>
 8005f0a:	6923      	ldr	r3, [r4, #16]
 8005f0c:	6861      	ldr	r1, [r4, #4]
 8005f0e:	4299      	cmp	r1, r3
 8005f10:	bfde      	ittt	le
 8005f12:	2330      	movle	r3, #48	; 0x30
 8005f14:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005f18:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005f1c:	1b52      	subs	r2, r2, r5
 8005f1e:	6122      	str	r2, [r4, #16]
 8005f20:	f8cd a000 	str.w	sl, [sp]
 8005f24:	464b      	mov	r3, r9
 8005f26:	aa03      	add	r2, sp, #12
 8005f28:	4621      	mov	r1, r4
 8005f2a:	4640      	mov	r0, r8
 8005f2c:	f7ff fee4 	bl	8005cf8 <_printf_common>
 8005f30:	3001      	adds	r0, #1
 8005f32:	d14a      	bne.n	8005fca <_printf_i+0x1f6>
 8005f34:	f04f 30ff 	mov.w	r0, #4294967295
 8005f38:	b004      	add	sp, #16
 8005f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f3e:	6823      	ldr	r3, [r4, #0]
 8005f40:	f043 0320 	orr.w	r3, r3, #32
 8005f44:	6023      	str	r3, [r4, #0]
 8005f46:	4833      	ldr	r0, [pc, #204]	; (8006014 <_printf_i+0x240>)
 8005f48:	2778      	movs	r7, #120	; 0x78
 8005f4a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005f4e:	6823      	ldr	r3, [r4, #0]
 8005f50:	6829      	ldr	r1, [r5, #0]
 8005f52:	061f      	lsls	r7, r3, #24
 8005f54:	f851 6b04 	ldr.w	r6, [r1], #4
 8005f58:	d402      	bmi.n	8005f60 <_printf_i+0x18c>
 8005f5a:	065f      	lsls	r7, r3, #25
 8005f5c:	bf48      	it	mi
 8005f5e:	b2b6      	uxthmi	r6, r6
 8005f60:	07df      	lsls	r7, r3, #31
 8005f62:	bf48      	it	mi
 8005f64:	f043 0320 	orrmi.w	r3, r3, #32
 8005f68:	6029      	str	r1, [r5, #0]
 8005f6a:	bf48      	it	mi
 8005f6c:	6023      	strmi	r3, [r4, #0]
 8005f6e:	b91e      	cbnz	r6, 8005f78 <_printf_i+0x1a4>
 8005f70:	6823      	ldr	r3, [r4, #0]
 8005f72:	f023 0320 	bic.w	r3, r3, #32
 8005f76:	6023      	str	r3, [r4, #0]
 8005f78:	2310      	movs	r3, #16
 8005f7a:	e7a7      	b.n	8005ecc <_printf_i+0xf8>
 8005f7c:	4824      	ldr	r0, [pc, #144]	; (8006010 <_printf_i+0x23c>)
 8005f7e:	e7e4      	b.n	8005f4a <_printf_i+0x176>
 8005f80:	4615      	mov	r5, r2
 8005f82:	e7bd      	b.n	8005f00 <_printf_i+0x12c>
 8005f84:	682b      	ldr	r3, [r5, #0]
 8005f86:	6826      	ldr	r6, [r4, #0]
 8005f88:	6961      	ldr	r1, [r4, #20]
 8005f8a:	1d18      	adds	r0, r3, #4
 8005f8c:	6028      	str	r0, [r5, #0]
 8005f8e:	0635      	lsls	r5, r6, #24
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	d501      	bpl.n	8005f98 <_printf_i+0x1c4>
 8005f94:	6019      	str	r1, [r3, #0]
 8005f96:	e002      	b.n	8005f9e <_printf_i+0x1ca>
 8005f98:	0670      	lsls	r0, r6, #25
 8005f9a:	d5fb      	bpl.n	8005f94 <_printf_i+0x1c0>
 8005f9c:	8019      	strh	r1, [r3, #0]
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	6123      	str	r3, [r4, #16]
 8005fa2:	4615      	mov	r5, r2
 8005fa4:	e7bc      	b.n	8005f20 <_printf_i+0x14c>
 8005fa6:	682b      	ldr	r3, [r5, #0]
 8005fa8:	1d1a      	adds	r2, r3, #4
 8005faa:	602a      	str	r2, [r5, #0]
 8005fac:	681d      	ldr	r5, [r3, #0]
 8005fae:	6862      	ldr	r2, [r4, #4]
 8005fb0:	2100      	movs	r1, #0
 8005fb2:	4628      	mov	r0, r5
 8005fb4:	f7fa f914 	bl	80001e0 <memchr>
 8005fb8:	b108      	cbz	r0, 8005fbe <_printf_i+0x1ea>
 8005fba:	1b40      	subs	r0, r0, r5
 8005fbc:	6060      	str	r0, [r4, #4]
 8005fbe:	6863      	ldr	r3, [r4, #4]
 8005fc0:	6123      	str	r3, [r4, #16]
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fc8:	e7aa      	b.n	8005f20 <_printf_i+0x14c>
 8005fca:	6923      	ldr	r3, [r4, #16]
 8005fcc:	462a      	mov	r2, r5
 8005fce:	4649      	mov	r1, r9
 8005fd0:	4640      	mov	r0, r8
 8005fd2:	47d0      	blx	sl
 8005fd4:	3001      	adds	r0, #1
 8005fd6:	d0ad      	beq.n	8005f34 <_printf_i+0x160>
 8005fd8:	6823      	ldr	r3, [r4, #0]
 8005fda:	079b      	lsls	r3, r3, #30
 8005fdc:	d413      	bmi.n	8006006 <_printf_i+0x232>
 8005fde:	68e0      	ldr	r0, [r4, #12]
 8005fe0:	9b03      	ldr	r3, [sp, #12]
 8005fe2:	4298      	cmp	r0, r3
 8005fe4:	bfb8      	it	lt
 8005fe6:	4618      	movlt	r0, r3
 8005fe8:	e7a6      	b.n	8005f38 <_printf_i+0x164>
 8005fea:	2301      	movs	r3, #1
 8005fec:	4632      	mov	r2, r6
 8005fee:	4649      	mov	r1, r9
 8005ff0:	4640      	mov	r0, r8
 8005ff2:	47d0      	blx	sl
 8005ff4:	3001      	adds	r0, #1
 8005ff6:	d09d      	beq.n	8005f34 <_printf_i+0x160>
 8005ff8:	3501      	adds	r5, #1
 8005ffa:	68e3      	ldr	r3, [r4, #12]
 8005ffc:	9903      	ldr	r1, [sp, #12]
 8005ffe:	1a5b      	subs	r3, r3, r1
 8006000:	42ab      	cmp	r3, r5
 8006002:	dcf2      	bgt.n	8005fea <_printf_i+0x216>
 8006004:	e7eb      	b.n	8005fde <_printf_i+0x20a>
 8006006:	2500      	movs	r5, #0
 8006008:	f104 0619 	add.w	r6, r4, #25
 800600c:	e7f5      	b.n	8005ffa <_printf_i+0x226>
 800600e:	bf00      	nop
 8006010:	0800910a 	.word	0x0800910a
 8006014:	0800911b 	.word	0x0800911b

08006018 <std>:
 8006018:	2300      	movs	r3, #0
 800601a:	b510      	push	{r4, lr}
 800601c:	4604      	mov	r4, r0
 800601e:	e9c0 3300 	strd	r3, r3, [r0]
 8006022:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006026:	6083      	str	r3, [r0, #8]
 8006028:	8181      	strh	r1, [r0, #12]
 800602a:	6643      	str	r3, [r0, #100]	; 0x64
 800602c:	81c2      	strh	r2, [r0, #14]
 800602e:	6183      	str	r3, [r0, #24]
 8006030:	4619      	mov	r1, r3
 8006032:	2208      	movs	r2, #8
 8006034:	305c      	adds	r0, #92	; 0x5c
 8006036:	f000 f8f4 	bl	8006222 <memset>
 800603a:	4b0d      	ldr	r3, [pc, #52]	; (8006070 <std+0x58>)
 800603c:	6263      	str	r3, [r4, #36]	; 0x24
 800603e:	4b0d      	ldr	r3, [pc, #52]	; (8006074 <std+0x5c>)
 8006040:	62a3      	str	r3, [r4, #40]	; 0x28
 8006042:	4b0d      	ldr	r3, [pc, #52]	; (8006078 <std+0x60>)
 8006044:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006046:	4b0d      	ldr	r3, [pc, #52]	; (800607c <std+0x64>)
 8006048:	6323      	str	r3, [r4, #48]	; 0x30
 800604a:	4b0d      	ldr	r3, [pc, #52]	; (8006080 <std+0x68>)
 800604c:	6224      	str	r4, [r4, #32]
 800604e:	429c      	cmp	r4, r3
 8006050:	d006      	beq.n	8006060 <std+0x48>
 8006052:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006056:	4294      	cmp	r4, r2
 8006058:	d002      	beq.n	8006060 <std+0x48>
 800605a:	33d0      	adds	r3, #208	; 0xd0
 800605c:	429c      	cmp	r4, r3
 800605e:	d105      	bne.n	800606c <std+0x54>
 8006060:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006064:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006068:	f000 b958 	b.w	800631c <__retarget_lock_init_recursive>
 800606c:	bd10      	pop	{r4, pc}
 800606e:	bf00      	nop
 8006070:	0800619d 	.word	0x0800619d
 8006074:	080061bf 	.word	0x080061bf
 8006078:	080061f7 	.word	0x080061f7
 800607c:	0800621b 	.word	0x0800621b
 8006080:	200004a0 	.word	0x200004a0

08006084 <stdio_exit_handler>:
 8006084:	4a02      	ldr	r2, [pc, #8]	; (8006090 <stdio_exit_handler+0xc>)
 8006086:	4903      	ldr	r1, [pc, #12]	; (8006094 <stdio_exit_handler+0x10>)
 8006088:	4803      	ldr	r0, [pc, #12]	; (8006098 <stdio_exit_handler+0x14>)
 800608a:	f000 b869 	b.w	8006160 <_fwalk_sglue>
 800608e:	bf00      	nop
 8006090:	2000001c 	.word	0x2000001c
 8006094:	080079dd 	.word	0x080079dd
 8006098:	20000028 	.word	0x20000028

0800609c <cleanup_stdio>:
 800609c:	6841      	ldr	r1, [r0, #4]
 800609e:	4b0c      	ldr	r3, [pc, #48]	; (80060d0 <cleanup_stdio+0x34>)
 80060a0:	4299      	cmp	r1, r3
 80060a2:	b510      	push	{r4, lr}
 80060a4:	4604      	mov	r4, r0
 80060a6:	d001      	beq.n	80060ac <cleanup_stdio+0x10>
 80060a8:	f001 fc98 	bl	80079dc <_fflush_r>
 80060ac:	68a1      	ldr	r1, [r4, #8]
 80060ae:	4b09      	ldr	r3, [pc, #36]	; (80060d4 <cleanup_stdio+0x38>)
 80060b0:	4299      	cmp	r1, r3
 80060b2:	d002      	beq.n	80060ba <cleanup_stdio+0x1e>
 80060b4:	4620      	mov	r0, r4
 80060b6:	f001 fc91 	bl	80079dc <_fflush_r>
 80060ba:	68e1      	ldr	r1, [r4, #12]
 80060bc:	4b06      	ldr	r3, [pc, #24]	; (80060d8 <cleanup_stdio+0x3c>)
 80060be:	4299      	cmp	r1, r3
 80060c0:	d004      	beq.n	80060cc <cleanup_stdio+0x30>
 80060c2:	4620      	mov	r0, r4
 80060c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060c8:	f001 bc88 	b.w	80079dc <_fflush_r>
 80060cc:	bd10      	pop	{r4, pc}
 80060ce:	bf00      	nop
 80060d0:	200004a0 	.word	0x200004a0
 80060d4:	20000508 	.word	0x20000508
 80060d8:	20000570 	.word	0x20000570

080060dc <global_stdio_init.part.0>:
 80060dc:	b510      	push	{r4, lr}
 80060de:	4b0b      	ldr	r3, [pc, #44]	; (800610c <global_stdio_init.part.0+0x30>)
 80060e0:	4c0b      	ldr	r4, [pc, #44]	; (8006110 <global_stdio_init.part.0+0x34>)
 80060e2:	4a0c      	ldr	r2, [pc, #48]	; (8006114 <global_stdio_init.part.0+0x38>)
 80060e4:	601a      	str	r2, [r3, #0]
 80060e6:	4620      	mov	r0, r4
 80060e8:	2200      	movs	r2, #0
 80060ea:	2104      	movs	r1, #4
 80060ec:	f7ff ff94 	bl	8006018 <std>
 80060f0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80060f4:	2201      	movs	r2, #1
 80060f6:	2109      	movs	r1, #9
 80060f8:	f7ff ff8e 	bl	8006018 <std>
 80060fc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006100:	2202      	movs	r2, #2
 8006102:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006106:	2112      	movs	r1, #18
 8006108:	f7ff bf86 	b.w	8006018 <std>
 800610c:	200005d8 	.word	0x200005d8
 8006110:	200004a0 	.word	0x200004a0
 8006114:	08006085 	.word	0x08006085

08006118 <__sfp_lock_acquire>:
 8006118:	4801      	ldr	r0, [pc, #4]	; (8006120 <__sfp_lock_acquire+0x8>)
 800611a:	f000 b900 	b.w	800631e <__retarget_lock_acquire_recursive>
 800611e:	bf00      	nop
 8006120:	200005e1 	.word	0x200005e1

08006124 <__sfp_lock_release>:
 8006124:	4801      	ldr	r0, [pc, #4]	; (800612c <__sfp_lock_release+0x8>)
 8006126:	f000 b8fb 	b.w	8006320 <__retarget_lock_release_recursive>
 800612a:	bf00      	nop
 800612c:	200005e1 	.word	0x200005e1

08006130 <__sinit>:
 8006130:	b510      	push	{r4, lr}
 8006132:	4604      	mov	r4, r0
 8006134:	f7ff fff0 	bl	8006118 <__sfp_lock_acquire>
 8006138:	6a23      	ldr	r3, [r4, #32]
 800613a:	b11b      	cbz	r3, 8006144 <__sinit+0x14>
 800613c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006140:	f7ff bff0 	b.w	8006124 <__sfp_lock_release>
 8006144:	4b04      	ldr	r3, [pc, #16]	; (8006158 <__sinit+0x28>)
 8006146:	6223      	str	r3, [r4, #32]
 8006148:	4b04      	ldr	r3, [pc, #16]	; (800615c <__sinit+0x2c>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d1f5      	bne.n	800613c <__sinit+0xc>
 8006150:	f7ff ffc4 	bl	80060dc <global_stdio_init.part.0>
 8006154:	e7f2      	b.n	800613c <__sinit+0xc>
 8006156:	bf00      	nop
 8006158:	0800609d 	.word	0x0800609d
 800615c:	200005d8 	.word	0x200005d8

08006160 <_fwalk_sglue>:
 8006160:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006164:	4607      	mov	r7, r0
 8006166:	4688      	mov	r8, r1
 8006168:	4614      	mov	r4, r2
 800616a:	2600      	movs	r6, #0
 800616c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006170:	f1b9 0901 	subs.w	r9, r9, #1
 8006174:	d505      	bpl.n	8006182 <_fwalk_sglue+0x22>
 8006176:	6824      	ldr	r4, [r4, #0]
 8006178:	2c00      	cmp	r4, #0
 800617a:	d1f7      	bne.n	800616c <_fwalk_sglue+0xc>
 800617c:	4630      	mov	r0, r6
 800617e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006182:	89ab      	ldrh	r3, [r5, #12]
 8006184:	2b01      	cmp	r3, #1
 8006186:	d907      	bls.n	8006198 <_fwalk_sglue+0x38>
 8006188:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800618c:	3301      	adds	r3, #1
 800618e:	d003      	beq.n	8006198 <_fwalk_sglue+0x38>
 8006190:	4629      	mov	r1, r5
 8006192:	4638      	mov	r0, r7
 8006194:	47c0      	blx	r8
 8006196:	4306      	orrs	r6, r0
 8006198:	3568      	adds	r5, #104	; 0x68
 800619a:	e7e9      	b.n	8006170 <_fwalk_sglue+0x10>

0800619c <__sread>:
 800619c:	b510      	push	{r4, lr}
 800619e:	460c      	mov	r4, r1
 80061a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061a4:	f000 f86c 	bl	8006280 <_read_r>
 80061a8:	2800      	cmp	r0, #0
 80061aa:	bfab      	itete	ge
 80061ac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80061ae:	89a3      	ldrhlt	r3, [r4, #12]
 80061b0:	181b      	addge	r3, r3, r0
 80061b2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80061b6:	bfac      	ite	ge
 80061b8:	6563      	strge	r3, [r4, #84]	; 0x54
 80061ba:	81a3      	strhlt	r3, [r4, #12]
 80061bc:	bd10      	pop	{r4, pc}

080061be <__swrite>:
 80061be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061c2:	461f      	mov	r7, r3
 80061c4:	898b      	ldrh	r3, [r1, #12]
 80061c6:	05db      	lsls	r3, r3, #23
 80061c8:	4605      	mov	r5, r0
 80061ca:	460c      	mov	r4, r1
 80061cc:	4616      	mov	r6, r2
 80061ce:	d505      	bpl.n	80061dc <__swrite+0x1e>
 80061d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061d4:	2302      	movs	r3, #2
 80061d6:	2200      	movs	r2, #0
 80061d8:	f000 f840 	bl	800625c <_lseek_r>
 80061dc:	89a3      	ldrh	r3, [r4, #12]
 80061de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80061e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80061e6:	81a3      	strh	r3, [r4, #12]
 80061e8:	4632      	mov	r2, r6
 80061ea:	463b      	mov	r3, r7
 80061ec:	4628      	mov	r0, r5
 80061ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80061f2:	f000 b857 	b.w	80062a4 <_write_r>

080061f6 <__sseek>:
 80061f6:	b510      	push	{r4, lr}
 80061f8:	460c      	mov	r4, r1
 80061fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061fe:	f000 f82d 	bl	800625c <_lseek_r>
 8006202:	1c43      	adds	r3, r0, #1
 8006204:	89a3      	ldrh	r3, [r4, #12]
 8006206:	bf15      	itete	ne
 8006208:	6560      	strne	r0, [r4, #84]	; 0x54
 800620a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800620e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006212:	81a3      	strheq	r3, [r4, #12]
 8006214:	bf18      	it	ne
 8006216:	81a3      	strhne	r3, [r4, #12]
 8006218:	bd10      	pop	{r4, pc}

0800621a <__sclose>:
 800621a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800621e:	f000 b80d 	b.w	800623c <_close_r>

08006222 <memset>:
 8006222:	4402      	add	r2, r0
 8006224:	4603      	mov	r3, r0
 8006226:	4293      	cmp	r3, r2
 8006228:	d100      	bne.n	800622c <memset+0xa>
 800622a:	4770      	bx	lr
 800622c:	f803 1b01 	strb.w	r1, [r3], #1
 8006230:	e7f9      	b.n	8006226 <memset+0x4>
	...

08006234 <_localeconv_r>:
 8006234:	4800      	ldr	r0, [pc, #0]	; (8006238 <_localeconv_r+0x4>)
 8006236:	4770      	bx	lr
 8006238:	20000168 	.word	0x20000168

0800623c <_close_r>:
 800623c:	b538      	push	{r3, r4, r5, lr}
 800623e:	4d06      	ldr	r5, [pc, #24]	; (8006258 <_close_r+0x1c>)
 8006240:	2300      	movs	r3, #0
 8006242:	4604      	mov	r4, r0
 8006244:	4608      	mov	r0, r1
 8006246:	602b      	str	r3, [r5, #0]
 8006248:	f7fc f8a6 	bl	8002398 <_close>
 800624c:	1c43      	adds	r3, r0, #1
 800624e:	d102      	bne.n	8006256 <_close_r+0x1a>
 8006250:	682b      	ldr	r3, [r5, #0]
 8006252:	b103      	cbz	r3, 8006256 <_close_r+0x1a>
 8006254:	6023      	str	r3, [r4, #0]
 8006256:	bd38      	pop	{r3, r4, r5, pc}
 8006258:	200005dc 	.word	0x200005dc

0800625c <_lseek_r>:
 800625c:	b538      	push	{r3, r4, r5, lr}
 800625e:	4d07      	ldr	r5, [pc, #28]	; (800627c <_lseek_r+0x20>)
 8006260:	4604      	mov	r4, r0
 8006262:	4608      	mov	r0, r1
 8006264:	4611      	mov	r1, r2
 8006266:	2200      	movs	r2, #0
 8006268:	602a      	str	r2, [r5, #0]
 800626a:	461a      	mov	r2, r3
 800626c:	f7fc f8b8 	bl	80023e0 <_lseek>
 8006270:	1c43      	adds	r3, r0, #1
 8006272:	d102      	bne.n	800627a <_lseek_r+0x1e>
 8006274:	682b      	ldr	r3, [r5, #0]
 8006276:	b103      	cbz	r3, 800627a <_lseek_r+0x1e>
 8006278:	6023      	str	r3, [r4, #0]
 800627a:	bd38      	pop	{r3, r4, r5, pc}
 800627c:	200005dc 	.word	0x200005dc

08006280 <_read_r>:
 8006280:	b538      	push	{r3, r4, r5, lr}
 8006282:	4d07      	ldr	r5, [pc, #28]	; (80062a0 <_read_r+0x20>)
 8006284:	4604      	mov	r4, r0
 8006286:	4608      	mov	r0, r1
 8006288:	4611      	mov	r1, r2
 800628a:	2200      	movs	r2, #0
 800628c:	602a      	str	r2, [r5, #0]
 800628e:	461a      	mov	r2, r3
 8006290:	f7fc f849 	bl	8002326 <_read>
 8006294:	1c43      	adds	r3, r0, #1
 8006296:	d102      	bne.n	800629e <_read_r+0x1e>
 8006298:	682b      	ldr	r3, [r5, #0]
 800629a:	b103      	cbz	r3, 800629e <_read_r+0x1e>
 800629c:	6023      	str	r3, [r4, #0]
 800629e:	bd38      	pop	{r3, r4, r5, pc}
 80062a0:	200005dc 	.word	0x200005dc

080062a4 <_write_r>:
 80062a4:	b538      	push	{r3, r4, r5, lr}
 80062a6:	4d07      	ldr	r5, [pc, #28]	; (80062c4 <_write_r+0x20>)
 80062a8:	4604      	mov	r4, r0
 80062aa:	4608      	mov	r0, r1
 80062ac:	4611      	mov	r1, r2
 80062ae:	2200      	movs	r2, #0
 80062b0:	602a      	str	r2, [r5, #0]
 80062b2:	461a      	mov	r2, r3
 80062b4:	f7fc f854 	bl	8002360 <_write>
 80062b8:	1c43      	adds	r3, r0, #1
 80062ba:	d102      	bne.n	80062c2 <_write_r+0x1e>
 80062bc:	682b      	ldr	r3, [r5, #0]
 80062be:	b103      	cbz	r3, 80062c2 <_write_r+0x1e>
 80062c0:	6023      	str	r3, [r4, #0]
 80062c2:	bd38      	pop	{r3, r4, r5, pc}
 80062c4:	200005dc 	.word	0x200005dc

080062c8 <__errno>:
 80062c8:	4b01      	ldr	r3, [pc, #4]	; (80062d0 <__errno+0x8>)
 80062ca:	6818      	ldr	r0, [r3, #0]
 80062cc:	4770      	bx	lr
 80062ce:	bf00      	nop
 80062d0:	20000074 	.word	0x20000074

080062d4 <__libc_init_array>:
 80062d4:	b570      	push	{r4, r5, r6, lr}
 80062d6:	4d0d      	ldr	r5, [pc, #52]	; (800630c <__libc_init_array+0x38>)
 80062d8:	4c0d      	ldr	r4, [pc, #52]	; (8006310 <__libc_init_array+0x3c>)
 80062da:	1b64      	subs	r4, r4, r5
 80062dc:	10a4      	asrs	r4, r4, #2
 80062de:	2600      	movs	r6, #0
 80062e0:	42a6      	cmp	r6, r4
 80062e2:	d109      	bne.n	80062f8 <__libc_init_array+0x24>
 80062e4:	4d0b      	ldr	r5, [pc, #44]	; (8006314 <__libc_init_array+0x40>)
 80062e6:	4c0c      	ldr	r4, [pc, #48]	; (8006318 <__libc_init_array+0x44>)
 80062e8:	f002 feea 	bl	80090c0 <_init>
 80062ec:	1b64      	subs	r4, r4, r5
 80062ee:	10a4      	asrs	r4, r4, #2
 80062f0:	2600      	movs	r6, #0
 80062f2:	42a6      	cmp	r6, r4
 80062f4:	d105      	bne.n	8006302 <__libc_init_array+0x2e>
 80062f6:	bd70      	pop	{r4, r5, r6, pc}
 80062f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80062fc:	4798      	blx	r3
 80062fe:	3601      	adds	r6, #1
 8006300:	e7ee      	b.n	80062e0 <__libc_init_array+0xc>
 8006302:	f855 3b04 	ldr.w	r3, [r5], #4
 8006306:	4798      	blx	r3
 8006308:	3601      	adds	r6, #1
 800630a:	e7f2      	b.n	80062f2 <__libc_init_array+0x1e>
 800630c:	08009650 	.word	0x08009650
 8006310:	08009650 	.word	0x08009650
 8006314:	08009650 	.word	0x08009650
 8006318:	08009654 	.word	0x08009654

0800631c <__retarget_lock_init_recursive>:
 800631c:	4770      	bx	lr

0800631e <__retarget_lock_acquire_recursive>:
 800631e:	4770      	bx	lr

08006320 <__retarget_lock_release_recursive>:
 8006320:	4770      	bx	lr

08006322 <quorem>:
 8006322:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006326:	6903      	ldr	r3, [r0, #16]
 8006328:	690c      	ldr	r4, [r1, #16]
 800632a:	42a3      	cmp	r3, r4
 800632c:	4607      	mov	r7, r0
 800632e:	db7b      	blt.n	8006428 <quorem+0x106>
 8006330:	3c01      	subs	r4, #1
 8006332:	f101 0814 	add.w	r8, r1, #20
 8006336:	f100 0514 	add.w	r5, r0, #20
 800633a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800633e:	9301      	str	r3, [sp, #4]
 8006340:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006344:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006348:	3301      	adds	r3, #1
 800634a:	429a      	cmp	r2, r3
 800634c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006350:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006354:	fbb2 f6f3 	udiv	r6, r2, r3
 8006358:	d32e      	bcc.n	80063b8 <quorem+0x96>
 800635a:	f04f 0e00 	mov.w	lr, #0
 800635e:	4640      	mov	r0, r8
 8006360:	46ac      	mov	ip, r5
 8006362:	46f2      	mov	sl, lr
 8006364:	f850 2b04 	ldr.w	r2, [r0], #4
 8006368:	b293      	uxth	r3, r2
 800636a:	fb06 e303 	mla	r3, r6, r3, lr
 800636e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006372:	0c1a      	lsrs	r2, r3, #16
 8006374:	b29b      	uxth	r3, r3
 8006376:	fb06 220e 	mla	r2, r6, lr, r2
 800637a:	ebaa 0303 	sub.w	r3, sl, r3
 800637e:	f8dc a000 	ldr.w	sl, [ip]
 8006382:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006386:	b292      	uxth	r2, r2
 8006388:	fa13 f38a 	uxtah	r3, r3, sl
 800638c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006390:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006394:	b29b      	uxth	r3, r3
 8006396:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800639a:	4581      	cmp	r9, r0
 800639c:	f84c 3b04 	str.w	r3, [ip], #4
 80063a0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80063a4:	d2de      	bcs.n	8006364 <quorem+0x42>
 80063a6:	f855 300b 	ldr.w	r3, [r5, fp]
 80063aa:	b92b      	cbnz	r3, 80063b8 <quorem+0x96>
 80063ac:	9b01      	ldr	r3, [sp, #4]
 80063ae:	3b04      	subs	r3, #4
 80063b0:	429d      	cmp	r5, r3
 80063b2:	461a      	mov	r2, r3
 80063b4:	d32c      	bcc.n	8006410 <quorem+0xee>
 80063b6:	613c      	str	r4, [r7, #16]
 80063b8:	4638      	mov	r0, r7
 80063ba:	f001 f993 	bl	80076e4 <__mcmp>
 80063be:	2800      	cmp	r0, #0
 80063c0:	db22      	blt.n	8006408 <quorem+0xe6>
 80063c2:	3601      	adds	r6, #1
 80063c4:	4629      	mov	r1, r5
 80063c6:	2000      	movs	r0, #0
 80063c8:	f858 2b04 	ldr.w	r2, [r8], #4
 80063cc:	f8d1 c000 	ldr.w	ip, [r1]
 80063d0:	b293      	uxth	r3, r2
 80063d2:	1ac3      	subs	r3, r0, r3
 80063d4:	0c12      	lsrs	r2, r2, #16
 80063d6:	fa13 f38c 	uxtah	r3, r3, ip
 80063da:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80063de:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80063e2:	b29b      	uxth	r3, r3
 80063e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80063e8:	45c1      	cmp	r9, r8
 80063ea:	f841 3b04 	str.w	r3, [r1], #4
 80063ee:	ea4f 4022 	mov.w	r0, r2, asr #16
 80063f2:	d2e9      	bcs.n	80063c8 <quorem+0xa6>
 80063f4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80063f8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80063fc:	b922      	cbnz	r2, 8006408 <quorem+0xe6>
 80063fe:	3b04      	subs	r3, #4
 8006400:	429d      	cmp	r5, r3
 8006402:	461a      	mov	r2, r3
 8006404:	d30a      	bcc.n	800641c <quorem+0xfa>
 8006406:	613c      	str	r4, [r7, #16]
 8006408:	4630      	mov	r0, r6
 800640a:	b003      	add	sp, #12
 800640c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006410:	6812      	ldr	r2, [r2, #0]
 8006412:	3b04      	subs	r3, #4
 8006414:	2a00      	cmp	r2, #0
 8006416:	d1ce      	bne.n	80063b6 <quorem+0x94>
 8006418:	3c01      	subs	r4, #1
 800641a:	e7c9      	b.n	80063b0 <quorem+0x8e>
 800641c:	6812      	ldr	r2, [r2, #0]
 800641e:	3b04      	subs	r3, #4
 8006420:	2a00      	cmp	r2, #0
 8006422:	d1f0      	bne.n	8006406 <quorem+0xe4>
 8006424:	3c01      	subs	r4, #1
 8006426:	e7eb      	b.n	8006400 <quorem+0xde>
 8006428:	2000      	movs	r0, #0
 800642a:	e7ee      	b.n	800640a <quorem+0xe8>
 800642c:	0000      	movs	r0, r0
	...

08006430 <_dtoa_r>:
 8006430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006434:	69c4      	ldr	r4, [r0, #28]
 8006436:	b099      	sub	sp, #100	; 0x64
 8006438:	4616      	mov	r6, r2
 800643a:	461f      	mov	r7, r3
 800643c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006440:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006444:	4605      	mov	r5, r0
 8006446:	b974      	cbnz	r4, 8006466 <_dtoa_r+0x36>
 8006448:	2010      	movs	r0, #16
 800644a:	f000 fe1b 	bl	8007084 <malloc>
 800644e:	4602      	mov	r2, r0
 8006450:	61e8      	str	r0, [r5, #28]
 8006452:	b920      	cbnz	r0, 800645e <_dtoa_r+0x2e>
 8006454:	4baa      	ldr	r3, [pc, #680]	; (8006700 <_dtoa_r+0x2d0>)
 8006456:	21ef      	movs	r1, #239	; 0xef
 8006458:	48aa      	ldr	r0, [pc, #680]	; (8006704 <_dtoa_r+0x2d4>)
 800645a:	f001 fb05 	bl	8007a68 <__assert_func>
 800645e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006462:	6004      	str	r4, [r0, #0]
 8006464:	60c4      	str	r4, [r0, #12]
 8006466:	69eb      	ldr	r3, [r5, #28]
 8006468:	6819      	ldr	r1, [r3, #0]
 800646a:	b151      	cbz	r1, 8006482 <_dtoa_r+0x52>
 800646c:	685a      	ldr	r2, [r3, #4]
 800646e:	604a      	str	r2, [r1, #4]
 8006470:	2301      	movs	r3, #1
 8006472:	4093      	lsls	r3, r2
 8006474:	608b      	str	r3, [r1, #8]
 8006476:	4628      	mov	r0, r5
 8006478:	f000 fef8 	bl	800726c <_Bfree>
 800647c:	69eb      	ldr	r3, [r5, #28]
 800647e:	2200      	movs	r2, #0
 8006480:	601a      	str	r2, [r3, #0]
 8006482:	1e3b      	subs	r3, r7, #0
 8006484:	bfb9      	ittee	lt
 8006486:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800648a:	9305      	strlt	r3, [sp, #20]
 800648c:	2300      	movge	r3, #0
 800648e:	f8c8 3000 	strge.w	r3, [r8]
 8006492:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006496:	4b9c      	ldr	r3, [pc, #624]	; (8006708 <_dtoa_r+0x2d8>)
 8006498:	bfbc      	itt	lt
 800649a:	2201      	movlt	r2, #1
 800649c:	f8c8 2000 	strlt.w	r2, [r8]
 80064a0:	ea33 0309 	bics.w	r3, r3, r9
 80064a4:	d119      	bne.n	80064da <_dtoa_r+0xaa>
 80064a6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80064a8:	f242 730f 	movw	r3, #9999	; 0x270f
 80064ac:	6013      	str	r3, [r2, #0]
 80064ae:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80064b2:	4333      	orrs	r3, r6
 80064b4:	f000 8587 	beq.w	8006fc6 <_dtoa_r+0xb96>
 80064b8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80064ba:	b953      	cbnz	r3, 80064d2 <_dtoa_r+0xa2>
 80064bc:	4b93      	ldr	r3, [pc, #588]	; (800670c <_dtoa_r+0x2dc>)
 80064be:	e023      	b.n	8006508 <_dtoa_r+0xd8>
 80064c0:	4b93      	ldr	r3, [pc, #588]	; (8006710 <_dtoa_r+0x2e0>)
 80064c2:	9303      	str	r3, [sp, #12]
 80064c4:	3308      	adds	r3, #8
 80064c6:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80064c8:	6013      	str	r3, [r2, #0]
 80064ca:	9803      	ldr	r0, [sp, #12]
 80064cc:	b019      	add	sp, #100	; 0x64
 80064ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064d2:	4b8e      	ldr	r3, [pc, #568]	; (800670c <_dtoa_r+0x2dc>)
 80064d4:	9303      	str	r3, [sp, #12]
 80064d6:	3303      	adds	r3, #3
 80064d8:	e7f5      	b.n	80064c6 <_dtoa_r+0x96>
 80064da:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80064de:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80064e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80064e6:	2200      	movs	r2, #0
 80064e8:	2300      	movs	r3, #0
 80064ea:	f7fa faf5 	bl	8000ad8 <__aeabi_dcmpeq>
 80064ee:	4680      	mov	r8, r0
 80064f0:	b160      	cbz	r0, 800650c <_dtoa_r+0xdc>
 80064f2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80064f4:	2301      	movs	r3, #1
 80064f6:	6013      	str	r3, [r2, #0]
 80064f8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	f000 8560 	beq.w	8006fc0 <_dtoa_r+0xb90>
 8006500:	4b84      	ldr	r3, [pc, #528]	; (8006714 <_dtoa_r+0x2e4>)
 8006502:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006504:	6013      	str	r3, [r2, #0]
 8006506:	3b01      	subs	r3, #1
 8006508:	9303      	str	r3, [sp, #12]
 800650a:	e7de      	b.n	80064ca <_dtoa_r+0x9a>
 800650c:	ab16      	add	r3, sp, #88	; 0x58
 800650e:	9301      	str	r3, [sp, #4]
 8006510:	ab17      	add	r3, sp, #92	; 0x5c
 8006512:	9300      	str	r3, [sp, #0]
 8006514:	4628      	mov	r0, r5
 8006516:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800651a:	f001 f987 	bl	800782c <__d2b>
 800651e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006522:	4682      	mov	sl, r0
 8006524:	2c00      	cmp	r4, #0
 8006526:	d07d      	beq.n	8006624 <_dtoa_r+0x1f4>
 8006528:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800652a:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800652e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006532:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006536:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800653a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800653e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006542:	4619      	mov	r1, r3
 8006544:	2200      	movs	r2, #0
 8006546:	4b74      	ldr	r3, [pc, #464]	; (8006718 <_dtoa_r+0x2e8>)
 8006548:	f7f9 fea6 	bl	8000298 <__aeabi_dsub>
 800654c:	a366      	add	r3, pc, #408	; (adr r3, 80066e8 <_dtoa_r+0x2b8>)
 800654e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006552:	f7fa f859 	bl	8000608 <__aeabi_dmul>
 8006556:	a366      	add	r3, pc, #408	; (adr r3, 80066f0 <_dtoa_r+0x2c0>)
 8006558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800655c:	f7f9 fe9e 	bl	800029c <__adddf3>
 8006560:	4606      	mov	r6, r0
 8006562:	4620      	mov	r0, r4
 8006564:	460f      	mov	r7, r1
 8006566:	f7f9 ffe5 	bl	8000534 <__aeabi_i2d>
 800656a:	a363      	add	r3, pc, #396	; (adr r3, 80066f8 <_dtoa_r+0x2c8>)
 800656c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006570:	f7fa f84a 	bl	8000608 <__aeabi_dmul>
 8006574:	4602      	mov	r2, r0
 8006576:	460b      	mov	r3, r1
 8006578:	4630      	mov	r0, r6
 800657a:	4639      	mov	r1, r7
 800657c:	f7f9 fe8e 	bl	800029c <__adddf3>
 8006580:	4606      	mov	r6, r0
 8006582:	460f      	mov	r7, r1
 8006584:	f7fa faf0 	bl	8000b68 <__aeabi_d2iz>
 8006588:	2200      	movs	r2, #0
 800658a:	4683      	mov	fp, r0
 800658c:	2300      	movs	r3, #0
 800658e:	4630      	mov	r0, r6
 8006590:	4639      	mov	r1, r7
 8006592:	f7fa faab 	bl	8000aec <__aeabi_dcmplt>
 8006596:	b148      	cbz	r0, 80065ac <_dtoa_r+0x17c>
 8006598:	4658      	mov	r0, fp
 800659a:	f7f9 ffcb 	bl	8000534 <__aeabi_i2d>
 800659e:	4632      	mov	r2, r6
 80065a0:	463b      	mov	r3, r7
 80065a2:	f7fa fa99 	bl	8000ad8 <__aeabi_dcmpeq>
 80065a6:	b908      	cbnz	r0, 80065ac <_dtoa_r+0x17c>
 80065a8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80065ac:	f1bb 0f16 	cmp.w	fp, #22
 80065b0:	d856      	bhi.n	8006660 <_dtoa_r+0x230>
 80065b2:	4b5a      	ldr	r3, [pc, #360]	; (800671c <_dtoa_r+0x2ec>)
 80065b4:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80065b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80065c0:	f7fa fa94 	bl	8000aec <__aeabi_dcmplt>
 80065c4:	2800      	cmp	r0, #0
 80065c6:	d04d      	beq.n	8006664 <_dtoa_r+0x234>
 80065c8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80065cc:	2300      	movs	r3, #0
 80065ce:	930f      	str	r3, [sp, #60]	; 0x3c
 80065d0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80065d2:	1b1b      	subs	r3, r3, r4
 80065d4:	1e5a      	subs	r2, r3, #1
 80065d6:	bf44      	itt	mi
 80065d8:	f1c3 0901 	rsbmi	r9, r3, #1
 80065dc:	2300      	movmi	r3, #0
 80065de:	9209      	str	r2, [sp, #36]	; 0x24
 80065e0:	bf54      	ite	pl
 80065e2:	f04f 0900 	movpl.w	r9, #0
 80065e6:	9309      	strmi	r3, [sp, #36]	; 0x24
 80065e8:	f1bb 0f00 	cmp.w	fp, #0
 80065ec:	db3c      	blt.n	8006668 <_dtoa_r+0x238>
 80065ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065f0:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 80065f4:	445b      	add	r3, fp
 80065f6:	9309      	str	r3, [sp, #36]	; 0x24
 80065f8:	2300      	movs	r3, #0
 80065fa:	930a      	str	r3, [sp, #40]	; 0x28
 80065fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80065fe:	2b09      	cmp	r3, #9
 8006600:	d866      	bhi.n	80066d0 <_dtoa_r+0x2a0>
 8006602:	2b05      	cmp	r3, #5
 8006604:	bfc4      	itt	gt
 8006606:	3b04      	subgt	r3, #4
 8006608:	9322      	strgt	r3, [sp, #136]	; 0x88
 800660a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800660c:	f1a3 0302 	sub.w	r3, r3, #2
 8006610:	bfcc      	ite	gt
 8006612:	2400      	movgt	r4, #0
 8006614:	2401      	movle	r4, #1
 8006616:	2b03      	cmp	r3, #3
 8006618:	f200 8084 	bhi.w	8006724 <_dtoa_r+0x2f4>
 800661c:	e8df f003 	tbb	[pc, r3]
 8006620:	5637392c 	.word	0x5637392c
 8006624:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8006628:	441c      	add	r4, r3
 800662a:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800662e:	2b20      	cmp	r3, #32
 8006630:	bfc1      	itttt	gt
 8006632:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006636:	fa09 f903 	lslgt.w	r9, r9, r3
 800663a:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 800663e:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006642:	bfd6      	itet	le
 8006644:	f1c3 0320 	rsble	r3, r3, #32
 8006648:	ea49 0003 	orrgt.w	r0, r9, r3
 800664c:	fa06 f003 	lslle.w	r0, r6, r3
 8006650:	f7f9 ff60 	bl	8000514 <__aeabi_ui2d>
 8006654:	2201      	movs	r2, #1
 8006656:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800665a:	3c01      	subs	r4, #1
 800665c:	9213      	str	r2, [sp, #76]	; 0x4c
 800665e:	e770      	b.n	8006542 <_dtoa_r+0x112>
 8006660:	2301      	movs	r3, #1
 8006662:	e7b4      	b.n	80065ce <_dtoa_r+0x19e>
 8006664:	900f      	str	r0, [sp, #60]	; 0x3c
 8006666:	e7b3      	b.n	80065d0 <_dtoa_r+0x1a0>
 8006668:	f1cb 0300 	rsb	r3, fp, #0
 800666c:	930a      	str	r3, [sp, #40]	; 0x28
 800666e:	2300      	movs	r3, #0
 8006670:	eba9 090b 	sub.w	r9, r9, fp
 8006674:	930e      	str	r3, [sp, #56]	; 0x38
 8006676:	e7c1      	b.n	80065fc <_dtoa_r+0x1cc>
 8006678:	2300      	movs	r3, #0
 800667a:	930b      	str	r3, [sp, #44]	; 0x2c
 800667c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800667e:	2b00      	cmp	r3, #0
 8006680:	dc53      	bgt.n	800672a <_dtoa_r+0x2fa>
 8006682:	2301      	movs	r3, #1
 8006684:	9306      	str	r3, [sp, #24]
 8006686:	9308      	str	r3, [sp, #32]
 8006688:	461a      	mov	r2, r3
 800668a:	9223      	str	r2, [sp, #140]	; 0x8c
 800668c:	e00b      	b.n	80066a6 <_dtoa_r+0x276>
 800668e:	2301      	movs	r3, #1
 8006690:	e7f3      	b.n	800667a <_dtoa_r+0x24a>
 8006692:	2300      	movs	r3, #0
 8006694:	930b      	str	r3, [sp, #44]	; 0x2c
 8006696:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006698:	445b      	add	r3, fp
 800669a:	9306      	str	r3, [sp, #24]
 800669c:	3301      	adds	r3, #1
 800669e:	2b01      	cmp	r3, #1
 80066a0:	9308      	str	r3, [sp, #32]
 80066a2:	bfb8      	it	lt
 80066a4:	2301      	movlt	r3, #1
 80066a6:	69e8      	ldr	r0, [r5, #28]
 80066a8:	2100      	movs	r1, #0
 80066aa:	2204      	movs	r2, #4
 80066ac:	f102 0614 	add.w	r6, r2, #20
 80066b0:	429e      	cmp	r6, r3
 80066b2:	d93e      	bls.n	8006732 <_dtoa_r+0x302>
 80066b4:	6041      	str	r1, [r0, #4]
 80066b6:	4628      	mov	r0, r5
 80066b8:	f000 fd98 	bl	80071ec <_Balloc>
 80066bc:	9003      	str	r0, [sp, #12]
 80066be:	2800      	cmp	r0, #0
 80066c0:	d13a      	bne.n	8006738 <_dtoa_r+0x308>
 80066c2:	4b17      	ldr	r3, [pc, #92]	; (8006720 <_dtoa_r+0x2f0>)
 80066c4:	4602      	mov	r2, r0
 80066c6:	f240 11af 	movw	r1, #431	; 0x1af
 80066ca:	e6c5      	b.n	8006458 <_dtoa_r+0x28>
 80066cc:	2301      	movs	r3, #1
 80066ce:	e7e1      	b.n	8006694 <_dtoa_r+0x264>
 80066d0:	2401      	movs	r4, #1
 80066d2:	2300      	movs	r3, #0
 80066d4:	9322      	str	r3, [sp, #136]	; 0x88
 80066d6:	940b      	str	r4, [sp, #44]	; 0x2c
 80066d8:	f04f 33ff 	mov.w	r3, #4294967295
 80066dc:	9306      	str	r3, [sp, #24]
 80066de:	9308      	str	r3, [sp, #32]
 80066e0:	2200      	movs	r2, #0
 80066e2:	2312      	movs	r3, #18
 80066e4:	e7d1      	b.n	800668a <_dtoa_r+0x25a>
 80066e6:	bf00      	nop
 80066e8:	636f4361 	.word	0x636f4361
 80066ec:	3fd287a7 	.word	0x3fd287a7
 80066f0:	8b60c8b3 	.word	0x8b60c8b3
 80066f4:	3fc68a28 	.word	0x3fc68a28
 80066f8:	509f79fb 	.word	0x509f79fb
 80066fc:	3fd34413 	.word	0x3fd34413
 8006700:	08009139 	.word	0x08009139
 8006704:	08009150 	.word	0x08009150
 8006708:	7ff00000 	.word	0x7ff00000
 800670c:	08009135 	.word	0x08009135
 8006710:	0800912c 	.word	0x0800912c
 8006714:	08009109 	.word	0x08009109
 8006718:	3ff80000 	.word	0x3ff80000
 800671c:	08009240 	.word	0x08009240
 8006720:	080091a8 	.word	0x080091a8
 8006724:	2301      	movs	r3, #1
 8006726:	930b      	str	r3, [sp, #44]	; 0x2c
 8006728:	e7d6      	b.n	80066d8 <_dtoa_r+0x2a8>
 800672a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800672c:	9306      	str	r3, [sp, #24]
 800672e:	9308      	str	r3, [sp, #32]
 8006730:	e7b9      	b.n	80066a6 <_dtoa_r+0x276>
 8006732:	3101      	adds	r1, #1
 8006734:	0052      	lsls	r2, r2, #1
 8006736:	e7b9      	b.n	80066ac <_dtoa_r+0x27c>
 8006738:	69eb      	ldr	r3, [r5, #28]
 800673a:	9a03      	ldr	r2, [sp, #12]
 800673c:	601a      	str	r2, [r3, #0]
 800673e:	9b08      	ldr	r3, [sp, #32]
 8006740:	2b0e      	cmp	r3, #14
 8006742:	f200 80a8 	bhi.w	8006896 <_dtoa_r+0x466>
 8006746:	2c00      	cmp	r4, #0
 8006748:	f000 80a5 	beq.w	8006896 <_dtoa_r+0x466>
 800674c:	f1bb 0f00 	cmp.w	fp, #0
 8006750:	dd34      	ble.n	80067bc <_dtoa_r+0x38c>
 8006752:	4b9a      	ldr	r3, [pc, #616]	; (80069bc <_dtoa_r+0x58c>)
 8006754:	f00b 020f 	and.w	r2, fp, #15
 8006758:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800675c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006760:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006764:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006768:	ea4f 142b 	mov.w	r4, fp, asr #4
 800676c:	d016      	beq.n	800679c <_dtoa_r+0x36c>
 800676e:	4b94      	ldr	r3, [pc, #592]	; (80069c0 <_dtoa_r+0x590>)
 8006770:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006774:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006778:	f7fa f870 	bl	800085c <__aeabi_ddiv>
 800677c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006780:	f004 040f 	and.w	r4, r4, #15
 8006784:	2703      	movs	r7, #3
 8006786:	4e8e      	ldr	r6, [pc, #568]	; (80069c0 <_dtoa_r+0x590>)
 8006788:	b954      	cbnz	r4, 80067a0 <_dtoa_r+0x370>
 800678a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800678e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006792:	f7fa f863 	bl	800085c <__aeabi_ddiv>
 8006796:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800679a:	e029      	b.n	80067f0 <_dtoa_r+0x3c0>
 800679c:	2702      	movs	r7, #2
 800679e:	e7f2      	b.n	8006786 <_dtoa_r+0x356>
 80067a0:	07e1      	lsls	r1, r4, #31
 80067a2:	d508      	bpl.n	80067b6 <_dtoa_r+0x386>
 80067a4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80067a8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80067ac:	f7f9 ff2c 	bl	8000608 <__aeabi_dmul>
 80067b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80067b4:	3701      	adds	r7, #1
 80067b6:	1064      	asrs	r4, r4, #1
 80067b8:	3608      	adds	r6, #8
 80067ba:	e7e5      	b.n	8006788 <_dtoa_r+0x358>
 80067bc:	f000 80a5 	beq.w	800690a <_dtoa_r+0x4da>
 80067c0:	f1cb 0400 	rsb	r4, fp, #0
 80067c4:	4b7d      	ldr	r3, [pc, #500]	; (80069bc <_dtoa_r+0x58c>)
 80067c6:	4e7e      	ldr	r6, [pc, #504]	; (80069c0 <_dtoa_r+0x590>)
 80067c8:	f004 020f 	and.w	r2, r4, #15
 80067cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80067d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80067d8:	f7f9 ff16 	bl	8000608 <__aeabi_dmul>
 80067dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80067e0:	1124      	asrs	r4, r4, #4
 80067e2:	2300      	movs	r3, #0
 80067e4:	2702      	movs	r7, #2
 80067e6:	2c00      	cmp	r4, #0
 80067e8:	f040 8084 	bne.w	80068f4 <_dtoa_r+0x4c4>
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d1d2      	bne.n	8006796 <_dtoa_r+0x366>
 80067f0:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80067f4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80067f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	f000 8087 	beq.w	800690e <_dtoa_r+0x4de>
 8006800:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006804:	4b6f      	ldr	r3, [pc, #444]	; (80069c4 <_dtoa_r+0x594>)
 8006806:	2200      	movs	r2, #0
 8006808:	f7fa f970 	bl	8000aec <__aeabi_dcmplt>
 800680c:	2800      	cmp	r0, #0
 800680e:	d07e      	beq.n	800690e <_dtoa_r+0x4de>
 8006810:	9b08      	ldr	r3, [sp, #32]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d07b      	beq.n	800690e <_dtoa_r+0x4de>
 8006816:	9b06      	ldr	r3, [sp, #24]
 8006818:	2b00      	cmp	r3, #0
 800681a:	dd38      	ble.n	800688e <_dtoa_r+0x45e>
 800681c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006820:	4b69      	ldr	r3, [pc, #420]	; (80069c8 <_dtoa_r+0x598>)
 8006822:	2200      	movs	r2, #0
 8006824:	f7f9 fef0 	bl	8000608 <__aeabi_dmul>
 8006828:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800682c:	9c06      	ldr	r4, [sp, #24]
 800682e:	f10b 38ff 	add.w	r8, fp, #4294967295
 8006832:	3701      	adds	r7, #1
 8006834:	4638      	mov	r0, r7
 8006836:	f7f9 fe7d 	bl	8000534 <__aeabi_i2d>
 800683a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800683e:	f7f9 fee3 	bl	8000608 <__aeabi_dmul>
 8006842:	4b62      	ldr	r3, [pc, #392]	; (80069cc <_dtoa_r+0x59c>)
 8006844:	2200      	movs	r2, #0
 8006846:	f7f9 fd29 	bl	800029c <__adddf3>
 800684a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800684e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006852:	9611      	str	r6, [sp, #68]	; 0x44
 8006854:	2c00      	cmp	r4, #0
 8006856:	d15d      	bne.n	8006914 <_dtoa_r+0x4e4>
 8006858:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800685c:	4b5c      	ldr	r3, [pc, #368]	; (80069d0 <_dtoa_r+0x5a0>)
 800685e:	2200      	movs	r2, #0
 8006860:	f7f9 fd1a 	bl	8000298 <__aeabi_dsub>
 8006864:	4602      	mov	r2, r0
 8006866:	460b      	mov	r3, r1
 8006868:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800686c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800686e:	4633      	mov	r3, r6
 8006870:	f7fa f95a 	bl	8000b28 <__aeabi_dcmpgt>
 8006874:	2800      	cmp	r0, #0
 8006876:	f040 8295 	bne.w	8006da4 <_dtoa_r+0x974>
 800687a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800687e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006880:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006884:	f7fa f932 	bl	8000aec <__aeabi_dcmplt>
 8006888:	2800      	cmp	r0, #0
 800688a:	f040 8289 	bne.w	8006da0 <_dtoa_r+0x970>
 800688e:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006892:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006896:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006898:	2b00      	cmp	r3, #0
 800689a:	f2c0 8151 	blt.w	8006b40 <_dtoa_r+0x710>
 800689e:	f1bb 0f0e 	cmp.w	fp, #14
 80068a2:	f300 814d 	bgt.w	8006b40 <_dtoa_r+0x710>
 80068a6:	4b45      	ldr	r3, [pc, #276]	; (80069bc <_dtoa_r+0x58c>)
 80068a8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80068ac:	e9d3 3400 	ldrd	r3, r4, [r3]
 80068b0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80068b4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	f280 80da 	bge.w	8006a70 <_dtoa_r+0x640>
 80068bc:	9b08      	ldr	r3, [sp, #32]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	f300 80d6 	bgt.w	8006a70 <_dtoa_r+0x640>
 80068c4:	f040 826b 	bne.w	8006d9e <_dtoa_r+0x96e>
 80068c8:	4b41      	ldr	r3, [pc, #260]	; (80069d0 <_dtoa_r+0x5a0>)
 80068ca:	2200      	movs	r2, #0
 80068cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80068d0:	f7f9 fe9a 	bl	8000608 <__aeabi_dmul>
 80068d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068d8:	f7fa f91c 	bl	8000b14 <__aeabi_dcmpge>
 80068dc:	9c08      	ldr	r4, [sp, #32]
 80068de:	4626      	mov	r6, r4
 80068e0:	2800      	cmp	r0, #0
 80068e2:	f040 8241 	bne.w	8006d68 <_dtoa_r+0x938>
 80068e6:	9f03      	ldr	r7, [sp, #12]
 80068e8:	2331      	movs	r3, #49	; 0x31
 80068ea:	f807 3b01 	strb.w	r3, [r7], #1
 80068ee:	f10b 0b01 	add.w	fp, fp, #1
 80068f2:	e23d      	b.n	8006d70 <_dtoa_r+0x940>
 80068f4:	07e2      	lsls	r2, r4, #31
 80068f6:	d505      	bpl.n	8006904 <_dtoa_r+0x4d4>
 80068f8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80068fc:	f7f9 fe84 	bl	8000608 <__aeabi_dmul>
 8006900:	3701      	adds	r7, #1
 8006902:	2301      	movs	r3, #1
 8006904:	1064      	asrs	r4, r4, #1
 8006906:	3608      	adds	r6, #8
 8006908:	e76d      	b.n	80067e6 <_dtoa_r+0x3b6>
 800690a:	2702      	movs	r7, #2
 800690c:	e770      	b.n	80067f0 <_dtoa_r+0x3c0>
 800690e:	9c08      	ldr	r4, [sp, #32]
 8006910:	46d8      	mov	r8, fp
 8006912:	e78f      	b.n	8006834 <_dtoa_r+0x404>
 8006914:	9903      	ldr	r1, [sp, #12]
 8006916:	4b29      	ldr	r3, [pc, #164]	; (80069bc <_dtoa_r+0x58c>)
 8006918:	4421      	add	r1, r4
 800691a:	9112      	str	r1, [sp, #72]	; 0x48
 800691c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800691e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006922:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8006926:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800692a:	2900      	cmp	r1, #0
 800692c:	d054      	beq.n	80069d8 <_dtoa_r+0x5a8>
 800692e:	4929      	ldr	r1, [pc, #164]	; (80069d4 <_dtoa_r+0x5a4>)
 8006930:	2000      	movs	r0, #0
 8006932:	f7f9 ff93 	bl	800085c <__aeabi_ddiv>
 8006936:	463b      	mov	r3, r7
 8006938:	4632      	mov	r2, r6
 800693a:	f7f9 fcad 	bl	8000298 <__aeabi_dsub>
 800693e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006942:	9f03      	ldr	r7, [sp, #12]
 8006944:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006948:	f7fa f90e 	bl	8000b68 <__aeabi_d2iz>
 800694c:	4604      	mov	r4, r0
 800694e:	f7f9 fdf1 	bl	8000534 <__aeabi_i2d>
 8006952:	4602      	mov	r2, r0
 8006954:	460b      	mov	r3, r1
 8006956:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800695a:	f7f9 fc9d 	bl	8000298 <__aeabi_dsub>
 800695e:	3430      	adds	r4, #48	; 0x30
 8006960:	4602      	mov	r2, r0
 8006962:	460b      	mov	r3, r1
 8006964:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006968:	f807 4b01 	strb.w	r4, [r7], #1
 800696c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006970:	f7fa f8bc 	bl	8000aec <__aeabi_dcmplt>
 8006974:	2800      	cmp	r0, #0
 8006976:	d173      	bne.n	8006a60 <_dtoa_r+0x630>
 8006978:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800697c:	4911      	ldr	r1, [pc, #68]	; (80069c4 <_dtoa_r+0x594>)
 800697e:	2000      	movs	r0, #0
 8006980:	f7f9 fc8a 	bl	8000298 <__aeabi_dsub>
 8006984:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006988:	f7fa f8b0 	bl	8000aec <__aeabi_dcmplt>
 800698c:	2800      	cmp	r0, #0
 800698e:	f040 80b6 	bne.w	8006afe <_dtoa_r+0x6ce>
 8006992:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006994:	429f      	cmp	r7, r3
 8006996:	f43f af7a 	beq.w	800688e <_dtoa_r+0x45e>
 800699a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800699e:	4b0a      	ldr	r3, [pc, #40]	; (80069c8 <_dtoa_r+0x598>)
 80069a0:	2200      	movs	r2, #0
 80069a2:	f7f9 fe31 	bl	8000608 <__aeabi_dmul>
 80069a6:	4b08      	ldr	r3, [pc, #32]	; (80069c8 <_dtoa_r+0x598>)
 80069a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80069ac:	2200      	movs	r2, #0
 80069ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069b2:	f7f9 fe29 	bl	8000608 <__aeabi_dmul>
 80069b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80069ba:	e7c3      	b.n	8006944 <_dtoa_r+0x514>
 80069bc:	08009240 	.word	0x08009240
 80069c0:	08009218 	.word	0x08009218
 80069c4:	3ff00000 	.word	0x3ff00000
 80069c8:	40240000 	.word	0x40240000
 80069cc:	401c0000 	.word	0x401c0000
 80069d0:	40140000 	.word	0x40140000
 80069d4:	3fe00000 	.word	0x3fe00000
 80069d8:	4630      	mov	r0, r6
 80069da:	4639      	mov	r1, r7
 80069dc:	f7f9 fe14 	bl	8000608 <__aeabi_dmul>
 80069e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80069e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80069e6:	9c03      	ldr	r4, [sp, #12]
 80069e8:	9314      	str	r3, [sp, #80]	; 0x50
 80069ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069ee:	f7fa f8bb 	bl	8000b68 <__aeabi_d2iz>
 80069f2:	9015      	str	r0, [sp, #84]	; 0x54
 80069f4:	f7f9 fd9e 	bl	8000534 <__aeabi_i2d>
 80069f8:	4602      	mov	r2, r0
 80069fa:	460b      	mov	r3, r1
 80069fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a00:	f7f9 fc4a 	bl	8000298 <__aeabi_dsub>
 8006a04:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a06:	3330      	adds	r3, #48	; 0x30
 8006a08:	f804 3b01 	strb.w	r3, [r4], #1
 8006a0c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006a0e:	429c      	cmp	r4, r3
 8006a10:	4606      	mov	r6, r0
 8006a12:	460f      	mov	r7, r1
 8006a14:	f04f 0200 	mov.w	r2, #0
 8006a18:	d124      	bne.n	8006a64 <_dtoa_r+0x634>
 8006a1a:	4bb0      	ldr	r3, [pc, #704]	; (8006cdc <_dtoa_r+0x8ac>)
 8006a1c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006a20:	f7f9 fc3c 	bl	800029c <__adddf3>
 8006a24:	4602      	mov	r2, r0
 8006a26:	460b      	mov	r3, r1
 8006a28:	4630      	mov	r0, r6
 8006a2a:	4639      	mov	r1, r7
 8006a2c:	f7fa f87c 	bl	8000b28 <__aeabi_dcmpgt>
 8006a30:	2800      	cmp	r0, #0
 8006a32:	d163      	bne.n	8006afc <_dtoa_r+0x6cc>
 8006a34:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006a38:	49a8      	ldr	r1, [pc, #672]	; (8006cdc <_dtoa_r+0x8ac>)
 8006a3a:	2000      	movs	r0, #0
 8006a3c:	f7f9 fc2c 	bl	8000298 <__aeabi_dsub>
 8006a40:	4602      	mov	r2, r0
 8006a42:	460b      	mov	r3, r1
 8006a44:	4630      	mov	r0, r6
 8006a46:	4639      	mov	r1, r7
 8006a48:	f7fa f850 	bl	8000aec <__aeabi_dcmplt>
 8006a4c:	2800      	cmp	r0, #0
 8006a4e:	f43f af1e 	beq.w	800688e <_dtoa_r+0x45e>
 8006a52:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006a54:	1e7b      	subs	r3, r7, #1
 8006a56:	9314      	str	r3, [sp, #80]	; 0x50
 8006a58:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8006a5c:	2b30      	cmp	r3, #48	; 0x30
 8006a5e:	d0f8      	beq.n	8006a52 <_dtoa_r+0x622>
 8006a60:	46c3      	mov	fp, r8
 8006a62:	e03b      	b.n	8006adc <_dtoa_r+0x6ac>
 8006a64:	4b9e      	ldr	r3, [pc, #632]	; (8006ce0 <_dtoa_r+0x8b0>)
 8006a66:	f7f9 fdcf 	bl	8000608 <__aeabi_dmul>
 8006a6a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a6e:	e7bc      	b.n	80069ea <_dtoa_r+0x5ba>
 8006a70:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006a74:	9f03      	ldr	r7, [sp, #12]
 8006a76:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006a7a:	4640      	mov	r0, r8
 8006a7c:	4649      	mov	r1, r9
 8006a7e:	f7f9 feed 	bl	800085c <__aeabi_ddiv>
 8006a82:	f7fa f871 	bl	8000b68 <__aeabi_d2iz>
 8006a86:	4604      	mov	r4, r0
 8006a88:	f7f9 fd54 	bl	8000534 <__aeabi_i2d>
 8006a8c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006a90:	f7f9 fdba 	bl	8000608 <__aeabi_dmul>
 8006a94:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8006a98:	4602      	mov	r2, r0
 8006a9a:	460b      	mov	r3, r1
 8006a9c:	4640      	mov	r0, r8
 8006a9e:	4649      	mov	r1, r9
 8006aa0:	f7f9 fbfa 	bl	8000298 <__aeabi_dsub>
 8006aa4:	f807 6b01 	strb.w	r6, [r7], #1
 8006aa8:	9e03      	ldr	r6, [sp, #12]
 8006aaa:	f8dd c020 	ldr.w	ip, [sp, #32]
 8006aae:	1bbe      	subs	r6, r7, r6
 8006ab0:	45b4      	cmp	ip, r6
 8006ab2:	4602      	mov	r2, r0
 8006ab4:	460b      	mov	r3, r1
 8006ab6:	d136      	bne.n	8006b26 <_dtoa_r+0x6f6>
 8006ab8:	f7f9 fbf0 	bl	800029c <__adddf3>
 8006abc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006ac0:	4680      	mov	r8, r0
 8006ac2:	4689      	mov	r9, r1
 8006ac4:	f7fa f830 	bl	8000b28 <__aeabi_dcmpgt>
 8006ac8:	bb58      	cbnz	r0, 8006b22 <_dtoa_r+0x6f2>
 8006aca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006ace:	4640      	mov	r0, r8
 8006ad0:	4649      	mov	r1, r9
 8006ad2:	f7fa f801 	bl	8000ad8 <__aeabi_dcmpeq>
 8006ad6:	b108      	cbz	r0, 8006adc <_dtoa_r+0x6ac>
 8006ad8:	07e3      	lsls	r3, r4, #31
 8006ada:	d422      	bmi.n	8006b22 <_dtoa_r+0x6f2>
 8006adc:	4651      	mov	r1, sl
 8006ade:	4628      	mov	r0, r5
 8006ae0:	f000 fbc4 	bl	800726c <_Bfree>
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006ae8:	703b      	strb	r3, [r7, #0]
 8006aea:	f10b 0301 	add.w	r3, fp, #1
 8006aee:	6013      	str	r3, [r2, #0]
 8006af0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	f43f ace9 	beq.w	80064ca <_dtoa_r+0x9a>
 8006af8:	601f      	str	r7, [r3, #0]
 8006afa:	e4e6      	b.n	80064ca <_dtoa_r+0x9a>
 8006afc:	4627      	mov	r7, r4
 8006afe:	463b      	mov	r3, r7
 8006b00:	461f      	mov	r7, r3
 8006b02:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b06:	2a39      	cmp	r2, #57	; 0x39
 8006b08:	d107      	bne.n	8006b1a <_dtoa_r+0x6ea>
 8006b0a:	9a03      	ldr	r2, [sp, #12]
 8006b0c:	429a      	cmp	r2, r3
 8006b0e:	d1f7      	bne.n	8006b00 <_dtoa_r+0x6d0>
 8006b10:	9903      	ldr	r1, [sp, #12]
 8006b12:	2230      	movs	r2, #48	; 0x30
 8006b14:	f108 0801 	add.w	r8, r8, #1
 8006b18:	700a      	strb	r2, [r1, #0]
 8006b1a:	781a      	ldrb	r2, [r3, #0]
 8006b1c:	3201      	adds	r2, #1
 8006b1e:	701a      	strb	r2, [r3, #0]
 8006b20:	e79e      	b.n	8006a60 <_dtoa_r+0x630>
 8006b22:	46d8      	mov	r8, fp
 8006b24:	e7eb      	b.n	8006afe <_dtoa_r+0x6ce>
 8006b26:	4b6e      	ldr	r3, [pc, #440]	; (8006ce0 <_dtoa_r+0x8b0>)
 8006b28:	2200      	movs	r2, #0
 8006b2a:	f7f9 fd6d 	bl	8000608 <__aeabi_dmul>
 8006b2e:	2200      	movs	r2, #0
 8006b30:	2300      	movs	r3, #0
 8006b32:	4680      	mov	r8, r0
 8006b34:	4689      	mov	r9, r1
 8006b36:	f7f9 ffcf 	bl	8000ad8 <__aeabi_dcmpeq>
 8006b3a:	2800      	cmp	r0, #0
 8006b3c:	d09b      	beq.n	8006a76 <_dtoa_r+0x646>
 8006b3e:	e7cd      	b.n	8006adc <_dtoa_r+0x6ac>
 8006b40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006b42:	2a00      	cmp	r2, #0
 8006b44:	f000 80c4 	beq.w	8006cd0 <_dtoa_r+0x8a0>
 8006b48:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006b4a:	2a01      	cmp	r2, #1
 8006b4c:	f300 80a8 	bgt.w	8006ca0 <_dtoa_r+0x870>
 8006b50:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006b52:	2a00      	cmp	r2, #0
 8006b54:	f000 80a0 	beq.w	8006c98 <_dtoa_r+0x868>
 8006b58:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006b5c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006b5e:	464f      	mov	r7, r9
 8006b60:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b62:	2101      	movs	r1, #1
 8006b64:	441a      	add	r2, r3
 8006b66:	4628      	mov	r0, r5
 8006b68:	4499      	add	r9, r3
 8006b6a:	9209      	str	r2, [sp, #36]	; 0x24
 8006b6c:	f000 fc34 	bl	80073d8 <__i2b>
 8006b70:	4606      	mov	r6, r0
 8006b72:	b15f      	cbz	r7, 8006b8c <_dtoa_r+0x75c>
 8006b74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	dd08      	ble.n	8006b8c <_dtoa_r+0x75c>
 8006b7a:	42bb      	cmp	r3, r7
 8006b7c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b7e:	bfa8      	it	ge
 8006b80:	463b      	movge	r3, r7
 8006b82:	eba9 0903 	sub.w	r9, r9, r3
 8006b86:	1aff      	subs	r7, r7, r3
 8006b88:	1ad3      	subs	r3, r2, r3
 8006b8a:	9309      	str	r3, [sp, #36]	; 0x24
 8006b8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b8e:	b1f3      	cbz	r3, 8006bce <_dtoa_r+0x79e>
 8006b90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	f000 80a0 	beq.w	8006cd8 <_dtoa_r+0x8a8>
 8006b98:	2c00      	cmp	r4, #0
 8006b9a:	dd10      	ble.n	8006bbe <_dtoa_r+0x78e>
 8006b9c:	4631      	mov	r1, r6
 8006b9e:	4622      	mov	r2, r4
 8006ba0:	4628      	mov	r0, r5
 8006ba2:	f000 fcd9 	bl	8007558 <__pow5mult>
 8006ba6:	4652      	mov	r2, sl
 8006ba8:	4601      	mov	r1, r0
 8006baa:	4606      	mov	r6, r0
 8006bac:	4628      	mov	r0, r5
 8006bae:	f000 fc29 	bl	8007404 <__multiply>
 8006bb2:	4651      	mov	r1, sl
 8006bb4:	4680      	mov	r8, r0
 8006bb6:	4628      	mov	r0, r5
 8006bb8:	f000 fb58 	bl	800726c <_Bfree>
 8006bbc:	46c2      	mov	sl, r8
 8006bbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bc0:	1b1a      	subs	r2, r3, r4
 8006bc2:	d004      	beq.n	8006bce <_dtoa_r+0x79e>
 8006bc4:	4651      	mov	r1, sl
 8006bc6:	4628      	mov	r0, r5
 8006bc8:	f000 fcc6 	bl	8007558 <__pow5mult>
 8006bcc:	4682      	mov	sl, r0
 8006bce:	2101      	movs	r1, #1
 8006bd0:	4628      	mov	r0, r5
 8006bd2:	f000 fc01 	bl	80073d8 <__i2b>
 8006bd6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	4604      	mov	r4, r0
 8006bdc:	f340 8082 	ble.w	8006ce4 <_dtoa_r+0x8b4>
 8006be0:	461a      	mov	r2, r3
 8006be2:	4601      	mov	r1, r0
 8006be4:	4628      	mov	r0, r5
 8006be6:	f000 fcb7 	bl	8007558 <__pow5mult>
 8006bea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	4604      	mov	r4, r0
 8006bf0:	dd7b      	ble.n	8006cea <_dtoa_r+0x8ba>
 8006bf2:	f04f 0800 	mov.w	r8, #0
 8006bf6:	6923      	ldr	r3, [r4, #16]
 8006bf8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006bfc:	6918      	ldr	r0, [r3, #16]
 8006bfe:	f000 fb9d 	bl	800733c <__hi0bits>
 8006c02:	f1c0 0020 	rsb	r0, r0, #32
 8006c06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c08:	4418      	add	r0, r3
 8006c0a:	f010 001f 	ands.w	r0, r0, #31
 8006c0e:	f000 8092 	beq.w	8006d36 <_dtoa_r+0x906>
 8006c12:	f1c0 0320 	rsb	r3, r0, #32
 8006c16:	2b04      	cmp	r3, #4
 8006c18:	f340 8085 	ble.w	8006d26 <_dtoa_r+0x8f6>
 8006c1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c1e:	f1c0 001c 	rsb	r0, r0, #28
 8006c22:	4403      	add	r3, r0
 8006c24:	4481      	add	r9, r0
 8006c26:	4407      	add	r7, r0
 8006c28:	9309      	str	r3, [sp, #36]	; 0x24
 8006c2a:	f1b9 0f00 	cmp.w	r9, #0
 8006c2e:	dd05      	ble.n	8006c3c <_dtoa_r+0x80c>
 8006c30:	4651      	mov	r1, sl
 8006c32:	464a      	mov	r2, r9
 8006c34:	4628      	mov	r0, r5
 8006c36:	f000 fce9 	bl	800760c <__lshift>
 8006c3a:	4682      	mov	sl, r0
 8006c3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	dd05      	ble.n	8006c4e <_dtoa_r+0x81e>
 8006c42:	4621      	mov	r1, r4
 8006c44:	461a      	mov	r2, r3
 8006c46:	4628      	mov	r0, r5
 8006c48:	f000 fce0 	bl	800760c <__lshift>
 8006c4c:	4604      	mov	r4, r0
 8006c4e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d072      	beq.n	8006d3a <_dtoa_r+0x90a>
 8006c54:	4621      	mov	r1, r4
 8006c56:	4650      	mov	r0, sl
 8006c58:	f000 fd44 	bl	80076e4 <__mcmp>
 8006c5c:	2800      	cmp	r0, #0
 8006c5e:	da6c      	bge.n	8006d3a <_dtoa_r+0x90a>
 8006c60:	2300      	movs	r3, #0
 8006c62:	4651      	mov	r1, sl
 8006c64:	220a      	movs	r2, #10
 8006c66:	4628      	mov	r0, r5
 8006c68:	f000 fb22 	bl	80072b0 <__multadd>
 8006c6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c6e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006c72:	4682      	mov	sl, r0
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	f000 81ad 	beq.w	8006fd4 <_dtoa_r+0xba4>
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	4631      	mov	r1, r6
 8006c7e:	220a      	movs	r2, #10
 8006c80:	4628      	mov	r0, r5
 8006c82:	f000 fb15 	bl	80072b0 <__multadd>
 8006c86:	9b06      	ldr	r3, [sp, #24]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	4606      	mov	r6, r0
 8006c8c:	f300 8093 	bgt.w	8006db6 <_dtoa_r+0x986>
 8006c90:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006c92:	2b02      	cmp	r3, #2
 8006c94:	dc59      	bgt.n	8006d4a <_dtoa_r+0x91a>
 8006c96:	e08e      	b.n	8006db6 <_dtoa_r+0x986>
 8006c98:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006c9a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006c9e:	e75d      	b.n	8006b5c <_dtoa_r+0x72c>
 8006ca0:	9b08      	ldr	r3, [sp, #32]
 8006ca2:	1e5c      	subs	r4, r3, #1
 8006ca4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ca6:	42a3      	cmp	r3, r4
 8006ca8:	bfbf      	itttt	lt
 8006caa:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006cac:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8006cae:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006cb0:	1ae3      	sublt	r3, r4, r3
 8006cb2:	bfb4      	ite	lt
 8006cb4:	18d2      	addlt	r2, r2, r3
 8006cb6:	1b1c      	subge	r4, r3, r4
 8006cb8:	9b08      	ldr	r3, [sp, #32]
 8006cba:	bfbc      	itt	lt
 8006cbc:	920e      	strlt	r2, [sp, #56]	; 0x38
 8006cbe:	2400      	movlt	r4, #0
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	bfb5      	itete	lt
 8006cc4:	eba9 0703 	sublt.w	r7, r9, r3
 8006cc8:	9b08      	ldrge	r3, [sp, #32]
 8006cca:	2300      	movlt	r3, #0
 8006ccc:	464f      	movge	r7, r9
 8006cce:	e747      	b.n	8006b60 <_dtoa_r+0x730>
 8006cd0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006cd2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006cd4:	464f      	mov	r7, r9
 8006cd6:	e74c      	b.n	8006b72 <_dtoa_r+0x742>
 8006cd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006cda:	e773      	b.n	8006bc4 <_dtoa_r+0x794>
 8006cdc:	3fe00000 	.word	0x3fe00000
 8006ce0:	40240000 	.word	0x40240000
 8006ce4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006ce6:	2b01      	cmp	r3, #1
 8006ce8:	dc18      	bgt.n	8006d1c <_dtoa_r+0x8ec>
 8006cea:	9b04      	ldr	r3, [sp, #16]
 8006cec:	b9b3      	cbnz	r3, 8006d1c <_dtoa_r+0x8ec>
 8006cee:	9b05      	ldr	r3, [sp, #20]
 8006cf0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006cf4:	b993      	cbnz	r3, 8006d1c <_dtoa_r+0x8ec>
 8006cf6:	9b05      	ldr	r3, [sp, #20]
 8006cf8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006cfc:	0d1b      	lsrs	r3, r3, #20
 8006cfe:	051b      	lsls	r3, r3, #20
 8006d00:	b17b      	cbz	r3, 8006d22 <_dtoa_r+0x8f2>
 8006d02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d04:	3301      	adds	r3, #1
 8006d06:	f109 0901 	add.w	r9, r9, #1
 8006d0a:	9309      	str	r3, [sp, #36]	; 0x24
 8006d0c:	f04f 0801 	mov.w	r8, #1
 8006d10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	f47f af6f 	bne.w	8006bf6 <_dtoa_r+0x7c6>
 8006d18:	2001      	movs	r0, #1
 8006d1a:	e774      	b.n	8006c06 <_dtoa_r+0x7d6>
 8006d1c:	f04f 0800 	mov.w	r8, #0
 8006d20:	e7f6      	b.n	8006d10 <_dtoa_r+0x8e0>
 8006d22:	4698      	mov	r8, r3
 8006d24:	e7f4      	b.n	8006d10 <_dtoa_r+0x8e0>
 8006d26:	d080      	beq.n	8006c2a <_dtoa_r+0x7fa>
 8006d28:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d2a:	331c      	adds	r3, #28
 8006d2c:	441a      	add	r2, r3
 8006d2e:	4499      	add	r9, r3
 8006d30:	441f      	add	r7, r3
 8006d32:	9209      	str	r2, [sp, #36]	; 0x24
 8006d34:	e779      	b.n	8006c2a <_dtoa_r+0x7fa>
 8006d36:	4603      	mov	r3, r0
 8006d38:	e7f6      	b.n	8006d28 <_dtoa_r+0x8f8>
 8006d3a:	9b08      	ldr	r3, [sp, #32]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	dc34      	bgt.n	8006daa <_dtoa_r+0x97a>
 8006d40:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d42:	2b02      	cmp	r3, #2
 8006d44:	dd31      	ble.n	8006daa <_dtoa_r+0x97a>
 8006d46:	9b08      	ldr	r3, [sp, #32]
 8006d48:	9306      	str	r3, [sp, #24]
 8006d4a:	9b06      	ldr	r3, [sp, #24]
 8006d4c:	b963      	cbnz	r3, 8006d68 <_dtoa_r+0x938>
 8006d4e:	4621      	mov	r1, r4
 8006d50:	2205      	movs	r2, #5
 8006d52:	4628      	mov	r0, r5
 8006d54:	f000 faac 	bl	80072b0 <__multadd>
 8006d58:	4601      	mov	r1, r0
 8006d5a:	4604      	mov	r4, r0
 8006d5c:	4650      	mov	r0, sl
 8006d5e:	f000 fcc1 	bl	80076e4 <__mcmp>
 8006d62:	2800      	cmp	r0, #0
 8006d64:	f73f adbf 	bgt.w	80068e6 <_dtoa_r+0x4b6>
 8006d68:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006d6a:	9f03      	ldr	r7, [sp, #12]
 8006d6c:	ea6f 0b03 	mvn.w	fp, r3
 8006d70:	f04f 0800 	mov.w	r8, #0
 8006d74:	4621      	mov	r1, r4
 8006d76:	4628      	mov	r0, r5
 8006d78:	f000 fa78 	bl	800726c <_Bfree>
 8006d7c:	2e00      	cmp	r6, #0
 8006d7e:	f43f aead 	beq.w	8006adc <_dtoa_r+0x6ac>
 8006d82:	f1b8 0f00 	cmp.w	r8, #0
 8006d86:	d005      	beq.n	8006d94 <_dtoa_r+0x964>
 8006d88:	45b0      	cmp	r8, r6
 8006d8a:	d003      	beq.n	8006d94 <_dtoa_r+0x964>
 8006d8c:	4641      	mov	r1, r8
 8006d8e:	4628      	mov	r0, r5
 8006d90:	f000 fa6c 	bl	800726c <_Bfree>
 8006d94:	4631      	mov	r1, r6
 8006d96:	4628      	mov	r0, r5
 8006d98:	f000 fa68 	bl	800726c <_Bfree>
 8006d9c:	e69e      	b.n	8006adc <_dtoa_r+0x6ac>
 8006d9e:	2400      	movs	r4, #0
 8006da0:	4626      	mov	r6, r4
 8006da2:	e7e1      	b.n	8006d68 <_dtoa_r+0x938>
 8006da4:	46c3      	mov	fp, r8
 8006da6:	4626      	mov	r6, r4
 8006da8:	e59d      	b.n	80068e6 <_dtoa_r+0x4b6>
 8006daa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	f000 80c8 	beq.w	8006f42 <_dtoa_r+0xb12>
 8006db2:	9b08      	ldr	r3, [sp, #32]
 8006db4:	9306      	str	r3, [sp, #24]
 8006db6:	2f00      	cmp	r7, #0
 8006db8:	dd05      	ble.n	8006dc6 <_dtoa_r+0x996>
 8006dba:	4631      	mov	r1, r6
 8006dbc:	463a      	mov	r2, r7
 8006dbe:	4628      	mov	r0, r5
 8006dc0:	f000 fc24 	bl	800760c <__lshift>
 8006dc4:	4606      	mov	r6, r0
 8006dc6:	f1b8 0f00 	cmp.w	r8, #0
 8006dca:	d05b      	beq.n	8006e84 <_dtoa_r+0xa54>
 8006dcc:	6871      	ldr	r1, [r6, #4]
 8006dce:	4628      	mov	r0, r5
 8006dd0:	f000 fa0c 	bl	80071ec <_Balloc>
 8006dd4:	4607      	mov	r7, r0
 8006dd6:	b928      	cbnz	r0, 8006de4 <_dtoa_r+0x9b4>
 8006dd8:	4b82      	ldr	r3, [pc, #520]	; (8006fe4 <_dtoa_r+0xbb4>)
 8006dda:	4602      	mov	r2, r0
 8006ddc:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006de0:	f7ff bb3a 	b.w	8006458 <_dtoa_r+0x28>
 8006de4:	6932      	ldr	r2, [r6, #16]
 8006de6:	3202      	adds	r2, #2
 8006de8:	0092      	lsls	r2, r2, #2
 8006dea:	f106 010c 	add.w	r1, r6, #12
 8006dee:	300c      	adds	r0, #12
 8006df0:	f000 fe2c 	bl	8007a4c <memcpy>
 8006df4:	2201      	movs	r2, #1
 8006df6:	4639      	mov	r1, r7
 8006df8:	4628      	mov	r0, r5
 8006dfa:	f000 fc07 	bl	800760c <__lshift>
 8006dfe:	9b03      	ldr	r3, [sp, #12]
 8006e00:	9a03      	ldr	r2, [sp, #12]
 8006e02:	3301      	adds	r3, #1
 8006e04:	9308      	str	r3, [sp, #32]
 8006e06:	9b06      	ldr	r3, [sp, #24]
 8006e08:	4413      	add	r3, r2
 8006e0a:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e0c:	9b04      	ldr	r3, [sp, #16]
 8006e0e:	f003 0301 	and.w	r3, r3, #1
 8006e12:	46b0      	mov	r8, r6
 8006e14:	930a      	str	r3, [sp, #40]	; 0x28
 8006e16:	4606      	mov	r6, r0
 8006e18:	9b08      	ldr	r3, [sp, #32]
 8006e1a:	4621      	mov	r1, r4
 8006e1c:	3b01      	subs	r3, #1
 8006e1e:	4650      	mov	r0, sl
 8006e20:	9304      	str	r3, [sp, #16]
 8006e22:	f7ff fa7e 	bl	8006322 <quorem>
 8006e26:	4641      	mov	r1, r8
 8006e28:	9006      	str	r0, [sp, #24]
 8006e2a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006e2e:	4650      	mov	r0, sl
 8006e30:	f000 fc58 	bl	80076e4 <__mcmp>
 8006e34:	4632      	mov	r2, r6
 8006e36:	9009      	str	r0, [sp, #36]	; 0x24
 8006e38:	4621      	mov	r1, r4
 8006e3a:	4628      	mov	r0, r5
 8006e3c:	f000 fc6e 	bl	800771c <__mdiff>
 8006e40:	68c2      	ldr	r2, [r0, #12]
 8006e42:	4607      	mov	r7, r0
 8006e44:	bb02      	cbnz	r2, 8006e88 <_dtoa_r+0xa58>
 8006e46:	4601      	mov	r1, r0
 8006e48:	4650      	mov	r0, sl
 8006e4a:	f000 fc4b 	bl	80076e4 <__mcmp>
 8006e4e:	4602      	mov	r2, r0
 8006e50:	4639      	mov	r1, r7
 8006e52:	4628      	mov	r0, r5
 8006e54:	920c      	str	r2, [sp, #48]	; 0x30
 8006e56:	f000 fa09 	bl	800726c <_Bfree>
 8006e5a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006e5c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006e5e:	9f08      	ldr	r7, [sp, #32]
 8006e60:	ea43 0102 	orr.w	r1, r3, r2
 8006e64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e66:	4319      	orrs	r1, r3
 8006e68:	d110      	bne.n	8006e8c <_dtoa_r+0xa5c>
 8006e6a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006e6e:	d029      	beq.n	8006ec4 <_dtoa_r+0xa94>
 8006e70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	dd02      	ble.n	8006e7c <_dtoa_r+0xa4c>
 8006e76:	9b06      	ldr	r3, [sp, #24]
 8006e78:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006e7c:	9b04      	ldr	r3, [sp, #16]
 8006e7e:	f883 9000 	strb.w	r9, [r3]
 8006e82:	e777      	b.n	8006d74 <_dtoa_r+0x944>
 8006e84:	4630      	mov	r0, r6
 8006e86:	e7ba      	b.n	8006dfe <_dtoa_r+0x9ce>
 8006e88:	2201      	movs	r2, #1
 8006e8a:	e7e1      	b.n	8006e50 <_dtoa_r+0xa20>
 8006e8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	db04      	blt.n	8006e9c <_dtoa_r+0xa6c>
 8006e92:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006e94:	430b      	orrs	r3, r1
 8006e96:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006e98:	430b      	orrs	r3, r1
 8006e9a:	d120      	bne.n	8006ede <_dtoa_r+0xaae>
 8006e9c:	2a00      	cmp	r2, #0
 8006e9e:	dded      	ble.n	8006e7c <_dtoa_r+0xa4c>
 8006ea0:	4651      	mov	r1, sl
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	4628      	mov	r0, r5
 8006ea6:	f000 fbb1 	bl	800760c <__lshift>
 8006eaa:	4621      	mov	r1, r4
 8006eac:	4682      	mov	sl, r0
 8006eae:	f000 fc19 	bl	80076e4 <__mcmp>
 8006eb2:	2800      	cmp	r0, #0
 8006eb4:	dc03      	bgt.n	8006ebe <_dtoa_r+0xa8e>
 8006eb6:	d1e1      	bne.n	8006e7c <_dtoa_r+0xa4c>
 8006eb8:	f019 0f01 	tst.w	r9, #1
 8006ebc:	d0de      	beq.n	8006e7c <_dtoa_r+0xa4c>
 8006ebe:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006ec2:	d1d8      	bne.n	8006e76 <_dtoa_r+0xa46>
 8006ec4:	9a04      	ldr	r2, [sp, #16]
 8006ec6:	2339      	movs	r3, #57	; 0x39
 8006ec8:	7013      	strb	r3, [r2, #0]
 8006eca:	463b      	mov	r3, r7
 8006ecc:	461f      	mov	r7, r3
 8006ece:	3b01      	subs	r3, #1
 8006ed0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006ed4:	2a39      	cmp	r2, #57	; 0x39
 8006ed6:	d06c      	beq.n	8006fb2 <_dtoa_r+0xb82>
 8006ed8:	3201      	adds	r2, #1
 8006eda:	701a      	strb	r2, [r3, #0]
 8006edc:	e74a      	b.n	8006d74 <_dtoa_r+0x944>
 8006ede:	2a00      	cmp	r2, #0
 8006ee0:	dd07      	ble.n	8006ef2 <_dtoa_r+0xac2>
 8006ee2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006ee6:	d0ed      	beq.n	8006ec4 <_dtoa_r+0xa94>
 8006ee8:	9a04      	ldr	r2, [sp, #16]
 8006eea:	f109 0301 	add.w	r3, r9, #1
 8006eee:	7013      	strb	r3, [r2, #0]
 8006ef0:	e740      	b.n	8006d74 <_dtoa_r+0x944>
 8006ef2:	9b08      	ldr	r3, [sp, #32]
 8006ef4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006ef6:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d043      	beq.n	8006f86 <_dtoa_r+0xb56>
 8006efe:	4651      	mov	r1, sl
 8006f00:	2300      	movs	r3, #0
 8006f02:	220a      	movs	r2, #10
 8006f04:	4628      	mov	r0, r5
 8006f06:	f000 f9d3 	bl	80072b0 <__multadd>
 8006f0a:	45b0      	cmp	r8, r6
 8006f0c:	4682      	mov	sl, r0
 8006f0e:	f04f 0300 	mov.w	r3, #0
 8006f12:	f04f 020a 	mov.w	r2, #10
 8006f16:	4641      	mov	r1, r8
 8006f18:	4628      	mov	r0, r5
 8006f1a:	d107      	bne.n	8006f2c <_dtoa_r+0xafc>
 8006f1c:	f000 f9c8 	bl	80072b0 <__multadd>
 8006f20:	4680      	mov	r8, r0
 8006f22:	4606      	mov	r6, r0
 8006f24:	9b08      	ldr	r3, [sp, #32]
 8006f26:	3301      	adds	r3, #1
 8006f28:	9308      	str	r3, [sp, #32]
 8006f2a:	e775      	b.n	8006e18 <_dtoa_r+0x9e8>
 8006f2c:	f000 f9c0 	bl	80072b0 <__multadd>
 8006f30:	4631      	mov	r1, r6
 8006f32:	4680      	mov	r8, r0
 8006f34:	2300      	movs	r3, #0
 8006f36:	220a      	movs	r2, #10
 8006f38:	4628      	mov	r0, r5
 8006f3a:	f000 f9b9 	bl	80072b0 <__multadd>
 8006f3e:	4606      	mov	r6, r0
 8006f40:	e7f0      	b.n	8006f24 <_dtoa_r+0xaf4>
 8006f42:	9b08      	ldr	r3, [sp, #32]
 8006f44:	9306      	str	r3, [sp, #24]
 8006f46:	9f03      	ldr	r7, [sp, #12]
 8006f48:	4621      	mov	r1, r4
 8006f4a:	4650      	mov	r0, sl
 8006f4c:	f7ff f9e9 	bl	8006322 <quorem>
 8006f50:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006f54:	9b03      	ldr	r3, [sp, #12]
 8006f56:	f807 9b01 	strb.w	r9, [r7], #1
 8006f5a:	1afa      	subs	r2, r7, r3
 8006f5c:	9b06      	ldr	r3, [sp, #24]
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	dd07      	ble.n	8006f72 <_dtoa_r+0xb42>
 8006f62:	4651      	mov	r1, sl
 8006f64:	2300      	movs	r3, #0
 8006f66:	220a      	movs	r2, #10
 8006f68:	4628      	mov	r0, r5
 8006f6a:	f000 f9a1 	bl	80072b0 <__multadd>
 8006f6e:	4682      	mov	sl, r0
 8006f70:	e7ea      	b.n	8006f48 <_dtoa_r+0xb18>
 8006f72:	9b06      	ldr	r3, [sp, #24]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	bfc8      	it	gt
 8006f78:	461f      	movgt	r7, r3
 8006f7a:	9b03      	ldr	r3, [sp, #12]
 8006f7c:	bfd8      	it	le
 8006f7e:	2701      	movle	r7, #1
 8006f80:	441f      	add	r7, r3
 8006f82:	f04f 0800 	mov.w	r8, #0
 8006f86:	4651      	mov	r1, sl
 8006f88:	2201      	movs	r2, #1
 8006f8a:	4628      	mov	r0, r5
 8006f8c:	f000 fb3e 	bl	800760c <__lshift>
 8006f90:	4621      	mov	r1, r4
 8006f92:	4682      	mov	sl, r0
 8006f94:	f000 fba6 	bl	80076e4 <__mcmp>
 8006f98:	2800      	cmp	r0, #0
 8006f9a:	dc96      	bgt.n	8006eca <_dtoa_r+0xa9a>
 8006f9c:	d102      	bne.n	8006fa4 <_dtoa_r+0xb74>
 8006f9e:	f019 0f01 	tst.w	r9, #1
 8006fa2:	d192      	bne.n	8006eca <_dtoa_r+0xa9a>
 8006fa4:	463b      	mov	r3, r7
 8006fa6:	461f      	mov	r7, r3
 8006fa8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006fac:	2a30      	cmp	r2, #48	; 0x30
 8006fae:	d0fa      	beq.n	8006fa6 <_dtoa_r+0xb76>
 8006fb0:	e6e0      	b.n	8006d74 <_dtoa_r+0x944>
 8006fb2:	9a03      	ldr	r2, [sp, #12]
 8006fb4:	429a      	cmp	r2, r3
 8006fb6:	d189      	bne.n	8006ecc <_dtoa_r+0xa9c>
 8006fb8:	f10b 0b01 	add.w	fp, fp, #1
 8006fbc:	2331      	movs	r3, #49	; 0x31
 8006fbe:	e796      	b.n	8006eee <_dtoa_r+0xabe>
 8006fc0:	4b09      	ldr	r3, [pc, #36]	; (8006fe8 <_dtoa_r+0xbb8>)
 8006fc2:	f7ff baa1 	b.w	8006508 <_dtoa_r+0xd8>
 8006fc6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	f47f aa79 	bne.w	80064c0 <_dtoa_r+0x90>
 8006fce:	4b07      	ldr	r3, [pc, #28]	; (8006fec <_dtoa_r+0xbbc>)
 8006fd0:	f7ff ba9a 	b.w	8006508 <_dtoa_r+0xd8>
 8006fd4:	9b06      	ldr	r3, [sp, #24]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	dcb5      	bgt.n	8006f46 <_dtoa_r+0xb16>
 8006fda:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006fdc:	2b02      	cmp	r3, #2
 8006fde:	f73f aeb4 	bgt.w	8006d4a <_dtoa_r+0x91a>
 8006fe2:	e7b0      	b.n	8006f46 <_dtoa_r+0xb16>
 8006fe4:	080091a8 	.word	0x080091a8
 8006fe8:	08009108 	.word	0x08009108
 8006fec:	0800912c 	.word	0x0800912c

08006ff0 <_free_r>:
 8006ff0:	b538      	push	{r3, r4, r5, lr}
 8006ff2:	4605      	mov	r5, r0
 8006ff4:	2900      	cmp	r1, #0
 8006ff6:	d041      	beq.n	800707c <_free_r+0x8c>
 8006ff8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ffc:	1f0c      	subs	r4, r1, #4
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	bfb8      	it	lt
 8007002:	18e4      	addlt	r4, r4, r3
 8007004:	f000 f8e6 	bl	80071d4 <__malloc_lock>
 8007008:	4a1d      	ldr	r2, [pc, #116]	; (8007080 <_free_r+0x90>)
 800700a:	6813      	ldr	r3, [r2, #0]
 800700c:	b933      	cbnz	r3, 800701c <_free_r+0x2c>
 800700e:	6063      	str	r3, [r4, #4]
 8007010:	6014      	str	r4, [r2, #0]
 8007012:	4628      	mov	r0, r5
 8007014:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007018:	f000 b8e2 	b.w	80071e0 <__malloc_unlock>
 800701c:	42a3      	cmp	r3, r4
 800701e:	d908      	bls.n	8007032 <_free_r+0x42>
 8007020:	6820      	ldr	r0, [r4, #0]
 8007022:	1821      	adds	r1, r4, r0
 8007024:	428b      	cmp	r3, r1
 8007026:	bf01      	itttt	eq
 8007028:	6819      	ldreq	r1, [r3, #0]
 800702a:	685b      	ldreq	r3, [r3, #4]
 800702c:	1809      	addeq	r1, r1, r0
 800702e:	6021      	streq	r1, [r4, #0]
 8007030:	e7ed      	b.n	800700e <_free_r+0x1e>
 8007032:	461a      	mov	r2, r3
 8007034:	685b      	ldr	r3, [r3, #4]
 8007036:	b10b      	cbz	r3, 800703c <_free_r+0x4c>
 8007038:	42a3      	cmp	r3, r4
 800703a:	d9fa      	bls.n	8007032 <_free_r+0x42>
 800703c:	6811      	ldr	r1, [r2, #0]
 800703e:	1850      	adds	r0, r2, r1
 8007040:	42a0      	cmp	r0, r4
 8007042:	d10b      	bne.n	800705c <_free_r+0x6c>
 8007044:	6820      	ldr	r0, [r4, #0]
 8007046:	4401      	add	r1, r0
 8007048:	1850      	adds	r0, r2, r1
 800704a:	4283      	cmp	r3, r0
 800704c:	6011      	str	r1, [r2, #0]
 800704e:	d1e0      	bne.n	8007012 <_free_r+0x22>
 8007050:	6818      	ldr	r0, [r3, #0]
 8007052:	685b      	ldr	r3, [r3, #4]
 8007054:	6053      	str	r3, [r2, #4]
 8007056:	4408      	add	r0, r1
 8007058:	6010      	str	r0, [r2, #0]
 800705a:	e7da      	b.n	8007012 <_free_r+0x22>
 800705c:	d902      	bls.n	8007064 <_free_r+0x74>
 800705e:	230c      	movs	r3, #12
 8007060:	602b      	str	r3, [r5, #0]
 8007062:	e7d6      	b.n	8007012 <_free_r+0x22>
 8007064:	6820      	ldr	r0, [r4, #0]
 8007066:	1821      	adds	r1, r4, r0
 8007068:	428b      	cmp	r3, r1
 800706a:	bf04      	itt	eq
 800706c:	6819      	ldreq	r1, [r3, #0]
 800706e:	685b      	ldreq	r3, [r3, #4]
 8007070:	6063      	str	r3, [r4, #4]
 8007072:	bf04      	itt	eq
 8007074:	1809      	addeq	r1, r1, r0
 8007076:	6021      	streq	r1, [r4, #0]
 8007078:	6054      	str	r4, [r2, #4]
 800707a:	e7ca      	b.n	8007012 <_free_r+0x22>
 800707c:	bd38      	pop	{r3, r4, r5, pc}
 800707e:	bf00      	nop
 8007080:	200005e4 	.word	0x200005e4

08007084 <malloc>:
 8007084:	4b02      	ldr	r3, [pc, #8]	; (8007090 <malloc+0xc>)
 8007086:	4601      	mov	r1, r0
 8007088:	6818      	ldr	r0, [r3, #0]
 800708a:	f000 b823 	b.w	80070d4 <_malloc_r>
 800708e:	bf00      	nop
 8007090:	20000074 	.word	0x20000074

08007094 <sbrk_aligned>:
 8007094:	b570      	push	{r4, r5, r6, lr}
 8007096:	4e0e      	ldr	r6, [pc, #56]	; (80070d0 <sbrk_aligned+0x3c>)
 8007098:	460c      	mov	r4, r1
 800709a:	6831      	ldr	r1, [r6, #0]
 800709c:	4605      	mov	r5, r0
 800709e:	b911      	cbnz	r1, 80070a6 <sbrk_aligned+0x12>
 80070a0:	f000 fcc4 	bl	8007a2c <_sbrk_r>
 80070a4:	6030      	str	r0, [r6, #0]
 80070a6:	4621      	mov	r1, r4
 80070a8:	4628      	mov	r0, r5
 80070aa:	f000 fcbf 	bl	8007a2c <_sbrk_r>
 80070ae:	1c43      	adds	r3, r0, #1
 80070b0:	d00a      	beq.n	80070c8 <sbrk_aligned+0x34>
 80070b2:	1cc4      	adds	r4, r0, #3
 80070b4:	f024 0403 	bic.w	r4, r4, #3
 80070b8:	42a0      	cmp	r0, r4
 80070ba:	d007      	beq.n	80070cc <sbrk_aligned+0x38>
 80070bc:	1a21      	subs	r1, r4, r0
 80070be:	4628      	mov	r0, r5
 80070c0:	f000 fcb4 	bl	8007a2c <_sbrk_r>
 80070c4:	3001      	adds	r0, #1
 80070c6:	d101      	bne.n	80070cc <sbrk_aligned+0x38>
 80070c8:	f04f 34ff 	mov.w	r4, #4294967295
 80070cc:	4620      	mov	r0, r4
 80070ce:	bd70      	pop	{r4, r5, r6, pc}
 80070d0:	200005e8 	.word	0x200005e8

080070d4 <_malloc_r>:
 80070d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070d8:	1ccd      	adds	r5, r1, #3
 80070da:	f025 0503 	bic.w	r5, r5, #3
 80070de:	3508      	adds	r5, #8
 80070e0:	2d0c      	cmp	r5, #12
 80070e2:	bf38      	it	cc
 80070e4:	250c      	movcc	r5, #12
 80070e6:	2d00      	cmp	r5, #0
 80070e8:	4607      	mov	r7, r0
 80070ea:	db01      	blt.n	80070f0 <_malloc_r+0x1c>
 80070ec:	42a9      	cmp	r1, r5
 80070ee:	d905      	bls.n	80070fc <_malloc_r+0x28>
 80070f0:	230c      	movs	r3, #12
 80070f2:	603b      	str	r3, [r7, #0]
 80070f4:	2600      	movs	r6, #0
 80070f6:	4630      	mov	r0, r6
 80070f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070fc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80071d0 <_malloc_r+0xfc>
 8007100:	f000 f868 	bl	80071d4 <__malloc_lock>
 8007104:	f8d8 3000 	ldr.w	r3, [r8]
 8007108:	461c      	mov	r4, r3
 800710a:	bb5c      	cbnz	r4, 8007164 <_malloc_r+0x90>
 800710c:	4629      	mov	r1, r5
 800710e:	4638      	mov	r0, r7
 8007110:	f7ff ffc0 	bl	8007094 <sbrk_aligned>
 8007114:	1c43      	adds	r3, r0, #1
 8007116:	4604      	mov	r4, r0
 8007118:	d155      	bne.n	80071c6 <_malloc_r+0xf2>
 800711a:	f8d8 4000 	ldr.w	r4, [r8]
 800711e:	4626      	mov	r6, r4
 8007120:	2e00      	cmp	r6, #0
 8007122:	d145      	bne.n	80071b0 <_malloc_r+0xdc>
 8007124:	2c00      	cmp	r4, #0
 8007126:	d048      	beq.n	80071ba <_malloc_r+0xe6>
 8007128:	6823      	ldr	r3, [r4, #0]
 800712a:	4631      	mov	r1, r6
 800712c:	4638      	mov	r0, r7
 800712e:	eb04 0903 	add.w	r9, r4, r3
 8007132:	f000 fc7b 	bl	8007a2c <_sbrk_r>
 8007136:	4581      	cmp	r9, r0
 8007138:	d13f      	bne.n	80071ba <_malloc_r+0xe6>
 800713a:	6821      	ldr	r1, [r4, #0]
 800713c:	1a6d      	subs	r5, r5, r1
 800713e:	4629      	mov	r1, r5
 8007140:	4638      	mov	r0, r7
 8007142:	f7ff ffa7 	bl	8007094 <sbrk_aligned>
 8007146:	3001      	adds	r0, #1
 8007148:	d037      	beq.n	80071ba <_malloc_r+0xe6>
 800714a:	6823      	ldr	r3, [r4, #0]
 800714c:	442b      	add	r3, r5
 800714e:	6023      	str	r3, [r4, #0]
 8007150:	f8d8 3000 	ldr.w	r3, [r8]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d038      	beq.n	80071ca <_malloc_r+0xf6>
 8007158:	685a      	ldr	r2, [r3, #4]
 800715a:	42a2      	cmp	r2, r4
 800715c:	d12b      	bne.n	80071b6 <_malloc_r+0xe2>
 800715e:	2200      	movs	r2, #0
 8007160:	605a      	str	r2, [r3, #4]
 8007162:	e00f      	b.n	8007184 <_malloc_r+0xb0>
 8007164:	6822      	ldr	r2, [r4, #0]
 8007166:	1b52      	subs	r2, r2, r5
 8007168:	d41f      	bmi.n	80071aa <_malloc_r+0xd6>
 800716a:	2a0b      	cmp	r2, #11
 800716c:	d917      	bls.n	800719e <_malloc_r+0xca>
 800716e:	1961      	adds	r1, r4, r5
 8007170:	42a3      	cmp	r3, r4
 8007172:	6025      	str	r5, [r4, #0]
 8007174:	bf18      	it	ne
 8007176:	6059      	strne	r1, [r3, #4]
 8007178:	6863      	ldr	r3, [r4, #4]
 800717a:	bf08      	it	eq
 800717c:	f8c8 1000 	streq.w	r1, [r8]
 8007180:	5162      	str	r2, [r4, r5]
 8007182:	604b      	str	r3, [r1, #4]
 8007184:	4638      	mov	r0, r7
 8007186:	f104 060b 	add.w	r6, r4, #11
 800718a:	f000 f829 	bl	80071e0 <__malloc_unlock>
 800718e:	f026 0607 	bic.w	r6, r6, #7
 8007192:	1d23      	adds	r3, r4, #4
 8007194:	1af2      	subs	r2, r6, r3
 8007196:	d0ae      	beq.n	80070f6 <_malloc_r+0x22>
 8007198:	1b9b      	subs	r3, r3, r6
 800719a:	50a3      	str	r3, [r4, r2]
 800719c:	e7ab      	b.n	80070f6 <_malloc_r+0x22>
 800719e:	42a3      	cmp	r3, r4
 80071a0:	6862      	ldr	r2, [r4, #4]
 80071a2:	d1dd      	bne.n	8007160 <_malloc_r+0x8c>
 80071a4:	f8c8 2000 	str.w	r2, [r8]
 80071a8:	e7ec      	b.n	8007184 <_malloc_r+0xb0>
 80071aa:	4623      	mov	r3, r4
 80071ac:	6864      	ldr	r4, [r4, #4]
 80071ae:	e7ac      	b.n	800710a <_malloc_r+0x36>
 80071b0:	4634      	mov	r4, r6
 80071b2:	6876      	ldr	r6, [r6, #4]
 80071b4:	e7b4      	b.n	8007120 <_malloc_r+0x4c>
 80071b6:	4613      	mov	r3, r2
 80071b8:	e7cc      	b.n	8007154 <_malloc_r+0x80>
 80071ba:	230c      	movs	r3, #12
 80071bc:	603b      	str	r3, [r7, #0]
 80071be:	4638      	mov	r0, r7
 80071c0:	f000 f80e 	bl	80071e0 <__malloc_unlock>
 80071c4:	e797      	b.n	80070f6 <_malloc_r+0x22>
 80071c6:	6025      	str	r5, [r4, #0]
 80071c8:	e7dc      	b.n	8007184 <_malloc_r+0xb0>
 80071ca:	605b      	str	r3, [r3, #4]
 80071cc:	deff      	udf	#255	; 0xff
 80071ce:	bf00      	nop
 80071d0:	200005e4 	.word	0x200005e4

080071d4 <__malloc_lock>:
 80071d4:	4801      	ldr	r0, [pc, #4]	; (80071dc <__malloc_lock+0x8>)
 80071d6:	f7ff b8a2 	b.w	800631e <__retarget_lock_acquire_recursive>
 80071da:	bf00      	nop
 80071dc:	200005e0 	.word	0x200005e0

080071e0 <__malloc_unlock>:
 80071e0:	4801      	ldr	r0, [pc, #4]	; (80071e8 <__malloc_unlock+0x8>)
 80071e2:	f7ff b89d 	b.w	8006320 <__retarget_lock_release_recursive>
 80071e6:	bf00      	nop
 80071e8:	200005e0 	.word	0x200005e0

080071ec <_Balloc>:
 80071ec:	b570      	push	{r4, r5, r6, lr}
 80071ee:	69c6      	ldr	r6, [r0, #28]
 80071f0:	4604      	mov	r4, r0
 80071f2:	460d      	mov	r5, r1
 80071f4:	b976      	cbnz	r6, 8007214 <_Balloc+0x28>
 80071f6:	2010      	movs	r0, #16
 80071f8:	f7ff ff44 	bl	8007084 <malloc>
 80071fc:	4602      	mov	r2, r0
 80071fe:	61e0      	str	r0, [r4, #28]
 8007200:	b920      	cbnz	r0, 800720c <_Balloc+0x20>
 8007202:	4b18      	ldr	r3, [pc, #96]	; (8007264 <_Balloc+0x78>)
 8007204:	4818      	ldr	r0, [pc, #96]	; (8007268 <_Balloc+0x7c>)
 8007206:	216b      	movs	r1, #107	; 0x6b
 8007208:	f000 fc2e 	bl	8007a68 <__assert_func>
 800720c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007210:	6006      	str	r6, [r0, #0]
 8007212:	60c6      	str	r6, [r0, #12]
 8007214:	69e6      	ldr	r6, [r4, #28]
 8007216:	68f3      	ldr	r3, [r6, #12]
 8007218:	b183      	cbz	r3, 800723c <_Balloc+0x50>
 800721a:	69e3      	ldr	r3, [r4, #28]
 800721c:	68db      	ldr	r3, [r3, #12]
 800721e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007222:	b9b8      	cbnz	r0, 8007254 <_Balloc+0x68>
 8007224:	2101      	movs	r1, #1
 8007226:	fa01 f605 	lsl.w	r6, r1, r5
 800722a:	1d72      	adds	r2, r6, #5
 800722c:	0092      	lsls	r2, r2, #2
 800722e:	4620      	mov	r0, r4
 8007230:	f000 fc38 	bl	8007aa4 <_calloc_r>
 8007234:	b160      	cbz	r0, 8007250 <_Balloc+0x64>
 8007236:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800723a:	e00e      	b.n	800725a <_Balloc+0x6e>
 800723c:	2221      	movs	r2, #33	; 0x21
 800723e:	2104      	movs	r1, #4
 8007240:	4620      	mov	r0, r4
 8007242:	f000 fc2f 	bl	8007aa4 <_calloc_r>
 8007246:	69e3      	ldr	r3, [r4, #28]
 8007248:	60f0      	str	r0, [r6, #12]
 800724a:	68db      	ldr	r3, [r3, #12]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d1e4      	bne.n	800721a <_Balloc+0x2e>
 8007250:	2000      	movs	r0, #0
 8007252:	bd70      	pop	{r4, r5, r6, pc}
 8007254:	6802      	ldr	r2, [r0, #0]
 8007256:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800725a:	2300      	movs	r3, #0
 800725c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007260:	e7f7      	b.n	8007252 <_Balloc+0x66>
 8007262:	bf00      	nop
 8007264:	08009139 	.word	0x08009139
 8007268:	080091b9 	.word	0x080091b9

0800726c <_Bfree>:
 800726c:	b570      	push	{r4, r5, r6, lr}
 800726e:	69c6      	ldr	r6, [r0, #28]
 8007270:	4605      	mov	r5, r0
 8007272:	460c      	mov	r4, r1
 8007274:	b976      	cbnz	r6, 8007294 <_Bfree+0x28>
 8007276:	2010      	movs	r0, #16
 8007278:	f7ff ff04 	bl	8007084 <malloc>
 800727c:	4602      	mov	r2, r0
 800727e:	61e8      	str	r0, [r5, #28]
 8007280:	b920      	cbnz	r0, 800728c <_Bfree+0x20>
 8007282:	4b09      	ldr	r3, [pc, #36]	; (80072a8 <_Bfree+0x3c>)
 8007284:	4809      	ldr	r0, [pc, #36]	; (80072ac <_Bfree+0x40>)
 8007286:	218f      	movs	r1, #143	; 0x8f
 8007288:	f000 fbee 	bl	8007a68 <__assert_func>
 800728c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007290:	6006      	str	r6, [r0, #0]
 8007292:	60c6      	str	r6, [r0, #12]
 8007294:	b13c      	cbz	r4, 80072a6 <_Bfree+0x3a>
 8007296:	69eb      	ldr	r3, [r5, #28]
 8007298:	6862      	ldr	r2, [r4, #4]
 800729a:	68db      	ldr	r3, [r3, #12]
 800729c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80072a0:	6021      	str	r1, [r4, #0]
 80072a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80072a6:	bd70      	pop	{r4, r5, r6, pc}
 80072a8:	08009139 	.word	0x08009139
 80072ac:	080091b9 	.word	0x080091b9

080072b0 <__multadd>:
 80072b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072b4:	690d      	ldr	r5, [r1, #16]
 80072b6:	4607      	mov	r7, r0
 80072b8:	460c      	mov	r4, r1
 80072ba:	461e      	mov	r6, r3
 80072bc:	f101 0c14 	add.w	ip, r1, #20
 80072c0:	2000      	movs	r0, #0
 80072c2:	f8dc 3000 	ldr.w	r3, [ip]
 80072c6:	b299      	uxth	r1, r3
 80072c8:	fb02 6101 	mla	r1, r2, r1, r6
 80072cc:	0c1e      	lsrs	r6, r3, #16
 80072ce:	0c0b      	lsrs	r3, r1, #16
 80072d0:	fb02 3306 	mla	r3, r2, r6, r3
 80072d4:	b289      	uxth	r1, r1
 80072d6:	3001      	adds	r0, #1
 80072d8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80072dc:	4285      	cmp	r5, r0
 80072de:	f84c 1b04 	str.w	r1, [ip], #4
 80072e2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80072e6:	dcec      	bgt.n	80072c2 <__multadd+0x12>
 80072e8:	b30e      	cbz	r6, 800732e <__multadd+0x7e>
 80072ea:	68a3      	ldr	r3, [r4, #8]
 80072ec:	42ab      	cmp	r3, r5
 80072ee:	dc19      	bgt.n	8007324 <__multadd+0x74>
 80072f0:	6861      	ldr	r1, [r4, #4]
 80072f2:	4638      	mov	r0, r7
 80072f4:	3101      	adds	r1, #1
 80072f6:	f7ff ff79 	bl	80071ec <_Balloc>
 80072fa:	4680      	mov	r8, r0
 80072fc:	b928      	cbnz	r0, 800730a <__multadd+0x5a>
 80072fe:	4602      	mov	r2, r0
 8007300:	4b0c      	ldr	r3, [pc, #48]	; (8007334 <__multadd+0x84>)
 8007302:	480d      	ldr	r0, [pc, #52]	; (8007338 <__multadd+0x88>)
 8007304:	21ba      	movs	r1, #186	; 0xba
 8007306:	f000 fbaf 	bl	8007a68 <__assert_func>
 800730a:	6922      	ldr	r2, [r4, #16]
 800730c:	3202      	adds	r2, #2
 800730e:	f104 010c 	add.w	r1, r4, #12
 8007312:	0092      	lsls	r2, r2, #2
 8007314:	300c      	adds	r0, #12
 8007316:	f000 fb99 	bl	8007a4c <memcpy>
 800731a:	4621      	mov	r1, r4
 800731c:	4638      	mov	r0, r7
 800731e:	f7ff ffa5 	bl	800726c <_Bfree>
 8007322:	4644      	mov	r4, r8
 8007324:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007328:	3501      	adds	r5, #1
 800732a:	615e      	str	r6, [r3, #20]
 800732c:	6125      	str	r5, [r4, #16]
 800732e:	4620      	mov	r0, r4
 8007330:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007334:	080091a8 	.word	0x080091a8
 8007338:	080091b9 	.word	0x080091b9

0800733c <__hi0bits>:
 800733c:	0c02      	lsrs	r2, r0, #16
 800733e:	0412      	lsls	r2, r2, #16
 8007340:	4603      	mov	r3, r0
 8007342:	b9ca      	cbnz	r2, 8007378 <__hi0bits+0x3c>
 8007344:	0403      	lsls	r3, r0, #16
 8007346:	2010      	movs	r0, #16
 8007348:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800734c:	bf04      	itt	eq
 800734e:	021b      	lsleq	r3, r3, #8
 8007350:	3008      	addeq	r0, #8
 8007352:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007356:	bf04      	itt	eq
 8007358:	011b      	lsleq	r3, r3, #4
 800735a:	3004      	addeq	r0, #4
 800735c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007360:	bf04      	itt	eq
 8007362:	009b      	lsleq	r3, r3, #2
 8007364:	3002      	addeq	r0, #2
 8007366:	2b00      	cmp	r3, #0
 8007368:	db05      	blt.n	8007376 <__hi0bits+0x3a>
 800736a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800736e:	f100 0001 	add.w	r0, r0, #1
 8007372:	bf08      	it	eq
 8007374:	2020      	moveq	r0, #32
 8007376:	4770      	bx	lr
 8007378:	2000      	movs	r0, #0
 800737a:	e7e5      	b.n	8007348 <__hi0bits+0xc>

0800737c <__lo0bits>:
 800737c:	6803      	ldr	r3, [r0, #0]
 800737e:	4602      	mov	r2, r0
 8007380:	f013 0007 	ands.w	r0, r3, #7
 8007384:	d00b      	beq.n	800739e <__lo0bits+0x22>
 8007386:	07d9      	lsls	r1, r3, #31
 8007388:	d421      	bmi.n	80073ce <__lo0bits+0x52>
 800738a:	0798      	lsls	r0, r3, #30
 800738c:	bf49      	itett	mi
 800738e:	085b      	lsrmi	r3, r3, #1
 8007390:	089b      	lsrpl	r3, r3, #2
 8007392:	2001      	movmi	r0, #1
 8007394:	6013      	strmi	r3, [r2, #0]
 8007396:	bf5c      	itt	pl
 8007398:	6013      	strpl	r3, [r2, #0]
 800739a:	2002      	movpl	r0, #2
 800739c:	4770      	bx	lr
 800739e:	b299      	uxth	r1, r3
 80073a0:	b909      	cbnz	r1, 80073a6 <__lo0bits+0x2a>
 80073a2:	0c1b      	lsrs	r3, r3, #16
 80073a4:	2010      	movs	r0, #16
 80073a6:	b2d9      	uxtb	r1, r3
 80073a8:	b909      	cbnz	r1, 80073ae <__lo0bits+0x32>
 80073aa:	3008      	adds	r0, #8
 80073ac:	0a1b      	lsrs	r3, r3, #8
 80073ae:	0719      	lsls	r1, r3, #28
 80073b0:	bf04      	itt	eq
 80073b2:	091b      	lsreq	r3, r3, #4
 80073b4:	3004      	addeq	r0, #4
 80073b6:	0799      	lsls	r1, r3, #30
 80073b8:	bf04      	itt	eq
 80073ba:	089b      	lsreq	r3, r3, #2
 80073bc:	3002      	addeq	r0, #2
 80073be:	07d9      	lsls	r1, r3, #31
 80073c0:	d403      	bmi.n	80073ca <__lo0bits+0x4e>
 80073c2:	085b      	lsrs	r3, r3, #1
 80073c4:	f100 0001 	add.w	r0, r0, #1
 80073c8:	d003      	beq.n	80073d2 <__lo0bits+0x56>
 80073ca:	6013      	str	r3, [r2, #0]
 80073cc:	4770      	bx	lr
 80073ce:	2000      	movs	r0, #0
 80073d0:	4770      	bx	lr
 80073d2:	2020      	movs	r0, #32
 80073d4:	4770      	bx	lr
	...

080073d8 <__i2b>:
 80073d8:	b510      	push	{r4, lr}
 80073da:	460c      	mov	r4, r1
 80073dc:	2101      	movs	r1, #1
 80073de:	f7ff ff05 	bl	80071ec <_Balloc>
 80073e2:	4602      	mov	r2, r0
 80073e4:	b928      	cbnz	r0, 80073f2 <__i2b+0x1a>
 80073e6:	4b05      	ldr	r3, [pc, #20]	; (80073fc <__i2b+0x24>)
 80073e8:	4805      	ldr	r0, [pc, #20]	; (8007400 <__i2b+0x28>)
 80073ea:	f240 1145 	movw	r1, #325	; 0x145
 80073ee:	f000 fb3b 	bl	8007a68 <__assert_func>
 80073f2:	2301      	movs	r3, #1
 80073f4:	6144      	str	r4, [r0, #20]
 80073f6:	6103      	str	r3, [r0, #16]
 80073f8:	bd10      	pop	{r4, pc}
 80073fa:	bf00      	nop
 80073fc:	080091a8 	.word	0x080091a8
 8007400:	080091b9 	.word	0x080091b9

08007404 <__multiply>:
 8007404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007408:	4691      	mov	r9, r2
 800740a:	690a      	ldr	r2, [r1, #16]
 800740c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007410:	429a      	cmp	r2, r3
 8007412:	bfb8      	it	lt
 8007414:	460b      	movlt	r3, r1
 8007416:	460c      	mov	r4, r1
 8007418:	bfbc      	itt	lt
 800741a:	464c      	movlt	r4, r9
 800741c:	4699      	movlt	r9, r3
 800741e:	6927      	ldr	r7, [r4, #16]
 8007420:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007424:	68a3      	ldr	r3, [r4, #8]
 8007426:	6861      	ldr	r1, [r4, #4]
 8007428:	eb07 060a 	add.w	r6, r7, sl
 800742c:	42b3      	cmp	r3, r6
 800742e:	b085      	sub	sp, #20
 8007430:	bfb8      	it	lt
 8007432:	3101      	addlt	r1, #1
 8007434:	f7ff feda 	bl	80071ec <_Balloc>
 8007438:	b930      	cbnz	r0, 8007448 <__multiply+0x44>
 800743a:	4602      	mov	r2, r0
 800743c:	4b44      	ldr	r3, [pc, #272]	; (8007550 <__multiply+0x14c>)
 800743e:	4845      	ldr	r0, [pc, #276]	; (8007554 <__multiply+0x150>)
 8007440:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007444:	f000 fb10 	bl	8007a68 <__assert_func>
 8007448:	f100 0514 	add.w	r5, r0, #20
 800744c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007450:	462b      	mov	r3, r5
 8007452:	2200      	movs	r2, #0
 8007454:	4543      	cmp	r3, r8
 8007456:	d321      	bcc.n	800749c <__multiply+0x98>
 8007458:	f104 0314 	add.w	r3, r4, #20
 800745c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007460:	f109 0314 	add.w	r3, r9, #20
 8007464:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007468:	9202      	str	r2, [sp, #8]
 800746a:	1b3a      	subs	r2, r7, r4
 800746c:	3a15      	subs	r2, #21
 800746e:	f022 0203 	bic.w	r2, r2, #3
 8007472:	3204      	adds	r2, #4
 8007474:	f104 0115 	add.w	r1, r4, #21
 8007478:	428f      	cmp	r7, r1
 800747a:	bf38      	it	cc
 800747c:	2204      	movcc	r2, #4
 800747e:	9201      	str	r2, [sp, #4]
 8007480:	9a02      	ldr	r2, [sp, #8]
 8007482:	9303      	str	r3, [sp, #12]
 8007484:	429a      	cmp	r2, r3
 8007486:	d80c      	bhi.n	80074a2 <__multiply+0x9e>
 8007488:	2e00      	cmp	r6, #0
 800748a:	dd03      	ble.n	8007494 <__multiply+0x90>
 800748c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007490:	2b00      	cmp	r3, #0
 8007492:	d05a      	beq.n	800754a <__multiply+0x146>
 8007494:	6106      	str	r6, [r0, #16]
 8007496:	b005      	add	sp, #20
 8007498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800749c:	f843 2b04 	str.w	r2, [r3], #4
 80074a0:	e7d8      	b.n	8007454 <__multiply+0x50>
 80074a2:	f8b3 a000 	ldrh.w	sl, [r3]
 80074a6:	f1ba 0f00 	cmp.w	sl, #0
 80074aa:	d023      	beq.n	80074f4 <__multiply+0xf0>
 80074ac:	f104 0e14 	add.w	lr, r4, #20
 80074b0:	46a9      	mov	r9, r5
 80074b2:	f04f 0c00 	mov.w	ip, #0
 80074b6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80074ba:	f8d9 1000 	ldr.w	r1, [r9]
 80074be:	fa1f fb82 	uxth.w	fp, r2
 80074c2:	b289      	uxth	r1, r1
 80074c4:	fb0a 110b 	mla	r1, sl, fp, r1
 80074c8:	4461      	add	r1, ip
 80074ca:	f8d9 c000 	ldr.w	ip, [r9]
 80074ce:	0c12      	lsrs	r2, r2, #16
 80074d0:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80074d4:	fb0a c202 	mla	r2, sl, r2, ip
 80074d8:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80074dc:	b289      	uxth	r1, r1
 80074de:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80074e2:	4577      	cmp	r7, lr
 80074e4:	f849 1b04 	str.w	r1, [r9], #4
 80074e8:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80074ec:	d8e3      	bhi.n	80074b6 <__multiply+0xb2>
 80074ee:	9a01      	ldr	r2, [sp, #4]
 80074f0:	f845 c002 	str.w	ip, [r5, r2]
 80074f4:	9a03      	ldr	r2, [sp, #12]
 80074f6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80074fa:	3304      	adds	r3, #4
 80074fc:	f1b9 0f00 	cmp.w	r9, #0
 8007500:	d021      	beq.n	8007546 <__multiply+0x142>
 8007502:	6829      	ldr	r1, [r5, #0]
 8007504:	f104 0c14 	add.w	ip, r4, #20
 8007508:	46ae      	mov	lr, r5
 800750a:	f04f 0a00 	mov.w	sl, #0
 800750e:	f8bc b000 	ldrh.w	fp, [ip]
 8007512:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007516:	fb09 220b 	mla	r2, r9, fp, r2
 800751a:	4452      	add	r2, sl
 800751c:	b289      	uxth	r1, r1
 800751e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007522:	f84e 1b04 	str.w	r1, [lr], #4
 8007526:	f85c 1b04 	ldr.w	r1, [ip], #4
 800752a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800752e:	f8be 1000 	ldrh.w	r1, [lr]
 8007532:	fb09 110a 	mla	r1, r9, sl, r1
 8007536:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800753a:	4567      	cmp	r7, ip
 800753c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007540:	d8e5      	bhi.n	800750e <__multiply+0x10a>
 8007542:	9a01      	ldr	r2, [sp, #4]
 8007544:	50a9      	str	r1, [r5, r2]
 8007546:	3504      	adds	r5, #4
 8007548:	e79a      	b.n	8007480 <__multiply+0x7c>
 800754a:	3e01      	subs	r6, #1
 800754c:	e79c      	b.n	8007488 <__multiply+0x84>
 800754e:	bf00      	nop
 8007550:	080091a8 	.word	0x080091a8
 8007554:	080091b9 	.word	0x080091b9

08007558 <__pow5mult>:
 8007558:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800755c:	4615      	mov	r5, r2
 800755e:	f012 0203 	ands.w	r2, r2, #3
 8007562:	4606      	mov	r6, r0
 8007564:	460f      	mov	r7, r1
 8007566:	d007      	beq.n	8007578 <__pow5mult+0x20>
 8007568:	4c25      	ldr	r4, [pc, #148]	; (8007600 <__pow5mult+0xa8>)
 800756a:	3a01      	subs	r2, #1
 800756c:	2300      	movs	r3, #0
 800756e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007572:	f7ff fe9d 	bl	80072b0 <__multadd>
 8007576:	4607      	mov	r7, r0
 8007578:	10ad      	asrs	r5, r5, #2
 800757a:	d03d      	beq.n	80075f8 <__pow5mult+0xa0>
 800757c:	69f4      	ldr	r4, [r6, #28]
 800757e:	b97c      	cbnz	r4, 80075a0 <__pow5mult+0x48>
 8007580:	2010      	movs	r0, #16
 8007582:	f7ff fd7f 	bl	8007084 <malloc>
 8007586:	4602      	mov	r2, r0
 8007588:	61f0      	str	r0, [r6, #28]
 800758a:	b928      	cbnz	r0, 8007598 <__pow5mult+0x40>
 800758c:	4b1d      	ldr	r3, [pc, #116]	; (8007604 <__pow5mult+0xac>)
 800758e:	481e      	ldr	r0, [pc, #120]	; (8007608 <__pow5mult+0xb0>)
 8007590:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007594:	f000 fa68 	bl	8007a68 <__assert_func>
 8007598:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800759c:	6004      	str	r4, [r0, #0]
 800759e:	60c4      	str	r4, [r0, #12]
 80075a0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80075a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80075a8:	b94c      	cbnz	r4, 80075be <__pow5mult+0x66>
 80075aa:	f240 2171 	movw	r1, #625	; 0x271
 80075ae:	4630      	mov	r0, r6
 80075b0:	f7ff ff12 	bl	80073d8 <__i2b>
 80075b4:	2300      	movs	r3, #0
 80075b6:	f8c8 0008 	str.w	r0, [r8, #8]
 80075ba:	4604      	mov	r4, r0
 80075bc:	6003      	str	r3, [r0, #0]
 80075be:	f04f 0900 	mov.w	r9, #0
 80075c2:	07eb      	lsls	r3, r5, #31
 80075c4:	d50a      	bpl.n	80075dc <__pow5mult+0x84>
 80075c6:	4639      	mov	r1, r7
 80075c8:	4622      	mov	r2, r4
 80075ca:	4630      	mov	r0, r6
 80075cc:	f7ff ff1a 	bl	8007404 <__multiply>
 80075d0:	4639      	mov	r1, r7
 80075d2:	4680      	mov	r8, r0
 80075d4:	4630      	mov	r0, r6
 80075d6:	f7ff fe49 	bl	800726c <_Bfree>
 80075da:	4647      	mov	r7, r8
 80075dc:	106d      	asrs	r5, r5, #1
 80075de:	d00b      	beq.n	80075f8 <__pow5mult+0xa0>
 80075e0:	6820      	ldr	r0, [r4, #0]
 80075e2:	b938      	cbnz	r0, 80075f4 <__pow5mult+0x9c>
 80075e4:	4622      	mov	r2, r4
 80075e6:	4621      	mov	r1, r4
 80075e8:	4630      	mov	r0, r6
 80075ea:	f7ff ff0b 	bl	8007404 <__multiply>
 80075ee:	6020      	str	r0, [r4, #0]
 80075f0:	f8c0 9000 	str.w	r9, [r0]
 80075f4:	4604      	mov	r4, r0
 80075f6:	e7e4      	b.n	80075c2 <__pow5mult+0x6a>
 80075f8:	4638      	mov	r0, r7
 80075fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075fe:	bf00      	nop
 8007600:	08009308 	.word	0x08009308
 8007604:	08009139 	.word	0x08009139
 8007608:	080091b9 	.word	0x080091b9

0800760c <__lshift>:
 800760c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007610:	460c      	mov	r4, r1
 8007612:	6849      	ldr	r1, [r1, #4]
 8007614:	6923      	ldr	r3, [r4, #16]
 8007616:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800761a:	68a3      	ldr	r3, [r4, #8]
 800761c:	4607      	mov	r7, r0
 800761e:	4691      	mov	r9, r2
 8007620:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007624:	f108 0601 	add.w	r6, r8, #1
 8007628:	42b3      	cmp	r3, r6
 800762a:	db0b      	blt.n	8007644 <__lshift+0x38>
 800762c:	4638      	mov	r0, r7
 800762e:	f7ff fddd 	bl	80071ec <_Balloc>
 8007632:	4605      	mov	r5, r0
 8007634:	b948      	cbnz	r0, 800764a <__lshift+0x3e>
 8007636:	4602      	mov	r2, r0
 8007638:	4b28      	ldr	r3, [pc, #160]	; (80076dc <__lshift+0xd0>)
 800763a:	4829      	ldr	r0, [pc, #164]	; (80076e0 <__lshift+0xd4>)
 800763c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007640:	f000 fa12 	bl	8007a68 <__assert_func>
 8007644:	3101      	adds	r1, #1
 8007646:	005b      	lsls	r3, r3, #1
 8007648:	e7ee      	b.n	8007628 <__lshift+0x1c>
 800764a:	2300      	movs	r3, #0
 800764c:	f100 0114 	add.w	r1, r0, #20
 8007650:	f100 0210 	add.w	r2, r0, #16
 8007654:	4618      	mov	r0, r3
 8007656:	4553      	cmp	r3, sl
 8007658:	db33      	blt.n	80076c2 <__lshift+0xb6>
 800765a:	6920      	ldr	r0, [r4, #16]
 800765c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007660:	f104 0314 	add.w	r3, r4, #20
 8007664:	f019 091f 	ands.w	r9, r9, #31
 8007668:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800766c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007670:	d02b      	beq.n	80076ca <__lshift+0xbe>
 8007672:	f1c9 0e20 	rsb	lr, r9, #32
 8007676:	468a      	mov	sl, r1
 8007678:	2200      	movs	r2, #0
 800767a:	6818      	ldr	r0, [r3, #0]
 800767c:	fa00 f009 	lsl.w	r0, r0, r9
 8007680:	4310      	orrs	r0, r2
 8007682:	f84a 0b04 	str.w	r0, [sl], #4
 8007686:	f853 2b04 	ldr.w	r2, [r3], #4
 800768a:	459c      	cmp	ip, r3
 800768c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007690:	d8f3      	bhi.n	800767a <__lshift+0x6e>
 8007692:	ebac 0304 	sub.w	r3, ip, r4
 8007696:	3b15      	subs	r3, #21
 8007698:	f023 0303 	bic.w	r3, r3, #3
 800769c:	3304      	adds	r3, #4
 800769e:	f104 0015 	add.w	r0, r4, #21
 80076a2:	4584      	cmp	ip, r0
 80076a4:	bf38      	it	cc
 80076a6:	2304      	movcc	r3, #4
 80076a8:	50ca      	str	r2, [r1, r3]
 80076aa:	b10a      	cbz	r2, 80076b0 <__lshift+0xa4>
 80076ac:	f108 0602 	add.w	r6, r8, #2
 80076b0:	3e01      	subs	r6, #1
 80076b2:	4638      	mov	r0, r7
 80076b4:	612e      	str	r6, [r5, #16]
 80076b6:	4621      	mov	r1, r4
 80076b8:	f7ff fdd8 	bl	800726c <_Bfree>
 80076bc:	4628      	mov	r0, r5
 80076be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076c2:	f842 0f04 	str.w	r0, [r2, #4]!
 80076c6:	3301      	adds	r3, #1
 80076c8:	e7c5      	b.n	8007656 <__lshift+0x4a>
 80076ca:	3904      	subs	r1, #4
 80076cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80076d0:	f841 2f04 	str.w	r2, [r1, #4]!
 80076d4:	459c      	cmp	ip, r3
 80076d6:	d8f9      	bhi.n	80076cc <__lshift+0xc0>
 80076d8:	e7ea      	b.n	80076b0 <__lshift+0xa4>
 80076da:	bf00      	nop
 80076dc:	080091a8 	.word	0x080091a8
 80076e0:	080091b9 	.word	0x080091b9

080076e4 <__mcmp>:
 80076e4:	690a      	ldr	r2, [r1, #16]
 80076e6:	4603      	mov	r3, r0
 80076e8:	6900      	ldr	r0, [r0, #16]
 80076ea:	1a80      	subs	r0, r0, r2
 80076ec:	b530      	push	{r4, r5, lr}
 80076ee:	d10d      	bne.n	800770c <__mcmp+0x28>
 80076f0:	3314      	adds	r3, #20
 80076f2:	3114      	adds	r1, #20
 80076f4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80076f8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80076fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007700:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007704:	4295      	cmp	r5, r2
 8007706:	d002      	beq.n	800770e <__mcmp+0x2a>
 8007708:	d304      	bcc.n	8007714 <__mcmp+0x30>
 800770a:	2001      	movs	r0, #1
 800770c:	bd30      	pop	{r4, r5, pc}
 800770e:	42a3      	cmp	r3, r4
 8007710:	d3f4      	bcc.n	80076fc <__mcmp+0x18>
 8007712:	e7fb      	b.n	800770c <__mcmp+0x28>
 8007714:	f04f 30ff 	mov.w	r0, #4294967295
 8007718:	e7f8      	b.n	800770c <__mcmp+0x28>
	...

0800771c <__mdiff>:
 800771c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007720:	460d      	mov	r5, r1
 8007722:	4607      	mov	r7, r0
 8007724:	4611      	mov	r1, r2
 8007726:	4628      	mov	r0, r5
 8007728:	4614      	mov	r4, r2
 800772a:	f7ff ffdb 	bl	80076e4 <__mcmp>
 800772e:	1e06      	subs	r6, r0, #0
 8007730:	d111      	bne.n	8007756 <__mdiff+0x3a>
 8007732:	4631      	mov	r1, r6
 8007734:	4638      	mov	r0, r7
 8007736:	f7ff fd59 	bl	80071ec <_Balloc>
 800773a:	4602      	mov	r2, r0
 800773c:	b928      	cbnz	r0, 800774a <__mdiff+0x2e>
 800773e:	4b39      	ldr	r3, [pc, #228]	; (8007824 <__mdiff+0x108>)
 8007740:	f240 2137 	movw	r1, #567	; 0x237
 8007744:	4838      	ldr	r0, [pc, #224]	; (8007828 <__mdiff+0x10c>)
 8007746:	f000 f98f 	bl	8007a68 <__assert_func>
 800774a:	2301      	movs	r3, #1
 800774c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007750:	4610      	mov	r0, r2
 8007752:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007756:	bfa4      	itt	ge
 8007758:	4623      	movge	r3, r4
 800775a:	462c      	movge	r4, r5
 800775c:	4638      	mov	r0, r7
 800775e:	6861      	ldr	r1, [r4, #4]
 8007760:	bfa6      	itte	ge
 8007762:	461d      	movge	r5, r3
 8007764:	2600      	movge	r6, #0
 8007766:	2601      	movlt	r6, #1
 8007768:	f7ff fd40 	bl	80071ec <_Balloc>
 800776c:	4602      	mov	r2, r0
 800776e:	b918      	cbnz	r0, 8007778 <__mdiff+0x5c>
 8007770:	4b2c      	ldr	r3, [pc, #176]	; (8007824 <__mdiff+0x108>)
 8007772:	f240 2145 	movw	r1, #581	; 0x245
 8007776:	e7e5      	b.n	8007744 <__mdiff+0x28>
 8007778:	6927      	ldr	r7, [r4, #16]
 800777a:	60c6      	str	r6, [r0, #12]
 800777c:	692e      	ldr	r6, [r5, #16]
 800777e:	f104 0014 	add.w	r0, r4, #20
 8007782:	f105 0914 	add.w	r9, r5, #20
 8007786:	f102 0e14 	add.w	lr, r2, #20
 800778a:	eb00 0c87 	add.w	ip, r0, r7, lsl #2
 800778e:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007792:	3410      	adds	r4, #16
 8007794:	46f2      	mov	sl, lr
 8007796:	2100      	movs	r1, #0
 8007798:	f859 3b04 	ldr.w	r3, [r9], #4
 800779c:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80077a0:	fa11 f88b 	uxtah	r8, r1, fp
 80077a4:	b299      	uxth	r1, r3
 80077a6:	0c1b      	lsrs	r3, r3, #16
 80077a8:	eba8 0801 	sub.w	r8, r8, r1
 80077ac:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80077b0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80077b4:	fa1f f888 	uxth.w	r8, r8
 80077b8:	1419      	asrs	r1, r3, #16
 80077ba:	454e      	cmp	r6, r9
 80077bc:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80077c0:	f84a 3b04 	str.w	r3, [sl], #4
 80077c4:	d8e8      	bhi.n	8007798 <__mdiff+0x7c>
 80077c6:	1b73      	subs	r3, r6, r5
 80077c8:	3b15      	subs	r3, #21
 80077ca:	f023 0303 	bic.w	r3, r3, #3
 80077ce:	3304      	adds	r3, #4
 80077d0:	3515      	adds	r5, #21
 80077d2:	42ae      	cmp	r6, r5
 80077d4:	bf38      	it	cc
 80077d6:	2304      	movcc	r3, #4
 80077d8:	4418      	add	r0, r3
 80077da:	4473      	add	r3, lr
 80077dc:	469e      	mov	lr, r3
 80077de:	4606      	mov	r6, r0
 80077e0:	4566      	cmp	r6, ip
 80077e2:	d30e      	bcc.n	8007802 <__mdiff+0xe6>
 80077e4:	f10c 0103 	add.w	r1, ip, #3
 80077e8:	1a09      	subs	r1, r1, r0
 80077ea:	f021 0103 	bic.w	r1, r1, #3
 80077ee:	3803      	subs	r0, #3
 80077f0:	4584      	cmp	ip, r0
 80077f2:	bf38      	it	cc
 80077f4:	2100      	movcc	r1, #0
 80077f6:	440b      	add	r3, r1
 80077f8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80077fc:	b179      	cbz	r1, 800781e <__mdiff+0x102>
 80077fe:	6117      	str	r7, [r2, #16]
 8007800:	e7a6      	b.n	8007750 <__mdiff+0x34>
 8007802:	f856 8b04 	ldr.w	r8, [r6], #4
 8007806:	fa11 f488 	uxtah	r4, r1, r8
 800780a:	1425      	asrs	r5, r4, #16
 800780c:	eb05 4518 	add.w	r5, r5, r8, lsr #16
 8007810:	b2a4      	uxth	r4, r4
 8007812:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8007816:	f84e 4b04 	str.w	r4, [lr], #4
 800781a:	1429      	asrs	r1, r5, #16
 800781c:	e7e0      	b.n	80077e0 <__mdiff+0xc4>
 800781e:	3f01      	subs	r7, #1
 8007820:	e7ea      	b.n	80077f8 <__mdiff+0xdc>
 8007822:	bf00      	nop
 8007824:	080091a8 	.word	0x080091a8
 8007828:	080091b9 	.word	0x080091b9

0800782c <__d2b>:
 800782c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800782e:	2101      	movs	r1, #1
 8007830:	9e08      	ldr	r6, [sp, #32]
 8007832:	4617      	mov	r7, r2
 8007834:	461c      	mov	r4, r3
 8007836:	f7ff fcd9 	bl	80071ec <_Balloc>
 800783a:	4605      	mov	r5, r0
 800783c:	b930      	cbnz	r0, 800784c <__d2b+0x20>
 800783e:	4602      	mov	r2, r0
 8007840:	4b23      	ldr	r3, [pc, #140]	; (80078d0 <__d2b+0xa4>)
 8007842:	4824      	ldr	r0, [pc, #144]	; (80078d4 <__d2b+0xa8>)
 8007844:	f240 310f 	movw	r1, #783	; 0x30f
 8007848:	f000 f90e 	bl	8007a68 <__assert_func>
 800784c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8007850:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8007854:	bb24      	cbnz	r4, 80078a0 <__d2b+0x74>
 8007856:	2f00      	cmp	r7, #0
 8007858:	9301      	str	r3, [sp, #4]
 800785a:	d026      	beq.n	80078aa <__d2b+0x7e>
 800785c:	4668      	mov	r0, sp
 800785e:	9700      	str	r7, [sp, #0]
 8007860:	f7ff fd8c 	bl	800737c <__lo0bits>
 8007864:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007868:	b1e8      	cbz	r0, 80078a6 <__d2b+0x7a>
 800786a:	f1c0 0320 	rsb	r3, r0, #32
 800786e:	fa02 f303 	lsl.w	r3, r2, r3
 8007872:	430b      	orrs	r3, r1
 8007874:	40c2      	lsrs	r2, r0
 8007876:	616b      	str	r3, [r5, #20]
 8007878:	9201      	str	r2, [sp, #4]
 800787a:	9b01      	ldr	r3, [sp, #4]
 800787c:	61ab      	str	r3, [r5, #24]
 800787e:	2b00      	cmp	r3, #0
 8007880:	bf14      	ite	ne
 8007882:	2102      	movne	r1, #2
 8007884:	2101      	moveq	r1, #1
 8007886:	6129      	str	r1, [r5, #16]
 8007888:	b1bc      	cbz	r4, 80078ba <__d2b+0x8e>
 800788a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800788e:	4404      	add	r4, r0
 8007890:	6034      	str	r4, [r6, #0]
 8007892:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007896:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007898:	6018      	str	r0, [r3, #0]
 800789a:	4628      	mov	r0, r5
 800789c:	b003      	add	sp, #12
 800789e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078a0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80078a4:	e7d7      	b.n	8007856 <__d2b+0x2a>
 80078a6:	6169      	str	r1, [r5, #20]
 80078a8:	e7e7      	b.n	800787a <__d2b+0x4e>
 80078aa:	a801      	add	r0, sp, #4
 80078ac:	f7ff fd66 	bl	800737c <__lo0bits>
 80078b0:	9b01      	ldr	r3, [sp, #4]
 80078b2:	616b      	str	r3, [r5, #20]
 80078b4:	3020      	adds	r0, #32
 80078b6:	2101      	movs	r1, #1
 80078b8:	e7e5      	b.n	8007886 <__d2b+0x5a>
 80078ba:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 80078be:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80078c2:	6030      	str	r0, [r6, #0]
 80078c4:	6918      	ldr	r0, [r3, #16]
 80078c6:	f7ff fd39 	bl	800733c <__hi0bits>
 80078ca:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80078ce:	e7e2      	b.n	8007896 <__d2b+0x6a>
 80078d0:	080091a8 	.word	0x080091a8
 80078d4:	080091b9 	.word	0x080091b9

080078d8 <__sflush_r>:
 80078d8:	898a      	ldrh	r2, [r1, #12]
 80078da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078dc:	4605      	mov	r5, r0
 80078de:	0710      	lsls	r0, r2, #28
 80078e0:	460c      	mov	r4, r1
 80078e2:	d457      	bmi.n	8007994 <__sflush_r+0xbc>
 80078e4:	684b      	ldr	r3, [r1, #4]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	dc04      	bgt.n	80078f4 <__sflush_r+0x1c>
 80078ea:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	dc01      	bgt.n	80078f4 <__sflush_r+0x1c>
 80078f0:	2000      	movs	r0, #0
 80078f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80078f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80078f6:	2e00      	cmp	r6, #0
 80078f8:	d0fa      	beq.n	80078f0 <__sflush_r+0x18>
 80078fa:	2300      	movs	r3, #0
 80078fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007900:	682f      	ldr	r7, [r5, #0]
 8007902:	6a21      	ldr	r1, [r4, #32]
 8007904:	602b      	str	r3, [r5, #0]
 8007906:	d032      	beq.n	800796e <__sflush_r+0x96>
 8007908:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800790a:	89a3      	ldrh	r3, [r4, #12]
 800790c:	075a      	lsls	r2, r3, #29
 800790e:	d505      	bpl.n	800791c <__sflush_r+0x44>
 8007910:	6863      	ldr	r3, [r4, #4]
 8007912:	1ac0      	subs	r0, r0, r3
 8007914:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007916:	b10b      	cbz	r3, 800791c <__sflush_r+0x44>
 8007918:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800791a:	1ac0      	subs	r0, r0, r3
 800791c:	2300      	movs	r3, #0
 800791e:	4602      	mov	r2, r0
 8007920:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007922:	6a21      	ldr	r1, [r4, #32]
 8007924:	4628      	mov	r0, r5
 8007926:	47b0      	blx	r6
 8007928:	1c43      	adds	r3, r0, #1
 800792a:	89a3      	ldrh	r3, [r4, #12]
 800792c:	d106      	bne.n	800793c <__sflush_r+0x64>
 800792e:	6829      	ldr	r1, [r5, #0]
 8007930:	291d      	cmp	r1, #29
 8007932:	d82b      	bhi.n	800798c <__sflush_r+0xb4>
 8007934:	4a28      	ldr	r2, [pc, #160]	; (80079d8 <__sflush_r+0x100>)
 8007936:	410a      	asrs	r2, r1
 8007938:	07d6      	lsls	r6, r2, #31
 800793a:	d427      	bmi.n	800798c <__sflush_r+0xb4>
 800793c:	2200      	movs	r2, #0
 800793e:	6062      	str	r2, [r4, #4]
 8007940:	04d9      	lsls	r1, r3, #19
 8007942:	6922      	ldr	r2, [r4, #16]
 8007944:	6022      	str	r2, [r4, #0]
 8007946:	d504      	bpl.n	8007952 <__sflush_r+0x7a>
 8007948:	1c42      	adds	r2, r0, #1
 800794a:	d101      	bne.n	8007950 <__sflush_r+0x78>
 800794c:	682b      	ldr	r3, [r5, #0]
 800794e:	b903      	cbnz	r3, 8007952 <__sflush_r+0x7a>
 8007950:	6560      	str	r0, [r4, #84]	; 0x54
 8007952:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007954:	602f      	str	r7, [r5, #0]
 8007956:	2900      	cmp	r1, #0
 8007958:	d0ca      	beq.n	80078f0 <__sflush_r+0x18>
 800795a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800795e:	4299      	cmp	r1, r3
 8007960:	d002      	beq.n	8007968 <__sflush_r+0x90>
 8007962:	4628      	mov	r0, r5
 8007964:	f7ff fb44 	bl	8006ff0 <_free_r>
 8007968:	2000      	movs	r0, #0
 800796a:	6360      	str	r0, [r4, #52]	; 0x34
 800796c:	e7c1      	b.n	80078f2 <__sflush_r+0x1a>
 800796e:	2301      	movs	r3, #1
 8007970:	4628      	mov	r0, r5
 8007972:	47b0      	blx	r6
 8007974:	1c41      	adds	r1, r0, #1
 8007976:	d1c8      	bne.n	800790a <__sflush_r+0x32>
 8007978:	682b      	ldr	r3, [r5, #0]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d0c5      	beq.n	800790a <__sflush_r+0x32>
 800797e:	2b1d      	cmp	r3, #29
 8007980:	d001      	beq.n	8007986 <__sflush_r+0xae>
 8007982:	2b16      	cmp	r3, #22
 8007984:	d101      	bne.n	800798a <__sflush_r+0xb2>
 8007986:	602f      	str	r7, [r5, #0]
 8007988:	e7b2      	b.n	80078f0 <__sflush_r+0x18>
 800798a:	89a3      	ldrh	r3, [r4, #12]
 800798c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007990:	81a3      	strh	r3, [r4, #12]
 8007992:	e7ae      	b.n	80078f2 <__sflush_r+0x1a>
 8007994:	690f      	ldr	r7, [r1, #16]
 8007996:	2f00      	cmp	r7, #0
 8007998:	d0aa      	beq.n	80078f0 <__sflush_r+0x18>
 800799a:	0793      	lsls	r3, r2, #30
 800799c:	680e      	ldr	r6, [r1, #0]
 800799e:	bf08      	it	eq
 80079a0:	694b      	ldreq	r3, [r1, #20]
 80079a2:	600f      	str	r7, [r1, #0]
 80079a4:	bf18      	it	ne
 80079a6:	2300      	movne	r3, #0
 80079a8:	1bf6      	subs	r6, r6, r7
 80079aa:	608b      	str	r3, [r1, #8]
 80079ac:	2e00      	cmp	r6, #0
 80079ae:	dd9f      	ble.n	80078f0 <__sflush_r+0x18>
 80079b0:	6a21      	ldr	r1, [r4, #32]
 80079b2:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80079b6:	4633      	mov	r3, r6
 80079b8:	463a      	mov	r2, r7
 80079ba:	4628      	mov	r0, r5
 80079bc:	47e0      	blx	ip
 80079be:	2800      	cmp	r0, #0
 80079c0:	dc06      	bgt.n	80079d0 <__sflush_r+0xf8>
 80079c2:	89a3      	ldrh	r3, [r4, #12]
 80079c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80079c8:	81a3      	strh	r3, [r4, #12]
 80079ca:	f04f 30ff 	mov.w	r0, #4294967295
 80079ce:	e790      	b.n	80078f2 <__sflush_r+0x1a>
 80079d0:	4407      	add	r7, r0
 80079d2:	1a36      	subs	r6, r6, r0
 80079d4:	e7ea      	b.n	80079ac <__sflush_r+0xd4>
 80079d6:	bf00      	nop
 80079d8:	dfbffffe 	.word	0xdfbffffe

080079dc <_fflush_r>:
 80079dc:	b538      	push	{r3, r4, r5, lr}
 80079de:	690b      	ldr	r3, [r1, #16]
 80079e0:	4605      	mov	r5, r0
 80079e2:	460c      	mov	r4, r1
 80079e4:	b913      	cbnz	r3, 80079ec <_fflush_r+0x10>
 80079e6:	2500      	movs	r5, #0
 80079e8:	4628      	mov	r0, r5
 80079ea:	bd38      	pop	{r3, r4, r5, pc}
 80079ec:	b118      	cbz	r0, 80079f6 <_fflush_r+0x1a>
 80079ee:	6a03      	ldr	r3, [r0, #32]
 80079f0:	b90b      	cbnz	r3, 80079f6 <_fflush_r+0x1a>
 80079f2:	f7fe fb9d 	bl	8006130 <__sinit>
 80079f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d0f3      	beq.n	80079e6 <_fflush_r+0xa>
 80079fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007a00:	07d0      	lsls	r0, r2, #31
 8007a02:	d404      	bmi.n	8007a0e <_fflush_r+0x32>
 8007a04:	0599      	lsls	r1, r3, #22
 8007a06:	d402      	bmi.n	8007a0e <_fflush_r+0x32>
 8007a08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007a0a:	f7fe fc88 	bl	800631e <__retarget_lock_acquire_recursive>
 8007a0e:	4628      	mov	r0, r5
 8007a10:	4621      	mov	r1, r4
 8007a12:	f7ff ff61 	bl	80078d8 <__sflush_r>
 8007a16:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007a18:	07da      	lsls	r2, r3, #31
 8007a1a:	4605      	mov	r5, r0
 8007a1c:	d4e4      	bmi.n	80079e8 <_fflush_r+0xc>
 8007a1e:	89a3      	ldrh	r3, [r4, #12]
 8007a20:	059b      	lsls	r3, r3, #22
 8007a22:	d4e1      	bmi.n	80079e8 <_fflush_r+0xc>
 8007a24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007a26:	f7fe fc7b 	bl	8006320 <__retarget_lock_release_recursive>
 8007a2a:	e7dd      	b.n	80079e8 <_fflush_r+0xc>

08007a2c <_sbrk_r>:
 8007a2c:	b538      	push	{r3, r4, r5, lr}
 8007a2e:	4d06      	ldr	r5, [pc, #24]	; (8007a48 <_sbrk_r+0x1c>)
 8007a30:	2300      	movs	r3, #0
 8007a32:	4604      	mov	r4, r0
 8007a34:	4608      	mov	r0, r1
 8007a36:	602b      	str	r3, [r5, #0]
 8007a38:	f7fa fcde 	bl	80023f8 <_sbrk>
 8007a3c:	1c43      	adds	r3, r0, #1
 8007a3e:	d102      	bne.n	8007a46 <_sbrk_r+0x1a>
 8007a40:	682b      	ldr	r3, [r5, #0]
 8007a42:	b103      	cbz	r3, 8007a46 <_sbrk_r+0x1a>
 8007a44:	6023      	str	r3, [r4, #0]
 8007a46:	bd38      	pop	{r3, r4, r5, pc}
 8007a48:	200005dc 	.word	0x200005dc

08007a4c <memcpy>:
 8007a4c:	440a      	add	r2, r1
 8007a4e:	4291      	cmp	r1, r2
 8007a50:	f100 33ff 	add.w	r3, r0, #4294967295
 8007a54:	d100      	bne.n	8007a58 <memcpy+0xc>
 8007a56:	4770      	bx	lr
 8007a58:	b510      	push	{r4, lr}
 8007a5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a5e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a62:	4291      	cmp	r1, r2
 8007a64:	d1f9      	bne.n	8007a5a <memcpy+0xe>
 8007a66:	bd10      	pop	{r4, pc}

08007a68 <__assert_func>:
 8007a68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007a6a:	4614      	mov	r4, r2
 8007a6c:	461a      	mov	r2, r3
 8007a6e:	4b09      	ldr	r3, [pc, #36]	; (8007a94 <__assert_func+0x2c>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	4605      	mov	r5, r0
 8007a74:	68d8      	ldr	r0, [r3, #12]
 8007a76:	b14c      	cbz	r4, 8007a8c <__assert_func+0x24>
 8007a78:	4b07      	ldr	r3, [pc, #28]	; (8007a98 <__assert_func+0x30>)
 8007a7a:	9100      	str	r1, [sp, #0]
 8007a7c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007a80:	4906      	ldr	r1, [pc, #24]	; (8007a9c <__assert_func+0x34>)
 8007a82:	462b      	mov	r3, r5
 8007a84:	f000 f842 	bl	8007b0c <fiprintf>
 8007a88:	f000 f852 	bl	8007b30 <abort>
 8007a8c:	4b04      	ldr	r3, [pc, #16]	; (8007aa0 <__assert_func+0x38>)
 8007a8e:	461c      	mov	r4, r3
 8007a90:	e7f3      	b.n	8007a7a <__assert_func+0x12>
 8007a92:	bf00      	nop
 8007a94:	20000074 	.word	0x20000074
 8007a98:	0800931e 	.word	0x0800931e
 8007a9c:	0800932b 	.word	0x0800932b
 8007aa0:	08009359 	.word	0x08009359

08007aa4 <_calloc_r>:
 8007aa4:	b570      	push	{r4, r5, r6, lr}
 8007aa6:	fba1 5402 	umull	r5, r4, r1, r2
 8007aaa:	b934      	cbnz	r4, 8007aba <_calloc_r+0x16>
 8007aac:	4629      	mov	r1, r5
 8007aae:	f7ff fb11 	bl	80070d4 <_malloc_r>
 8007ab2:	4606      	mov	r6, r0
 8007ab4:	b928      	cbnz	r0, 8007ac2 <_calloc_r+0x1e>
 8007ab6:	4630      	mov	r0, r6
 8007ab8:	bd70      	pop	{r4, r5, r6, pc}
 8007aba:	220c      	movs	r2, #12
 8007abc:	6002      	str	r2, [r0, #0]
 8007abe:	2600      	movs	r6, #0
 8007ac0:	e7f9      	b.n	8007ab6 <_calloc_r+0x12>
 8007ac2:	462a      	mov	r2, r5
 8007ac4:	4621      	mov	r1, r4
 8007ac6:	f7fe fbac 	bl	8006222 <memset>
 8007aca:	e7f4      	b.n	8007ab6 <_calloc_r+0x12>

08007acc <__ascii_mbtowc>:
 8007acc:	b082      	sub	sp, #8
 8007ace:	b901      	cbnz	r1, 8007ad2 <__ascii_mbtowc+0x6>
 8007ad0:	a901      	add	r1, sp, #4
 8007ad2:	b142      	cbz	r2, 8007ae6 <__ascii_mbtowc+0x1a>
 8007ad4:	b14b      	cbz	r3, 8007aea <__ascii_mbtowc+0x1e>
 8007ad6:	7813      	ldrb	r3, [r2, #0]
 8007ad8:	600b      	str	r3, [r1, #0]
 8007ada:	7812      	ldrb	r2, [r2, #0]
 8007adc:	1e10      	subs	r0, r2, #0
 8007ade:	bf18      	it	ne
 8007ae0:	2001      	movne	r0, #1
 8007ae2:	b002      	add	sp, #8
 8007ae4:	4770      	bx	lr
 8007ae6:	4610      	mov	r0, r2
 8007ae8:	e7fb      	b.n	8007ae2 <__ascii_mbtowc+0x16>
 8007aea:	f06f 0001 	mvn.w	r0, #1
 8007aee:	e7f8      	b.n	8007ae2 <__ascii_mbtowc+0x16>

08007af0 <__ascii_wctomb>:
 8007af0:	4603      	mov	r3, r0
 8007af2:	4608      	mov	r0, r1
 8007af4:	b141      	cbz	r1, 8007b08 <__ascii_wctomb+0x18>
 8007af6:	2aff      	cmp	r2, #255	; 0xff
 8007af8:	d904      	bls.n	8007b04 <__ascii_wctomb+0x14>
 8007afa:	228a      	movs	r2, #138	; 0x8a
 8007afc:	601a      	str	r2, [r3, #0]
 8007afe:	f04f 30ff 	mov.w	r0, #4294967295
 8007b02:	4770      	bx	lr
 8007b04:	700a      	strb	r2, [r1, #0]
 8007b06:	2001      	movs	r0, #1
 8007b08:	4770      	bx	lr
	...

08007b0c <fiprintf>:
 8007b0c:	b40e      	push	{r1, r2, r3}
 8007b0e:	b503      	push	{r0, r1, lr}
 8007b10:	4601      	mov	r1, r0
 8007b12:	ab03      	add	r3, sp, #12
 8007b14:	4805      	ldr	r0, [pc, #20]	; (8007b2c <fiprintf+0x20>)
 8007b16:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b1a:	6800      	ldr	r0, [r0, #0]
 8007b1c:	9301      	str	r3, [sp, #4]
 8007b1e:	f000 f835 	bl	8007b8c <_vfiprintf_r>
 8007b22:	b002      	add	sp, #8
 8007b24:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b28:	b003      	add	sp, #12
 8007b2a:	4770      	bx	lr
 8007b2c:	20000074 	.word	0x20000074

08007b30 <abort>:
 8007b30:	b508      	push	{r3, lr}
 8007b32:	2006      	movs	r0, #6
 8007b34:	f000 fa02 	bl	8007f3c <raise>
 8007b38:	2001      	movs	r0, #1
 8007b3a:	f7fa fbea 	bl	8002312 <_exit>

08007b3e <__sfputc_r>:
 8007b3e:	6893      	ldr	r3, [r2, #8]
 8007b40:	3b01      	subs	r3, #1
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	b410      	push	{r4}
 8007b46:	6093      	str	r3, [r2, #8]
 8007b48:	da07      	bge.n	8007b5a <__sfputc_r+0x1c>
 8007b4a:	6994      	ldr	r4, [r2, #24]
 8007b4c:	42a3      	cmp	r3, r4
 8007b4e:	db01      	blt.n	8007b54 <__sfputc_r+0x16>
 8007b50:	290a      	cmp	r1, #10
 8007b52:	d102      	bne.n	8007b5a <__sfputc_r+0x1c>
 8007b54:	bc10      	pop	{r4}
 8007b56:	f000 b933 	b.w	8007dc0 <__swbuf_r>
 8007b5a:	6813      	ldr	r3, [r2, #0]
 8007b5c:	1c58      	adds	r0, r3, #1
 8007b5e:	6010      	str	r0, [r2, #0]
 8007b60:	7019      	strb	r1, [r3, #0]
 8007b62:	4608      	mov	r0, r1
 8007b64:	bc10      	pop	{r4}
 8007b66:	4770      	bx	lr

08007b68 <__sfputs_r>:
 8007b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b6a:	4606      	mov	r6, r0
 8007b6c:	460f      	mov	r7, r1
 8007b6e:	4614      	mov	r4, r2
 8007b70:	18d5      	adds	r5, r2, r3
 8007b72:	42ac      	cmp	r4, r5
 8007b74:	d101      	bne.n	8007b7a <__sfputs_r+0x12>
 8007b76:	2000      	movs	r0, #0
 8007b78:	e007      	b.n	8007b8a <__sfputs_r+0x22>
 8007b7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b7e:	463a      	mov	r2, r7
 8007b80:	4630      	mov	r0, r6
 8007b82:	f7ff ffdc 	bl	8007b3e <__sfputc_r>
 8007b86:	1c43      	adds	r3, r0, #1
 8007b88:	d1f3      	bne.n	8007b72 <__sfputs_r+0xa>
 8007b8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007b8c <_vfiprintf_r>:
 8007b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b90:	460d      	mov	r5, r1
 8007b92:	b09d      	sub	sp, #116	; 0x74
 8007b94:	4614      	mov	r4, r2
 8007b96:	4698      	mov	r8, r3
 8007b98:	4606      	mov	r6, r0
 8007b9a:	b118      	cbz	r0, 8007ba4 <_vfiprintf_r+0x18>
 8007b9c:	6a03      	ldr	r3, [r0, #32]
 8007b9e:	b90b      	cbnz	r3, 8007ba4 <_vfiprintf_r+0x18>
 8007ba0:	f7fe fac6 	bl	8006130 <__sinit>
 8007ba4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ba6:	07d9      	lsls	r1, r3, #31
 8007ba8:	d405      	bmi.n	8007bb6 <_vfiprintf_r+0x2a>
 8007baa:	89ab      	ldrh	r3, [r5, #12]
 8007bac:	059a      	lsls	r2, r3, #22
 8007bae:	d402      	bmi.n	8007bb6 <_vfiprintf_r+0x2a>
 8007bb0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007bb2:	f7fe fbb4 	bl	800631e <__retarget_lock_acquire_recursive>
 8007bb6:	89ab      	ldrh	r3, [r5, #12]
 8007bb8:	071b      	lsls	r3, r3, #28
 8007bba:	d501      	bpl.n	8007bc0 <_vfiprintf_r+0x34>
 8007bbc:	692b      	ldr	r3, [r5, #16]
 8007bbe:	b99b      	cbnz	r3, 8007be8 <_vfiprintf_r+0x5c>
 8007bc0:	4629      	mov	r1, r5
 8007bc2:	4630      	mov	r0, r6
 8007bc4:	f000 f93a 	bl	8007e3c <__swsetup_r>
 8007bc8:	b170      	cbz	r0, 8007be8 <_vfiprintf_r+0x5c>
 8007bca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007bcc:	07dc      	lsls	r4, r3, #31
 8007bce:	d504      	bpl.n	8007bda <_vfiprintf_r+0x4e>
 8007bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8007bd4:	b01d      	add	sp, #116	; 0x74
 8007bd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bda:	89ab      	ldrh	r3, [r5, #12]
 8007bdc:	0598      	lsls	r0, r3, #22
 8007bde:	d4f7      	bmi.n	8007bd0 <_vfiprintf_r+0x44>
 8007be0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007be2:	f7fe fb9d 	bl	8006320 <__retarget_lock_release_recursive>
 8007be6:	e7f3      	b.n	8007bd0 <_vfiprintf_r+0x44>
 8007be8:	2300      	movs	r3, #0
 8007bea:	9309      	str	r3, [sp, #36]	; 0x24
 8007bec:	2320      	movs	r3, #32
 8007bee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007bf2:	f8cd 800c 	str.w	r8, [sp, #12]
 8007bf6:	2330      	movs	r3, #48	; 0x30
 8007bf8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007dac <_vfiprintf_r+0x220>
 8007bfc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007c00:	f04f 0901 	mov.w	r9, #1
 8007c04:	4623      	mov	r3, r4
 8007c06:	469a      	mov	sl, r3
 8007c08:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c0c:	b10a      	cbz	r2, 8007c12 <_vfiprintf_r+0x86>
 8007c0e:	2a25      	cmp	r2, #37	; 0x25
 8007c10:	d1f9      	bne.n	8007c06 <_vfiprintf_r+0x7a>
 8007c12:	ebba 0b04 	subs.w	fp, sl, r4
 8007c16:	d00b      	beq.n	8007c30 <_vfiprintf_r+0xa4>
 8007c18:	465b      	mov	r3, fp
 8007c1a:	4622      	mov	r2, r4
 8007c1c:	4629      	mov	r1, r5
 8007c1e:	4630      	mov	r0, r6
 8007c20:	f7ff ffa2 	bl	8007b68 <__sfputs_r>
 8007c24:	3001      	adds	r0, #1
 8007c26:	f000 80a9 	beq.w	8007d7c <_vfiprintf_r+0x1f0>
 8007c2a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c2c:	445a      	add	r2, fp
 8007c2e:	9209      	str	r2, [sp, #36]	; 0x24
 8007c30:	f89a 3000 	ldrb.w	r3, [sl]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	f000 80a1 	beq.w	8007d7c <_vfiprintf_r+0x1f0>
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	f04f 32ff 	mov.w	r2, #4294967295
 8007c40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c44:	f10a 0a01 	add.w	sl, sl, #1
 8007c48:	9304      	str	r3, [sp, #16]
 8007c4a:	9307      	str	r3, [sp, #28]
 8007c4c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007c50:	931a      	str	r3, [sp, #104]	; 0x68
 8007c52:	4654      	mov	r4, sl
 8007c54:	2205      	movs	r2, #5
 8007c56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c5a:	4854      	ldr	r0, [pc, #336]	; (8007dac <_vfiprintf_r+0x220>)
 8007c5c:	f7f8 fac0 	bl	80001e0 <memchr>
 8007c60:	9a04      	ldr	r2, [sp, #16]
 8007c62:	b9d8      	cbnz	r0, 8007c9c <_vfiprintf_r+0x110>
 8007c64:	06d1      	lsls	r1, r2, #27
 8007c66:	bf44      	itt	mi
 8007c68:	2320      	movmi	r3, #32
 8007c6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c6e:	0713      	lsls	r3, r2, #28
 8007c70:	bf44      	itt	mi
 8007c72:	232b      	movmi	r3, #43	; 0x2b
 8007c74:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c78:	f89a 3000 	ldrb.w	r3, [sl]
 8007c7c:	2b2a      	cmp	r3, #42	; 0x2a
 8007c7e:	d015      	beq.n	8007cac <_vfiprintf_r+0x120>
 8007c80:	9a07      	ldr	r2, [sp, #28]
 8007c82:	4654      	mov	r4, sl
 8007c84:	2000      	movs	r0, #0
 8007c86:	f04f 0c0a 	mov.w	ip, #10
 8007c8a:	4621      	mov	r1, r4
 8007c8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007c90:	3b30      	subs	r3, #48	; 0x30
 8007c92:	2b09      	cmp	r3, #9
 8007c94:	d94d      	bls.n	8007d32 <_vfiprintf_r+0x1a6>
 8007c96:	b1b0      	cbz	r0, 8007cc6 <_vfiprintf_r+0x13a>
 8007c98:	9207      	str	r2, [sp, #28]
 8007c9a:	e014      	b.n	8007cc6 <_vfiprintf_r+0x13a>
 8007c9c:	eba0 0308 	sub.w	r3, r0, r8
 8007ca0:	fa09 f303 	lsl.w	r3, r9, r3
 8007ca4:	4313      	orrs	r3, r2
 8007ca6:	9304      	str	r3, [sp, #16]
 8007ca8:	46a2      	mov	sl, r4
 8007caa:	e7d2      	b.n	8007c52 <_vfiprintf_r+0xc6>
 8007cac:	9b03      	ldr	r3, [sp, #12]
 8007cae:	1d19      	adds	r1, r3, #4
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	9103      	str	r1, [sp, #12]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	bfbb      	ittet	lt
 8007cb8:	425b      	neglt	r3, r3
 8007cba:	f042 0202 	orrlt.w	r2, r2, #2
 8007cbe:	9307      	strge	r3, [sp, #28]
 8007cc0:	9307      	strlt	r3, [sp, #28]
 8007cc2:	bfb8      	it	lt
 8007cc4:	9204      	strlt	r2, [sp, #16]
 8007cc6:	7823      	ldrb	r3, [r4, #0]
 8007cc8:	2b2e      	cmp	r3, #46	; 0x2e
 8007cca:	d10c      	bne.n	8007ce6 <_vfiprintf_r+0x15a>
 8007ccc:	7863      	ldrb	r3, [r4, #1]
 8007cce:	2b2a      	cmp	r3, #42	; 0x2a
 8007cd0:	d134      	bne.n	8007d3c <_vfiprintf_r+0x1b0>
 8007cd2:	9b03      	ldr	r3, [sp, #12]
 8007cd4:	1d1a      	adds	r2, r3, #4
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	9203      	str	r2, [sp, #12]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	bfb8      	it	lt
 8007cde:	f04f 33ff 	movlt.w	r3, #4294967295
 8007ce2:	3402      	adds	r4, #2
 8007ce4:	9305      	str	r3, [sp, #20]
 8007ce6:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007db0 <_vfiprintf_r+0x224>
 8007cea:	7821      	ldrb	r1, [r4, #0]
 8007cec:	2203      	movs	r2, #3
 8007cee:	4650      	mov	r0, sl
 8007cf0:	f7f8 fa76 	bl	80001e0 <memchr>
 8007cf4:	b138      	cbz	r0, 8007d06 <_vfiprintf_r+0x17a>
 8007cf6:	9b04      	ldr	r3, [sp, #16]
 8007cf8:	eba0 000a 	sub.w	r0, r0, sl
 8007cfc:	2240      	movs	r2, #64	; 0x40
 8007cfe:	4082      	lsls	r2, r0
 8007d00:	4313      	orrs	r3, r2
 8007d02:	3401      	adds	r4, #1
 8007d04:	9304      	str	r3, [sp, #16]
 8007d06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d0a:	482a      	ldr	r0, [pc, #168]	; (8007db4 <_vfiprintf_r+0x228>)
 8007d0c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007d10:	2206      	movs	r2, #6
 8007d12:	f7f8 fa65 	bl	80001e0 <memchr>
 8007d16:	2800      	cmp	r0, #0
 8007d18:	d03f      	beq.n	8007d9a <_vfiprintf_r+0x20e>
 8007d1a:	4b27      	ldr	r3, [pc, #156]	; (8007db8 <_vfiprintf_r+0x22c>)
 8007d1c:	bb1b      	cbnz	r3, 8007d66 <_vfiprintf_r+0x1da>
 8007d1e:	9b03      	ldr	r3, [sp, #12]
 8007d20:	3307      	adds	r3, #7
 8007d22:	f023 0307 	bic.w	r3, r3, #7
 8007d26:	3308      	adds	r3, #8
 8007d28:	9303      	str	r3, [sp, #12]
 8007d2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d2c:	443b      	add	r3, r7
 8007d2e:	9309      	str	r3, [sp, #36]	; 0x24
 8007d30:	e768      	b.n	8007c04 <_vfiprintf_r+0x78>
 8007d32:	fb0c 3202 	mla	r2, ip, r2, r3
 8007d36:	460c      	mov	r4, r1
 8007d38:	2001      	movs	r0, #1
 8007d3a:	e7a6      	b.n	8007c8a <_vfiprintf_r+0xfe>
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	3401      	adds	r4, #1
 8007d40:	9305      	str	r3, [sp, #20]
 8007d42:	4619      	mov	r1, r3
 8007d44:	f04f 0c0a 	mov.w	ip, #10
 8007d48:	4620      	mov	r0, r4
 8007d4a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d4e:	3a30      	subs	r2, #48	; 0x30
 8007d50:	2a09      	cmp	r2, #9
 8007d52:	d903      	bls.n	8007d5c <_vfiprintf_r+0x1d0>
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d0c6      	beq.n	8007ce6 <_vfiprintf_r+0x15a>
 8007d58:	9105      	str	r1, [sp, #20]
 8007d5a:	e7c4      	b.n	8007ce6 <_vfiprintf_r+0x15a>
 8007d5c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d60:	4604      	mov	r4, r0
 8007d62:	2301      	movs	r3, #1
 8007d64:	e7f0      	b.n	8007d48 <_vfiprintf_r+0x1bc>
 8007d66:	ab03      	add	r3, sp, #12
 8007d68:	9300      	str	r3, [sp, #0]
 8007d6a:	462a      	mov	r2, r5
 8007d6c:	4b13      	ldr	r3, [pc, #76]	; (8007dbc <_vfiprintf_r+0x230>)
 8007d6e:	a904      	add	r1, sp, #16
 8007d70:	4630      	mov	r0, r6
 8007d72:	f7fd fd95 	bl	80058a0 <_printf_float>
 8007d76:	4607      	mov	r7, r0
 8007d78:	1c78      	adds	r0, r7, #1
 8007d7a:	d1d6      	bne.n	8007d2a <_vfiprintf_r+0x19e>
 8007d7c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007d7e:	07d9      	lsls	r1, r3, #31
 8007d80:	d405      	bmi.n	8007d8e <_vfiprintf_r+0x202>
 8007d82:	89ab      	ldrh	r3, [r5, #12]
 8007d84:	059a      	lsls	r2, r3, #22
 8007d86:	d402      	bmi.n	8007d8e <_vfiprintf_r+0x202>
 8007d88:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007d8a:	f7fe fac9 	bl	8006320 <__retarget_lock_release_recursive>
 8007d8e:	89ab      	ldrh	r3, [r5, #12]
 8007d90:	065b      	lsls	r3, r3, #25
 8007d92:	f53f af1d 	bmi.w	8007bd0 <_vfiprintf_r+0x44>
 8007d96:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007d98:	e71c      	b.n	8007bd4 <_vfiprintf_r+0x48>
 8007d9a:	ab03      	add	r3, sp, #12
 8007d9c:	9300      	str	r3, [sp, #0]
 8007d9e:	462a      	mov	r2, r5
 8007da0:	4b06      	ldr	r3, [pc, #24]	; (8007dbc <_vfiprintf_r+0x230>)
 8007da2:	a904      	add	r1, sp, #16
 8007da4:	4630      	mov	r0, r6
 8007da6:	f7fe f815 	bl	8005dd4 <_printf_i>
 8007daa:	e7e4      	b.n	8007d76 <_vfiprintf_r+0x1ea>
 8007dac:	0800945b 	.word	0x0800945b
 8007db0:	08009461 	.word	0x08009461
 8007db4:	08009465 	.word	0x08009465
 8007db8:	080058a1 	.word	0x080058a1
 8007dbc:	08007b69 	.word	0x08007b69

08007dc0 <__swbuf_r>:
 8007dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dc2:	460e      	mov	r6, r1
 8007dc4:	4614      	mov	r4, r2
 8007dc6:	4605      	mov	r5, r0
 8007dc8:	b118      	cbz	r0, 8007dd2 <__swbuf_r+0x12>
 8007dca:	6a03      	ldr	r3, [r0, #32]
 8007dcc:	b90b      	cbnz	r3, 8007dd2 <__swbuf_r+0x12>
 8007dce:	f7fe f9af 	bl	8006130 <__sinit>
 8007dd2:	69a3      	ldr	r3, [r4, #24]
 8007dd4:	60a3      	str	r3, [r4, #8]
 8007dd6:	89a3      	ldrh	r3, [r4, #12]
 8007dd8:	071a      	lsls	r2, r3, #28
 8007dda:	d525      	bpl.n	8007e28 <__swbuf_r+0x68>
 8007ddc:	6923      	ldr	r3, [r4, #16]
 8007dde:	b31b      	cbz	r3, 8007e28 <__swbuf_r+0x68>
 8007de0:	6823      	ldr	r3, [r4, #0]
 8007de2:	6922      	ldr	r2, [r4, #16]
 8007de4:	1a98      	subs	r0, r3, r2
 8007de6:	6963      	ldr	r3, [r4, #20]
 8007de8:	b2f6      	uxtb	r6, r6
 8007dea:	4283      	cmp	r3, r0
 8007dec:	4637      	mov	r7, r6
 8007dee:	dc04      	bgt.n	8007dfa <__swbuf_r+0x3a>
 8007df0:	4621      	mov	r1, r4
 8007df2:	4628      	mov	r0, r5
 8007df4:	f7ff fdf2 	bl	80079dc <_fflush_r>
 8007df8:	b9e0      	cbnz	r0, 8007e34 <__swbuf_r+0x74>
 8007dfa:	68a3      	ldr	r3, [r4, #8]
 8007dfc:	3b01      	subs	r3, #1
 8007dfe:	60a3      	str	r3, [r4, #8]
 8007e00:	6823      	ldr	r3, [r4, #0]
 8007e02:	1c5a      	adds	r2, r3, #1
 8007e04:	6022      	str	r2, [r4, #0]
 8007e06:	701e      	strb	r6, [r3, #0]
 8007e08:	6962      	ldr	r2, [r4, #20]
 8007e0a:	1c43      	adds	r3, r0, #1
 8007e0c:	429a      	cmp	r2, r3
 8007e0e:	d004      	beq.n	8007e1a <__swbuf_r+0x5a>
 8007e10:	89a3      	ldrh	r3, [r4, #12]
 8007e12:	07db      	lsls	r3, r3, #31
 8007e14:	d506      	bpl.n	8007e24 <__swbuf_r+0x64>
 8007e16:	2e0a      	cmp	r6, #10
 8007e18:	d104      	bne.n	8007e24 <__swbuf_r+0x64>
 8007e1a:	4621      	mov	r1, r4
 8007e1c:	4628      	mov	r0, r5
 8007e1e:	f7ff fddd 	bl	80079dc <_fflush_r>
 8007e22:	b938      	cbnz	r0, 8007e34 <__swbuf_r+0x74>
 8007e24:	4638      	mov	r0, r7
 8007e26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e28:	4621      	mov	r1, r4
 8007e2a:	4628      	mov	r0, r5
 8007e2c:	f000 f806 	bl	8007e3c <__swsetup_r>
 8007e30:	2800      	cmp	r0, #0
 8007e32:	d0d5      	beq.n	8007de0 <__swbuf_r+0x20>
 8007e34:	f04f 37ff 	mov.w	r7, #4294967295
 8007e38:	e7f4      	b.n	8007e24 <__swbuf_r+0x64>
	...

08007e3c <__swsetup_r>:
 8007e3c:	b538      	push	{r3, r4, r5, lr}
 8007e3e:	4b2a      	ldr	r3, [pc, #168]	; (8007ee8 <__swsetup_r+0xac>)
 8007e40:	4605      	mov	r5, r0
 8007e42:	6818      	ldr	r0, [r3, #0]
 8007e44:	460c      	mov	r4, r1
 8007e46:	b118      	cbz	r0, 8007e50 <__swsetup_r+0x14>
 8007e48:	6a03      	ldr	r3, [r0, #32]
 8007e4a:	b90b      	cbnz	r3, 8007e50 <__swsetup_r+0x14>
 8007e4c:	f7fe f970 	bl	8006130 <__sinit>
 8007e50:	89a3      	ldrh	r3, [r4, #12]
 8007e52:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007e56:	0718      	lsls	r0, r3, #28
 8007e58:	d422      	bmi.n	8007ea0 <__swsetup_r+0x64>
 8007e5a:	06d9      	lsls	r1, r3, #27
 8007e5c:	d407      	bmi.n	8007e6e <__swsetup_r+0x32>
 8007e5e:	2309      	movs	r3, #9
 8007e60:	602b      	str	r3, [r5, #0]
 8007e62:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007e66:	81a3      	strh	r3, [r4, #12]
 8007e68:	f04f 30ff 	mov.w	r0, #4294967295
 8007e6c:	e034      	b.n	8007ed8 <__swsetup_r+0x9c>
 8007e6e:	0758      	lsls	r0, r3, #29
 8007e70:	d512      	bpl.n	8007e98 <__swsetup_r+0x5c>
 8007e72:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e74:	b141      	cbz	r1, 8007e88 <__swsetup_r+0x4c>
 8007e76:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e7a:	4299      	cmp	r1, r3
 8007e7c:	d002      	beq.n	8007e84 <__swsetup_r+0x48>
 8007e7e:	4628      	mov	r0, r5
 8007e80:	f7ff f8b6 	bl	8006ff0 <_free_r>
 8007e84:	2300      	movs	r3, #0
 8007e86:	6363      	str	r3, [r4, #52]	; 0x34
 8007e88:	89a3      	ldrh	r3, [r4, #12]
 8007e8a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007e8e:	81a3      	strh	r3, [r4, #12]
 8007e90:	2300      	movs	r3, #0
 8007e92:	6063      	str	r3, [r4, #4]
 8007e94:	6923      	ldr	r3, [r4, #16]
 8007e96:	6023      	str	r3, [r4, #0]
 8007e98:	89a3      	ldrh	r3, [r4, #12]
 8007e9a:	f043 0308 	orr.w	r3, r3, #8
 8007e9e:	81a3      	strh	r3, [r4, #12]
 8007ea0:	6923      	ldr	r3, [r4, #16]
 8007ea2:	b94b      	cbnz	r3, 8007eb8 <__swsetup_r+0x7c>
 8007ea4:	89a3      	ldrh	r3, [r4, #12]
 8007ea6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007eaa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007eae:	d003      	beq.n	8007eb8 <__swsetup_r+0x7c>
 8007eb0:	4621      	mov	r1, r4
 8007eb2:	4628      	mov	r0, r5
 8007eb4:	f000 f884 	bl	8007fc0 <__smakebuf_r>
 8007eb8:	89a0      	ldrh	r0, [r4, #12]
 8007eba:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007ebe:	f010 0301 	ands.w	r3, r0, #1
 8007ec2:	d00a      	beq.n	8007eda <__swsetup_r+0x9e>
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	60a3      	str	r3, [r4, #8]
 8007ec8:	6963      	ldr	r3, [r4, #20]
 8007eca:	425b      	negs	r3, r3
 8007ecc:	61a3      	str	r3, [r4, #24]
 8007ece:	6923      	ldr	r3, [r4, #16]
 8007ed0:	b943      	cbnz	r3, 8007ee4 <__swsetup_r+0xa8>
 8007ed2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007ed6:	d1c4      	bne.n	8007e62 <__swsetup_r+0x26>
 8007ed8:	bd38      	pop	{r3, r4, r5, pc}
 8007eda:	0781      	lsls	r1, r0, #30
 8007edc:	bf58      	it	pl
 8007ede:	6963      	ldrpl	r3, [r4, #20]
 8007ee0:	60a3      	str	r3, [r4, #8]
 8007ee2:	e7f4      	b.n	8007ece <__swsetup_r+0x92>
 8007ee4:	2000      	movs	r0, #0
 8007ee6:	e7f7      	b.n	8007ed8 <__swsetup_r+0x9c>
 8007ee8:	20000074 	.word	0x20000074

08007eec <_raise_r>:
 8007eec:	291f      	cmp	r1, #31
 8007eee:	b538      	push	{r3, r4, r5, lr}
 8007ef0:	4604      	mov	r4, r0
 8007ef2:	460d      	mov	r5, r1
 8007ef4:	d904      	bls.n	8007f00 <_raise_r+0x14>
 8007ef6:	2316      	movs	r3, #22
 8007ef8:	6003      	str	r3, [r0, #0]
 8007efa:	f04f 30ff 	mov.w	r0, #4294967295
 8007efe:	bd38      	pop	{r3, r4, r5, pc}
 8007f00:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007f02:	b112      	cbz	r2, 8007f0a <_raise_r+0x1e>
 8007f04:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007f08:	b94b      	cbnz	r3, 8007f1e <_raise_r+0x32>
 8007f0a:	4620      	mov	r0, r4
 8007f0c:	f000 f830 	bl	8007f70 <_getpid_r>
 8007f10:	462a      	mov	r2, r5
 8007f12:	4601      	mov	r1, r0
 8007f14:	4620      	mov	r0, r4
 8007f16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f1a:	f000 b817 	b.w	8007f4c <_kill_r>
 8007f1e:	2b01      	cmp	r3, #1
 8007f20:	d00a      	beq.n	8007f38 <_raise_r+0x4c>
 8007f22:	1c59      	adds	r1, r3, #1
 8007f24:	d103      	bne.n	8007f2e <_raise_r+0x42>
 8007f26:	2316      	movs	r3, #22
 8007f28:	6003      	str	r3, [r0, #0]
 8007f2a:	2001      	movs	r0, #1
 8007f2c:	e7e7      	b.n	8007efe <_raise_r+0x12>
 8007f2e:	2400      	movs	r4, #0
 8007f30:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007f34:	4628      	mov	r0, r5
 8007f36:	4798      	blx	r3
 8007f38:	2000      	movs	r0, #0
 8007f3a:	e7e0      	b.n	8007efe <_raise_r+0x12>

08007f3c <raise>:
 8007f3c:	4b02      	ldr	r3, [pc, #8]	; (8007f48 <raise+0xc>)
 8007f3e:	4601      	mov	r1, r0
 8007f40:	6818      	ldr	r0, [r3, #0]
 8007f42:	f7ff bfd3 	b.w	8007eec <_raise_r>
 8007f46:	bf00      	nop
 8007f48:	20000074 	.word	0x20000074

08007f4c <_kill_r>:
 8007f4c:	b538      	push	{r3, r4, r5, lr}
 8007f4e:	4d07      	ldr	r5, [pc, #28]	; (8007f6c <_kill_r+0x20>)
 8007f50:	2300      	movs	r3, #0
 8007f52:	4604      	mov	r4, r0
 8007f54:	4608      	mov	r0, r1
 8007f56:	4611      	mov	r1, r2
 8007f58:	602b      	str	r3, [r5, #0]
 8007f5a:	f7fa f9ca 	bl	80022f2 <_kill>
 8007f5e:	1c43      	adds	r3, r0, #1
 8007f60:	d102      	bne.n	8007f68 <_kill_r+0x1c>
 8007f62:	682b      	ldr	r3, [r5, #0]
 8007f64:	b103      	cbz	r3, 8007f68 <_kill_r+0x1c>
 8007f66:	6023      	str	r3, [r4, #0]
 8007f68:	bd38      	pop	{r3, r4, r5, pc}
 8007f6a:	bf00      	nop
 8007f6c:	200005dc 	.word	0x200005dc

08007f70 <_getpid_r>:
 8007f70:	f7fa b9b8 	b.w	80022e4 <_getpid>

08007f74 <__swhatbuf_r>:
 8007f74:	b570      	push	{r4, r5, r6, lr}
 8007f76:	460c      	mov	r4, r1
 8007f78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f7c:	2900      	cmp	r1, #0
 8007f7e:	b096      	sub	sp, #88	; 0x58
 8007f80:	4615      	mov	r5, r2
 8007f82:	461e      	mov	r6, r3
 8007f84:	da0d      	bge.n	8007fa2 <__swhatbuf_r+0x2e>
 8007f86:	89a3      	ldrh	r3, [r4, #12]
 8007f88:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007f8c:	f04f 0100 	mov.w	r1, #0
 8007f90:	bf0c      	ite	eq
 8007f92:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007f96:	2340      	movne	r3, #64	; 0x40
 8007f98:	2000      	movs	r0, #0
 8007f9a:	6031      	str	r1, [r6, #0]
 8007f9c:	602b      	str	r3, [r5, #0]
 8007f9e:	b016      	add	sp, #88	; 0x58
 8007fa0:	bd70      	pop	{r4, r5, r6, pc}
 8007fa2:	466a      	mov	r2, sp
 8007fa4:	f000 f848 	bl	8008038 <_fstat_r>
 8007fa8:	2800      	cmp	r0, #0
 8007faa:	dbec      	blt.n	8007f86 <__swhatbuf_r+0x12>
 8007fac:	9901      	ldr	r1, [sp, #4]
 8007fae:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007fb2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007fb6:	4259      	negs	r1, r3
 8007fb8:	4159      	adcs	r1, r3
 8007fba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007fbe:	e7eb      	b.n	8007f98 <__swhatbuf_r+0x24>

08007fc0 <__smakebuf_r>:
 8007fc0:	898b      	ldrh	r3, [r1, #12]
 8007fc2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007fc4:	079d      	lsls	r5, r3, #30
 8007fc6:	4606      	mov	r6, r0
 8007fc8:	460c      	mov	r4, r1
 8007fca:	d507      	bpl.n	8007fdc <__smakebuf_r+0x1c>
 8007fcc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007fd0:	6023      	str	r3, [r4, #0]
 8007fd2:	6123      	str	r3, [r4, #16]
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	6163      	str	r3, [r4, #20]
 8007fd8:	b002      	add	sp, #8
 8007fda:	bd70      	pop	{r4, r5, r6, pc}
 8007fdc:	ab01      	add	r3, sp, #4
 8007fde:	466a      	mov	r2, sp
 8007fe0:	f7ff ffc8 	bl	8007f74 <__swhatbuf_r>
 8007fe4:	9900      	ldr	r1, [sp, #0]
 8007fe6:	4605      	mov	r5, r0
 8007fe8:	4630      	mov	r0, r6
 8007fea:	f7ff f873 	bl	80070d4 <_malloc_r>
 8007fee:	b948      	cbnz	r0, 8008004 <__smakebuf_r+0x44>
 8007ff0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ff4:	059a      	lsls	r2, r3, #22
 8007ff6:	d4ef      	bmi.n	8007fd8 <__smakebuf_r+0x18>
 8007ff8:	f023 0303 	bic.w	r3, r3, #3
 8007ffc:	f043 0302 	orr.w	r3, r3, #2
 8008000:	81a3      	strh	r3, [r4, #12]
 8008002:	e7e3      	b.n	8007fcc <__smakebuf_r+0xc>
 8008004:	89a3      	ldrh	r3, [r4, #12]
 8008006:	6020      	str	r0, [r4, #0]
 8008008:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800800c:	81a3      	strh	r3, [r4, #12]
 800800e:	9b00      	ldr	r3, [sp, #0]
 8008010:	6163      	str	r3, [r4, #20]
 8008012:	9b01      	ldr	r3, [sp, #4]
 8008014:	6120      	str	r0, [r4, #16]
 8008016:	b15b      	cbz	r3, 8008030 <__smakebuf_r+0x70>
 8008018:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800801c:	4630      	mov	r0, r6
 800801e:	f000 f81d 	bl	800805c <_isatty_r>
 8008022:	b128      	cbz	r0, 8008030 <__smakebuf_r+0x70>
 8008024:	89a3      	ldrh	r3, [r4, #12]
 8008026:	f023 0303 	bic.w	r3, r3, #3
 800802a:	f043 0301 	orr.w	r3, r3, #1
 800802e:	81a3      	strh	r3, [r4, #12]
 8008030:	89a3      	ldrh	r3, [r4, #12]
 8008032:	431d      	orrs	r5, r3
 8008034:	81a5      	strh	r5, [r4, #12]
 8008036:	e7cf      	b.n	8007fd8 <__smakebuf_r+0x18>

08008038 <_fstat_r>:
 8008038:	b538      	push	{r3, r4, r5, lr}
 800803a:	4d07      	ldr	r5, [pc, #28]	; (8008058 <_fstat_r+0x20>)
 800803c:	2300      	movs	r3, #0
 800803e:	4604      	mov	r4, r0
 8008040:	4608      	mov	r0, r1
 8008042:	4611      	mov	r1, r2
 8008044:	602b      	str	r3, [r5, #0]
 8008046:	f7fa f9b2 	bl	80023ae <_fstat>
 800804a:	1c43      	adds	r3, r0, #1
 800804c:	d102      	bne.n	8008054 <_fstat_r+0x1c>
 800804e:	682b      	ldr	r3, [r5, #0]
 8008050:	b103      	cbz	r3, 8008054 <_fstat_r+0x1c>
 8008052:	6023      	str	r3, [r4, #0]
 8008054:	bd38      	pop	{r3, r4, r5, pc}
 8008056:	bf00      	nop
 8008058:	200005dc 	.word	0x200005dc

0800805c <_isatty_r>:
 800805c:	b538      	push	{r3, r4, r5, lr}
 800805e:	4d06      	ldr	r5, [pc, #24]	; (8008078 <_isatty_r+0x1c>)
 8008060:	2300      	movs	r3, #0
 8008062:	4604      	mov	r4, r0
 8008064:	4608      	mov	r0, r1
 8008066:	602b      	str	r3, [r5, #0]
 8008068:	f7fa f9b0 	bl	80023cc <_isatty>
 800806c:	1c43      	adds	r3, r0, #1
 800806e:	d102      	bne.n	8008076 <_isatty_r+0x1a>
 8008070:	682b      	ldr	r3, [r5, #0]
 8008072:	b103      	cbz	r3, 8008076 <_isatty_r+0x1a>
 8008074:	6023      	str	r3, [r4, #0]
 8008076:	bd38      	pop	{r3, r4, r5, pc}
 8008078:	200005dc 	.word	0x200005dc

0800807c <sin>:
 800807c:	b530      	push	{r4, r5, lr}
 800807e:	4a20      	ldr	r2, [pc, #128]	; (8008100 <sin+0x84>)
 8008080:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008084:	4293      	cmp	r3, r2
 8008086:	b087      	sub	sp, #28
 8008088:	dc06      	bgt.n	8008098 <sin+0x1c>
 800808a:	2300      	movs	r3, #0
 800808c:	9300      	str	r3, [sp, #0]
 800808e:	2200      	movs	r2, #0
 8008090:	2300      	movs	r3, #0
 8008092:	f000 f929 	bl	80082e8 <__kernel_sin>
 8008096:	e006      	b.n	80080a6 <sin+0x2a>
 8008098:	4a1a      	ldr	r2, [pc, #104]	; (8008104 <sin+0x88>)
 800809a:	4293      	cmp	r3, r2
 800809c:	dd05      	ble.n	80080aa <sin+0x2e>
 800809e:	4602      	mov	r2, r0
 80080a0:	460b      	mov	r3, r1
 80080a2:	f7f8 f8f9 	bl	8000298 <__aeabi_dsub>
 80080a6:	b007      	add	sp, #28
 80080a8:	bd30      	pop	{r4, r5, pc}
 80080aa:	aa02      	add	r2, sp, #8
 80080ac:	f000 f9d4 	bl	8008458 <__ieee754_rem_pio2>
 80080b0:	f000 0003 	and.w	r0, r0, #3
 80080b4:	2801      	cmp	r0, #1
 80080b6:	d009      	beq.n	80080cc <sin+0x50>
 80080b8:	2802      	cmp	r0, #2
 80080ba:	d00e      	beq.n	80080da <sin+0x5e>
 80080bc:	b9c0      	cbnz	r0, 80080f0 <sin+0x74>
 80080be:	2301      	movs	r3, #1
 80080c0:	9300      	str	r3, [sp, #0]
 80080c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80080c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80080ca:	e7e2      	b.n	8008092 <sin+0x16>
 80080cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80080d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80080d4:	f000 f848 	bl	8008168 <__kernel_cos>
 80080d8:	e7e5      	b.n	80080a6 <sin+0x2a>
 80080da:	2301      	movs	r3, #1
 80080dc:	9300      	str	r3, [sp, #0]
 80080de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80080e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80080e6:	f000 f8ff 	bl	80082e8 <__kernel_sin>
 80080ea:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80080ee:	e7da      	b.n	80080a6 <sin+0x2a>
 80080f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80080f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80080f8:	f000 f836 	bl	8008168 <__kernel_cos>
 80080fc:	e7f5      	b.n	80080ea <sin+0x6e>
 80080fe:	bf00      	nop
 8008100:	3fe921fb 	.word	0x3fe921fb
 8008104:	7fefffff 	.word	0x7fefffff

08008108 <trunc>:
 8008108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800810a:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800810e:	f2a5 32ff 	subw	r2, r5, #1023	; 0x3ff
 8008112:	2a13      	cmp	r2, #19
 8008114:	4603      	mov	r3, r0
 8008116:	460c      	mov	r4, r1
 8008118:	dc0f      	bgt.n	800813a <trunc+0x32>
 800811a:	2a00      	cmp	r2, #0
 800811c:	bfa7      	ittee	ge
 800811e:	4b10      	ldrge	r3, [pc, #64]	; (8008160 <trunc+0x58>)
 8008120:	4113      	asrge	r3, r2
 8008122:	2000      	movlt	r0, #0
 8008124:	f001 4100 	andlt.w	r1, r1, #2147483648	; 0x80000000
 8008128:	bfa4      	itt	ge
 800812a:	2000      	movge	r0, #0
 800812c:	ea03 0104 	andge.w	r1, r3, r4
 8008130:	4603      	mov	r3, r0
 8008132:	460c      	mov	r4, r1
 8008134:	4618      	mov	r0, r3
 8008136:	4621      	mov	r1, r4
 8008138:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800813a:	2a33      	cmp	r2, #51	; 0x33
 800813c:	dd07      	ble.n	800814e <trunc+0x46>
 800813e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8008142:	d1f7      	bne.n	8008134 <trunc+0x2c>
 8008144:	4602      	mov	r2, r0
 8008146:	460b      	mov	r3, r1
 8008148:	f7f8 f8a8 	bl	800029c <__adddf3>
 800814c:	e7f0      	b.n	8008130 <trunc+0x28>
 800814e:	f2a5 4513 	subw	r5, r5, #1043	; 0x413
 8008152:	f04f 32ff 	mov.w	r2, #4294967295
 8008156:	40ea      	lsrs	r2, r5
 8008158:	ea20 0002 	bic.w	r0, r0, r2
 800815c:	e7e8      	b.n	8008130 <trunc+0x28>
 800815e:	bf00      	nop
 8008160:	fff00000 	.word	0xfff00000
 8008164:	00000000 	.word	0x00000000

08008168 <__kernel_cos>:
 8008168:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800816c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008170:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8008174:	e9cd 2300 	strd	r2, r3, [sp]
 8008178:	4680      	mov	r8, r0
 800817a:	460f      	mov	r7, r1
 800817c:	da04      	bge.n	8008188 <__kernel_cos+0x20>
 800817e:	f7f8 fcf3 	bl	8000b68 <__aeabi_d2iz>
 8008182:	2800      	cmp	r0, #0
 8008184:	f000 8086 	beq.w	8008294 <__kernel_cos+0x12c>
 8008188:	4642      	mov	r2, r8
 800818a:	463b      	mov	r3, r7
 800818c:	4640      	mov	r0, r8
 800818e:	4639      	mov	r1, r7
 8008190:	f7f8 fa3a 	bl	8000608 <__aeabi_dmul>
 8008194:	4b4e      	ldr	r3, [pc, #312]	; (80082d0 <__kernel_cos+0x168>)
 8008196:	2200      	movs	r2, #0
 8008198:	4604      	mov	r4, r0
 800819a:	460d      	mov	r5, r1
 800819c:	f7f8 fa34 	bl	8000608 <__aeabi_dmul>
 80081a0:	a33f      	add	r3, pc, #252	; (adr r3, 80082a0 <__kernel_cos+0x138>)
 80081a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081a6:	4682      	mov	sl, r0
 80081a8:	468b      	mov	fp, r1
 80081aa:	4620      	mov	r0, r4
 80081ac:	4629      	mov	r1, r5
 80081ae:	f7f8 fa2b 	bl	8000608 <__aeabi_dmul>
 80081b2:	a33d      	add	r3, pc, #244	; (adr r3, 80082a8 <__kernel_cos+0x140>)
 80081b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081b8:	f7f8 f870 	bl	800029c <__adddf3>
 80081bc:	4622      	mov	r2, r4
 80081be:	462b      	mov	r3, r5
 80081c0:	f7f8 fa22 	bl	8000608 <__aeabi_dmul>
 80081c4:	a33a      	add	r3, pc, #232	; (adr r3, 80082b0 <__kernel_cos+0x148>)
 80081c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ca:	f7f8 f865 	bl	8000298 <__aeabi_dsub>
 80081ce:	4622      	mov	r2, r4
 80081d0:	462b      	mov	r3, r5
 80081d2:	f7f8 fa19 	bl	8000608 <__aeabi_dmul>
 80081d6:	a338      	add	r3, pc, #224	; (adr r3, 80082b8 <__kernel_cos+0x150>)
 80081d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081dc:	f7f8 f85e 	bl	800029c <__adddf3>
 80081e0:	4622      	mov	r2, r4
 80081e2:	462b      	mov	r3, r5
 80081e4:	f7f8 fa10 	bl	8000608 <__aeabi_dmul>
 80081e8:	a335      	add	r3, pc, #212	; (adr r3, 80082c0 <__kernel_cos+0x158>)
 80081ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ee:	f7f8 f853 	bl	8000298 <__aeabi_dsub>
 80081f2:	4622      	mov	r2, r4
 80081f4:	462b      	mov	r3, r5
 80081f6:	f7f8 fa07 	bl	8000608 <__aeabi_dmul>
 80081fa:	a333      	add	r3, pc, #204	; (adr r3, 80082c8 <__kernel_cos+0x160>)
 80081fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008200:	f7f8 f84c 	bl	800029c <__adddf3>
 8008204:	4622      	mov	r2, r4
 8008206:	462b      	mov	r3, r5
 8008208:	f7f8 f9fe 	bl	8000608 <__aeabi_dmul>
 800820c:	4622      	mov	r2, r4
 800820e:	462b      	mov	r3, r5
 8008210:	f7f8 f9fa 	bl	8000608 <__aeabi_dmul>
 8008214:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008218:	4604      	mov	r4, r0
 800821a:	460d      	mov	r5, r1
 800821c:	4640      	mov	r0, r8
 800821e:	4639      	mov	r1, r7
 8008220:	f7f8 f9f2 	bl	8000608 <__aeabi_dmul>
 8008224:	460b      	mov	r3, r1
 8008226:	4602      	mov	r2, r0
 8008228:	4629      	mov	r1, r5
 800822a:	4620      	mov	r0, r4
 800822c:	f7f8 f834 	bl	8000298 <__aeabi_dsub>
 8008230:	4b28      	ldr	r3, [pc, #160]	; (80082d4 <__kernel_cos+0x16c>)
 8008232:	429e      	cmp	r6, r3
 8008234:	4680      	mov	r8, r0
 8008236:	4689      	mov	r9, r1
 8008238:	dc0e      	bgt.n	8008258 <__kernel_cos+0xf0>
 800823a:	4602      	mov	r2, r0
 800823c:	460b      	mov	r3, r1
 800823e:	4650      	mov	r0, sl
 8008240:	4659      	mov	r1, fp
 8008242:	f7f8 f829 	bl	8000298 <__aeabi_dsub>
 8008246:	460b      	mov	r3, r1
 8008248:	4923      	ldr	r1, [pc, #140]	; (80082d8 <__kernel_cos+0x170>)
 800824a:	4602      	mov	r2, r0
 800824c:	2000      	movs	r0, #0
 800824e:	f7f8 f823 	bl	8000298 <__aeabi_dsub>
 8008252:	b003      	add	sp, #12
 8008254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008258:	4b20      	ldr	r3, [pc, #128]	; (80082dc <__kernel_cos+0x174>)
 800825a:	491f      	ldr	r1, [pc, #124]	; (80082d8 <__kernel_cos+0x170>)
 800825c:	429e      	cmp	r6, r3
 800825e:	bfcc      	ite	gt
 8008260:	4d1f      	ldrgt	r5, [pc, #124]	; (80082e0 <__kernel_cos+0x178>)
 8008262:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8008266:	2400      	movs	r4, #0
 8008268:	4622      	mov	r2, r4
 800826a:	462b      	mov	r3, r5
 800826c:	2000      	movs	r0, #0
 800826e:	f7f8 f813 	bl	8000298 <__aeabi_dsub>
 8008272:	4622      	mov	r2, r4
 8008274:	4606      	mov	r6, r0
 8008276:	460f      	mov	r7, r1
 8008278:	462b      	mov	r3, r5
 800827a:	4650      	mov	r0, sl
 800827c:	4659      	mov	r1, fp
 800827e:	f7f8 f80b 	bl	8000298 <__aeabi_dsub>
 8008282:	4642      	mov	r2, r8
 8008284:	464b      	mov	r3, r9
 8008286:	f7f8 f807 	bl	8000298 <__aeabi_dsub>
 800828a:	4602      	mov	r2, r0
 800828c:	460b      	mov	r3, r1
 800828e:	4630      	mov	r0, r6
 8008290:	4639      	mov	r1, r7
 8008292:	e7dc      	b.n	800824e <__kernel_cos+0xe6>
 8008294:	4910      	ldr	r1, [pc, #64]	; (80082d8 <__kernel_cos+0x170>)
 8008296:	2000      	movs	r0, #0
 8008298:	e7db      	b.n	8008252 <__kernel_cos+0xea>
 800829a:	bf00      	nop
 800829c:	f3af 8000 	nop.w
 80082a0:	be8838d4 	.word	0xbe8838d4
 80082a4:	bda8fae9 	.word	0xbda8fae9
 80082a8:	bdb4b1c4 	.word	0xbdb4b1c4
 80082ac:	3e21ee9e 	.word	0x3e21ee9e
 80082b0:	809c52ad 	.word	0x809c52ad
 80082b4:	3e927e4f 	.word	0x3e927e4f
 80082b8:	19cb1590 	.word	0x19cb1590
 80082bc:	3efa01a0 	.word	0x3efa01a0
 80082c0:	16c15177 	.word	0x16c15177
 80082c4:	3f56c16c 	.word	0x3f56c16c
 80082c8:	5555554c 	.word	0x5555554c
 80082cc:	3fa55555 	.word	0x3fa55555
 80082d0:	3fe00000 	.word	0x3fe00000
 80082d4:	3fd33332 	.word	0x3fd33332
 80082d8:	3ff00000 	.word	0x3ff00000
 80082dc:	3fe90000 	.word	0x3fe90000
 80082e0:	3fd20000 	.word	0x3fd20000
 80082e4:	00000000 	.word	0x00000000

080082e8 <__kernel_sin>:
 80082e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082ec:	b086      	sub	sp, #24
 80082ee:	e9cd 2300 	strd	r2, r3, [sp]
 80082f2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80082f6:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80082fa:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80082fc:	4682      	mov	sl, r0
 80082fe:	460c      	mov	r4, r1
 8008300:	da03      	bge.n	800830a <__kernel_sin+0x22>
 8008302:	f7f8 fc31 	bl	8000b68 <__aeabi_d2iz>
 8008306:	2800      	cmp	r0, #0
 8008308:	d050      	beq.n	80083ac <__kernel_sin+0xc4>
 800830a:	4652      	mov	r2, sl
 800830c:	4623      	mov	r3, r4
 800830e:	4650      	mov	r0, sl
 8008310:	4621      	mov	r1, r4
 8008312:	f7f8 f979 	bl	8000608 <__aeabi_dmul>
 8008316:	4606      	mov	r6, r0
 8008318:	460f      	mov	r7, r1
 800831a:	4602      	mov	r2, r0
 800831c:	460b      	mov	r3, r1
 800831e:	4650      	mov	r0, sl
 8008320:	4621      	mov	r1, r4
 8008322:	f7f8 f971 	bl	8000608 <__aeabi_dmul>
 8008326:	a33e      	add	r3, pc, #248	; (adr r3, 8008420 <__kernel_sin+0x138>)
 8008328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800832c:	4680      	mov	r8, r0
 800832e:	4689      	mov	r9, r1
 8008330:	4630      	mov	r0, r6
 8008332:	4639      	mov	r1, r7
 8008334:	f7f8 f968 	bl	8000608 <__aeabi_dmul>
 8008338:	a33b      	add	r3, pc, #236	; (adr r3, 8008428 <__kernel_sin+0x140>)
 800833a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800833e:	f7f7 ffab 	bl	8000298 <__aeabi_dsub>
 8008342:	4632      	mov	r2, r6
 8008344:	463b      	mov	r3, r7
 8008346:	f7f8 f95f 	bl	8000608 <__aeabi_dmul>
 800834a:	a339      	add	r3, pc, #228	; (adr r3, 8008430 <__kernel_sin+0x148>)
 800834c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008350:	f7f7 ffa4 	bl	800029c <__adddf3>
 8008354:	4632      	mov	r2, r6
 8008356:	463b      	mov	r3, r7
 8008358:	f7f8 f956 	bl	8000608 <__aeabi_dmul>
 800835c:	a336      	add	r3, pc, #216	; (adr r3, 8008438 <__kernel_sin+0x150>)
 800835e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008362:	f7f7 ff99 	bl	8000298 <__aeabi_dsub>
 8008366:	4632      	mov	r2, r6
 8008368:	463b      	mov	r3, r7
 800836a:	f7f8 f94d 	bl	8000608 <__aeabi_dmul>
 800836e:	a334      	add	r3, pc, #208	; (adr r3, 8008440 <__kernel_sin+0x158>)
 8008370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008374:	f7f7 ff92 	bl	800029c <__adddf3>
 8008378:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800837c:	b9dd      	cbnz	r5, 80083b6 <__kernel_sin+0xce>
 800837e:	4602      	mov	r2, r0
 8008380:	460b      	mov	r3, r1
 8008382:	4630      	mov	r0, r6
 8008384:	4639      	mov	r1, r7
 8008386:	f7f8 f93f 	bl	8000608 <__aeabi_dmul>
 800838a:	a32f      	add	r3, pc, #188	; (adr r3, 8008448 <__kernel_sin+0x160>)
 800838c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008390:	f7f7 ff82 	bl	8000298 <__aeabi_dsub>
 8008394:	4642      	mov	r2, r8
 8008396:	464b      	mov	r3, r9
 8008398:	f7f8 f936 	bl	8000608 <__aeabi_dmul>
 800839c:	4602      	mov	r2, r0
 800839e:	460b      	mov	r3, r1
 80083a0:	4650      	mov	r0, sl
 80083a2:	4621      	mov	r1, r4
 80083a4:	f7f7 ff7a 	bl	800029c <__adddf3>
 80083a8:	4682      	mov	sl, r0
 80083aa:	460c      	mov	r4, r1
 80083ac:	4650      	mov	r0, sl
 80083ae:	4621      	mov	r1, r4
 80083b0:	b006      	add	sp, #24
 80083b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80083ba:	4b25      	ldr	r3, [pc, #148]	; (8008450 <__kernel_sin+0x168>)
 80083bc:	2200      	movs	r2, #0
 80083be:	f7f8 f923 	bl	8000608 <__aeabi_dmul>
 80083c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80083c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80083ca:	4640      	mov	r0, r8
 80083cc:	4649      	mov	r1, r9
 80083ce:	f7f8 f91b 	bl	8000608 <__aeabi_dmul>
 80083d2:	4602      	mov	r2, r0
 80083d4:	460b      	mov	r3, r1
 80083d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80083da:	f7f7 ff5d 	bl	8000298 <__aeabi_dsub>
 80083de:	4632      	mov	r2, r6
 80083e0:	463b      	mov	r3, r7
 80083e2:	f7f8 f911 	bl	8000608 <__aeabi_dmul>
 80083e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80083ea:	f7f7 ff55 	bl	8000298 <__aeabi_dsub>
 80083ee:	a316      	add	r3, pc, #88	; (adr r3, 8008448 <__kernel_sin+0x160>)
 80083f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083f4:	4606      	mov	r6, r0
 80083f6:	460f      	mov	r7, r1
 80083f8:	4640      	mov	r0, r8
 80083fa:	4649      	mov	r1, r9
 80083fc:	f7f8 f904 	bl	8000608 <__aeabi_dmul>
 8008400:	4602      	mov	r2, r0
 8008402:	460b      	mov	r3, r1
 8008404:	4630      	mov	r0, r6
 8008406:	4639      	mov	r1, r7
 8008408:	f7f7 ff48 	bl	800029c <__adddf3>
 800840c:	4602      	mov	r2, r0
 800840e:	460b      	mov	r3, r1
 8008410:	4650      	mov	r0, sl
 8008412:	4621      	mov	r1, r4
 8008414:	f7f7 ff40 	bl	8000298 <__aeabi_dsub>
 8008418:	e7c6      	b.n	80083a8 <__kernel_sin+0xc0>
 800841a:	bf00      	nop
 800841c:	f3af 8000 	nop.w
 8008420:	5acfd57c 	.word	0x5acfd57c
 8008424:	3de5d93a 	.word	0x3de5d93a
 8008428:	8a2b9ceb 	.word	0x8a2b9ceb
 800842c:	3e5ae5e6 	.word	0x3e5ae5e6
 8008430:	57b1fe7d 	.word	0x57b1fe7d
 8008434:	3ec71de3 	.word	0x3ec71de3
 8008438:	19c161d5 	.word	0x19c161d5
 800843c:	3f2a01a0 	.word	0x3f2a01a0
 8008440:	1110f8a6 	.word	0x1110f8a6
 8008444:	3f811111 	.word	0x3f811111
 8008448:	55555549 	.word	0x55555549
 800844c:	3fc55555 	.word	0x3fc55555
 8008450:	3fe00000 	.word	0x3fe00000
 8008454:	00000000 	.word	0x00000000

08008458 <__ieee754_rem_pio2>:
 8008458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800845c:	4614      	mov	r4, r2
 800845e:	4ac2      	ldr	r2, [pc, #776]	; (8008768 <__ieee754_rem_pio2+0x310>)
 8008460:	b08d      	sub	sp, #52	; 0x34
 8008462:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 8008466:	4592      	cmp	sl, r2
 8008468:	9104      	str	r1, [sp, #16]
 800846a:	dc07      	bgt.n	800847c <__ieee754_rem_pio2+0x24>
 800846c:	2200      	movs	r2, #0
 800846e:	2300      	movs	r3, #0
 8008470:	e9c4 0100 	strd	r0, r1, [r4]
 8008474:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8008478:	2500      	movs	r5, #0
 800847a:	e024      	b.n	80084c6 <__ieee754_rem_pio2+0x6e>
 800847c:	4abb      	ldr	r2, [pc, #748]	; (800876c <__ieee754_rem_pio2+0x314>)
 800847e:	4592      	cmp	sl, r2
 8008480:	dc72      	bgt.n	8008568 <__ieee754_rem_pio2+0x110>
 8008482:	9b04      	ldr	r3, [sp, #16]
 8008484:	4dba      	ldr	r5, [pc, #744]	; (8008770 <__ieee754_rem_pio2+0x318>)
 8008486:	2b00      	cmp	r3, #0
 8008488:	a3a9      	add	r3, pc, #676	; (adr r3, 8008730 <__ieee754_rem_pio2+0x2d8>)
 800848a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800848e:	dd36      	ble.n	80084fe <__ieee754_rem_pio2+0xa6>
 8008490:	f7f7 ff02 	bl	8000298 <__aeabi_dsub>
 8008494:	45aa      	cmp	sl, r5
 8008496:	4606      	mov	r6, r0
 8008498:	460f      	mov	r7, r1
 800849a:	d018      	beq.n	80084ce <__ieee754_rem_pio2+0x76>
 800849c:	a3a6      	add	r3, pc, #664	; (adr r3, 8008738 <__ieee754_rem_pio2+0x2e0>)
 800849e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084a2:	f7f7 fef9 	bl	8000298 <__aeabi_dsub>
 80084a6:	4602      	mov	r2, r0
 80084a8:	460b      	mov	r3, r1
 80084aa:	e9c4 2300 	strd	r2, r3, [r4]
 80084ae:	4630      	mov	r0, r6
 80084b0:	4639      	mov	r1, r7
 80084b2:	f7f7 fef1 	bl	8000298 <__aeabi_dsub>
 80084b6:	a3a0      	add	r3, pc, #640	; (adr r3, 8008738 <__ieee754_rem_pio2+0x2e0>)
 80084b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084bc:	f7f7 feec 	bl	8000298 <__aeabi_dsub>
 80084c0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80084c4:	2501      	movs	r5, #1
 80084c6:	4628      	mov	r0, r5
 80084c8:	b00d      	add	sp, #52	; 0x34
 80084ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084ce:	a39c      	add	r3, pc, #624	; (adr r3, 8008740 <__ieee754_rem_pio2+0x2e8>)
 80084d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084d4:	f7f7 fee0 	bl	8000298 <__aeabi_dsub>
 80084d8:	a39b      	add	r3, pc, #620	; (adr r3, 8008748 <__ieee754_rem_pio2+0x2f0>)
 80084da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084de:	4606      	mov	r6, r0
 80084e0:	460f      	mov	r7, r1
 80084e2:	f7f7 fed9 	bl	8000298 <__aeabi_dsub>
 80084e6:	4602      	mov	r2, r0
 80084e8:	460b      	mov	r3, r1
 80084ea:	e9c4 2300 	strd	r2, r3, [r4]
 80084ee:	4630      	mov	r0, r6
 80084f0:	4639      	mov	r1, r7
 80084f2:	f7f7 fed1 	bl	8000298 <__aeabi_dsub>
 80084f6:	a394      	add	r3, pc, #592	; (adr r3, 8008748 <__ieee754_rem_pio2+0x2f0>)
 80084f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084fc:	e7de      	b.n	80084bc <__ieee754_rem_pio2+0x64>
 80084fe:	f7f7 fecd 	bl	800029c <__adddf3>
 8008502:	45aa      	cmp	sl, r5
 8008504:	4606      	mov	r6, r0
 8008506:	460f      	mov	r7, r1
 8008508:	d016      	beq.n	8008538 <__ieee754_rem_pio2+0xe0>
 800850a:	a38b      	add	r3, pc, #556	; (adr r3, 8008738 <__ieee754_rem_pio2+0x2e0>)
 800850c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008510:	f7f7 fec4 	bl	800029c <__adddf3>
 8008514:	4602      	mov	r2, r0
 8008516:	460b      	mov	r3, r1
 8008518:	e9c4 2300 	strd	r2, r3, [r4]
 800851c:	4630      	mov	r0, r6
 800851e:	4639      	mov	r1, r7
 8008520:	f7f7 feba 	bl	8000298 <__aeabi_dsub>
 8008524:	a384      	add	r3, pc, #528	; (adr r3, 8008738 <__ieee754_rem_pio2+0x2e0>)
 8008526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800852a:	f7f7 feb7 	bl	800029c <__adddf3>
 800852e:	f04f 35ff 	mov.w	r5, #4294967295
 8008532:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008536:	e7c6      	b.n	80084c6 <__ieee754_rem_pio2+0x6e>
 8008538:	a381      	add	r3, pc, #516	; (adr r3, 8008740 <__ieee754_rem_pio2+0x2e8>)
 800853a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800853e:	f7f7 fead 	bl	800029c <__adddf3>
 8008542:	a381      	add	r3, pc, #516	; (adr r3, 8008748 <__ieee754_rem_pio2+0x2f0>)
 8008544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008548:	4606      	mov	r6, r0
 800854a:	460f      	mov	r7, r1
 800854c:	f7f7 fea6 	bl	800029c <__adddf3>
 8008550:	4602      	mov	r2, r0
 8008552:	460b      	mov	r3, r1
 8008554:	e9c4 2300 	strd	r2, r3, [r4]
 8008558:	4630      	mov	r0, r6
 800855a:	4639      	mov	r1, r7
 800855c:	f7f7 fe9c 	bl	8000298 <__aeabi_dsub>
 8008560:	a379      	add	r3, pc, #484	; (adr r3, 8008748 <__ieee754_rem_pio2+0x2f0>)
 8008562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008566:	e7e0      	b.n	800852a <__ieee754_rem_pio2+0xd2>
 8008568:	4a82      	ldr	r2, [pc, #520]	; (8008774 <__ieee754_rem_pio2+0x31c>)
 800856a:	4592      	cmp	sl, r2
 800856c:	f300 80d4 	bgt.w	8008718 <__ieee754_rem_pio2+0x2c0>
 8008570:	f000 f966 	bl	8008840 <fabs>
 8008574:	a376      	add	r3, pc, #472	; (adr r3, 8008750 <__ieee754_rem_pio2+0x2f8>)
 8008576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800857a:	4606      	mov	r6, r0
 800857c:	460f      	mov	r7, r1
 800857e:	f7f8 f843 	bl	8000608 <__aeabi_dmul>
 8008582:	4b7d      	ldr	r3, [pc, #500]	; (8008778 <__ieee754_rem_pio2+0x320>)
 8008584:	2200      	movs	r2, #0
 8008586:	f7f7 fe89 	bl	800029c <__adddf3>
 800858a:	f7f8 faed 	bl	8000b68 <__aeabi_d2iz>
 800858e:	4605      	mov	r5, r0
 8008590:	f7f7 ffd0 	bl	8000534 <__aeabi_i2d>
 8008594:	4602      	mov	r2, r0
 8008596:	460b      	mov	r3, r1
 8008598:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800859c:	a364      	add	r3, pc, #400	; (adr r3, 8008730 <__ieee754_rem_pio2+0x2d8>)
 800859e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085a2:	f7f8 f831 	bl	8000608 <__aeabi_dmul>
 80085a6:	4602      	mov	r2, r0
 80085a8:	460b      	mov	r3, r1
 80085aa:	4630      	mov	r0, r6
 80085ac:	4639      	mov	r1, r7
 80085ae:	f7f7 fe73 	bl	8000298 <__aeabi_dsub>
 80085b2:	a361      	add	r3, pc, #388	; (adr r3, 8008738 <__ieee754_rem_pio2+0x2e0>)
 80085b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085b8:	4680      	mov	r8, r0
 80085ba:	4689      	mov	r9, r1
 80085bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085c0:	f7f8 f822 	bl	8000608 <__aeabi_dmul>
 80085c4:	2d1f      	cmp	r5, #31
 80085c6:	4606      	mov	r6, r0
 80085c8:	460f      	mov	r7, r1
 80085ca:	dc0e      	bgt.n	80085ea <__ieee754_rem_pio2+0x192>
 80085cc:	4b6b      	ldr	r3, [pc, #428]	; (800877c <__ieee754_rem_pio2+0x324>)
 80085ce:	1e6a      	subs	r2, r5, #1
 80085d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085d4:	4553      	cmp	r3, sl
 80085d6:	d008      	beq.n	80085ea <__ieee754_rem_pio2+0x192>
 80085d8:	4632      	mov	r2, r6
 80085da:	463b      	mov	r3, r7
 80085dc:	4640      	mov	r0, r8
 80085de:	4649      	mov	r1, r9
 80085e0:	f7f7 fe5a 	bl	8000298 <__aeabi_dsub>
 80085e4:	e9c4 0100 	strd	r0, r1, [r4]
 80085e8:	e012      	b.n	8008610 <__ieee754_rem_pio2+0x1b8>
 80085ea:	463b      	mov	r3, r7
 80085ec:	4632      	mov	r2, r6
 80085ee:	4640      	mov	r0, r8
 80085f0:	4649      	mov	r1, r9
 80085f2:	f7f7 fe51 	bl	8000298 <__aeabi_dsub>
 80085f6:	ea4f 532a 	mov.w	r3, sl, asr #20
 80085fa:	9305      	str	r3, [sp, #20]
 80085fc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008600:	ebc3 531a 	rsb	r3, r3, sl, lsr #20
 8008604:	2b10      	cmp	r3, #16
 8008606:	dc1f      	bgt.n	8008648 <__ieee754_rem_pio2+0x1f0>
 8008608:	4602      	mov	r2, r0
 800860a:	460b      	mov	r3, r1
 800860c:	e9c4 2300 	strd	r2, r3, [r4]
 8008610:	e9d4 2a00 	ldrd	r2, sl, [r4]
 8008614:	4640      	mov	r0, r8
 8008616:	4653      	mov	r3, sl
 8008618:	4649      	mov	r1, r9
 800861a:	f7f7 fe3d 	bl	8000298 <__aeabi_dsub>
 800861e:	4632      	mov	r2, r6
 8008620:	463b      	mov	r3, r7
 8008622:	f7f7 fe39 	bl	8000298 <__aeabi_dsub>
 8008626:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800862a:	460b      	mov	r3, r1
 800862c:	9904      	ldr	r1, [sp, #16]
 800862e:	2900      	cmp	r1, #0
 8008630:	4602      	mov	r2, r0
 8008632:	f6bf af48 	bge.w	80084c6 <__ieee754_rem_pio2+0x6e>
 8008636:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
 800863a:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800863e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008642:	60e3      	str	r3, [r4, #12]
 8008644:	426d      	negs	r5, r5
 8008646:	e73e      	b.n	80084c6 <__ieee754_rem_pio2+0x6e>
 8008648:	a33d      	add	r3, pc, #244	; (adr r3, 8008740 <__ieee754_rem_pio2+0x2e8>)
 800864a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800864e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008652:	f7f7 ffd9 	bl	8000608 <__aeabi_dmul>
 8008656:	4606      	mov	r6, r0
 8008658:	460f      	mov	r7, r1
 800865a:	4602      	mov	r2, r0
 800865c:	460b      	mov	r3, r1
 800865e:	4640      	mov	r0, r8
 8008660:	4649      	mov	r1, r9
 8008662:	f7f7 fe19 	bl	8000298 <__aeabi_dsub>
 8008666:	4602      	mov	r2, r0
 8008668:	460b      	mov	r3, r1
 800866a:	4682      	mov	sl, r0
 800866c:	468b      	mov	fp, r1
 800866e:	4640      	mov	r0, r8
 8008670:	4649      	mov	r1, r9
 8008672:	f7f7 fe11 	bl	8000298 <__aeabi_dsub>
 8008676:	4632      	mov	r2, r6
 8008678:	463b      	mov	r3, r7
 800867a:	f7f7 fe0d 	bl	8000298 <__aeabi_dsub>
 800867e:	a332      	add	r3, pc, #200	; (adr r3, 8008748 <__ieee754_rem_pio2+0x2f0>)
 8008680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008684:	4606      	mov	r6, r0
 8008686:	460f      	mov	r7, r1
 8008688:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800868c:	f7f7 ffbc 	bl	8000608 <__aeabi_dmul>
 8008690:	4632      	mov	r2, r6
 8008692:	463b      	mov	r3, r7
 8008694:	f7f7 fe00 	bl	8000298 <__aeabi_dsub>
 8008698:	4602      	mov	r2, r0
 800869a:	460b      	mov	r3, r1
 800869c:	4606      	mov	r6, r0
 800869e:	460f      	mov	r7, r1
 80086a0:	4650      	mov	r0, sl
 80086a2:	4659      	mov	r1, fp
 80086a4:	f7f7 fdf8 	bl	8000298 <__aeabi_dsub>
 80086a8:	9a05      	ldr	r2, [sp, #20]
 80086aa:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80086ae:	1ad3      	subs	r3, r2, r3
 80086b0:	2b31      	cmp	r3, #49	; 0x31
 80086b2:	dc06      	bgt.n	80086c2 <__ieee754_rem_pio2+0x26a>
 80086b4:	4602      	mov	r2, r0
 80086b6:	460b      	mov	r3, r1
 80086b8:	e9c4 2300 	strd	r2, r3, [r4]
 80086bc:	46d0      	mov	r8, sl
 80086be:	46d9      	mov	r9, fp
 80086c0:	e7a6      	b.n	8008610 <__ieee754_rem_pio2+0x1b8>
 80086c2:	a325      	add	r3, pc, #148	; (adr r3, 8008758 <__ieee754_rem_pio2+0x300>)
 80086c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086cc:	f7f7 ff9c 	bl	8000608 <__aeabi_dmul>
 80086d0:	4606      	mov	r6, r0
 80086d2:	460f      	mov	r7, r1
 80086d4:	4602      	mov	r2, r0
 80086d6:	460b      	mov	r3, r1
 80086d8:	4650      	mov	r0, sl
 80086da:	4659      	mov	r1, fp
 80086dc:	f7f7 fddc 	bl	8000298 <__aeabi_dsub>
 80086e0:	4602      	mov	r2, r0
 80086e2:	460b      	mov	r3, r1
 80086e4:	4680      	mov	r8, r0
 80086e6:	4689      	mov	r9, r1
 80086e8:	4650      	mov	r0, sl
 80086ea:	4659      	mov	r1, fp
 80086ec:	f7f7 fdd4 	bl	8000298 <__aeabi_dsub>
 80086f0:	4632      	mov	r2, r6
 80086f2:	463b      	mov	r3, r7
 80086f4:	f7f7 fdd0 	bl	8000298 <__aeabi_dsub>
 80086f8:	a319      	add	r3, pc, #100	; (adr r3, 8008760 <__ieee754_rem_pio2+0x308>)
 80086fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086fe:	4606      	mov	r6, r0
 8008700:	460f      	mov	r7, r1
 8008702:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008706:	f7f7 ff7f 	bl	8000608 <__aeabi_dmul>
 800870a:	4632      	mov	r2, r6
 800870c:	463b      	mov	r3, r7
 800870e:	f7f7 fdc3 	bl	8000298 <__aeabi_dsub>
 8008712:	4606      	mov	r6, r0
 8008714:	460f      	mov	r7, r1
 8008716:	e75f      	b.n	80085d8 <__ieee754_rem_pio2+0x180>
 8008718:	4a19      	ldr	r2, [pc, #100]	; (8008780 <__ieee754_rem_pio2+0x328>)
 800871a:	4592      	cmp	sl, r2
 800871c:	dd32      	ble.n	8008784 <__ieee754_rem_pio2+0x32c>
 800871e:	4602      	mov	r2, r0
 8008720:	460b      	mov	r3, r1
 8008722:	f7f7 fdb9 	bl	8000298 <__aeabi_dsub>
 8008726:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800872a:	e9c4 0100 	strd	r0, r1, [r4]
 800872e:	e6a3      	b.n	8008478 <__ieee754_rem_pio2+0x20>
 8008730:	54400000 	.word	0x54400000
 8008734:	3ff921fb 	.word	0x3ff921fb
 8008738:	1a626331 	.word	0x1a626331
 800873c:	3dd0b461 	.word	0x3dd0b461
 8008740:	1a600000 	.word	0x1a600000
 8008744:	3dd0b461 	.word	0x3dd0b461
 8008748:	2e037073 	.word	0x2e037073
 800874c:	3ba3198a 	.word	0x3ba3198a
 8008750:	6dc9c883 	.word	0x6dc9c883
 8008754:	3fe45f30 	.word	0x3fe45f30
 8008758:	2e000000 	.word	0x2e000000
 800875c:	3ba3198a 	.word	0x3ba3198a
 8008760:	252049c1 	.word	0x252049c1
 8008764:	397b839a 	.word	0x397b839a
 8008768:	3fe921fb 	.word	0x3fe921fb
 800876c:	4002d97b 	.word	0x4002d97b
 8008770:	3ff921fb 	.word	0x3ff921fb
 8008774:	413921fb 	.word	0x413921fb
 8008778:	3fe00000 	.word	0x3fe00000
 800877c:	0800946c 	.word	0x0800946c
 8008780:	7fefffff 	.word	0x7fefffff
 8008784:	ea4f 552a 	mov.w	r5, sl, asr #20
 8008788:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800878c:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8008790:	460f      	mov	r7, r1
 8008792:	4606      	mov	r6, r0
 8008794:	f7f8 f9e8 	bl	8000b68 <__aeabi_d2iz>
 8008798:	f7f7 fecc 	bl	8000534 <__aeabi_i2d>
 800879c:	4602      	mov	r2, r0
 800879e:	460b      	mov	r3, r1
 80087a0:	4630      	mov	r0, r6
 80087a2:	4639      	mov	r1, r7
 80087a4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80087a8:	f7f7 fd76 	bl	8000298 <__aeabi_dsub>
 80087ac:	4b22      	ldr	r3, [pc, #136]	; (8008838 <__ieee754_rem_pio2+0x3e0>)
 80087ae:	2200      	movs	r2, #0
 80087b0:	f7f7 ff2a 	bl	8000608 <__aeabi_dmul>
 80087b4:	460f      	mov	r7, r1
 80087b6:	4606      	mov	r6, r0
 80087b8:	f7f8 f9d6 	bl	8000b68 <__aeabi_d2iz>
 80087bc:	f7f7 feba 	bl	8000534 <__aeabi_i2d>
 80087c0:	4602      	mov	r2, r0
 80087c2:	460b      	mov	r3, r1
 80087c4:	4630      	mov	r0, r6
 80087c6:	4639      	mov	r1, r7
 80087c8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80087cc:	f7f7 fd64 	bl	8000298 <__aeabi_dsub>
 80087d0:	4b19      	ldr	r3, [pc, #100]	; (8008838 <__ieee754_rem_pio2+0x3e0>)
 80087d2:	2200      	movs	r2, #0
 80087d4:	f7f7 ff18 	bl	8000608 <__aeabi_dmul>
 80087d8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80087dc:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 80087e0:	f04f 0803 	mov.w	r8, #3
 80087e4:	2600      	movs	r6, #0
 80087e6:	2700      	movs	r7, #0
 80087e8:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80087ec:	4632      	mov	r2, r6
 80087ee:	463b      	mov	r3, r7
 80087f0:	46c2      	mov	sl, r8
 80087f2:	f108 38ff 	add.w	r8, r8, #4294967295
 80087f6:	f7f8 f96f 	bl	8000ad8 <__aeabi_dcmpeq>
 80087fa:	2800      	cmp	r0, #0
 80087fc:	d1f4      	bne.n	80087e8 <__ieee754_rem_pio2+0x390>
 80087fe:	4b0f      	ldr	r3, [pc, #60]	; (800883c <__ieee754_rem_pio2+0x3e4>)
 8008800:	9301      	str	r3, [sp, #4]
 8008802:	2302      	movs	r3, #2
 8008804:	9300      	str	r3, [sp, #0]
 8008806:	462a      	mov	r2, r5
 8008808:	4653      	mov	r3, sl
 800880a:	4621      	mov	r1, r4
 800880c:	a806      	add	r0, sp, #24
 800880e:	f000 f81b 	bl	8008848 <__kernel_rem_pio2>
 8008812:	9b04      	ldr	r3, [sp, #16]
 8008814:	2b00      	cmp	r3, #0
 8008816:	4605      	mov	r5, r0
 8008818:	f6bf ae55 	bge.w	80084c6 <__ieee754_rem_pio2+0x6e>
 800881c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8008820:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008824:	e9c4 2300 	strd	r2, r3, [r4]
 8008828:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800882c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008830:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8008834:	e706      	b.n	8008644 <__ieee754_rem_pio2+0x1ec>
 8008836:	bf00      	nop
 8008838:	41700000 	.word	0x41700000
 800883c:	080094ec 	.word	0x080094ec

08008840 <fabs>:
 8008840:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008844:	4619      	mov	r1, r3
 8008846:	4770      	bx	lr

08008848 <__kernel_rem_pio2>:
 8008848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800884c:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8008850:	f112 0f14 	cmn.w	r2, #20
 8008854:	9308      	str	r3, [sp, #32]
 8008856:	9106      	str	r1, [sp, #24]
 8008858:	4bb5      	ldr	r3, [pc, #724]	; (8008b30 <__kernel_rem_pio2+0x2e8>)
 800885a:	99a2      	ldr	r1, [sp, #648]	; 0x288
 800885c:	9009      	str	r0, [sp, #36]	; 0x24
 800885e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008862:	9302      	str	r3, [sp, #8]
 8008864:	9b08      	ldr	r3, [sp, #32]
 8008866:	f103 33ff 	add.w	r3, r3, #4294967295
 800886a:	bfa8      	it	ge
 800886c:	1ed4      	subge	r4, r2, #3
 800886e:	9307      	str	r3, [sp, #28]
 8008870:	bfb2      	itee	lt
 8008872:	2400      	movlt	r4, #0
 8008874:	2318      	movge	r3, #24
 8008876:	fb94 f4f3 	sdivge	r4, r4, r3
 800887a:	f06f 0317 	mvn.w	r3, #23
 800887e:	fb04 3303 	mla	r3, r4, r3, r3
 8008882:	eb03 0b02 	add.w	fp, r3, r2
 8008886:	9a07      	ldr	r2, [sp, #28]
 8008888:	9b02      	ldr	r3, [sp, #8]
 800888a:	eb03 0802 	add.w	r8, r3, r2
 800888e:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8008890:	1aa7      	subs	r7, r4, r2
 8008892:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8008896:	ae20      	add	r6, sp, #128	; 0x80
 8008898:	2500      	movs	r5, #0
 800889a:	2200      	movs	r2, #0
 800889c:	2300      	movs	r3, #0
 800889e:	4545      	cmp	r5, r8
 80088a0:	dd14      	ble.n	80088cc <__kernel_rem_pio2+0x84>
 80088a2:	9a08      	ldr	r2, [sp, #32]
 80088a4:	ab20      	add	r3, sp, #128	; 0x80
 80088a6:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 80088aa:	f50d 7ae0 	add.w	sl, sp, #448	; 0x1c0
 80088ae:	f04f 0800 	mov.w	r8, #0
 80088b2:	9b02      	ldr	r3, [sp, #8]
 80088b4:	4598      	cmp	r8, r3
 80088b6:	dc36      	bgt.n	8008926 <__kernel_rem_pio2+0xde>
 80088b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088ba:	2200      	movs	r2, #0
 80088bc:	f1a3 0908 	sub.w	r9, r3, #8
 80088c0:	2300      	movs	r3, #0
 80088c2:	e9cd 2300 	strd	r2, r3, [sp]
 80088c6:	462f      	mov	r7, r5
 80088c8:	2600      	movs	r6, #0
 80088ca:	e01f      	b.n	800890c <__kernel_rem_pio2+0xc4>
 80088cc:	42ef      	cmn	r7, r5
 80088ce:	d40b      	bmi.n	80088e8 <__kernel_rem_pio2+0xa0>
 80088d0:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80088d4:	e9cd 2300 	strd	r2, r3, [sp]
 80088d8:	f7f7 fe2c 	bl	8000534 <__aeabi_i2d>
 80088dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80088e0:	e8e6 0102 	strd	r0, r1, [r6], #8
 80088e4:	3501      	adds	r5, #1
 80088e6:	e7da      	b.n	800889e <__kernel_rem_pio2+0x56>
 80088e8:	4610      	mov	r0, r2
 80088ea:	4619      	mov	r1, r3
 80088ec:	e7f8      	b.n	80088e0 <__kernel_rem_pio2+0x98>
 80088ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80088f2:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 80088f6:	f7f7 fe87 	bl	8000608 <__aeabi_dmul>
 80088fa:	4602      	mov	r2, r0
 80088fc:	460b      	mov	r3, r1
 80088fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008902:	f7f7 fccb 	bl	800029c <__adddf3>
 8008906:	e9cd 0100 	strd	r0, r1, [sp]
 800890a:	3601      	adds	r6, #1
 800890c:	9b07      	ldr	r3, [sp, #28]
 800890e:	429e      	cmp	r6, r3
 8008910:	f1a7 0708 	sub.w	r7, r7, #8
 8008914:	ddeb      	ble.n	80088ee <__kernel_rem_pio2+0xa6>
 8008916:	e9dd 2300 	ldrd	r2, r3, [sp]
 800891a:	f108 0801 	add.w	r8, r8, #1
 800891e:	e8ea 2302 	strd	r2, r3, [sl], #8
 8008922:	3508      	adds	r5, #8
 8008924:	e7c5      	b.n	80088b2 <__kernel_rem_pio2+0x6a>
 8008926:	9b02      	ldr	r3, [sp, #8]
 8008928:	9e02      	ldr	r6, [sp, #8]
 800892a:	aa0c      	add	r2, sp, #48	; 0x30
 800892c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008930:	930b      	str	r3, [sp, #44]	; 0x2c
 8008932:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8008934:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8008938:	930a      	str	r3, [sp, #40]	; 0x28
 800893a:	ab98      	add	r3, sp, #608	; 0x260
 800893c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008940:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 8008944:	ab70      	add	r3, sp, #448	; 0x1c0
 8008946:	af0c      	add	r7, sp, #48	; 0x30
 8008948:	eb03 0ac6 	add.w	sl, r3, r6, lsl #3
 800894c:	46d0      	mov	r8, sl
 800894e:	9700      	str	r7, [sp, #0]
 8008950:	46b1      	mov	r9, r6
 8008952:	f1b9 0f00 	cmp.w	r9, #0
 8008956:	f1a8 0808 	sub.w	r8, r8, #8
 800895a:	dc70      	bgt.n	8008a3e <__kernel_rem_pio2+0x1f6>
 800895c:	465a      	mov	r2, fp
 800895e:	4620      	mov	r0, r4
 8008960:	4629      	mov	r1, r5
 8008962:	f000 fab1 	bl	8008ec8 <scalbn>
 8008966:	2200      	movs	r2, #0
 8008968:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800896c:	4604      	mov	r4, r0
 800896e:	460d      	mov	r5, r1
 8008970:	f7f7 fe4a 	bl	8000608 <__aeabi_dmul>
 8008974:	f000 fb24 	bl	8008fc0 <floor>
 8008978:	4b6e      	ldr	r3, [pc, #440]	; (8008b34 <__kernel_rem_pio2+0x2ec>)
 800897a:	2200      	movs	r2, #0
 800897c:	f7f7 fe44 	bl	8000608 <__aeabi_dmul>
 8008980:	4602      	mov	r2, r0
 8008982:	460b      	mov	r3, r1
 8008984:	4620      	mov	r0, r4
 8008986:	4629      	mov	r1, r5
 8008988:	f7f7 fc86 	bl	8000298 <__aeabi_dsub>
 800898c:	460d      	mov	r5, r1
 800898e:	4604      	mov	r4, r0
 8008990:	f7f8 f8ea 	bl	8000b68 <__aeabi_d2iz>
 8008994:	9004      	str	r0, [sp, #16]
 8008996:	f7f7 fdcd 	bl	8000534 <__aeabi_i2d>
 800899a:	4602      	mov	r2, r0
 800899c:	460b      	mov	r3, r1
 800899e:	4620      	mov	r0, r4
 80089a0:	4629      	mov	r1, r5
 80089a2:	f7f7 fc79 	bl	8000298 <__aeabi_dsub>
 80089a6:	f1bb 0f00 	cmp.w	fp, #0
 80089aa:	4680      	mov	r8, r0
 80089ac:	4689      	mov	r9, r1
 80089ae:	dd6f      	ble.n	8008a90 <__kernel_rem_pio2+0x248>
 80089b0:	1e71      	subs	r1, r6, #1
 80089b2:	ab0c      	add	r3, sp, #48	; 0x30
 80089b4:	9c04      	ldr	r4, [sp, #16]
 80089b6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80089ba:	f1cb 0018 	rsb	r0, fp, #24
 80089be:	fa43 f200 	asr.w	r2, r3, r0
 80089c2:	4414      	add	r4, r2
 80089c4:	4082      	lsls	r2, r0
 80089c6:	1a9b      	subs	r3, r3, r2
 80089c8:	aa0c      	add	r2, sp, #48	; 0x30
 80089ca:	9404      	str	r4, [sp, #16]
 80089cc:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80089d0:	f1cb 0217 	rsb	r2, fp, #23
 80089d4:	4113      	asrs	r3, r2
 80089d6:	9300      	str	r3, [sp, #0]
 80089d8:	9b00      	ldr	r3, [sp, #0]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	dd66      	ble.n	8008aac <__kernel_rem_pio2+0x264>
 80089de:	9b04      	ldr	r3, [sp, #16]
 80089e0:	2200      	movs	r2, #0
 80089e2:	3301      	adds	r3, #1
 80089e4:	9304      	str	r3, [sp, #16]
 80089e6:	4614      	mov	r4, r2
 80089e8:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80089ec:	4296      	cmp	r6, r2
 80089ee:	f300 80ad 	bgt.w	8008b4c <__kernel_rem_pio2+0x304>
 80089f2:	f1bb 0f00 	cmp.w	fp, #0
 80089f6:	dd07      	ble.n	8008a08 <__kernel_rem_pio2+0x1c0>
 80089f8:	f1bb 0f01 	cmp.w	fp, #1
 80089fc:	f000 80b5 	beq.w	8008b6a <__kernel_rem_pio2+0x322>
 8008a00:	f1bb 0f02 	cmp.w	fp, #2
 8008a04:	f000 80bb 	beq.w	8008b7e <__kernel_rem_pio2+0x336>
 8008a08:	9b00      	ldr	r3, [sp, #0]
 8008a0a:	2b02      	cmp	r3, #2
 8008a0c:	d14e      	bne.n	8008aac <__kernel_rem_pio2+0x264>
 8008a0e:	4642      	mov	r2, r8
 8008a10:	464b      	mov	r3, r9
 8008a12:	4949      	ldr	r1, [pc, #292]	; (8008b38 <__kernel_rem_pio2+0x2f0>)
 8008a14:	2000      	movs	r0, #0
 8008a16:	f7f7 fc3f 	bl	8000298 <__aeabi_dsub>
 8008a1a:	4680      	mov	r8, r0
 8008a1c:	4689      	mov	r9, r1
 8008a1e:	2c00      	cmp	r4, #0
 8008a20:	d044      	beq.n	8008aac <__kernel_rem_pio2+0x264>
 8008a22:	465a      	mov	r2, fp
 8008a24:	4944      	ldr	r1, [pc, #272]	; (8008b38 <__kernel_rem_pio2+0x2f0>)
 8008a26:	2000      	movs	r0, #0
 8008a28:	f000 fa4e 	bl	8008ec8 <scalbn>
 8008a2c:	4602      	mov	r2, r0
 8008a2e:	460b      	mov	r3, r1
 8008a30:	4640      	mov	r0, r8
 8008a32:	4649      	mov	r1, r9
 8008a34:	f7f7 fc30 	bl	8000298 <__aeabi_dsub>
 8008a38:	4680      	mov	r8, r0
 8008a3a:	4689      	mov	r9, r1
 8008a3c:	e036      	b.n	8008aac <__kernel_rem_pio2+0x264>
 8008a3e:	4b3f      	ldr	r3, [pc, #252]	; (8008b3c <__kernel_rem_pio2+0x2f4>)
 8008a40:	2200      	movs	r2, #0
 8008a42:	4620      	mov	r0, r4
 8008a44:	4629      	mov	r1, r5
 8008a46:	f7f7 fddf 	bl	8000608 <__aeabi_dmul>
 8008a4a:	f7f8 f88d 	bl	8000b68 <__aeabi_d2iz>
 8008a4e:	f7f7 fd71 	bl	8000534 <__aeabi_i2d>
 8008a52:	4602      	mov	r2, r0
 8008a54:	460b      	mov	r3, r1
 8008a56:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008a5a:	4b39      	ldr	r3, [pc, #228]	; (8008b40 <__kernel_rem_pio2+0x2f8>)
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	f7f7 fdd3 	bl	8000608 <__aeabi_dmul>
 8008a62:	4602      	mov	r2, r0
 8008a64:	460b      	mov	r3, r1
 8008a66:	4620      	mov	r0, r4
 8008a68:	4629      	mov	r1, r5
 8008a6a:	f7f7 fc15 	bl	8000298 <__aeabi_dsub>
 8008a6e:	f7f8 f87b 	bl	8000b68 <__aeabi_d2iz>
 8008a72:	9b00      	ldr	r3, [sp, #0]
 8008a74:	f843 0b04 	str.w	r0, [r3], #4
 8008a78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a7c:	9300      	str	r3, [sp, #0]
 8008a7e:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008a82:	f7f7 fc0b 	bl	800029c <__adddf3>
 8008a86:	f109 39ff 	add.w	r9, r9, #4294967295
 8008a8a:	4604      	mov	r4, r0
 8008a8c:	460d      	mov	r5, r1
 8008a8e:	e760      	b.n	8008952 <__kernel_rem_pio2+0x10a>
 8008a90:	d105      	bne.n	8008a9e <__kernel_rem_pio2+0x256>
 8008a92:	1e73      	subs	r3, r6, #1
 8008a94:	aa0c      	add	r2, sp, #48	; 0x30
 8008a96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008a9a:	15db      	asrs	r3, r3, #23
 8008a9c:	e79b      	b.n	80089d6 <__kernel_rem_pio2+0x18e>
 8008a9e:	4b29      	ldr	r3, [pc, #164]	; (8008b44 <__kernel_rem_pio2+0x2fc>)
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	f7f8 f837 	bl	8000b14 <__aeabi_dcmpge>
 8008aa6:	2800      	cmp	r0, #0
 8008aa8:	d13e      	bne.n	8008b28 <__kernel_rem_pio2+0x2e0>
 8008aaa:	9000      	str	r0, [sp, #0]
 8008aac:	2200      	movs	r2, #0
 8008aae:	2300      	movs	r3, #0
 8008ab0:	4640      	mov	r0, r8
 8008ab2:	4649      	mov	r1, r9
 8008ab4:	f7f8 f810 	bl	8000ad8 <__aeabi_dcmpeq>
 8008ab8:	2800      	cmp	r0, #0
 8008aba:	f000 80b2 	beq.w	8008c22 <__kernel_rem_pio2+0x3da>
 8008abe:	1e74      	subs	r4, r6, #1
 8008ac0:	4623      	mov	r3, r4
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	9902      	ldr	r1, [sp, #8]
 8008ac6:	428b      	cmp	r3, r1
 8008ac8:	da60      	bge.n	8008b8c <__kernel_rem_pio2+0x344>
 8008aca:	2a00      	cmp	r2, #0
 8008acc:	d075      	beq.n	8008bba <__kernel_rem_pio2+0x372>
 8008ace:	ab0c      	add	r3, sp, #48	; 0x30
 8008ad0:	f1ab 0b18 	sub.w	fp, fp, #24
 8008ad4:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	f000 80a0 	beq.w	8008c1e <__kernel_rem_pio2+0x3d6>
 8008ade:	465a      	mov	r2, fp
 8008ae0:	4915      	ldr	r1, [pc, #84]	; (8008b38 <__kernel_rem_pio2+0x2f0>)
 8008ae2:	f8df 9058 	ldr.w	r9, [pc, #88]	; 8008b3c <__kernel_rem_pio2+0x2f4>
 8008ae6:	2000      	movs	r0, #0
 8008ae8:	f000 f9ee 	bl	8008ec8 <scalbn>
 8008aec:	ab70      	add	r3, sp, #448	; 0x1c0
 8008aee:	4606      	mov	r6, r0
 8008af0:	460f      	mov	r7, r1
 8008af2:	00e5      	lsls	r5, r4, #3
 8008af4:	eb03 0bc4 	add.w	fp, r3, r4, lsl #3
 8008af8:	46a2      	mov	sl, r4
 8008afa:	f04f 0800 	mov.w	r8, #0
 8008afe:	f1ba 0f00 	cmp.w	sl, #0
 8008b02:	f280 80c4 	bge.w	8008c8e <__kernel_rem_pio2+0x446>
 8008b06:	4626      	mov	r6, r4
 8008b08:	2e00      	cmp	r6, #0
 8008b0a:	f2c0 80f6 	blt.w	8008cfa <__kernel_rem_pio2+0x4b2>
 8008b0e:	4b0e      	ldr	r3, [pc, #56]	; (8008b48 <__kernel_rem_pio2+0x300>)
 8008b10:	9307      	str	r3, [sp, #28]
 8008b12:	ab70      	add	r3, sp, #448	; 0x1c0
 8008b14:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8008b18:	f04f 0a00 	mov.w	sl, #0
 8008b1c:	f04f 0b00 	mov.w	fp, #0
 8008b20:	f04f 0800 	mov.w	r8, #0
 8008b24:	1ba7      	subs	r7, r4, r6
 8008b26:	e0dc      	b.n	8008ce2 <__kernel_rem_pio2+0x49a>
 8008b28:	2302      	movs	r3, #2
 8008b2a:	9300      	str	r3, [sp, #0]
 8008b2c:	e757      	b.n	80089de <__kernel_rem_pio2+0x196>
 8008b2e:	bf00      	nop
 8008b30:	08009638 	.word	0x08009638
 8008b34:	40200000 	.word	0x40200000
 8008b38:	3ff00000 	.word	0x3ff00000
 8008b3c:	3e700000 	.word	0x3e700000
 8008b40:	41700000 	.word	0x41700000
 8008b44:	3fe00000 	.word	0x3fe00000
 8008b48:	080095f8 	.word	0x080095f8
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	b944      	cbnz	r4, 8008b62 <__kernel_rem_pio2+0x31a>
 8008b50:	b11b      	cbz	r3, 8008b5a <__kernel_rem_pio2+0x312>
 8008b52:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8008b56:	603b      	str	r3, [r7, #0]
 8008b58:	2301      	movs	r3, #1
 8008b5a:	3201      	adds	r2, #1
 8008b5c:	3704      	adds	r7, #4
 8008b5e:	461c      	mov	r4, r3
 8008b60:	e744      	b.n	80089ec <__kernel_rem_pio2+0x1a4>
 8008b62:	1acb      	subs	r3, r1, r3
 8008b64:	603b      	str	r3, [r7, #0]
 8008b66:	4623      	mov	r3, r4
 8008b68:	e7f7      	b.n	8008b5a <__kernel_rem_pio2+0x312>
 8008b6a:	1e72      	subs	r2, r6, #1
 8008b6c:	ab0c      	add	r3, sp, #48	; 0x30
 8008b6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b72:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8008b76:	a90c      	add	r1, sp, #48	; 0x30
 8008b78:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8008b7c:	e744      	b.n	8008a08 <__kernel_rem_pio2+0x1c0>
 8008b7e:	1e72      	subs	r2, r6, #1
 8008b80:	ab0c      	add	r3, sp, #48	; 0x30
 8008b82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b86:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8008b8a:	e7f4      	b.n	8008b76 <__kernel_rem_pio2+0x32e>
 8008b8c:	a90c      	add	r1, sp, #48	; 0x30
 8008b8e:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8008b92:	3b01      	subs	r3, #1
 8008b94:	430a      	orrs	r2, r1
 8008b96:	e795      	b.n	8008ac4 <__kernel_rem_pio2+0x27c>
 8008b98:	3301      	adds	r3, #1
 8008b9a:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8008b9e:	2900      	cmp	r1, #0
 8008ba0:	d0fa      	beq.n	8008b98 <__kernel_rem_pio2+0x350>
 8008ba2:	9a08      	ldr	r2, [sp, #32]
 8008ba4:	a920      	add	r1, sp, #128	; 0x80
 8008ba6:	18b2      	adds	r2, r6, r2
 8008ba8:	f106 0801 	add.w	r8, r6, #1
 8008bac:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 8008bb0:	18f4      	adds	r4, r6, r3
 8008bb2:	4544      	cmp	r4, r8
 8008bb4:	da04      	bge.n	8008bc0 <__kernel_rem_pio2+0x378>
 8008bb6:	4626      	mov	r6, r4
 8008bb8:	e6bf      	b.n	800893a <__kernel_rem_pio2+0xf2>
 8008bba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008bbc:	2301      	movs	r3, #1
 8008bbe:	e7ec      	b.n	8008b9a <__kernel_rem_pio2+0x352>
 8008bc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bc2:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8008bc6:	f7f7 fcb5 	bl	8000534 <__aeabi_i2d>
 8008bca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bcc:	9504      	str	r5, [sp, #16]
 8008bce:	e9c5 0100 	strd	r0, r1, [r5]
 8008bd2:	3b08      	subs	r3, #8
 8008bd4:	9300      	str	r3, [sp, #0]
 8008bd6:	f04f 0900 	mov.w	r9, #0
 8008bda:	2600      	movs	r6, #0
 8008bdc:	2700      	movs	r7, #0
 8008bde:	9b07      	ldr	r3, [sp, #28]
 8008be0:	4599      	cmp	r9, r3
 8008be2:	dd05      	ble.n	8008bf0 <__kernel_rem_pio2+0x3a8>
 8008be4:	e9ea 6702 	strd	r6, r7, [sl, #8]!
 8008be8:	f108 0801 	add.w	r8, r8, #1
 8008bec:	3508      	adds	r5, #8
 8008bee:	e7e0      	b.n	8008bb2 <__kernel_rem_pio2+0x36a>
 8008bf0:	9900      	ldr	r1, [sp, #0]
 8008bf2:	f8dd c010 	ldr.w	ip, [sp, #16]
 8008bf6:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 8008bfa:	9100      	str	r1, [sp, #0]
 8008bfc:	e87c 0102 	ldrd	r0, r1, [ip], #-8
 8008c00:	f8cd c010 	str.w	ip, [sp, #16]
 8008c04:	f7f7 fd00 	bl	8000608 <__aeabi_dmul>
 8008c08:	4602      	mov	r2, r0
 8008c0a:	460b      	mov	r3, r1
 8008c0c:	4630      	mov	r0, r6
 8008c0e:	4639      	mov	r1, r7
 8008c10:	f7f7 fb44 	bl	800029c <__adddf3>
 8008c14:	f109 0901 	add.w	r9, r9, #1
 8008c18:	4606      	mov	r6, r0
 8008c1a:	460f      	mov	r7, r1
 8008c1c:	e7df      	b.n	8008bde <__kernel_rem_pio2+0x396>
 8008c1e:	3c01      	subs	r4, #1
 8008c20:	e755      	b.n	8008ace <__kernel_rem_pio2+0x286>
 8008c22:	f1cb 0200 	rsb	r2, fp, #0
 8008c26:	4640      	mov	r0, r8
 8008c28:	4649      	mov	r1, r9
 8008c2a:	f000 f94d 	bl	8008ec8 <scalbn>
 8008c2e:	4ba4      	ldr	r3, [pc, #656]	; (8008ec0 <__kernel_rem_pio2+0x678>)
 8008c30:	2200      	movs	r2, #0
 8008c32:	4604      	mov	r4, r0
 8008c34:	460d      	mov	r5, r1
 8008c36:	f7f7 ff6d 	bl	8000b14 <__aeabi_dcmpge>
 8008c3a:	b1f8      	cbz	r0, 8008c7c <__kernel_rem_pio2+0x434>
 8008c3c:	4ba1      	ldr	r3, [pc, #644]	; (8008ec4 <__kernel_rem_pio2+0x67c>)
 8008c3e:	2200      	movs	r2, #0
 8008c40:	4620      	mov	r0, r4
 8008c42:	4629      	mov	r1, r5
 8008c44:	f7f7 fce0 	bl	8000608 <__aeabi_dmul>
 8008c48:	f7f7 ff8e 	bl	8000b68 <__aeabi_d2iz>
 8008c4c:	4607      	mov	r7, r0
 8008c4e:	f7f7 fc71 	bl	8000534 <__aeabi_i2d>
 8008c52:	4b9b      	ldr	r3, [pc, #620]	; (8008ec0 <__kernel_rem_pio2+0x678>)
 8008c54:	2200      	movs	r2, #0
 8008c56:	f7f7 fcd7 	bl	8000608 <__aeabi_dmul>
 8008c5a:	460b      	mov	r3, r1
 8008c5c:	4602      	mov	r2, r0
 8008c5e:	4629      	mov	r1, r5
 8008c60:	4620      	mov	r0, r4
 8008c62:	f7f7 fb19 	bl	8000298 <__aeabi_dsub>
 8008c66:	f7f7 ff7f 	bl	8000b68 <__aeabi_d2iz>
 8008c6a:	1c74      	adds	r4, r6, #1
 8008c6c:	ab0c      	add	r3, sp, #48	; 0x30
 8008c6e:	f10b 0b18 	add.w	fp, fp, #24
 8008c72:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8008c76:	f843 7024 	str.w	r7, [r3, r4, lsl #2]
 8008c7a:	e730      	b.n	8008ade <__kernel_rem_pio2+0x296>
 8008c7c:	4620      	mov	r0, r4
 8008c7e:	4629      	mov	r1, r5
 8008c80:	f7f7 ff72 	bl	8000b68 <__aeabi_d2iz>
 8008c84:	ab0c      	add	r3, sp, #48	; 0x30
 8008c86:	4634      	mov	r4, r6
 8008c88:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8008c8c:	e727      	b.n	8008ade <__kernel_rem_pio2+0x296>
 8008c8e:	ab0c      	add	r3, sp, #48	; 0x30
 8008c90:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8008c94:	f7f7 fc4e 	bl	8000534 <__aeabi_i2d>
 8008c98:	4632      	mov	r2, r6
 8008c9a:	463b      	mov	r3, r7
 8008c9c:	f7f7 fcb4 	bl	8000608 <__aeabi_dmul>
 8008ca0:	4642      	mov	r2, r8
 8008ca2:	e86b 0102 	strd	r0, r1, [fp], #-8
 8008ca6:	464b      	mov	r3, r9
 8008ca8:	4630      	mov	r0, r6
 8008caa:	4639      	mov	r1, r7
 8008cac:	f7f7 fcac 	bl	8000608 <__aeabi_dmul>
 8008cb0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008cb4:	4606      	mov	r6, r0
 8008cb6:	460f      	mov	r7, r1
 8008cb8:	e721      	b.n	8008afe <__kernel_rem_pio2+0x2b6>
 8008cba:	f8dd c01c 	ldr.w	ip, [sp, #28]
 8008cbe:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 8008cc2:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8008cc6:	f8cd c01c 	str.w	ip, [sp, #28]
 8008cca:	f7f7 fc9d 	bl	8000608 <__aeabi_dmul>
 8008cce:	4602      	mov	r2, r0
 8008cd0:	460b      	mov	r3, r1
 8008cd2:	4650      	mov	r0, sl
 8008cd4:	4659      	mov	r1, fp
 8008cd6:	f7f7 fae1 	bl	800029c <__adddf3>
 8008cda:	f108 0801 	add.w	r8, r8, #1
 8008cde:	4682      	mov	sl, r0
 8008ce0:	468b      	mov	fp, r1
 8008ce2:	9b02      	ldr	r3, [sp, #8]
 8008ce4:	4598      	cmp	r8, r3
 8008ce6:	dc01      	bgt.n	8008cec <__kernel_rem_pio2+0x4a4>
 8008ce8:	45b8      	cmp	r8, r7
 8008cea:	dde6      	ble.n	8008cba <__kernel_rem_pio2+0x472>
 8008cec:	ab48      	add	r3, sp, #288	; 0x120
 8008cee:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008cf2:	e9c7 ab00 	strd	sl, fp, [r7]
 8008cf6:	3e01      	subs	r6, #1
 8008cf8:	e706      	b.n	8008b08 <__kernel_rem_pio2+0x2c0>
 8008cfa:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8008cfc:	2b02      	cmp	r3, #2
 8008cfe:	dc09      	bgt.n	8008d14 <__kernel_rem_pio2+0x4cc>
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	dc32      	bgt.n	8008d6a <__kernel_rem_pio2+0x522>
 8008d04:	d058      	beq.n	8008db8 <__kernel_rem_pio2+0x570>
 8008d06:	9b04      	ldr	r3, [sp, #16]
 8008d08:	f003 0007 	and.w	r0, r3, #7
 8008d0c:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8008d10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d14:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8008d16:	2b03      	cmp	r3, #3
 8008d18:	d1f5      	bne.n	8008d06 <__kernel_rem_pio2+0x4be>
 8008d1a:	ab48      	add	r3, sp, #288	; 0x120
 8008d1c:	441d      	add	r5, r3
 8008d1e:	46aa      	mov	sl, r5
 8008d20:	46a3      	mov	fp, r4
 8008d22:	f1bb 0f00 	cmp.w	fp, #0
 8008d26:	dc74      	bgt.n	8008e12 <__kernel_rem_pio2+0x5ca>
 8008d28:	46aa      	mov	sl, r5
 8008d2a:	46a3      	mov	fp, r4
 8008d2c:	f1bb 0f01 	cmp.w	fp, #1
 8008d30:	f300 808e 	bgt.w	8008e50 <__kernel_rem_pio2+0x608>
 8008d34:	2700      	movs	r7, #0
 8008d36:	463e      	mov	r6, r7
 8008d38:	2c01      	cmp	r4, #1
 8008d3a:	f300 80a8 	bgt.w	8008e8e <__kernel_rem_pio2+0x646>
 8008d3e:	9b00      	ldr	r3, [sp, #0]
 8008d40:	e9dd 5048 	ldrd	r5, r0, [sp, #288]	; 0x120
 8008d44:	e9dd 414a 	ldrd	r4, r1, [sp, #296]	; 0x128
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	f040 80aa 	bne.w	8008ea2 <__kernel_rem_pio2+0x65a>
 8008d4e:	4603      	mov	r3, r0
 8008d50:	9806      	ldr	r0, [sp, #24]
 8008d52:	462a      	mov	r2, r5
 8008d54:	e9c0 2300 	strd	r2, r3, [r0]
 8008d58:	4622      	mov	r2, r4
 8008d5a:	460b      	mov	r3, r1
 8008d5c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8008d60:	463a      	mov	r2, r7
 8008d62:	4633      	mov	r3, r6
 8008d64:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8008d68:	e7cd      	b.n	8008d06 <__kernel_rem_pio2+0x4be>
 8008d6a:	ab48      	add	r3, sp, #288	; 0x120
 8008d6c:	2000      	movs	r0, #0
 8008d6e:	441d      	add	r5, r3
 8008d70:	46a0      	mov	r8, r4
 8008d72:	4601      	mov	r1, r0
 8008d74:	f1b8 0f00 	cmp.w	r8, #0
 8008d78:	da38      	bge.n	8008dec <__kernel_rem_pio2+0x5a4>
 8008d7a:	9b00      	ldr	r3, [sp, #0]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d03c      	beq.n	8008dfa <__kernel_rem_pio2+0x5b2>
 8008d80:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 8008d84:	462b      	mov	r3, r5
 8008d86:	9d06      	ldr	r5, [sp, #24]
 8008d88:	4602      	mov	r2, r0
 8008d8a:	e9c5 2300 	strd	r2, r3, [r5]
 8008d8e:	460b      	mov	r3, r1
 8008d90:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8008d94:	f7f7 fa80 	bl	8000298 <__aeabi_dsub>
 8008d98:	ad48      	add	r5, sp, #288	; 0x120
 8008d9a:	4684      	mov	ip, r0
 8008d9c:	460f      	mov	r7, r1
 8008d9e:	2601      	movs	r6, #1
 8008da0:	42b4      	cmp	r4, r6
 8008da2:	da2c      	bge.n	8008dfe <__kernel_rem_pio2+0x5b6>
 8008da4:	9b00      	ldr	r3, [sp, #0]
 8008da6:	b10b      	cbz	r3, 8008dac <__kernel_rem_pio2+0x564>
 8008da8:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8008dac:	9906      	ldr	r1, [sp, #24]
 8008dae:	4662      	mov	r2, ip
 8008db0:	463b      	mov	r3, r7
 8008db2:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8008db6:	e7a6      	b.n	8008d06 <__kernel_rem_pio2+0x4be>
 8008db8:	9ea2      	ldr	r6, [sp, #648]	; 0x288
 8008dba:	ab48      	add	r3, sp, #288	; 0x120
 8008dbc:	441d      	add	r5, r3
 8008dbe:	4637      	mov	r7, r6
 8008dc0:	2c00      	cmp	r4, #0
 8008dc2:	da09      	bge.n	8008dd8 <__kernel_rem_pio2+0x590>
 8008dc4:	9b00      	ldr	r3, [sp, #0]
 8008dc6:	b10b      	cbz	r3, 8008dcc <__kernel_rem_pio2+0x584>
 8008dc8:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8008dcc:	9906      	ldr	r1, [sp, #24]
 8008dce:	4632      	mov	r2, r6
 8008dd0:	463b      	mov	r3, r7
 8008dd2:	e9c1 2300 	strd	r2, r3, [r1]
 8008dd6:	e796      	b.n	8008d06 <__kernel_rem_pio2+0x4be>
 8008dd8:	4630      	mov	r0, r6
 8008dda:	4639      	mov	r1, r7
 8008ddc:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8008de0:	f7f7 fa5c 	bl	800029c <__adddf3>
 8008de4:	3c01      	subs	r4, #1
 8008de6:	4606      	mov	r6, r0
 8008de8:	460f      	mov	r7, r1
 8008dea:	e7e9      	b.n	8008dc0 <__kernel_rem_pio2+0x578>
 8008dec:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8008df0:	f7f7 fa54 	bl	800029c <__adddf3>
 8008df4:	f108 38ff 	add.w	r8, r8, #4294967295
 8008df8:	e7bc      	b.n	8008d74 <__kernel_rem_pio2+0x52c>
 8008dfa:	460d      	mov	r5, r1
 8008dfc:	e7c2      	b.n	8008d84 <__kernel_rem_pio2+0x53c>
 8008dfe:	4660      	mov	r0, ip
 8008e00:	4639      	mov	r1, r7
 8008e02:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 8008e06:	f7f7 fa49 	bl	800029c <__adddf3>
 8008e0a:	3601      	adds	r6, #1
 8008e0c:	4684      	mov	ip, r0
 8008e0e:	460f      	mov	r7, r1
 8008e10:	e7c6      	b.n	8008da0 <__kernel_rem_pio2+0x558>
 8008e12:	e9da 6700 	ldrd	r6, r7, [sl]
 8008e16:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 8008e1a:	4632      	mov	r2, r6
 8008e1c:	463b      	mov	r3, r7
 8008e1e:	4640      	mov	r0, r8
 8008e20:	4649      	mov	r1, r9
 8008e22:	f7f7 fa3b 	bl	800029c <__adddf3>
 8008e26:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008e2a:	4602      	mov	r2, r0
 8008e2c:	460b      	mov	r3, r1
 8008e2e:	4640      	mov	r0, r8
 8008e30:	4649      	mov	r1, r9
 8008e32:	f7f7 fa31 	bl	8000298 <__aeabi_dsub>
 8008e36:	4632      	mov	r2, r6
 8008e38:	463b      	mov	r3, r7
 8008e3a:	f7f7 fa2f 	bl	800029c <__adddf3>
 8008e3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008e42:	e86a 0102 	strd	r0, r1, [sl], #-8
 8008e46:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008e4a:	e9ca 2300 	strd	r2, r3, [sl]
 8008e4e:	e768      	b.n	8008d22 <__kernel_rem_pio2+0x4da>
 8008e50:	e9da 8900 	ldrd	r8, r9, [sl]
 8008e54:	e95a 6702 	ldrd	r6, r7, [sl, #-8]
 8008e58:	4642      	mov	r2, r8
 8008e5a:	464b      	mov	r3, r9
 8008e5c:	4630      	mov	r0, r6
 8008e5e:	4639      	mov	r1, r7
 8008e60:	f7f7 fa1c 	bl	800029c <__adddf3>
 8008e64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008e68:	4602      	mov	r2, r0
 8008e6a:	460b      	mov	r3, r1
 8008e6c:	4630      	mov	r0, r6
 8008e6e:	4639      	mov	r1, r7
 8008e70:	f7f7 fa12 	bl	8000298 <__aeabi_dsub>
 8008e74:	4642      	mov	r2, r8
 8008e76:	464b      	mov	r3, r9
 8008e78:	f7f7 fa10 	bl	800029c <__adddf3>
 8008e7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008e80:	e86a 0102 	strd	r0, r1, [sl], #-8
 8008e84:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008e88:	e9ca 2300 	strd	r2, r3, [sl]
 8008e8c:	e74e      	b.n	8008d2c <__kernel_rem_pio2+0x4e4>
 8008e8e:	4638      	mov	r0, r7
 8008e90:	4631      	mov	r1, r6
 8008e92:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8008e96:	f7f7 fa01 	bl	800029c <__adddf3>
 8008e9a:	3c01      	subs	r4, #1
 8008e9c:	4607      	mov	r7, r0
 8008e9e:	460e      	mov	r6, r1
 8008ea0:	e74a      	b.n	8008d38 <__kernel_rem_pio2+0x4f0>
 8008ea2:	9b06      	ldr	r3, [sp, #24]
 8008ea4:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8008ea8:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8008eac:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 8008eb0:	e9c3 0401 	strd	r0, r4, [r3, #4]
 8008eb4:	e9c3 1703 	strd	r1, r7, [r3, #12]
 8008eb8:	601d      	str	r5, [r3, #0]
 8008eba:	615e      	str	r6, [r3, #20]
 8008ebc:	e723      	b.n	8008d06 <__kernel_rem_pio2+0x4be>
 8008ebe:	bf00      	nop
 8008ec0:	41700000 	.word	0x41700000
 8008ec4:	3e700000 	.word	0x3e700000

08008ec8 <scalbn>:
 8008ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eca:	4616      	mov	r6, r2
 8008ecc:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008ed0:	4604      	mov	r4, r0
 8008ed2:	460d      	mov	r5, r1
 8008ed4:	460b      	mov	r3, r1
 8008ed6:	b992      	cbnz	r2, 8008efe <scalbn+0x36>
 8008ed8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008edc:	4303      	orrs	r3, r0
 8008ede:	d03c      	beq.n	8008f5a <scalbn+0x92>
 8008ee0:	4b31      	ldr	r3, [pc, #196]	; (8008fa8 <scalbn+0xe0>)
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	f7f7 fb90 	bl	8000608 <__aeabi_dmul>
 8008ee8:	4b30      	ldr	r3, [pc, #192]	; (8008fac <scalbn+0xe4>)
 8008eea:	429e      	cmp	r6, r3
 8008eec:	4604      	mov	r4, r0
 8008eee:	460d      	mov	r5, r1
 8008ef0:	da0f      	bge.n	8008f12 <scalbn+0x4a>
 8008ef2:	a329      	add	r3, pc, #164	; (adr r3, 8008f98 <scalbn+0xd0>)
 8008ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ef8:	f7f7 fb86 	bl	8000608 <__aeabi_dmul>
 8008efc:	e006      	b.n	8008f0c <scalbn+0x44>
 8008efe:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8008f02:	42ba      	cmp	r2, r7
 8008f04:	d109      	bne.n	8008f1a <scalbn+0x52>
 8008f06:	4602      	mov	r2, r0
 8008f08:	f7f7 f9c8 	bl	800029c <__adddf3>
 8008f0c:	4604      	mov	r4, r0
 8008f0e:	460d      	mov	r5, r1
 8008f10:	e023      	b.n	8008f5a <scalbn+0x92>
 8008f12:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008f16:	460b      	mov	r3, r1
 8008f18:	3a36      	subs	r2, #54	; 0x36
 8008f1a:	f24c 3150 	movw	r1, #50000	; 0xc350
 8008f1e:	428e      	cmp	r6, r1
 8008f20:	dd0e      	ble.n	8008f40 <scalbn+0x78>
 8008f22:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8008f26:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8008f2a:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8008f2e:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8008f32:	a31b      	add	r3, pc, #108	; (adr r3, 8008fa0 <scalbn+0xd8>)
 8008f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f38:	481d      	ldr	r0, [pc, #116]	; (8008fb0 <scalbn+0xe8>)
 8008f3a:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8008f3e:	e7db      	b.n	8008ef8 <scalbn+0x30>
 8008f40:	4432      	add	r2, r6
 8008f42:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008f46:	428a      	cmp	r2, r1
 8008f48:	dceb      	bgt.n	8008f22 <scalbn+0x5a>
 8008f4a:	2a00      	cmp	r2, #0
 8008f4c:	dd08      	ble.n	8008f60 <scalbn+0x98>
 8008f4e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008f52:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008f56:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008f5a:	4620      	mov	r0, r4
 8008f5c:	4629      	mov	r1, r5
 8008f5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f60:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008f64:	da0c      	bge.n	8008f80 <scalbn+0xb8>
 8008f66:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8008f6a:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 8008f6e:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 8008f72:	a309      	add	r3, pc, #36	; (adr r3, 8008f98 <scalbn+0xd0>)
 8008f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f78:	480e      	ldr	r0, [pc, #56]	; (8008fb4 <scalbn+0xec>)
 8008f7a:	f041 011f 	orr.w	r1, r1, #31
 8008f7e:	e7bb      	b.n	8008ef8 <scalbn+0x30>
 8008f80:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008f84:	3236      	adds	r2, #54	; 0x36
 8008f86:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008f8a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008f8e:	4620      	mov	r0, r4
 8008f90:	4b09      	ldr	r3, [pc, #36]	; (8008fb8 <scalbn+0xf0>)
 8008f92:	4629      	mov	r1, r5
 8008f94:	2200      	movs	r2, #0
 8008f96:	e7af      	b.n	8008ef8 <scalbn+0x30>
 8008f98:	c2f8f359 	.word	0xc2f8f359
 8008f9c:	01a56e1f 	.word	0x01a56e1f
 8008fa0:	8800759c 	.word	0x8800759c
 8008fa4:	7e37e43c 	.word	0x7e37e43c
 8008fa8:	43500000 	.word	0x43500000
 8008fac:	ffff3cb0 	.word	0xffff3cb0
 8008fb0:	8800759c 	.word	0x8800759c
 8008fb4:	c2f8f359 	.word	0xc2f8f359
 8008fb8:	3c900000 	.word	0x3c900000
 8008fbc:	00000000 	.word	0x00000000

08008fc0 <floor>:
 8008fc0:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008fc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fc8:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8008fcc:	2e13      	cmp	r6, #19
 8008fce:	460b      	mov	r3, r1
 8008fd0:	4607      	mov	r7, r0
 8008fd2:	460c      	mov	r4, r1
 8008fd4:	4605      	mov	r5, r0
 8008fd6:	dc32      	bgt.n	800903e <floor+0x7e>
 8008fd8:	2e00      	cmp	r6, #0
 8008fda:	da14      	bge.n	8009006 <floor+0x46>
 8008fdc:	a334      	add	r3, pc, #208	; (adr r3, 80090b0 <floor+0xf0>)
 8008fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fe2:	f7f7 f95b 	bl	800029c <__adddf3>
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	2300      	movs	r3, #0
 8008fea:	f7f7 fd9d 	bl	8000b28 <__aeabi_dcmpgt>
 8008fee:	b138      	cbz	r0, 8009000 <floor+0x40>
 8008ff0:	2c00      	cmp	r4, #0
 8008ff2:	da56      	bge.n	80090a2 <floor+0xe2>
 8008ff4:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8008ff8:	4325      	orrs	r5, r4
 8008ffa:	d055      	beq.n	80090a8 <floor+0xe8>
 8008ffc:	4c2e      	ldr	r4, [pc, #184]	; (80090b8 <floor+0xf8>)
 8008ffe:	2500      	movs	r5, #0
 8009000:	4623      	mov	r3, r4
 8009002:	462f      	mov	r7, r5
 8009004:	e025      	b.n	8009052 <floor+0x92>
 8009006:	4a2d      	ldr	r2, [pc, #180]	; (80090bc <floor+0xfc>)
 8009008:	fa42 f806 	asr.w	r8, r2, r6
 800900c:	ea01 0208 	and.w	r2, r1, r8
 8009010:	4302      	orrs	r2, r0
 8009012:	d01e      	beq.n	8009052 <floor+0x92>
 8009014:	a326      	add	r3, pc, #152	; (adr r3, 80090b0 <floor+0xf0>)
 8009016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800901a:	f7f7 f93f 	bl	800029c <__adddf3>
 800901e:	2200      	movs	r2, #0
 8009020:	2300      	movs	r3, #0
 8009022:	f7f7 fd81 	bl	8000b28 <__aeabi_dcmpgt>
 8009026:	2800      	cmp	r0, #0
 8009028:	d0ea      	beq.n	8009000 <floor+0x40>
 800902a:	2c00      	cmp	r4, #0
 800902c:	bfbe      	ittt	lt
 800902e:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8009032:	4133      	asrlt	r3, r6
 8009034:	18e4      	addlt	r4, r4, r3
 8009036:	ea24 0408 	bic.w	r4, r4, r8
 800903a:	2500      	movs	r5, #0
 800903c:	e7e0      	b.n	8009000 <floor+0x40>
 800903e:	2e33      	cmp	r6, #51	; 0x33
 8009040:	dd0b      	ble.n	800905a <floor+0x9a>
 8009042:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8009046:	d104      	bne.n	8009052 <floor+0x92>
 8009048:	4602      	mov	r2, r0
 800904a:	f7f7 f927 	bl	800029c <__adddf3>
 800904e:	4607      	mov	r7, r0
 8009050:	460b      	mov	r3, r1
 8009052:	4638      	mov	r0, r7
 8009054:	4619      	mov	r1, r3
 8009056:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800905a:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800905e:	f04f 38ff 	mov.w	r8, #4294967295
 8009062:	fa28 f802 	lsr.w	r8, r8, r2
 8009066:	ea10 0f08 	tst.w	r0, r8
 800906a:	d0f2      	beq.n	8009052 <floor+0x92>
 800906c:	a310      	add	r3, pc, #64	; (adr r3, 80090b0 <floor+0xf0>)
 800906e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009072:	f7f7 f913 	bl	800029c <__adddf3>
 8009076:	2200      	movs	r2, #0
 8009078:	2300      	movs	r3, #0
 800907a:	f7f7 fd55 	bl	8000b28 <__aeabi_dcmpgt>
 800907e:	2800      	cmp	r0, #0
 8009080:	d0be      	beq.n	8009000 <floor+0x40>
 8009082:	2c00      	cmp	r4, #0
 8009084:	da0a      	bge.n	800909c <floor+0xdc>
 8009086:	2e14      	cmp	r6, #20
 8009088:	d101      	bne.n	800908e <floor+0xce>
 800908a:	3401      	adds	r4, #1
 800908c:	e006      	b.n	800909c <floor+0xdc>
 800908e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8009092:	2301      	movs	r3, #1
 8009094:	40b3      	lsls	r3, r6
 8009096:	441d      	add	r5, r3
 8009098:	42af      	cmp	r7, r5
 800909a:	d8f6      	bhi.n	800908a <floor+0xca>
 800909c:	ea25 0508 	bic.w	r5, r5, r8
 80090a0:	e7ae      	b.n	8009000 <floor+0x40>
 80090a2:	2500      	movs	r5, #0
 80090a4:	462c      	mov	r4, r5
 80090a6:	e7ab      	b.n	8009000 <floor+0x40>
 80090a8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80090ac:	e7a8      	b.n	8009000 <floor+0x40>
 80090ae:	bf00      	nop
 80090b0:	8800759c 	.word	0x8800759c
 80090b4:	7e37e43c 	.word	0x7e37e43c
 80090b8:	bff00000 	.word	0xbff00000
 80090bc:	000fffff 	.word	0x000fffff

080090c0 <_init>:
 80090c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090c2:	bf00      	nop
 80090c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090c6:	bc08      	pop	{r3}
 80090c8:	469e      	mov	lr, r3
 80090ca:	4770      	bx	lr

080090cc <_fini>:
 80090cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090ce:	bf00      	nop
 80090d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090d2:	bc08      	pop	{r3}
 80090d4:	469e      	mov	lr, r3
 80090d6:	4770      	bx	lr
