

<!doctype html>
<html lang="en" class="no-js">
  <head>
    

<meta charset="utf-8">



<!-- begin SEO -->









<title>Writing  LUT level design - Sudarshan Sharma</title>







<meta property="og:locale" content="en-US">
<meta property="og:site_name" content="Sudarshan Sharma">
<meta property="og:title" content="Writing  LUT level design">


  <link rel="canonical" href="http://localhost:4000/posts/2019/09/writing_lut_level_design/">
  <meta property="og:url" content="http://localhost:4000/posts/2019/09/writing_lut_level_design/">



  <meta property="og:description" content="The pre-requisites required for this blog are Digital VLSI Design, RTL Design using Verilog and FPGA structure the knowledge of CLBs and Slices. Many a time it is required to write a LUT level design for a better overview of the design space exploration and also to get better control for design such as ring oscillators etc.">





  

  





  <meta property="og:type" content="article">
  <meta property="article:published_time" content="2019-09-28T00:00:00-07:00">








  <script type="application/ld+json">
    {
      "@context" : "https://schema.org",
      "@type" : "Person",
      "name" : "Sudarshan Sharma",
      "url" : "http://localhost:4000",
      "sameAs" : null
    }
  </script>






<!-- end SEO -->


<link href="http://localhost:4000/feed.xml" type="application/atom+xml" rel="alternate" title="Sudarshan Sharma Feed">

<!-- https://t.co/dKP3o1e -->
<meta name="HandheldFriendly" content="True">
<meta name="MobileOptimized" content="320">
<meta name="viewport" content="width=device-width, initial-scale=1.0">

<script>
  document.documentElement.className = document.documentElement.className.replace(/\bno-js\b/g, '') + ' js ';
</script>

<!-- For all browsers -->
<link rel="stylesheet" href="http://localhost:4000/assets/css/main.css">

<meta http-equiv="cleartype" content="on">
    

<!-- start custom head snippets -->

<link rel="apple-touch-icon" sizes="57x57" href="http://localhost:4000/images/apple-touch-icon-57x57.png?v=M44lzPylqQ">
<link rel="apple-touch-icon" sizes="60x60" href="http://localhost:4000/images/apple-touch-icon-60x60.png?v=M44lzPylqQ">
<link rel="apple-touch-icon" sizes="72x72" href="http://localhost:4000/images/apple-touch-icon-72x72.png?v=M44lzPylqQ">
<link rel="apple-touch-icon" sizes="76x76" href="http://localhost:4000/images/apple-touch-icon-76x76.png?v=M44lzPylqQ">
<link rel="apple-touch-icon" sizes="114x114" href="http://localhost:4000/images/apple-touch-icon-114x114.png?v=M44lzPylqQ">
<link rel="apple-touch-icon" sizes="120x120" href="http://localhost:4000/images/apple-touch-icon-120x120.png?v=M44lzPylqQ">
<link rel="apple-touch-icon" sizes="144x144" href="http://localhost:4000/images/apple-touch-icon-144x144.png?v=M44lzPylqQ">
<link rel="apple-touch-icon" sizes="152x152" href="http://localhost:4000/images/apple-touch-icon-152x152.png?v=M44lzPylqQ">
<link rel="apple-touch-icon" sizes="180x180" href="http://localhost:4000/images/apple-touch-icon-180x180.png?v=M44lzPylqQ">
<!-- <link rel="icon" type="image/png" href="http://localhost:4000/images/favicon-32x32.png?v=M44lzPylqQ" sizes="32x32">
 -->
 <!-- <link rel="icon" type="image/png" href="http://localhost:4000/images/android-chrome-192x192.png?v=M44lzPylqQ" sizes="192x192"> -->
<!-- <link rel="icon" type="image/png" href="http://localhost:4000/images/favicon-96x96.png?v=M44lzPylqQ" sizes="96x96"> -->
<!-- <link rel="icon" type="image/png" href="http://localhost:4000/images/favicon-16x16.png?v=M44lzPylqQ" sizes="16x16"> -->
<link rel="manifest" href="http://localhost:4000/images/manifest.json?v=M44lzPylqQ">
<link rel="mask-icon" href="http://localhost:4000/images/safari-pinned-tab.svg?v=M44lzPylqQ" color="#000000">
<!-- <link rel="shortcut icon" href="/images/favicon.ico?v=M44lzPylqQ"> -->
<meta name="msapplication-TileColor" content="#000000">
<meta name="msapplication-TileImage" content="http://localhost:4000/images/mstile-144x144.png?v=M44lzPylqQ">
<meta name="msapplication-config" content="http://localhost:4000/images/browserconfig.xml?v=M44lzPylqQ">
<meta name="theme-color" content="#ffffff">
<link rel="stylesheet" href="http://localhost:4000/assets/css/academicons.css"/>
<link rel="shortcut icon" type="image/png" href="/images/favicon.png">

<script type="text/x-mathjax-config"> MathJax.Hub.Config({ TeX: { equationNumbers: { autoNumber: "all" } } }); </script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    tex2jax: {
      inlineMath: [ ['$','$'], ["\\(","\\)"] ],
      processEscapes: true
    }
  });
</script>
<script src='https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.4/latest.js?config=TeX-MML-AM_CHTML' async></script>

<script id="dsq-count-scr" src="//sudarshan-sh.disqus.com/count.js" async></script>


<!-- end custom head snippets -->

  </head>

  <body>

    <!--[if lt IE 9]>
<div class="notice--danger align-center" style="margin: 0;">You are using an <strong>outdated</strong> browser. Please <a href="https://browsehappy.com/">upgrade your browser</a> to improve your experience.</div>
<![endif]-->
    

<div class="masthead">
  <div class="masthead__inner-wrap">
    <div class="masthead__menu">
      <nav id="site-nav" class="greedy-nav">
        <button><div class="navicon"></div></button>
        <ul class="visible-links">
          <li class="masthead__menu-item masthead__menu-item--lg"><a href="http://localhost:4000/">Sudarshan Sharma</a></li>
          
            
            <li class="masthead__menu-item"><a href="http://localhost:4000/publications/">Publications</a></li>
          
            
            <li class="masthead__menu-item"><a href="http://localhost:4000/blog/">Blog</a></li>
          
        </ul>
        <ul class="hidden-links hidden"></ul>
      </nav>
    </div>
  </div>
</div>

    





<div id="main" role="main">
  


  <div class="sidebar sticky">
  



<div itemscope itemtype="https://schema.org/Person">

  <div class="author__avatar">
    
    	<img src="http://localhost:4000/images/sudo_web.jpg" class="author__avatar" alt="Sudarshan Sharma">
    
  </div>

  <div class="author__content">
    <h3 class="author__name">Sudarshan Sharma</h3>
    <p class="author__bio">Graduate Research Assistant at GREEN Lab, Dept. of ECE, Georgia Institute of Technology</p>
  </div>

  <div class="author__urls-wrapper">
    <button class="btn btn--inverse">Follow</button>
    <ul class="author__urls social-icons">
      
        <li><i class="fa fa-fw fa-map-marker" aria-hidden="true"></i> Atlanta, US</li>
      
      
      
      
      
       
      
      
      
      
        <li><a href="https://www.linkedin.com/in/sudarshan-sh"><i class="fab fa-fw fa-linkedin" aria-hidden="true"></i> LinkedIn</a></li>
      
      
      
      
      
      
        <li><a href="https://github.com/sudo-sh"><i class="fab fa-fw fa-github" aria-hidden="true"></i> Github</a></li>
      
      
      
      
      
      
      
      
      
      
      
      
      
      
        <li><a href="https://scholar.google.com/citations?user=xcOv-28AAAAJ&hl=en"><i class="fas fa-fw fa-graduation-cap"></i> Google Scholar</a></li>
      
      
      
      
      
    </ul>
  </div>
</div>

  
  </div>


  <article class="page" itemscope itemtype="https://schema.org/CreativeWork">
    <meta itemprop="headline" content="Writing  LUT level design">
    <meta itemprop="description" content="The pre-requisites required for this blog are Digital VLSI Design, RTL Design using Verilog and FPGA structure the knowledge of CLBs and Slices. Many a time it is required to write a LUT level design for a better overview of the design space exploration and also to get better control for design such as ring oscillators etc.">
    <meta itemprop="datePublished" content="September 28, 2019">
    

    <div class="page__inner-wrap">
      
        <header>
          <h1 class="page__title" itemprop="headline">Writing  LUT level design
</h1>
          
            <p class="page__meta"><i class="fa fa-clock-o" aria-hidden="true"></i> 


  
	  3 minute read
	
</p>
          
        
        
        
          <p class="page__date"><strong><i class="fa fa-fw fa-calendar" aria-hidden="true"></i> Published:</strong> <time datetime="2019-09-28T00:00:00-07:00">September 28, 2019</time></p>
        
        
             
        
    
        </header>
      

      <section class="page__content" itemprop="text">
        <p>The pre-requisites required for this blog are Digital VLSI Design, RTL Design using Verilog and FPGA structure the knowledge of CLBs and Slices. Many a time it is required to write a LUT level design for a better overview of the design space exploration and also to get better control for design such as ring oscillators etc.</p>

<p>In this blog, I will focus mostly on the details of How do we write LUT based code instead of simple Verilog syntax in the same file. It is assumed that the reader is aware of Verilog and other digital design concepts.</p>

<p>Let’s look at the Lookup Table LUT design at the gate level, LUT is a basic block of a FPGA, as the name suggests LUTs looks for a table, the table here is the function output in a truth table representation, i.e when you write an expanded truth table the column corresponding to the function is what we are talking about. Now there is a nice <a href="https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/wp/wp-01003.pdf" target="_blank">White Paper</a> by Altera, for more details have a look. A LUT-6 from two LUT-3 looks like this</p>

<p><img src="/images/LUT.png" align="middle" /></p>

<p>Fig: LUT-6 from two LUT-3, <a href="https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/wp/wp-01003.pdf" target="_blank">Altera FPGA Architecture White Paper</a>.</p>

<h3 id="how-do-we-instantiate-luts-directly-in-verilog-scripts">How do we instantiate LUTs directly in verilog scripts?</h3>

<p>The code snippet is taken from the <a href="https://www.xilinx.com/support/documentation/sw_manuals/xilinx2012_2/ug953-vivado-7series-libraries.pdf#page=258" target="_blank">Vivado Design Suite 7 Series FPGA Libraries Guide</a></p>

<p>Verilog Instantiation Template</p>
<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="c1">// LUT6: 6-input Look-Up Table with general output</span>
<span class="c1">// 7 Series</span>
<span class="c1">// Xilinx HDL Libraries Guide, version 2012.2</span>
<span class="n">LUT6</span> <span class="p">#(</span>
<span class="p">.</span><span class="n">INIT</span><span class="p">(</span><span class="mh">64'h0000000000000000</span><span class="p">)</span> <span class="c1">// Specify LUT Contents</span>
<span class="p">)</span> <span class="n">LUT6_inst</span> <span class="p">(</span>
<span class="p">.</span><span class="n">O</span><span class="p">(</span><span class="n">O</span><span class="p">),</span> <span class="c1">// LUT general output</span>
<span class="p">.</span><span class="n">I0</span><span class="p">(</span><span class="n">I0</span><span class="p">),</span> <span class="c1">// LUT input</span>
<span class="p">.</span><span class="n">I1</span><span class="p">(</span><span class="n">I1</span><span class="p">),</span> <span class="c1">// LUT input</span>
<span class="p">.</span><span class="n">I2</span><span class="p">(</span><span class="n">I2</span><span class="p">),</span> <span class="c1">// LUT input</span>
<span class="p">.</span><span class="n">I3</span><span class="p">(</span><span class="n">I3</span><span class="p">),</span> <span class="c1">// LUT input</span>
<span class="p">.</span><span class="n">I4</span><span class="p">(</span><span class="n">I4</span><span class="p">),</span> <span class="c1">// LUT input</span>
<span class="p">.</span><span class="n">I5</span><span class="p">(</span><span class="n">I5</span><span class="p">)</span> <span class="c1">// LUT input</span>
<span class="p">);</span>
<span class="c1">// End of LUT6_inst instantiation</span>
</code></pre></div></div>
<p>Fig:- This code snippet is taken from the Vivado Design Suit 7 Series FPGA</p>

<p>.INIT() stores the truth table of the 6 input logic function, with LSB on the left</p>

<p>LUT6_inst needs to be changed for all the different instantiation done</p>

<p>.I”x” are the inputs with x from 0 to 5 as 6 inputs with I0 as LSB</p>

<p>.O is the output of the LUT.</p>

<h3 id="2-input-nand-gate-example">2-Input NAND gate example</h3>

<p>In Verilog, in RTL  we write</p>

<p>y=~(a&amp;b)</p>

<p>Its translation to a LUT design would be</p>
<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">Verilog</span> <span class="n">Instantiation</span> <span class="n">Template</span>
<span class="c1">// LUT6: 6-input Look-Up Table with general output</span>
<span class="c1">// 7 Series</span>
<span class="c1">// Xilinx HDL Libraries Guide, version 2012.2</span>
<span class="n">LUT6</span> <span class="p">#(</span>
<span class="p">.</span><span class="n">INIT</span><span class="p">(</span><span class="mh">64'h0000000000000007</span><span class="p">)</span> <span class="c1">// Specify LUT Contents</span>
<span class="p">)</span> <span class="n">LUT6_inst</span> <span class="p">(</span>
<span class="p">.</span><span class="n">O</span><span class="p">(</span><span class="n">y</span><span class="p">),</span> <span class="c1">// LUT general output</span>
<span class="p">.</span><span class="n">I0</span><span class="p">(</span><span class="n">a</span><span class="p">),</span> <span class="c1">// LUT input</span>
<span class="p">.</span><span class="n">I1</span><span class="p">(</span><span class="n">b</span><span class="p">),</span> <span class="c1">// LUT input</span>
<span class="p">.</span><span class="n">I2</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="c1">// LUT input</span>
<span class="p">.</span><span class="n">I3</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="c1">// LUT input</span>
<span class="p">.</span><span class="n">I4</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="c1">// LUT input</span>
<span class="p">.</span><span class="n">I5</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="c1">// LUT input</span>
<span class="p">);</span>
<span class="c1">// End of LUT6_inst instantiation</span>
</code></pre></div></div>
<p>Output of NAND with inputs as &lt;(1,1), (1,0), (0,1), (0,0)&gt; is  &lt;0, 1 , 1, 1&gt;  which is 7(4’b0111) in hexadecimal. That is written in the  .INIT() considering the LSB and MSB ordering.</p>

<p>Inputs a and b are the I0 and I1 inputs of the LUT remaining inputs of the LUT are set to 0 as we don’t need them, y is the output written in .O().</p>

<p>So using one LUT6 we can realise any 6-input or less 1 output boolean functions. Keep in mind one LUT has only one output.</p>

<h3 id="additional-information">Additional Information</h3>

<p>Some of the design specification desires for the appropriate locations of these LUTs consider a <a href="https://en.wikipedia.org/wiki/Physical_unclonable_function" target="_blank">PUF</a> design. The location can be set using <a href="https://www.xilinx.com/support/documentation/sw_manuals/xilinx11/cgd.pdf#page=118" targer="_blank">LOC constraint</a> by setting Slices(LUTs are present inside the Slices) locations in the constraint file.</p>

<hr />

        
      </section>

      <footer class="page__meta">
        
        


  




  
  
  

  <p class="page__taxonomy">
    <strong><i class="fa fa-fw fa-tags" aria-hidden="true"></i> Tags: </strong>
    <span itemprop="keywords">
    
      
      
      <a href="http://localhost:4000/tags/#fpga" class="page__taxonomy-item" rel="tag">FPGA</a><span class="sep">, </span>
    
      
      
      <a href="http://localhost:4000/tags/#rtl-programming" class="page__taxonomy-item" rel="tag">rtl_programming</a><span class="sep">, </span>
    
      
      
      <a href="http://localhost:4000/tags/#verilog" class="page__taxonomy-item" rel="tag">verilog</a>
    
    </span>
  </p>




      </footer>

      

      


  <nav class="pagination">
    
      <a href="http://localhost:4000/posts/2019/09/setting_up_website/" class="pagination--pager" title="Setting up the Website
">Previous</a>
    
    
      <a href="http://localhost:4000/posts/2020/06/division_in_hardware/" class="pagination--pager" title="Division in Hardware
">Next</a>
    
  </nav>

    </div>

    
      

<div class="page__comments">
  
  
    <h4 class="page__comments-title">Leave a Comment</h4>
    <section id="disqus_thread"></section>
  
</div>
    
  </article>

  
  
</div>


    <div class="page__footer">
      <footer>
        

<!-- start custom footer snippets -->
<!---a href="/sitemap/">Sitemap</a-->
<!-- end custom footer snippets -->

        
<!-- <p align="center">&copy; <i> Sudarshan Sharma 2023 | All Rights Reserved. </p> -->

<!-- <p>&copy; Sudarshan Sharma 2023 | All Rights Reserved. </p>
 -->
<!--

<div class="page__footer-follow">
  <ul class="social-icons">
    
      <li><strong>Follow:</strong></li>
    
    
    
    
      <li><a href="https://github.com/sudo-sh"><i class="fab fa-github" aria-hidden="true"></i> GitHub</a></li>
    
    
    <li><a href="http://localhost:4000/feed.xml"><i class="fa fa-fw fa-rss-square" aria-hidden="true"></i> Feed</a></li>
  </ul>
</div>

<div class="page__footer-copyright">&copy; 2023 Sudarshan Sharma. Powered by <a href="https://jekyllrb.com" rel="nofollow">Jekyll</a> &amp; <a href="https://github.com/academicpages/academicpages.github.io">AcademicPages</a>, a fork of <a href="https://mademistakes.com/work/minimal-mistakes-jekyll-theme/" rel="nofollow">Minimal Mistakes</a>.</div>-->

        
      </footer>
    </div>

    <script src="http://localhost:4000/assets/js/main.min.js"></script>




  <script>
  (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
  (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
  m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
  })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

  ga('create', 'UA-153167721-1', 'auto');
  ga('send', 'pageview');
</script>






  
  <script type="text/javascript">
  	/* * * CONFIGURATION VARIABLES: EDIT BEFORE PASTING INTO YOUR WEBPAGE * * */
  	var disqus_shortname = 'sudarshan-sh';

  	/* * * DON'T EDIT BELOW THIS LINE * * */
  	(function() {
  		var dsq = document.createElement('script'); dsq.type = 'text/javascript'; dsq.async = true;
  		dsq.src = 'https://' + disqus_shortname + '.disqus.com/embed.js';
  		(document.getElementsByTagName('head')[0] || document.getElementsByTagName('body')[0]).appendChild(dsq);
  	})();

  	/* * * DON'T EDIT BELOW THIS LINE * * */
  	(function () {
  		var s = document.createElement('script'); s.async = true;
  		s.type = 'text/javascript';
  		s.src = 'https://' + disqus_shortname + '.disqus.com/count.js';
  		(document.getElementsByTagName('HEAD')[0] || document.getElementsByTagName('BODY')[0]).appendChild(s);
  	}());
  </script>
  <noscript>Please enable JavaScript to view the <a href="https://disqus.com/?ref_noscript">comments powered by Disqus.</a></noscript>






  </body>
</html>

