LIBRARY ieee;
use ieee.std_logic_1164.all;
ENTITY Vhdl1 IS 
	PORT(x1,x2,x3,	:IN std_logic;
			f					:OUT std_logic);
END Vhdl1;

ARCHITECTURE my_arch OF erg1 IS 
	SIGNAL 	Nx1,Nx2,Nx3:std_logic;