This repo was originally intended to be a learning exercise for VHDL.

I've opted to pivot to working with verilog instead, however, the project retains its original purpose of being a learning tool centred around PDM microphone array decimation via CICs. Not really a finished work, of course.
