# do placar.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:00 on Apr 11,2022
# vlog -work work Placar.vo 
# -- Compiling module btnsEntrada
# 
# Top level modules:
# 	btnsEntrada
# End time: 20:52:01 on Apr 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:01 on Apr 11,2022
# vlog -work work btnEntradaTeste.vwf.vt 
# -- Compiling module btnsEntrada_vlg_vec_tst
# 
# Top level modules:
# 	btnsEntrada_vlg_vec_tst
# End time: 20:52:01 on Apr 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.btnsEntrada_vlg_vec_tst 
# Start time: 20:52:01 on Apr 11,2022
# Loading work.btnsEntrada_vlg_vec_tst
# Loading work.btnsEntrada
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# after#25
# ** Note: $finish    : btnEntradaTeste.vwf.vt(48)
#    Time: 180 ns  Iteration: 0  Instance: /btnsEntrada_vlg_vec_tst
# End time: 20:52:02 on Apr 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
