#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Jul 18 17:47:13 2025
# Process ID: 17752
# Current directory: C:/FPGA_Harman_25_1/20250716_ov5640/hw.tmp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3348 C:\FPGA_Harman_25_1\20250716_ov5640\hw.tmp\edit_ip_project2.xpr
# Log file: C:/FPGA_Harman_25_1/20250716_ov5640/hw.tmp/vivado.log
# Journal file: C:/FPGA_Harman_25_1/20250716_ov5640/hw.tmp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/FPGA_Harman_25_1/20250716_ov5640/hw.tmp/edit_ip_project2.xpr
WWARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/new/dehaze.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/new/Color_Enhance_Filter.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/new/Retinex.sv:]SScanning sources...FFinished scanning sourcesWARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/FPGA_Harman_25_1/20250716_ov5640/hw.tmp/edit_ip_project2.srcs/sources_1'.
IINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA_Harman_25_1/20250716_ov5640/hw.srcs/sources_1/new'.IINFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA_Harman_25_1/20250716_ov5640/hw.ipdefs/repo'.IINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.update_compile_order -fileset sources_1
eexit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 18 17:47:43 2025...
