<stg><name>conv</name>


<trans_list>

<trans id="681" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="empty_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="76" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="empty_21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="86" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="96" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="98" to="99">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln135" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="98" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln135" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="106" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="128" op_0_bw="32">
<![CDATA[
_ifconv:0  %p_Val2_s = alloca i128

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:1  %feature_out_precisio = call i4 @_ssdm_op_Read.s_axilite.i4(i4 %feature_out_precision_V)

]]></Node>
<StgValue><ssdm name="feature_out_precisio"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %feature_out_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_out_V)

]]></Node>
<StgValue><ssdm name="feature_out_V_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:3  %B_precision_V_read = call i4 @_ssdm_op_Read.s_axilite.i4(i4 %B_precision_V)

]]></Node>
<StgValue><ssdm name="B_precision_V_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %B_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %B_V)

]]></Node>
<StgValue><ssdm name="B_V_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:5  %W_precision_V_read = call i4 @_ssdm_op_Read.s_axilite.i4(i4 %W_precision_V)

]]></Node>
<StgValue><ssdm name="W_precision_V_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %W_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %W_V)

]]></Node>
<StgValue><ssdm name="W_V_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:7  %feature_in_precision = call i4 @_ssdm_op_Read.s_axilite.i4(i4 %feature_in_precision_V)

]]></Node>
<StgValue><ssdm name="feature_in_precision"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %feature_in_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_in_V)

]]></Node>
<StgValue><ssdm name="feature_in_V_read"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:9  %relu_en_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %relu_en_V)

]]></Node>
<StgValue><ssdm name="relu_en_V_read"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:10  %mode_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %mode_V)

]]></Node>
<StgValue><ssdm name="mode_V_read"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:11  %Sy_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Sy_V)

]]></Node>
<StgValue><ssdm name="Sy_V_read"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:12  %Sx_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Sx_V)

]]></Node>
<StgValue><ssdm name="Sx_V_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:13  %Ky_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Ky_V)

]]></Node>
<StgValue><ssdm name="Ky_V_read"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:14  %Kx_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Kx_V)

]]></Node>
<StgValue><ssdm name="Kx_V_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:15  %CHout_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %CHout_V)

]]></Node>
<StgValue><ssdm name="CHout_V_read"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:16  %Win_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Win_V)

]]></Node>
<StgValue><ssdm name="Win_V_read"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:17  %Hin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Hin_V)

]]></Node>
<StgValue><ssdm name="Hin_V_read"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:18  %CHin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %CHin_V)

]]></Node>
<StgValue><ssdm name="CHin_V_read"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:19  %tmp = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %feature_out_V_read, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:21  %B_V5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %B_V_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="B_V5"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="31">
<![CDATA[
_ifconv:22  %empty = zext i31 %B_V5 to i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
_ifconv:23  %gmem_addr = getelementptr i16* %gmem, i64 %empty

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:24  %tmp_1 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %W_V_read, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:26  %tmp_3 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %feature_in_V_read, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:68  %zext_ln1371 = zext i16 %CHin_V_read to i17

]]></Node>
<StgValue><ssdm name="zext_ln1371"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:69  %add_ln1371 = add i17 7, %zext_ln1371

]]></Node>
<StgValue><ssdm name="add_ln1371"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:70  %CHin_div_K_V = call i14 @_ssdm_op_PartSelect.i14.i17.i32.i32(i17 %add_ln1371, i32 3, i32 16)

]]></Node>
<StgValue><ssdm name="CHin_div_K_V"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="4">
<![CDATA[
_ifconv:71  %lhs_V = zext i4 %feature_in_precision to i5

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="4">
<![CDATA[
_ifconv:72  %rhs_V = zext i4 %W_precision_V_read to i5

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="4">
<![CDATA[
_ifconv:73  %rhs_V_1 = zext i4 %feature_out_precisio to i5

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:74  %ret_V_11 = add i5 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:75  %out_truncate_acc_V = sub i5 %ret_V_11, %rhs_V_1

]]></Node>
<StgValue><ssdm name="out_truncate_acc_V"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="4">
<![CDATA[
_ifconv:76  %lhs_V_1 = zext i4 %B_precision_V_read to i5

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:77  %ret_V_12 = sub i5 %lhs_V_1, %rhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:78  %zext_ln1371_1 = zext i8 %Kx_V_read to i9

]]></Node>
<StgValue><ssdm name="zext_ln1371_1"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:79  %add_ln1371_1 = add i9 -1, %zext_ln1371_1

]]></Node>
<StgValue><ssdm name="add_ln1371_1"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:80  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1371_1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:81  %sub_ln1371 = sub i9 1, %zext_ln1371_1

]]></Node>
<StgValue><ssdm name="sub_ln1371"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:82  %trunc_ln1371_1 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %sub_ln1371, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="trunc_ln1371_1"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:83  %trunc_ln1371_2 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %add_ln1371_1, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="trunc_ln1371_2"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:84  %sub_ln1371_1 = sub i8 0, %trunc_ln1371_1

]]></Node>
<StgValue><ssdm name="sub_ln1371_1"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:85  %pad_x_V = select i1 %tmp_4, i8 %sub_ln1371_1, i8 %trunc_ln1371_2

]]></Node>
<StgValue><ssdm name="pad_x_V"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:94  %select_ln59 = select i1 %mode_V_read, i8 %pad_x_V, i8 0

]]></Node>
<StgValue><ssdm name="select_ln59"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_ifconv:108  %shl_ln1371_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln59, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1371_1"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="17" op_0_bw="9">
<![CDATA[
_ifconv:109  %zext_ln1371_9 = zext i9 %shl_ln1371_1 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1371_9"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:110  %zext_ln1371_10 = zext i16 %Win_V_read to i17

]]></Node>
<StgValue><ssdm name="zext_ln1371_10"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:111  %add_ln1371_4 = add i17 %zext_ln1371_10, %zext_ln1371_9

]]></Node>
<StgValue><ssdm name="add_ln1371_4"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:112  %zext_ln1371_11 = zext i17 %add_ln1371_4 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1371_11"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="18" op_0_bw="8">
<![CDATA[
_ifconv:113  %zext_ln1371_12 = zext i8 %Kx_V_read to i18

]]></Node>
<StgValue><ssdm name="zext_ln1371_12"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:114  %sub_ln1371_5 = sub i18 %zext_ln1371_11, %zext_ln1371_12

]]></Node>
<StgValue><ssdm name="sub_ln1371_5"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="19" op_0_bw="18">
<![CDATA[
_ifconv:115  %sext_ln1371_1 = sext i18 %sub_ln1371_5 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1371_1"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="19" op_0_bw="8">
<![CDATA[
_ifconv:116  %zext_ln1371_7 = zext i8 %Sx_V_read to i19

]]></Node>
<StgValue><ssdm name="zext_ln1371_7"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="23" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:117  %sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv:152  store i128 0, i128* %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:86  %zext_ln1371_2 = zext i8 %Ky_V_read to i9

]]></Node>
<StgValue><ssdm name="zext_ln1371_2"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:87  %add_ln1371_2 = add i9 -1, %zext_ln1371_2

]]></Node>
<StgValue><ssdm name="add_ln1371_2"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:88  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1371_2, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:89  %sub_ln1371_2 = sub i9 1, %zext_ln1371_2

]]></Node>
<StgValue><ssdm name="sub_ln1371_2"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:90  %trunc_ln1371_4 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %sub_ln1371_2, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="trunc_ln1371_4"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:91  %trunc_ln1371_5 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %add_ln1371_2, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="trunc_ln1371_5"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:92  %sub_ln1371_3 = sub i8 0, %trunc_ln1371_4

]]></Node>
<StgValue><ssdm name="sub_ln1371_3"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:93  %pad_y_V = select i1 %tmp_6, i8 %sub_ln1371_3, i8 %trunc_ln1371_5

]]></Node>
<StgValue><ssdm name="pad_y_V"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:95  %select_ln59_1 = select i1 %mode_V_read, i8 %pad_y_V, i8 0

]]></Node>
<StgValue><ssdm name="select_ln59_1"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_ifconv:96  %shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln59_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="17" op_0_bw="9">
<![CDATA[
_ifconv:97  %zext_ln1371_4 = zext i9 %shl_ln to i17

]]></Node>
<StgValue><ssdm name="zext_ln1371_4"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:98  %zext_ln1371_5 = zext i16 %Hin_V_read to i17

]]></Node>
<StgValue><ssdm name="zext_ln1371_5"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:99  %add_ln1371_3 = add i17 %zext_ln1371_5, %zext_ln1371_4

]]></Node>
<StgValue><ssdm name="add_ln1371_3"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:100  %zext_ln1371_6 = zext i17 %add_ln1371_3 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1371_6"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="18" op_0_bw="8">
<![CDATA[
_ifconv:101  %zext_ln1371_8 = zext i8 %Ky_V_read to i18

]]></Node>
<StgValue><ssdm name="zext_ln1371_8"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:102  %sub_ln1371_4 = sub i18 %zext_ln1371_6, %zext_ln1371_8

]]></Node>
<StgValue><ssdm name="sub_ln1371_4"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="19" op_0_bw="18">
<![CDATA[
_ifconv:103  %sext_ln1371 = sext i18 %sub_ln1371_4 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1371"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="19" op_0_bw="8">
<![CDATA[
_ifconv:104  %zext_ln1371_3 = zext i8 %Sy_V_read to i19

]]></Node>
<StgValue><ssdm name="zext_ln1371_3"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="23" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:105  %sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="22" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:117  %sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="182" st_id="3" stage="22" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:105  %sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="21" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:117  %sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="184" st_id="4" stage="21" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:105  %sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="20" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:117  %sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="186" st_id="5" stage="20" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:105  %sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="19" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:117  %sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="188" st_id="6" stage="19" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:105  %sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="18" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:117  %sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="190" st_id="7" stage="18" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:105  %sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="17" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:117  %sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="192" st_id="8" stage="17" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:105  %sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="16" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:117  %sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="194" st_id="9" stage="16" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:105  %sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="15" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:117  %sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="196" st_id="10" stage="15" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:105  %sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="14" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:117  %sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="198" st_id="11" stage="14" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:105  %sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="13" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:117  %sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="200" st_id="12" stage="13" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:105  %sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="12" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:117  %sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="202" st_id="13" stage="12" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:105  %sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="11" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:117  %sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="204" st_id="14" stage="11" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:105  %sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="10" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:117  %sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="206" st_id="15" stage="10" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:105  %sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="9" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:117  %sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="208" st_id="16" stage="9" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:105  %sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="8" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:117  %sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="210" st_id="17" stage="8" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:105  %sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="7" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:117  %sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="212" st_id="18" stage="7" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:105  %sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="6" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:117  %sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="214" st_id="19" stage="6" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:105  %sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="215" st_id="19" stage="5" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:117  %sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="216" st_id="20" stage="5" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:105  %sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="217" st_id="20" stage="4" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:117  %sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="218" st_id="21" stage="4" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:105  %sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="219" st_id="21" stage="3" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:117  %sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="220" st_id="22" stage="3" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:105  %sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="221" st_id="22" stage="2" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:117  %sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="222" st_id="23" stage="2" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:105  %sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="223" st_id="23" stage="1" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:117  %sdiv_ln1371_1 = sdiv i19 %sext_ln1371_1, %zext_ln1371_7

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="224" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="46" op_0_bw="28">
<![CDATA[
_ifconv:20  %p_cast37 = zext i28 %tmp to i46

]]></Node>
<StgValue><ssdm name="p_cast37"/></StgValue>
</operation>

<operation id="225" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="46" op_0_bw="28">
<![CDATA[
_ifconv:25  %p_cast35 = zext i28 %tmp_1 to i46

]]></Node>
<StgValue><ssdm name="p_cast35"/></StgValue>
</operation>

<operation id="226" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="47" op_0_bw="28">
<![CDATA[
_ifconv:27  %p_cast = zext i28 %tmp_3 to i47

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="227" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ifconv:28  call void (...)* @_ssdm_op_SpecBitsMap(i16* %gmem), !map !216

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="228" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
_ifconv:29  call void (...)* @_ssdm_op_SpecBitsMap(i128* %AXI_W), !map !222

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="229" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
_ifconv:30  call void (...)* @_ssdm_op_SpecBitsMap(i128* %AXI_F), !map !226

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="230" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ifconv:31  call void (...)* @_ssdm_op_SpecBitsMap(i16 %CHin_V), !map !233

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="231" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ifconv:32  call void (...)* @_ssdm_op_SpecBitsMap(i16 %Hin_V), !map !239

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="232" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ifconv:33  call void (...)* @_ssdm_op_SpecBitsMap(i16 %Win_V), !map !243

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="233" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ifconv:34  call void (...)* @_ssdm_op_SpecBitsMap(i16 %CHout_V), !map !247

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="234" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:35  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Kx_V), !map !251

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="235" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:36  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Ky_V), !map !255

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="236" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:37  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Sx_V), !map !259

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="237" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:38  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Sy_V), !map !263

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="238" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:39  call void (...)* @_ssdm_op_SpecBitsMap(i1 %mode_V), !map !267

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="239" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:40  call void (...)* @_ssdm_op_SpecBitsMap(i1 %relu_en_V), !map !271

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="240" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ifconv:41  call void (...)* @_ssdm_op_SpecBitsMap(i4 %feature_in_precision_V), !map !275

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="241" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ifconv:42  call void (...)* @_ssdm_op_SpecBitsMap(i4 %W_precision_V), !map !279

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="242" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ifconv:43  call void (...)* @_ssdm_op_SpecBitsMap(i4 %B_precision_V), !map !283

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="243" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ifconv:44  call void (...)* @_ssdm_op_SpecBitsMap(i4 %feature_out_precision_V), !map !287

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="244" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:45  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="245" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:46  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln29"/></StgValue>
</operation>

<operation id="246" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:47  call void (...)* @_ssdm_op_SpecInterface(i4 %feature_out_precision_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln30"/></StgValue>
</operation>

<operation id="247" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:48  call void (...)* @_ssdm_op_SpecInterface(i4 %feature_in_precision_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln31"/></StgValue>
</operation>

<operation id="248" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:49  call void (...)* @_ssdm_op_SpecInterface(i8 %Sy_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln32"/></StgValue>
</operation>

<operation id="249" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:50  call void (...)* @_ssdm_op_SpecInterface(i8 %Kx_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln33"/></StgValue>
</operation>

<operation id="250" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:51  call void (...)* @_ssdm_op_SpecInterface(i16 %Win_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln34"/></StgValue>
</operation>

<operation id="251" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:52  call void (...)* @_ssdm_op_SpecInterface(i8 %Sx_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln35"/></StgValue>
</operation>

<operation id="252" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:53  call void (...)* @_ssdm_op_SpecInterface(i16 %Hin_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln36"/></StgValue>
</operation>

<operation id="253" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:54  call void (...)* @_ssdm_op_SpecInterface(i4 %W_precision_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln37"/></StgValue>
</operation>

<operation id="254" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:55  call void (...)* @_ssdm_op_SpecInterface(i4 %B_precision_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln38"/></StgValue>
</operation>

<operation id="255" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:56  call void (...)* @_ssdm_op_SpecInterface(i1 %relu_en_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln39"/></StgValue>
</operation>

<operation id="256" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:57  call void (...)* @_ssdm_op_SpecInterface(i8 %Ky_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln40"/></StgValue>
</operation>

<operation id="257" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:58  call void (...)* @_ssdm_op_SpecInterface(i16 %CHin_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln41"/></StgValue>
</operation>

<operation id="258" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:59  call void (...)* @_ssdm_op_SpecInterface(i1 %mode_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln42"/></StgValue>
</operation>

<operation id="259" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:60  call void (...)* @_ssdm_op_SpecInterface(i16 %CHout_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln43"/></StgValue>
</operation>

<operation id="260" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:61  call void (...)* @_ssdm_op_SpecInterface(i128* %AXI_F, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [6 x i8]* @p_str3, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln45"/></StgValue>
</operation>

<operation id="261" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:62  call void (...)* @_ssdm_op_SpecInterface(i32 %feature_in_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [1 x i8]* @bundle, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln45"/></StgValue>
</operation>

<operation id="262" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:63  call void (...)* @_ssdm_op_SpecInterface(i32 %feature_out_V, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [1 x i8]* @bundle6, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln46"/></StgValue>
</operation>

<operation id="263" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:64  call void (...)* @_ssdm_op_SpecInterface(i128* %AXI_W, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 25, [6 x i8]* @p_str5, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln47"/></StgValue>
</operation>

<operation id="264" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:65  call void (...)* @_ssdm_op_SpecInterface(i32 %W_V, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 25, [1 x i8]* @bundle2, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln47"/></StgValue>
</operation>

<operation id="265" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:66  call void (...)* @_ssdm_op_SpecInterface(i16* %gmem, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 25, [5 x i8]* @p_str6, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln48"/></StgValue>
</operation>

<operation id="266" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:67  call void (...)* @_ssdm_op_SpecInterface(i32 %B_V, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 25, [1 x i8]* @bundle4, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln48"/></StgValue>
</operation>

<operation id="267" st_id="24" stage="1" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:105  %sdiv_ln1371 = sdiv i19 %sext_ln1371, %zext_ln1371_3

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="268" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:106  %trunc_ln214 = trunc i19 %sdiv_ln1371 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln214"/></StgValue>
</operation>

<operation id="269" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:107  %Hout_V = add i16 1, %trunc_ln214

]]></Node>
<StgValue><ssdm name="Hout_V"/></StgValue>
</operation>

<operation id="270" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:118  %trunc_ln214_1 = trunc i19 %sdiv_ln1371_1 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln214_1"/></StgValue>
</operation>

<operation id="271" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:119  %Wout_V = add i16 1, %trunc_ln214_1

]]></Node>
<StgValue><ssdm name="Wout_V"/></StgValue>
</operation>

<operation id="272" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="5">
<![CDATA[
_ifconv:120  %zext_ln68_4 = zext i5 %ret_V_12 to i16

]]></Node>
<StgValue><ssdm name="zext_ln68_4"/></StgValue>
</operation>

<operation id="273" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:121  %zext_ln68 = zext i8 %select_ln59_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="274" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:122  %zext_ln68_1 = zext i8 %select_ln59 to i16

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="275" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="22" op_0_bw="14">
<![CDATA[
_ifconv:123  %zext_ln808_1 = zext i14 %CHin_div_K_V to i22

]]></Node>
<StgValue><ssdm name="zext_ln808_1"/></StgValue>
</operation>

<operation id="276" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="30" op_0_bw="14">
<![CDATA[
_ifconv:124  %zext_ln808_2 = zext i14 %CHin_div_K_V to i30

]]></Node>
<StgValue><ssdm name="zext_ln808_2"/></StgValue>
</operation>

<operation id="277" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="40" op_0_bw="5">
<![CDATA[
_ifconv:125  %zext_ln808 = zext i5 %out_truncate_acc_V to i40

]]></Node>
<StgValue><ssdm name="zext_ln808"/></StgValue>
</operation>

<operation id="278" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="29" op_0_bw="16">
<![CDATA[
_ifconv:126  %zext_ln215 = zext i16 %Wout_V to i29

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="279" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:127  %zext_ln215_1 = zext i16 %Wout_V to i32

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="280" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="45" op_0_bw="16">
<![CDATA[
_ifconv:128  %zext_ln1352 = zext i16 %Hout_V to i45

]]></Node>
<StgValue><ssdm name="zext_ln1352"/></StgValue>
</operation>

<operation id="281" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:129  %zext_ln68_2 = zext i8 %Sy_V_read to i16

]]></Node>
<StgValue><ssdm name="zext_ln68_2"/></StgValue>
</operation>

<operation id="282" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:130  %zext_ln68_3 = zext i8 %Sx_V_read to i16

]]></Node>
<StgValue><ssdm name="zext_ln68_3"/></StgValue>
</operation>

<operation id="283" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:131  %rhs_V_2 = zext i16 %Win_V_read to i32

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="284" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="30" op_0_bw="16">
<![CDATA[
_ifconv:132  %zext_ln215_2 = zext i16 %Hin_V_read to i30

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="285" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="46" op_0_bw="16">
<![CDATA[
_ifconv:133  %zext_ln215_3 = zext i16 %Win_V_read to i46

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="286" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="30" op_0_bw="8">
<![CDATA[
_ifconv:134  %zext_ln215_4 = zext i8 %Kx_V_read to i30

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="287" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="38" op_0_bw="8">
<![CDATA[
_ifconv:135  %zext_ln1352_2 = zext i8 %Kx_V_read to i38

]]></Node>
<StgValue><ssdm name="zext_ln1352_2"/></StgValue>
</operation>

<operation id="288" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="45" op_0_bw="8">
<![CDATA[
_ifconv:136  %zext_ln1352_1 = zext i8 %Ky_V_read to i45

]]></Node>
<StgValue><ssdm name="zext_ln1352_1"/></StgValue>
</operation>

<operation id="289" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:137  %zext_ln1354 = zext i16 %CHout_V_read to i17

]]></Node>
<StgValue><ssdm name="zext_ln1354"/></StgValue>
</operation>

<operation id="290" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:138  %ret_V_3 = add i17 -1, %zext_ln1354

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="291" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:139  %empty_15 = zext i16 %CHout_V_read to i32

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="292" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="21" op_0_bw="14">
<![CDATA[
_ifconv:140  %zext_ln1352_4 = zext i14 %CHin_div_K_V to i21

]]></Node>
<StgValue><ssdm name="zext_ln1352_4"/></StgValue>
</operation>

<operation id="293" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="22" op_0_bw="8">
<![CDATA[
_ifconv:141  %cast = zext i8 %Kx_V_read to i22

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="294" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:142  %bound = mul i22 %cast, %zext_ln808_1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="295" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="30" op_0_bw="8">
<![CDATA[
_ifconv:143  %cast2 = zext i8 %Ky_V_read to i30

]]></Node>
<StgValue><ssdm name="cast2"/></StgValue>
</operation>

<operation id="296" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="30" op_0_bw="22">
<![CDATA[
_ifconv:144  %cast3 = zext i22 %bound to i30

]]></Node>
<StgValue><ssdm name="cast3"/></StgValue>
</operation>

<operation id="297" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv:145  %bound4 = mul i30 %cast2, %cast3

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>

<operation id="298" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:146  %bound44 = mul i32 %zext_ln215_1, %empty_15

]]></Node>
<StgValue><ssdm name="bound44"/></StgValue>
</operation>

<operation id="299" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="48" op_0_bw="16">
<![CDATA[
_ifconv:147  %cast50 = zext i16 %Hout_V to i48

]]></Node>
<StgValue><ssdm name="cast50"/></StgValue>
</operation>

<operation id="300" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:148  %cast51 = zext i32 %bound44 to i48

]]></Node>
<StgValue><ssdm name="cast51"/></StgValue>
</operation>

<operation id="301" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:149  %bound52 = mul i48 %cast50, %cast51

]]></Node>
<StgValue><ssdm name="bound52"/></StgValue>
</operation>

<operation id="302" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:150  %icmp_ln83 = icmp eq i16 %CHout_V_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="303" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:151  %icmp_ln94 = icmp eq i14 %CHin_div_K_V, 0

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="304" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:153  br label %0

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="305" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="48" op_0_bw="48" op_1_bw="0" op_2_bw="48" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten71 = phi i48 [ 0, %_ifconv ], [ %add_ln79, %LOOP_cout_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten71"/></StgValue>
</operation>

<operation id="306" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %i_op_assign_9 = phi i16 [ 0, %_ifconv ], [ %select_ln1598_2, %LOOP_cout_end ]

]]></Node>
<StgValue><ssdm name="i_op_assign_9"/></StgValue>
</operation>

<operation id="307" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %indvar_flatten47 = phi i32 [ 0, %_ifconv ], [ %select_ln81_1, %LOOP_cout_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten47"/></StgValue>
</operation>

<operation id="308" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:3  %i_op_assign_10 = phi i16 [ 0, %_ifconv ], [ %select_ln81, %LOOP_cout_end ]

]]></Node>
<StgValue><ssdm name="i_op_assign_10"/></StgValue>
</operation>

<operation id="309" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:4  %i_op_assign_11 = phi i16 [ 0, %_ifconv ], [ %cout, %LOOP_cout_end ]

]]></Node>
<StgValue><ssdm name="i_op_assign_11"/></StgValue>
</operation>

<operation id="310" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="16">
<![CDATA[
:5  %zext_ln1598 = zext i16 %i_op_assign_9 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1598"/></StgValue>
</operation>

<operation id="311" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %ret_V_5 = mul i32 %zext_ln1598, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="312" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="16">
<![CDATA[
:7  %zext_ln1598_1 = zext i16 %i_op_assign_10 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1598_1"/></StgValue>
</operation>

<operation id="313" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln544 = add i32 %ret_V_5, %zext_ln1598_1

]]></Node>
<StgValue><ssdm name="add_ln544"/></StgValue>
</operation>

<operation id="314" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="48" op_1_bw="48">
<![CDATA[
:9  %icmp_ln79 = icmp eq i48 %indvar_flatten71, %bound52

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="315" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:10  %add_ln79 = add i48 %indvar_flatten71, 1

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="316" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %icmp_ln79, label %4, label %LOOP_cout_begin

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="317" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP_cout_begin:1  %icmp_ln81 = icmp eq i32 %indvar_flatten47, %bound44

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="318" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
LOOP_cout_begin:2  %select_ln1598 = select i1 %icmp_ln81, i16 0, i16 %i_op_assign_10

]]></Node>
<StgValue><ssdm name="select_ln1598"/></StgValue>
</operation>

<operation id="319" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
LOOP_cout_begin:3  %add_ln79_1 = add i16 1, %i_op_assign_9

]]></Node>
<StgValue><ssdm name="add_ln79_1"/></StgValue>
</operation>

<operation id="320" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="16">
<![CDATA[
LOOP_cout_begin:4  %zext_ln1598_2 = zext i16 %add_ln79_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1598_2"/></StgValue>
</operation>

<operation id="321" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP_cout_begin:5  %mul_ln1352_2 = mul i32 %zext_ln215_1, %zext_ln1598_2

]]></Node>
<StgValue><ssdm name="mul_ln1352_2"/></StgValue>
</operation>

<operation id="322" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LOOP_cout_begin:6  %select_ln1598_1 = select i1 %icmp_ln81, i32 %mul_ln1352_2, i32 %ret_V_5

]]></Node>
<StgValue><ssdm name="select_ln1598_1"/></StgValue>
</operation>

<operation id="323" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
LOOP_cout_begin:7  %select_ln1598_2 = select i1 %icmp_ln81, i16 %add_ln79_1, i16 %i_op_assign_9

]]></Node>
<StgValue><ssdm name="select_ln1598_2"/></StgValue>
</operation>

<operation id="324" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
LOOP_cout_begin:8  %mul_ln1598 = mul i16 %zext_ln68_2, %select_ln1598_2

]]></Node>
<StgValue><ssdm name="mul_ln1598"/></StgValue>
</operation>

<operation id="325" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
LOOP_cout_begin:9  %sub_ln1598 = sub i16 %mul_ln1598, %zext_ln68

]]></Node>
<StgValue><ssdm name="sub_ln1598"/></StgValue>
</operation>

<operation id="326" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LOOP_cout_begin:12  %select_ln1598_4 = select i1 %icmp_ln81, i32 %mul_ln1352_2, i32 %add_ln544

]]></Node>
<StgValue><ssdm name="select_ln1598_4"/></StgValue>
</operation>

<operation id="327" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
LOOP_cout_begin:13  %icmp_ln83_1 = icmp eq i16 %i_op_assign_11, %CHout_V_read

]]></Node>
<StgValue><ssdm name="icmp_ln83_1"/></StgValue>
</operation>

<operation id="328" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
LOOP_cout_begin:14  %select_ln1598_5 = select i1 %icmp_ln81, i1 %icmp_ln83, i1 %icmp_ln83_1

]]></Node>
<StgValue><ssdm name="select_ln1598_5"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
LOOP_cout_begin:15  %j = add i16 1, %select_ln1598

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="330" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="16">
<![CDATA[
LOOP_cout_begin:19  %zext_ln1598_3 = zext i16 %j to i32

]]></Node>
<StgValue><ssdm name="zext_ln1598_3"/></StgValue>
</operation>

<operation id="331" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP_cout_begin:23  %add_ln544_4 = add i32 %zext_ln1598_3, %select_ln1598_1

]]></Node>
<StgValue><ssdm name="add_ln544_4"/></StgValue>
</operation>

<operation id="332" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LOOP_cout_begin:24  %select_ln1598_8 = select i1 %select_ln1598_5, i32 %add_ln544_4, i32 %select_ln1598_4

]]></Node>
<StgValue><ssdm name="select_ln1598_8"/></StgValue>
</operation>

<operation id="333" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
LOOP_cout_begin:26  %select_ln81 = select i1 %select_ln1598_5, i16 %j, i16 %select_ln1598

]]></Node>
<StgValue><ssdm name="select_ln81"/></StgValue>
</operation>

<operation id="334" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="48" op_0_bw="16">
<![CDATA[
LOOP_cout_begin:31  %empty_19 = zext i16 %CHout_V_read to i48

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="335" st_id="25" stage="52" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="336" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln144"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="337" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
<literal name="select_ln1598_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
LOOP_cout_begin:10  %mul_ln68 = mul i16 %i_op_assign_10, %zext_ln68_3

]]></Node>
<StgValue><ssdm name="mul_ln68"/></StgValue>
</operation>

<operation id="338" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1598_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
LOOP_cout_begin:11  %select_ln1598_3 = select i1 %icmp_ln81, i16 0, i16 %mul_ln68

]]></Node>
<StgValue><ssdm name="select_ln1598_3"/></StgValue>
</operation>

<operation id="339" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1598_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
LOOP_cout_begin:20  %mul_ln68_1 = mul i16 %zext_ln68_3, %j

]]></Node>
<StgValue><ssdm name="mul_ln68_1"/></StgValue>
</operation>

<operation id="340" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
LOOP_cout_begin:21  %select_ln1598_7 = select i1 %select_ln1598_5, i16 %mul_ln68_1, i16 %select_ln1598_3

]]></Node>
<StgValue><ssdm name="select_ln1598_7"/></StgValue>
</operation>

<operation id="341" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
LOOP_cout_begin:22  %sub_ln1598_1 = sub i16 %select_ln1598_7, %zext_ln68_1

]]></Node>
<StgValue><ssdm name="sub_ln1598_1"/></StgValue>
</operation>

<operation id="342" st_id="26" stage="51" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="343" st_id="27" stage="50" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="344" st_id="28" stage="49" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="345" st_id="29" stage="48" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="346" st_id="30" stage="47" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="347" st_id="31" stage="46" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="348" st_id="32" stage="45" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="349" st_id="33" stage="44" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="350" st_id="34" stage="43" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="351" st_id="35" stage="42" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="352" st_id="36" stage="41" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="353" st_id="37" stage="40" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="354" st_id="38" stage="39" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="355" st_id="39" stage="38" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="356" st_id="40" stage="37" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="357" st_id="41" stage="36" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="358" st_id="42" stage="35" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="359" st_id="43" stage="34" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="360" st_id="44" stage="33" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="361" st_id="45" stage="32" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="362" st_id="46" stage="31" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="363" st_id="47" stage="30" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="364" st_id="48" stage="29" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="365" st_id="49" stage="28" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="366" st_id="50" stage="27" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="367" st_id="51" stage="26" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="368" st_id="52" stage="25" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="369" st_id="53" stage="24" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="370" st_id="54" stage="23" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="371" st_id="55" stage="22" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="372" st_id="56" stage="21" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="373" st_id="57" stage="20" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="374" st_id="58" stage="19" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="375" st_id="59" stage="18" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="376" st_id="60" stage="17" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="377" st_id="61" stage="16" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="378" st_id="62" stage="15" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="379" st_id="63" stage="14" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="380" st_id="64" stage="13" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="381" st_id="65" stage="12" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="382" st_id="66" stage="11" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="383" st_id="67" stage="10" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="384" st_id="68" stage="9" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="385" st_id="69" stage="8" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="386" st_id="70" stage="7" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="387" st_id="71" stage="6" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="388" st_id="72" stage="5" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="389" st_id="73" stage="4" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="390" st_id="74" stage="3" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="391" st_id="75" stage="2" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="392" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LOOP_cout_begin:0  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @LOOP_i_LOOP_j_LOOP_c)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="393" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LOOP_cout_begin:16  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @LOOP_j_LOOP_cout_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="394" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LOOP_cout_begin:17  %or_ln1598 = or i1 %select_ln1598_5, %icmp_ln81

]]></Node>
<StgValue><ssdm name="or_ln1598"/></StgValue>
</operation>

<operation id="395" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
LOOP_cout_begin:18  %select_ln1598_6 = select i1 %or_ln1598, i16 0, i16 %i_op_assign_11

]]></Node>
<StgValue><ssdm name="select_ln1598_6"/></StgValue>
</operation>

<operation id="396" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="45" op_0_bw="32">
<![CDATA[
LOOP_cout_begin:25  %zext_ln1598_4 = zext i32 %select_ln1598_8 to i45

]]></Node>
<StgValue><ssdm name="zext_ln1598_4"/></StgValue>
</operation>

<operation id="397" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="16">
<![CDATA[
LOOP_cout_begin:27  %trunc_ln1598 = trunc i16 %select_ln1598_6 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln1598"/></StgValue>
</operation>

<operation id="398" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="30" op_0_bw="16">
<![CDATA[
LOOP_cout_begin:28  %zext_ln1598_5 = zext i16 %select_ln1598_6 to i30

]]></Node>
<StgValue><ssdm name="zext_ln1598_5"/></StgValue>
</operation>

<operation id="399" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LOOP_cout_begin:29  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln84"/></StgValue>
</operation>

<operation id="400" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_cout_begin:30  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="401" st_id="76" stage="1" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:32  %empty_20 = urem i48 %indvar_flatten71, %empty_19

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="402" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="48" op_1_bw="48">
<![CDATA[
LOOP_cout_begin:33  %empty_21 = icmp eq i48 %empty_20, 0

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="403" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
LOOP_cout_begin:34  br i1 %empty_21, label %ReqBB, label %BurstBB

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="404" st_id="76" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 %empty_15)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="405" st_id="77" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 %empty_15)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="406" st_id="78" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 %empty_15)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="407" st_id="79" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 %empty_15)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="408" st_id="80" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 %empty_15)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="409" st_id="81" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 %empty_15)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="410" st_id="82" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 %empty_15)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>

<operation id="411" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
ReqBB:1  br label %BurstBB

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="412" st_id="82" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
BurstBB:2  %ret_V_9 = mul i30 %zext_ln1598_5, %zext_ln808_2

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="413" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="38" op_0_bw="30">
<![CDATA[
BurstBB:3  %zext_ln1352_8 = zext i30 %ret_V_9 to i38

]]></Node>
<StgValue><ssdm name="zext_ln1352_8"/></StgValue>
</operation>

<operation id="414" st_id="82" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
BurstBB:4  %ret_V_10 = mul i38 %zext_ln1352_8, %zext_ln1352_2

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="415" st_id="83" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1">
<![CDATA[
BurstBB:0  %gmem_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="416" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="45" op_0_bw="38">
<![CDATA[
BurstBB:5  %zext_ln1352_3 = zext i38 %ret_V_10 to i45

]]></Node>
<StgValue><ssdm name="zext_ln1352_3"/></StgValue>
</operation>

<operation id="417" st_id="83" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
BurstBB:6  %mul_ln1352_4 = mul i45 %zext_ln1352_3, %zext_ln1352_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_4"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="418" st_id="84" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
BurstBB:1  %r_V_2 = ashr i16 %gmem_addr_read, %zext_ln68_4

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="419" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="17" op_0_bw="16">
<![CDATA[
BurstBB:7  %sext_ln544_1 = sext i16 %sub_ln1598_1 to i17

]]></Node>
<StgValue><ssdm name="sext_ln544_1"/></StgValue>
</operation>

<operation id="420" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="16">
<![CDATA[
BurstBB:8  %sext_ln94_1 = sext i16 %sub_ln1598_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln94_1"/></StgValue>
</operation>

<operation id="421" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
BurstBB:9  %icmp_ln105 = icmp slt i17 %sext_ln544_1, %zext_ln1371_10

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="422" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BurstBB:10  %xor_ln105 = xor i1 %icmp_ln105, true

]]></Node>
<StgValue><ssdm name="xor_ln105"/></StgValue>
</operation>

<operation id="423" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
BurstBB:11  br label %1

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="424" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten39 = phi i30 [ 0, %BurstBB ], [ %add_ln90, %LOOP_cin_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten39"/></StgValue>
</operation>

<operation id="425" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %i_op_assign_12 = phi i8 [ 0, %BurstBB ], [ %select_ln1598_13, %LOOP_cin_end ]

]]></Node>
<StgValue><ssdm name="i_op_assign_12"/></StgValue>
</operation>

<operation id="426" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="22" op_0_bw="22" op_1_bw="0" op_2_bw="22" op_3_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i22 [ 0, %BurstBB ], [ %select_ln92_1, %LOOP_cin_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="427" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:3  %i_op_assign_13 = phi i8 [ 0, %BurstBB ], [ %select_ln92, %LOOP_cin_end ]

]]></Node>
<StgValue><ssdm name="i_op_assign_13"/></StgValue>
</operation>

<operation id="428" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:5  %i_op_assign = phi i14 [ 0, %BurstBB ], [ %cin, %LOOP_cin_end ]

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="429" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="8">
<![CDATA[
:6  %zext_ln68_5 = zext i8 %i_op_assign_12 to i16

]]></Node>
<StgValue><ssdm name="zext_ln68_5"/></StgValue>
</operation>

<operation id="430" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %h_V = add i16 %sub_ln1598, %zext_ln68_5

]]></Node>
<StgValue><ssdm name="h_V"/></StgValue>
</operation>

<operation id="431" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="16">
<![CDATA[
:8  %lhs_V_2 = sext i16 %h_V to i32

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="432" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="17" op_0_bw="16">
<![CDATA[
:9  %sext_ln1352 = sext i16 %h_V to i17

]]></Node>
<StgValue><ssdm name="sext_ln1352"/></StgValue>
</operation>

<operation id="433" st_id="85" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %ret_V_8 = mul nsw i32 %lhs_V_2, %rhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="434" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:11  %icmp_ln105_1 = icmp slt i17 %sext_ln1352, %zext_ln1371_5

]]></Node>
<StgValue><ssdm name="icmp_ln105_1"/></StgValue>
</operation>

<operation id="435" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %xor_ln105_1 = xor i1 %icmp_ln105_1, true

]]></Node>
<StgValue><ssdm name="xor_ln105_1"/></StgValue>
</operation>

<operation id="436" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="8">
<![CDATA[
:13  %zext_ln68_6 = zext i8 %i_op_assign_13 to i16

]]></Node>
<StgValue><ssdm name="zext_ln68_6"/></StgValue>
</operation>

<operation id="437" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  %w_V = add i16 %sub_ln1598_1, %zext_ln68_6

]]></Node>
<StgValue><ssdm name="w_V"/></StgValue>
</operation>

<operation id="438" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %or_ln105 = or i16 %w_V, %h_V

]]></Node>
<StgValue><ssdm name="or_ln105"/></StgValue>
</operation>

<operation id="439" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="17" op_0_bw="16">
<![CDATA[
:18  %sext_ln544 = sext i16 %w_V to i17

]]></Node>
<StgValue><ssdm name="sext_ln544"/></StgValue>
</operation>

<operation id="440" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="16">
<![CDATA[
:19  %sext_ln94 = sext i16 %w_V to i32

]]></Node>
<StgValue><ssdm name="sext_ln94"/></StgValue>
</operation>

<operation id="441" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:20  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln105, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="442" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:21  %icmp_ln105_2 = icmp slt i17 %sext_ln544, %zext_ln1371_10

]]></Node>
<StgValue><ssdm name="icmp_ln105_2"/></StgValue>
</operation>

<operation id="443" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  %xor_ln105_2 = xor i1 %icmp_ln105_2, true

]]></Node>
<StgValue><ssdm name="xor_ln105_2"/></StgValue>
</operation>

<operation id="444" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:23  %or_ln105_1 = or i1 %xor_ln105_1, %xor_ln105_2

]]></Node>
<StgValue><ssdm name="or_ln105_1"/></StgValue>
</operation>

<operation id="445" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:24  %or_ln105_2 = or i1 %or_ln105_1, %tmp_7

]]></Node>
<StgValue><ssdm name="or_ln105_2"/></StgValue>
</operation>

<operation id="446" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %add_ln544_2 = add i32 %ret_V_8, %sext_ln94

]]></Node>
<StgValue><ssdm name="add_ln544_2"/></StgValue>
</operation>

<operation id="447" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
:26  %icmp_ln90 = icmp eq i30 %indvar_flatten39, %bound4

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="448" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:27  %add_ln90 = add i30 %indvar_flatten39, 1

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="449" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
LOOP_cin_begin:1  %icmp_ln92 = icmp eq i22 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="450" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LOOP_cin_begin:2  %select_ln1598_9 = select i1 %icmp_ln92, i8 0, i8 %i_op_assign_13

]]></Node>
<StgValue><ssdm name="select_ln1598_9"/></StgValue>
</operation>

<operation id="451" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LOOP_cin_begin:3  %add_ln90_1 = add i8 %i_op_assign_12, 1

]]></Node>
<StgValue><ssdm name="add_ln90_1"/></StgValue>
</operation>

<operation id="452" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="8">
<![CDATA[
LOOP_cin_begin:4  %zext_ln68_7 = zext i8 %add_ln90_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln68_7"/></StgValue>
</operation>

<operation id="453" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
LOOP_cin_begin:5  %add_ln68_2 = add i16 %sub_ln1598, %zext_ln68_7

]]></Node>
<StgValue><ssdm name="add_ln68_2"/></StgValue>
</operation>

<operation id="454" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
LOOP_cin_begin:6  %select_ln1598_10 = select i1 %icmp_ln92, i16 %add_ln68_2, i16 %h_V

]]></Node>
<StgValue><ssdm name="select_ln1598_10"/></StgValue>
</operation>

<operation id="455" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="16">
<![CDATA[
LOOP_cin_begin:7  %sext_ln887_1 = sext i16 %add_ln68_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln887_1"/></StgValue>
</operation>

<operation id="456" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="17" op_0_bw="16">
<![CDATA[
LOOP_cin_begin:8  %sext_ln1352_1 = sext i16 %add_ln68_2 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1352_1"/></StgValue>
</operation>

<operation id="457" st_id="85" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP_cin_begin:9  %mul_ln1352_7 = mul nsw i32 %sext_ln887_1, %rhs_V_2

]]></Node>
<StgValue><ssdm name="mul_ln1352_7"/></StgValue>
</operation>

<operation id="458" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LOOP_cin_begin:10  %select_ln1598_11 = select i1 %icmp_ln92, i32 %mul_ln1352_7, i32 %ret_V_8

]]></Node>
<StgValue><ssdm name="select_ln1598_11"/></StgValue>
</operation>

<operation id="459" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
LOOP_cin_begin:11  %icmp_ln105_3 = icmp slt i17 %sext_ln1352_1, %zext_ln1371_5

]]></Node>
<StgValue><ssdm name="icmp_ln105_3"/></StgValue>
</operation>

<operation id="460" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LOOP_cin_begin:12  %xor_ln105_3 = xor i1 %icmp_ln105_3, true

]]></Node>
<StgValue><ssdm name="xor_ln105_3"/></StgValue>
</operation>

<operation id="461" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
LOOP_cin_begin:13  %select_ln1598_12 = select i1 %icmp_ln92, i1 %xor_ln105_3, i1 %xor_ln105_1

]]></Node>
<StgValue><ssdm name="select_ln1598_12"/></StgValue>
</operation>

<operation id="462" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LOOP_cin_begin:14  %select_ln1598_13 = select i1 %icmp_ln92, i8 %add_ln90_1, i8 %i_op_assign_12

]]></Node>
<StgValue><ssdm name="select_ln1598_13"/></StgValue>
</operation>

<operation id="463" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="22" op_0_bw="8">
<![CDATA[
LOOP_cin_begin:15  %zext_ln1598_6 = zext i8 %select_ln1598_13 to i22

]]></Node>
<StgValue><ssdm name="zext_ln1598_6"/></StgValue>
</operation>

<operation id="464" st_id="85" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
LOOP_cin_begin:16  %mul_ln1598_1 = mul i22 %zext_ln1598_6, %zext_ln808_1

]]></Node>
<StgValue><ssdm name="mul_ln1598_1"/></StgValue>
</operation>

<operation id="465" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
LOOP_cin_begin:22  %or_ln105_3 = or i16 %sub_ln1598_1, %add_ln68_2

]]></Node>
<StgValue><ssdm name="or_ln105_3"/></StgValue>
</operation>

<operation id="466" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
LOOP_cin_begin:23  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln105_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="467" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LOOP_cin_begin:24  %or_ln105_4 = or i1 %xor_ln105_3, %xor_ln105

]]></Node>
<StgValue><ssdm name="or_ln105_4"/></StgValue>
</operation>

<operation id="468" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LOOP_cin_begin:25  %or_ln105_5 = or i1 %or_ln105_4, %tmp_11

]]></Node>
<StgValue><ssdm name="or_ln105_5"/></StgValue>
</operation>

<operation id="469" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
LOOP_cin_begin:26  %select_ln1598_15 = select i1 %icmp_ln92, i1 %or_ln105_5, i1 %or_ln105_2

]]></Node>
<StgValue><ssdm name="select_ln1598_15"/></StgValue>
</operation>

<operation id="470" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP_cin_begin:27  %add_ln544_7 = add i32 %mul_ln1352_7, %sext_ln94_1

]]></Node>
<StgValue><ssdm name="add_ln544_7"/></StgValue>
</operation>

<operation id="471" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LOOP_cin_begin:28  %select_ln1598_16 = select i1 %icmp_ln92, i32 %add_ln544_7, i32 %add_ln544_2

]]></Node>
<StgValue><ssdm name="select_ln1598_16"/></StgValue>
</operation>

<operation id="472" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
LOOP_cin_begin:29  %icmp_ln94_1 = icmp eq i14 %i_op_assign, %CHin_div_K_V

]]></Node>
<StgValue><ssdm name="icmp_ln94_1"/></StgValue>
</operation>

<operation id="473" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
LOOP_cin_begin:30  %select_ln1598_17 = select i1 %icmp_ln92, i1 %icmp_ln94, i1 %icmp_ln94_1

]]></Node>
<StgValue><ssdm name="select_ln1598_17"/></StgValue>
</operation>

<operation id="474" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LOOP_cin_begin:31  %jj = add i8 %select_ln1598_9, 1

]]></Node>
<StgValue><ssdm name="jj"/></StgValue>
</operation>

<operation id="475" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LOOP_cin_begin:33  %or_ln1598_1 = or i1 %select_ln1598_17, %icmp_ln92

]]></Node>
<StgValue><ssdm name="or_ln1598_1"/></StgValue>
</operation>

<operation id="476" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
LOOP_cin_begin:34  %select_ln1598_18 = select i1 %or_ln1598_1, i14 0, i14 %i_op_assign

]]></Node>
<StgValue><ssdm name="select_ln1598_18"/></StgValue>
</operation>

<operation id="477" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="8">
<![CDATA[
LOOP_cin_begin:35  %zext_ln68_8 = zext i8 %jj to i16

]]></Node>
<StgValue><ssdm name="zext_ln68_8"/></StgValue>
</operation>

<operation id="478" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
LOOP_cin_begin:39  %add_ln68_3 = add i16 %sub_ln1598_1, %zext_ln68_8

]]></Node>
<StgValue><ssdm name="add_ln68_3"/></StgValue>
</operation>

<operation id="479" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
LOOP_cin_begin:40  %or_ln105_6 = or i16 %add_ln68_3, %select_ln1598_10

]]></Node>
<StgValue><ssdm name="or_ln105_6"/></StgValue>
</operation>

<operation id="480" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="17" op_0_bw="16">
<![CDATA[
LOOP_cin_begin:41  %sext_ln544_2 = sext i16 %add_ln68_3 to i17

]]></Node>
<StgValue><ssdm name="sext_ln544_2"/></StgValue>
</operation>

<operation id="481" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="16">
<![CDATA[
LOOP_cin_begin:42  %sext_ln94_2 = sext i16 %add_ln68_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln94_2"/></StgValue>
</operation>

<operation id="482" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
LOOP_cin_begin:43  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %or_ln105_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="483" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
LOOP_cin_begin:44  %icmp_ln105_4 = icmp slt i17 %sext_ln544_2, %zext_ln1371_10

]]></Node>
<StgValue><ssdm name="icmp_ln105_4"/></StgValue>
</operation>

<operation id="484" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LOOP_cin_begin:45  %xor_ln105_4 = xor i1 %icmp_ln105_4, true

]]></Node>
<StgValue><ssdm name="xor_ln105_4"/></StgValue>
</operation>

<operation id="485" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LOOP_cin_begin:46  %or_ln105_7 = or i1 %select_ln1598_12, %xor_ln105_4

]]></Node>
<StgValue><ssdm name="or_ln105_7"/></StgValue>
</operation>

<operation id="486" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LOOP_cin_begin:47  %or_ln105_8 = or i1 %or_ln105_7, %tmp_12

]]></Node>
<StgValue><ssdm name="or_ln105_8"/></StgValue>
</operation>

<operation id="487" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
LOOP_cin_begin:48  %select_ln1598_20 = select i1 %select_ln1598_17, i1 %or_ln105_8, i1 %select_ln1598_15

]]></Node>
<StgValue><ssdm name="select_ln1598_20"/></StgValue>
</operation>

<operation id="488" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP_cin_begin:49  %add_ln544_8 = add i32 %select_ln1598_11, %sext_ln94_2

]]></Node>
<StgValue><ssdm name="add_ln544_8"/></StgValue>
</operation>

<operation id="489" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LOOP_cin_begin:50  %select_ln1598_21 = select i1 %select_ln1598_17, i32 %add_ln544_8, i32 %select_ln1598_16

]]></Node>
<StgValue><ssdm name="select_ln1598_21"/></StgValue>
</operation>

<operation id="490" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LOOP_cin_begin:52  %select_ln92 = select i1 %select_ln1598_17, i8 %jj, i8 %select_ln1598_9

]]></Node>
<StgValue><ssdm name="select_ln92"/></StgValue>
</operation>

<operation id="491" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
LOOP_cin_begin:56  br i1 %select_ln1598_20, label %LOOP_cin_end, label %2

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="492" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="30" op_0_bw="14">
<![CDATA[
:0  %zext_ln215_5 = zext i14 %select_ln1598_18 to i30

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="493" st_id="85" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1  %ret_V_6 = mul i30 %zext_ln215_2, %zext_ln215_5

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="494" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LOOP_cin_end:66  %cin = add i14 1, %select_ln1598_18

]]></Node>
<StgValue><ssdm name="cin"/></StgValue>
</operation>

<operation id="495" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
LOOP_cin_end:67  %add_ln92_1 = add i22 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln92_1"/></StgValue>
</operation>

<operation id="496" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
LOOP_cin_end:68  %select_ln92_1 = select i1 %icmp_ln92, i22 1, i22 %add_ln92_1

]]></Node>
<StgValue><ssdm name="select_ln92_1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="497" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
:4  %p_01304_5 = phi i40 [ 0, %BurstBB ], [ %add_ln700_7, %LOOP_cin_end ]

]]></Node>
<StgValue><ssdm name="p_01304_5"/></StgValue>
</operation>

<operation id="498" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="select_ln1598_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="21" op_0_bw="8">
<![CDATA[
:14  %zext_ln1352_6 = zext i8 %i_op_assign_13 to i21

]]></Node>
<StgValue><ssdm name="zext_ln1352_6"/></StgValue>
</operation>

<operation id="499" st_id="86" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="select_ln1598_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:15  %mul_ln68_2 = mul i21 %zext_ln1352_6, %zext_ln1352_4

]]></Node>
<StgValue><ssdm name="mul_ln68_2"/></StgValue>
</operation>

<operation id="500" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:28  br i1 %icmp_ln90, label %3, label %LOOP_cin_begin

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="501" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LOOP_cin_begin:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @LOOP_ii_LOOP_jj_LOOP)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="502" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="30" op_0_bw="22">
<![CDATA[
LOOP_cin_begin:17  %zext_ln1598_7 = zext i22 %mul_ln1598_1 to i30

]]></Node>
<StgValue><ssdm name="zext_ln1598_7"/></StgValue>
</operation>

<operation id="503" st_id="86" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LOOP_cin_begin:18  %mul_ln1598_2 = mul i30 %zext_ln1598_7, %zext_ln215_4

]]></Node>
<StgValue><ssdm name="mul_ln1598_2"/></StgValue>
</operation>

<operation id="504" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="45" op_0_bw="30">
<![CDATA[
LOOP_cin_begin:19  %zext_ln1598_8 = zext i30 %mul_ln1598_2 to i45

]]></Node>
<StgValue><ssdm name="zext_ln1598_8"/></StgValue>
</operation>

<operation id="505" st_id="86" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
LOOP_cin_begin:20  %add_ln1598 = add i45 %mul_ln1352_4, %zext_ln1598_8

]]></Node>
<StgValue><ssdm name="add_ln1598"/></StgValue>
</operation>

<operation id="506" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
LOOP_cin_begin:21  %select_ln1598_14 = select i1 %icmp_ln92, i21 0, i21 %mul_ln68_2

]]></Node>
<StgValue><ssdm name="select_ln1598_14"/></StgValue>
</operation>

<operation id="507" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LOOP_cin_begin:32  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @LOOP_jj_LOOP_cin_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="508" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="21" op_0_bw="8">
<![CDATA[
LOOP_cin_begin:36  %zext_ln1352_7 = zext i8 %jj to i21

]]></Node>
<StgValue><ssdm name="zext_ln1352_7"/></StgValue>
</operation>

<operation id="509" st_id="86" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
LOOP_cin_begin:37  %mul_ln68_3 = mul i21 %zext_ln1352_7, %zext_ln1352_4

]]></Node>
<StgValue><ssdm name="mul_ln68_3"/></StgValue>
</operation>

<operation id="510" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
LOOP_cin_begin:38  %select_ln1598_19 = select i1 %select_ln1598_17, i21 %mul_ln68_3, i21 %select_ln1598_14

]]></Node>
<StgValue><ssdm name="select_ln1598_19"/></StgValue>
</operation>

<operation id="511" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="46" op_0_bw="32">
<![CDATA[
LOOP_cin_begin:51  %sext_ln1598 = sext i32 %select_ln1598_21 to i46

]]></Node>
<StgValue><ssdm name="sext_ln1598"/></StgValue>
</operation>

<operation id="512" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LOOP_cin_begin:53  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="513" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_cin_begin:54  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="514" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
LOOP_cin_begin:55  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln96"/></StgValue>
</operation>

<operation id="515" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="46" op_0_bw="30">
<![CDATA[
:2  %zext_ln215_6 = zext i30 %ret_V_6 to i46

]]></Node>
<StgValue><ssdm name="zext_ln215_6"/></StgValue>
</operation>

<operation id="516" st_id="86" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
:3  %ret_V_7 = mul i46 %zext_ln215_3, %zext_ln215_6

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="517" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
:4  %add_ln544_3 = add i46 %ret_V_7, %sext_ln1598

]]></Node>
<StgValue><ssdm name="add_ln544_3"/></StgValue>
</operation>

<operation id="518" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="47" op_0_bw="46">
<![CDATA[
:5  %sext_ln180 = sext i46 %add_ln544_3 to i47

]]></Node>
<StgValue><ssdm name="sext_ln180"/></StgValue>
</operation>

<operation id="519" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:6  %add_ln180_1 = add i47 %sext_ln180, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln180_1"/></StgValue>
</operation>

<operation id="520" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="21" op_0_bw="14">
<![CDATA[
:11  %zext_ln544 = zext i14 %select_ln1598_18 to i21

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="521" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:12  %add_ln544_5 = add i21 %zext_ln544, %select_ln1598_19

]]></Node>
<StgValue><ssdm name="add_ln544_5"/></StgValue>
</operation>

<operation id="522" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="45" op_0_bw="21">
<![CDATA[
:13  %zext_ln544_1 = zext i21 %add_ln544_5 to i45

]]></Node>
<StgValue><ssdm name="zext_ln544_1"/></StgValue>
</operation>

<operation id="523" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
:14  %add_ln544_6 = add i45 %add_ln1598, %zext_ln544_1

]]></Node>
<StgValue><ssdm name="add_ln544_6"/></StgValue>
</operation>

<operation id="524" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="46" op_0_bw="45">
<![CDATA[
:15  %zext_ln180_2 = zext i45 %add_ln544_6 to i46

]]></Node>
<StgValue><ssdm name="zext_ln180_2"/></StgValue>
</operation>

<operation id="525" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
:16  %add_ln180_2 = add i46 %zext_ln180_2, %p_cast35

]]></Node>
<StgValue><ssdm name="add_ln180_2"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="526" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="47">
<![CDATA[
:7  %sext_ln180_1 = sext i47 %add_ln180_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln180_1"/></StgValue>
</operation>

<operation id="527" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
:8  %AXI_F_addr_1 = getelementptr i128* %AXI_F, i64 %sext_ln180_1

]]></Node>
<StgValue><ssdm name="AXI_F_addr_1"/></StgValue>
</operation>

<operation id="528" st_id="87" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:9  %dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_F_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="dat_V_req"/></StgValue>
</operation>

<operation id="529" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="46">
<![CDATA[
:17  %zext_ln180_3 = zext i46 %add_ln180_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_3"/></StgValue>
</operation>

<operation id="530" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
:18  %AXI_W_addr = getelementptr i128* %AXI_W, i64 %zext_ln180_3

]]></Node>
<StgValue><ssdm name="AXI_W_addr"/></StgValue>
</operation>

<operation id="531" st_id="87" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:19  %wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_W_addr, i32 1)

]]></Node>
<StgValue><ssdm name="wt_V_req"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="532" st_id="88" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:9  %dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_F_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="dat_V_req"/></StgValue>
</operation>

<operation id="533" st_id="88" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:19  %wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_W_addr, i32 1)

]]></Node>
<StgValue><ssdm name="wt_V_req"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="534" st_id="89" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:9  %dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_F_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="dat_V_req"/></StgValue>
</operation>

<operation id="535" st_id="89" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:19  %wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_W_addr, i32 1)

]]></Node>
<StgValue><ssdm name="wt_V_req"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="536" st_id="90" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:9  %dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_F_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="dat_V_req"/></StgValue>
</operation>

<operation id="537" st_id="90" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:19  %wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_W_addr, i32 1)

]]></Node>
<StgValue><ssdm name="wt_V_req"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="538" st_id="91" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:9  %dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_F_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="dat_V_req"/></StgValue>
</operation>

<operation id="539" st_id="91" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:19  %wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_W_addr, i32 1)

]]></Node>
<StgValue><ssdm name="wt_V_req"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="540" st_id="92" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:9  %dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_F_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="dat_V_req"/></StgValue>
</operation>

<operation id="541" st_id="92" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:19  %wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_W_addr, i32 1)

]]></Node>
<StgValue><ssdm name="wt_V_req"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="542" st_id="93" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:9  %dat_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_F_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="dat_V_req"/></StgValue>
</operation>

<operation id="543" st_id="93" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:19  %wt_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %AXI_W_addr, i32 1)

]]></Node>
<StgValue><ssdm name="wt_V_req"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="544" st_id="94" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="1">
<![CDATA[
:10  %dat_V = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %AXI_F_addr_1)

]]></Node>
<StgValue><ssdm name="dat_V"/></StgValue>
</operation>

<operation id="545" st_id="94" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="1">
<![CDATA[
:20  %wt_V = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %AXI_W_addr)

]]></Node>
<StgValue><ssdm name="wt_V"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="546" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="select_ln1598_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %LOOP_cin_end

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="547" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128" op_3_bw="0">
<![CDATA[
LOOP_cin_end:0  %p_Val2_2 = phi i128 [ %wt_V, %2 ], [ 0, %LOOP_cin_begin ]

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="548" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128" op_3_bw="0">
<![CDATA[
LOOP_cin_end:1  %p_Val2_1 = phi i128 [ %dat_V, %2 ], [ 0, %LOOP_cin_begin ]

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="549" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="128">
<![CDATA[
LOOP_cin_end:2  %trunc_ln647 = trunc i128 %p_Val2_1 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="550" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="128">
<![CDATA[
LOOP_cin_end:3  %trunc_ln647_1 = trunc i128 %p_Val2_2 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln647_1"/></StgValue>
</operation>

<operation id="551" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="16">
<![CDATA[
LOOP_cin_end:4  %sext_ln215 = sext i16 %trunc_ln647 to i32

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="552" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="16">
<![CDATA[
LOOP_cin_end:5  %sext_ln215_1 = sext i16 %trunc_ln647_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_1"/></StgValue>
</operation>

<operation id="553" st_id="95" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP_cin_end:6  %mul_ln1352 = mul nsw i32 %sext_ln215, %sext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352"/></StgValue>
</operation>

<operation id="554" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_cin_end:7  %p_Result_1 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="555" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_cin_end:8  %p_Result_5_1 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_5_1"/></StgValue>
</operation>

<operation id="556" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="16">
<![CDATA[
LOOP_cin_end:9  %sext_ln215_2 = sext i16 %p_Result_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_2"/></StgValue>
</operation>

<operation id="557" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="16">
<![CDATA[
LOOP_cin_end:10  %sext_ln215_3 = sext i16 %p_Result_5_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_3"/></StgValue>
</operation>

<operation id="558" st_id="95" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP_cin_end:11  %mul_ln1352_11 = mul nsw i32 %sext_ln215_2, %sext_ln215_3

]]></Node>
<StgValue><ssdm name="mul_ln1352_11"/></StgValue>
</operation>

<operation id="559" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_cin_end:12  %p_Result_2 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="560" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_cin_end:13  %p_Result_5_2 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_5_2"/></StgValue>
</operation>

<operation id="561" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="16">
<![CDATA[
LOOP_cin_end:14  %sext_ln215_4 = sext i16 %p_Result_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_4"/></StgValue>
</operation>

<operation id="562" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="16">
<![CDATA[
LOOP_cin_end:15  %sext_ln215_5 = sext i16 %p_Result_5_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_5"/></StgValue>
</operation>

<operation id="563" st_id="95" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP_cin_end:16  %mul_ln1352_12 = mul nsw i32 %sext_ln215_4, %sext_ln215_5

]]></Node>
<StgValue><ssdm name="mul_ln1352_12"/></StgValue>
</operation>

<operation id="564" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_cin_end:17  %p_Result_3 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="565" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_cin_end:18  %p_Result_5_3 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_5_3"/></StgValue>
</operation>

<operation id="566" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="16">
<![CDATA[
LOOP_cin_end:19  %sext_ln215_6 = sext i16 %p_Result_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_6"/></StgValue>
</operation>

<operation id="567" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="16">
<![CDATA[
LOOP_cin_end:20  %sext_ln215_7 = sext i16 %p_Result_5_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_7"/></StgValue>
</operation>

<operation id="568" st_id="95" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP_cin_end:21  %mul_ln1352_13 = mul nsw i32 %sext_ln215_6, %sext_ln215_7

]]></Node>
<StgValue><ssdm name="mul_ln1352_13"/></StgValue>
</operation>

<operation id="569" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_cin_end:22  %p_Result_4 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 64, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="570" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_cin_end:23  %p_Result_5_4 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 64, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_5_4"/></StgValue>
</operation>

<operation id="571" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="16">
<![CDATA[
LOOP_cin_end:24  %sext_ln215_8 = sext i16 %p_Result_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_8"/></StgValue>
</operation>

<operation id="572" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="16">
<![CDATA[
LOOP_cin_end:25  %sext_ln215_9 = sext i16 %p_Result_5_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_9"/></StgValue>
</operation>

<operation id="573" st_id="95" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP_cin_end:26  %mul_ln1352_14 = mul nsw i32 %sext_ln215_8, %sext_ln215_9

]]></Node>
<StgValue><ssdm name="mul_ln1352_14"/></StgValue>
</operation>

<operation id="574" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_cin_end:27  %p_Result_s = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 80, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="575" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_cin_end:28  %p_Result_5_5 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 80, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_5_5"/></StgValue>
</operation>

<operation id="576" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="16">
<![CDATA[
LOOP_cin_end:29  %sext_ln215_10 = sext i16 %p_Result_s to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_10"/></StgValue>
</operation>

<operation id="577" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="16">
<![CDATA[
LOOP_cin_end:30  %sext_ln215_11 = sext i16 %p_Result_5_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_11"/></StgValue>
</operation>

<operation id="578" st_id="95" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP_cin_end:31  %mul_ln1352_15 = mul nsw i32 %sext_ln215_10, %sext_ln215_11

]]></Node>
<StgValue><ssdm name="mul_ln1352_15"/></StgValue>
</operation>

<operation id="579" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_cin_end:32  %p_Result_6 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 96, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="580" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_cin_end:33  %p_Result_5_6 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 96, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_5_6"/></StgValue>
</operation>

<operation id="581" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="16">
<![CDATA[
LOOP_cin_end:34  %sext_ln215_12 = sext i16 %p_Result_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_12"/></StgValue>
</operation>

<operation id="582" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="16">
<![CDATA[
LOOP_cin_end:35  %sext_ln215_13 = sext i16 %p_Result_5_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_13"/></StgValue>
</operation>

<operation id="583" st_id="95" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP_cin_end:36  %mul_ln1352_16 = mul nsw i32 %sext_ln215_12, %sext_ln215_13

]]></Node>
<StgValue><ssdm name="mul_ln1352_16"/></StgValue>
</operation>

<operation id="584" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_cin_end:37  %p_Result_7 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_1, i32 112, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="585" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_cin_end:38  %p_Result_5_7 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_2, i32 112, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_5_7"/></StgValue>
</operation>

<operation id="586" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="16">
<![CDATA[
LOOP_cin_end:39  %sext_ln215_14 = sext i16 %p_Result_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_14"/></StgValue>
</operation>

<operation id="587" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="16">
<![CDATA[
LOOP_cin_end:40  %sext_ln215_15 = sext i16 %p_Result_5_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_15"/></StgValue>
</operation>

<operation id="588" st_id="95" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP_cin_end:41  %mul_ln1352_17 = mul nsw i32 %sext_ln215_14, %sext_ln215_15

]]></Node>
<StgValue><ssdm name="mul_ln1352_17"/></StgValue>
</operation>

<operation id="589" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="33" op_0_bw="32">
<![CDATA[
LOOP_cin_end:42  %sext_ln700 = sext i32 %mul_ln1352 to i33

]]></Node>
<StgValue><ssdm name="sext_ln700"/></StgValue>
</operation>

<operation id="590" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="33" op_0_bw="32">
<![CDATA[
LOOP_cin_end:43  %sext_ln700_1 = sext i32 %mul_ln1352_11 to i33

]]></Node>
<StgValue><ssdm name="sext_ln700_1"/></StgValue>
</operation>

<operation id="591" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="33" op_0_bw="32">
<![CDATA[
LOOP_cin_end:44  %sext_ln700_2 = sext i32 %mul_ln1352_12 to i33

]]></Node>
<StgValue><ssdm name="sext_ln700_2"/></StgValue>
</operation>

<operation id="592" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="33" op_0_bw="32">
<![CDATA[
LOOP_cin_end:45  %sext_ln700_3 = sext i32 %mul_ln1352_13 to i33

]]></Node>
<StgValue><ssdm name="sext_ln700_3"/></StgValue>
</operation>

<operation id="593" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="33" op_0_bw="32">
<![CDATA[
LOOP_cin_end:46  %sext_ln700_4 = sext i32 %mul_ln1352_14 to i33

]]></Node>
<StgValue><ssdm name="sext_ln700_4"/></StgValue>
</operation>

<operation id="594" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="33" op_0_bw="32">
<![CDATA[
LOOP_cin_end:47  %sext_ln700_5 = sext i32 %mul_ln1352_15 to i33

]]></Node>
<StgValue><ssdm name="sext_ln700_5"/></StgValue>
</operation>

<operation id="595" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="33" op_0_bw="32">
<![CDATA[
LOOP_cin_end:48  %sext_ln700_6 = sext i32 %mul_ln1352_16 to i33

]]></Node>
<StgValue><ssdm name="sext_ln700_6"/></StgValue>
</operation>

<operation id="596" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="33" op_0_bw="32">
<![CDATA[
LOOP_cin_end:49  %sext_ln700_7 = sext i32 %mul_ln1352_17 to i33

]]></Node>
<StgValue><ssdm name="sext_ln700_7"/></StgValue>
</operation>

<operation id="597" st_id="95" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
LOOP_cin_end:50  %add_ln700 = add i33 %sext_ln700_1, %sext_ln700

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="598" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="34" op_0_bw="33">
<![CDATA[
LOOP_cin_end:51  %sext_ln700_8 = sext i33 %add_ln700 to i34

]]></Node>
<StgValue><ssdm name="sext_ln700_8"/></StgValue>
</operation>

<operation id="599" st_id="95" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
LOOP_cin_end:52  %add_ln700_1 = add i33 %sext_ln700_3, %sext_ln700_2

]]></Node>
<StgValue><ssdm name="add_ln700_1"/></StgValue>
</operation>

<operation id="600" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="34" op_0_bw="33">
<![CDATA[
LOOP_cin_end:53  %sext_ln700_9 = sext i33 %add_ln700_1 to i34

]]></Node>
<StgValue><ssdm name="sext_ln700_9"/></StgValue>
</operation>

<operation id="601" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
LOOP_cin_end:54  %add_ln700_2 = add i34 %sext_ln700_8, %sext_ln700_9

]]></Node>
<StgValue><ssdm name="add_ln700_2"/></StgValue>
</operation>

<operation id="602" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="35" op_0_bw="34">
<![CDATA[
LOOP_cin_end:55  %sext_ln700_10 = sext i34 %add_ln700_2 to i35

]]></Node>
<StgValue><ssdm name="sext_ln700_10"/></StgValue>
</operation>

<operation id="603" st_id="95" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
LOOP_cin_end:56  %add_ln700_3 = add i33 %sext_ln700_5, %sext_ln700_4

]]></Node>
<StgValue><ssdm name="add_ln700_3"/></StgValue>
</operation>

<operation id="604" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="34" op_0_bw="33">
<![CDATA[
LOOP_cin_end:57  %sext_ln700_11 = sext i33 %add_ln700_3 to i34

]]></Node>
<StgValue><ssdm name="sext_ln700_11"/></StgValue>
</operation>

<operation id="605" st_id="95" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
LOOP_cin_end:58  %add_ln700_4 = add i33 %sext_ln700_7, %sext_ln700_6

]]></Node>
<StgValue><ssdm name="add_ln700_4"/></StgValue>
</operation>

<operation id="606" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="34" op_0_bw="33">
<![CDATA[
LOOP_cin_end:59  %sext_ln700_12 = sext i33 %add_ln700_4 to i34

]]></Node>
<StgValue><ssdm name="sext_ln700_12"/></StgValue>
</operation>

<operation id="607" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
LOOP_cin_end:60  %add_ln700_5 = add i34 %sext_ln700_11, %sext_ln700_12

]]></Node>
<StgValue><ssdm name="add_ln700_5"/></StgValue>
</operation>

<operation id="608" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="35" op_0_bw="34">
<![CDATA[
LOOP_cin_end:61  %sext_ln700_13 = sext i34 %add_ln700_5 to i35

]]></Node>
<StgValue><ssdm name="sext_ln700_13"/></StgValue>
</operation>

<operation id="609" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
LOOP_cin_end:62  %add_ln700_6 = add i35 %sext_ln700_10, %sext_ln700_13

]]></Node>
<StgValue><ssdm name="add_ln700_6"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="610" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="35">
<![CDATA[
LOOP_cin_end:63  %sext_ln700_14 = sext i35 %add_ln700_6 to i40

]]></Node>
<StgValue><ssdm name="sext_ln700_14"/></StgValue>
</operation>

<operation id="611" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
LOOP_cin_end:64  %add_ln700_7 = add nsw i40 %sext_ln700_14, %p_01304_5

]]></Node>
<StgValue><ssdm name="add_ln700_7"/></StgValue>
</operation>

<operation id="612" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LOOP_cin_end:65  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str12, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="613" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
LOOP_cin_end:69  br label %1

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="614" st_id="97" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:1  %r_V = ashr i40 %p_01304_5, %zext_ln808

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="615" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="25" op_0_bw="25" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_8 = call i25 @_ssdm_op_PartSelect.i25.i40.i32.i32(i40 %r_V, i32 15, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="616" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
:3  %icmp_ln895 = icmp sgt i25 %tmp_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="617" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="17" op_0_bw="16">
<![CDATA[
:37  %zext_ln879 = zext i16 %select_ln1598_6 to i17

]]></Node>
<StgValue><ssdm name="zext_ln879"/></StgValue>
</operation>

<operation id="618" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:38  %icmp_ln879 = icmp eq i17 %zext_ln879, %ret_V_3

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="619" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
:0  %p_Val2_load = load i128* %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_load"/></StgValue>
</operation>

<operation id="620" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
:4  %select_ln126 = select i1 %icmp_ln895, i40 32767, i40 %r_V

]]></Node>
<StgValue><ssdm name="select_ln126"/></StgValue>
</operation>

<operation id="621" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="40" op_1_bw="40">
<![CDATA[
:5  %icmp_ln887 = icmp slt i40 %select_ln126, -32768

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="622" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="40">
<![CDATA[
:6  %trunc_ln68 = trunc i40 %select_ln126 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="623" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:7  %sum_mac_res_16_V = select i1 %icmp_ln887, i16 -32768, i16 %trunc_ln68

]]></Node>
<StgValue><ssdm name="sum_mac_res_16_V"/></StgValue>
</operation>

<operation id="624" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %sum_V_1 = add i16 %r_V_2, %sum_mac_res_16_V

]]></Node>
<StgValue><ssdm name="sum_V_1"/></StgValue>
</operation>

<operation id="625" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:9  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %sum_V_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="626" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %ret_V = and i1 %tmp_9, %relu_en_V_read

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="627" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:11  %select_ln130 = select i1 %ret_V, i16 0, i16 %sum_V_1

]]></Node>
<StgValue><ssdm name="select_ln130"/></StgValue>
</operation>

<operation id="628" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
:12  %Lo_assign = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %trunc_ln1598, i4 0)

]]></Node>
<StgValue><ssdm name="Lo_assign"/></StgValue>
</operation>

<operation id="629" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %or_ln132 = or i7 %Lo_assign, 15

]]></Node>
<StgValue><ssdm name="or_ln132"/></StgValue>
</operation>

<operation id="630" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="128" op_0_bw="16">
<![CDATA[
:14  %tmp_V = sext i16 %select_ln130 to i128

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="631" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:15  %icmp_ln414 = icmp ugt i7 %Lo_assign, %or_ln132

]]></Node>
<StgValue><ssdm name="icmp_ln414"/></StgValue>
</operation>

<operation id="632" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="7">
<![CDATA[
:16  %zext_ln414 = zext i7 %Lo_assign to i8

]]></Node>
<StgValue><ssdm name="zext_ln414"/></StgValue>
</operation>

<operation id="633" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="7">
<![CDATA[
:17  %zext_ln414_1 = zext i7 %or_ln132 to i8

]]></Node>
<StgValue><ssdm name="zext_ln414_1"/></StgValue>
</operation>

<operation id="634" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:18  %xor_ln414 = xor i8 %zext_ln414, 127

]]></Node>
<StgValue><ssdm name="xor_ln414"/></StgValue>
</operation>

<operation id="635" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:19  %select_ln414 = select i1 %icmp_ln414, i8 %zext_ln414, i8 %zext_ln414_1

]]></Node>
<StgValue><ssdm name="select_ln414"/></StgValue>
</operation>

<operation id="636" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:20  %select_ln414_1 = select i1 %icmp_ln414, i8 %zext_ln414_1, i8 %zext_ln414

]]></Node>
<StgValue><ssdm name="select_ln414_1"/></StgValue>
</operation>

<operation id="637" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:21  %select_ln414_2 = select i1 %icmp_ln414, i8 %xor_ln414, i8 %zext_ln414

]]></Node>
<StgValue><ssdm name="select_ln414_2"/></StgValue>
</operation>

<operation id="638" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %xor_ln414_1 = xor i8 %select_ln414, 127

]]></Node>
<StgValue><ssdm name="xor_ln414_1"/></StgValue>
</operation>

<operation id="639" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="128" op_0_bw="8">
<![CDATA[
:23  %zext_ln414_2 = zext i8 %select_ln414_2 to i128

]]></Node>
<StgValue><ssdm name="zext_ln414_2"/></StgValue>
</operation>

<operation id="640" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="128" op_0_bw="8">
<![CDATA[
:24  %zext_ln414_3 = zext i8 %select_ln414_1 to i128

]]></Node>
<StgValue><ssdm name="zext_ln414_3"/></StgValue>
</operation>

<operation id="641" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="128" op_0_bw="8">
<![CDATA[
:25  %zext_ln414_4 = zext i8 %xor_ln414_1 to i128

]]></Node>
<StgValue><ssdm name="zext_ln414_4"/></StgValue>
</operation>

<operation id="642" st_id="98" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:26  %shl_ln414 = shl i128 %tmp_V, %zext_ln414_2

]]></Node>
<StgValue><ssdm name="shl_ln414"/></StgValue>
</operation>

<operation id="643" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %tmp_10 = call i128 @llvm.part.select.i128(i128 %shl_ln414, i32 127, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="644" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
:28  %select_ln414_3 = select i1 %icmp_ln414, i128 %tmp_10, i128 %shl_ln414

]]></Node>
<StgValue><ssdm name="select_ln414_3"/></StgValue>
</operation>

<operation id="645" st_id="98" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:29  %shl_ln414_1 = shl i128 -1, %zext_ln414_3

]]></Node>
<StgValue><ssdm name="shl_ln414_1"/></StgValue>
</operation>

<operation id="646" st_id="98" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:30  %lshr_ln414 = lshr i128 -1, %zext_ln414_4

]]></Node>
<StgValue><ssdm name="lshr_ln414"/></StgValue>
</operation>

<operation id="647" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:31  %and_ln414 = and i128 %shl_ln414_1, %lshr_ln414

]]></Node>
<StgValue><ssdm name="and_ln414"/></StgValue>
</operation>

<operation id="648" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:32  %xor_ln414_2 = xor i128 %and_ln414, -1

]]></Node>
<StgValue><ssdm name="xor_ln414_2"/></StgValue>
</operation>

<operation id="649" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:33  %and_ln414_1 = and i128 %p_Val2_load, %xor_ln414_2

]]></Node>
<StgValue><ssdm name="and_ln414_1"/></StgValue>
</operation>

<operation id="650" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:34  %and_ln414_2 = and i128 %select_ln414_3, %and_ln414

]]></Node>
<StgValue><ssdm name="and_ln414_2"/></StgValue>
</operation>

<operation id="651" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:35  %p_Result_s_17 = or i128 %and_ln414_1, %and_ln414_2

]]></Node>
<StgValue><ssdm name="p_Result_s_17"/></StgValue>
</operation>

<operation id="652" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:36  %icmp_ln135 = icmp eq i3 %trunc_ln1598, -1

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="653" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39  %or_ln135 = or i1 %icmp_ln135, %icmp_ln879

]]></Node>
<StgValue><ssdm name="or_ln135"/></StgValue>
</operation>

<operation id="654" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:40  br i1 %or_ln135, label %._crit_edge2294, label %.LOOP_cout_end_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="655" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="128">
<![CDATA[
.LOOP_cout_end_crit_edge:0  store i128 %p_Result_s_17, i128* %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="656" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
.LOOP_cout_end_crit_edge:1  br label %LOOP_cout_end

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="657" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge2294:0  %tmp_13 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %select_ln1598_6, i32 3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="658" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="29" op_0_bw="13">
<![CDATA[
._crit_edge2294:1  %zext_ln1352_9 = zext i13 %tmp_13 to i29

]]></Node>
<StgValue><ssdm name="zext_ln1352_9"/></StgValue>
</operation>

<operation id="659" st_id="98" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge2294:2  %ret_V_4 = mul i29 %zext_ln215, %zext_ln1352_9

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="660" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="45" op_0_bw="29">
<![CDATA[
._crit_edge2294:3  %zext_ln1352_5 = zext i29 %ret_V_4 to i45

]]></Node>
<StgValue><ssdm name="zext_ln1352_5"/></StgValue>
</operation>

<operation id="661" st_id="98" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
._crit_edge2294:4  %mul_ln1352_9 = mul i45 %zext_ln1352, %zext_ln1352_5

]]></Node>
<StgValue><ssdm name="mul_ln1352_9"/></StgValue>
</operation>

<operation id="662" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="128">
<![CDATA[
._crit_edge2294:13  store i128 0, i128* %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="663" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
._crit_edge2294:5  %add_ln544_1 = add i45 %mul_ln1352_9, %zext_ln1598_4

]]></Node>
<StgValue><ssdm name="add_ln544_1"/></StgValue>
</operation>

<operation id="664" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="46" op_0_bw="45">
<![CDATA[
._crit_edge2294:6  %zext_ln180 = zext i45 %add_ln544_1 to i46

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="665" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge2294:7  %add_ln180 = add i46 %zext_ln180, %p_cast37

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="666" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="46">
<![CDATA[
._crit_edge2294:8  %zext_ln180_1 = zext i46 %add_ln180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_1"/></StgValue>
</operation>

<operation id="667" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
._crit_edge2294:9  %AXI_F_addr = getelementptr i128* %AXI_F, i64 %zext_ln180_1

]]></Node>
<StgValue><ssdm name="AXI_F_addr"/></StgValue>
</operation>

<operation id="668" st_id="100" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
._crit_edge2294:10  %AXI_F_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i128P(i128* %AXI_F_addr, i32 1)

]]></Node>
<StgValue><ssdm name="AXI_F_addr_req"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="669" st_id="101" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="1">
<![CDATA[
._crit_edge2294:11  call void @_ssdm_op_Write.m_axi.i128P(i128* %AXI_F_addr, i128 %p_Result_s_17, i16 -1)

]]></Node>
<StgValue><ssdm name="write_ln137"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="670" st_id="102" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge2294:12  %AXI_F_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %AXI_F_addr)

]]></Node>
<StgValue><ssdm name="AXI_F_addr_resp"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="671" st_id="103" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge2294:12  %AXI_F_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %AXI_F_addr)

]]></Node>
<StgValue><ssdm name="AXI_F_addr_resp"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="672" st_id="104" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge2294:12  %AXI_F_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %AXI_F_addr)

]]></Node>
<StgValue><ssdm name="AXI_F_addr_resp"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="673" st_id="105" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge2294:12  %AXI_F_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %AXI_F_addr)

]]></Node>
<StgValue><ssdm name="AXI_F_addr_resp"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="674" st_id="106" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
._crit_edge2294:12  %AXI_F_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %AXI_F_addr)

]]></Node>
<StgValue><ssdm name="AXI_F_addr_resp"/></StgValue>
</operation>

<operation id="675" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2294:14  br label %LOOP_cout_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="676" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LOOP_cout_end:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str9, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="677" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
LOOP_cout_end:1  %cout = add i16 %select_ln1598_6, 1

]]></Node>
<StgValue><ssdm name="cout"/></StgValue>
</operation>

<operation id="678" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP_cout_end:2  %add_ln81_1 = add i32 %indvar_flatten47, 1

]]></Node>
<StgValue><ssdm name="add_ln81_1"/></StgValue>
</operation>

<operation id="679" st_id="106" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LOOP_cout_end:3  %select_ln81_1 = select i1 %icmp_ln81, i32 1, i32 %add_ln81_1

]]></Node>
<StgValue><ssdm name="select_ln81_1"/></StgValue>
</operation>

<operation id="680" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
LOOP_cout_end:4  br label %0

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
