

================================================================
== Vitis HLS Report for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size'
================================================================
* Date:           Tue Jan 28 19:06:25 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33|  0.330 us|  0.330 us|   33|   33|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dense_soft_max_for_dense_size  |       31|       31|        23|          1|          1|    10|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|   1815|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   7|    317|    918|    -|
|Memory           |        0|   -|      7|      2|    -|
|Multiplexer      |        -|   -|      -|     81|    -|
|Register         |        -|   -|   1254|    192|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   7|   1578|   3008|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   8|      4|     17|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |                Instance               |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |fexp_32ns_32ns_32_10_full_dsp_1_U2980  |fexp_32ns_32ns_32_10_full_dsp_1  |        0|   7|  317|  918|    0|
    |fpext_32ns_64_2_no_dsp_1_U2979         |fpext_32ns_64_2_no_dsp_1         |        0|   0|    0|    0|    0|
    +---------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                 |        0|   7|  317|  918|    0|
    +---------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |dense_biases_U  |dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb  |        0|  7|   2|    0|    10|    7|     1|           70|
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                                                                  |        0|  7|   2|    0|    10|    7|     1|           70|
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln13_fu_226_p2                |         +|   0|  0|   13|           4|           1|
    |add_ln19_1_fu_245_p2              |         +|   0|  0|   24|          24|          24|
    |add_ln19_2_fu_250_p2              |         +|   0|  0|   24|          24|          24|
    |add_ln19_fu_255_p2                |         +|   0|  0|   24|          24|          24|
    |add_ln22_1_fu_439_p2              |         +|   0|  0|   39|          32|           6|
    |add_ln22_2_fu_477_p2              |         +|   0|  0|   71|          64|          64|
    |add_ln22_3_fu_516_p2              |         +|   0|  0|    8|           8|           8|
    |add_ln22_4_fu_634_p2              |         +|   0|  0|   12|          11|           5|
    |add_ln22_5_fu_779_p2              |         +|   0|  0|   31|          24|          24|
    |add_ln22_fu_338_p2                |         +|   0|  0|   39|          32|           6|
    |sum_1_fu_259_p2                   |         +|   0|  0|   24|          24|          24|
    |sub_ln22_1_fu_322_p2              |         -|   0|  0|   39|           5|          32|
    |sub_ln22_2_fu_454_p2              |         -|   0|  0|   39|           5|          32|
    |sub_ln22_3_fu_600_p2              |         -|   0|  0|   61|           1|          54|
    |sub_ln22_4_fu_618_p2              |         -|   0|  0|   12|          11|          12|
    |sub_ln22_5_fu_640_p2              |         -|   0|  0|   12|           4|          11|
    |sub_ln22_6_fu_511_p2              |         -|   0|  0|    8|           5|           8|
    |sub_ln22_7_fu_332_p2              |         -|   0|  0|   13|           5|           5|
    |sub_ln22_fu_272_p2                |         -|   0|  0|   31|           1|          24|
    |and_ln22_1_fu_410_p2              |       and|   0|  0|    2|           1|           1|
    |and_ln22_2_fu_741_p2              |       and|   0|  0|    2|           1|           1|
    |and_ln22_3_fu_763_p2              |       and|   0|  0|    2|           1|           1|
    |and_ln22_4_fu_368_p2              |       and|   0|  0|   24|          24|          24|
    |and_ln22_fu_379_p2                |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|    2|           1|           1|
    |ashr_ln22_fu_672_p2               |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln13_fu_220_p2               |      icmp|   0|  0|   13|           4|           4|
    |icmp_ln22_1_fu_353_p2             |      icmp|   0|  0|   38|          31|           1|
    |icmp_ln22_2_fu_373_p2             |      icmp|   0|  0|   31|          24|           1|
    |icmp_ln22_3_fu_433_p2             |      icmp|   0|  0|   39|          32|           1|
    |icmp_ln22_4_fu_613_p2             |      icmp|   0|  0|   70|          63|           1|
    |icmp_ln22_5_fu_628_p2             |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln22_6_fu_654_p2             |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln22_7_fu_664_p2             |      icmp|   0|  0|   12|          11|           6|
    |icmp_ln22_8_fu_708_p2             |      icmp|   0|  0|   12|          11|           5|
    |icmp_ln22_fu_278_p2               |      icmp|   0|  0|   31|          24|           1|
    |lshr_ln22_2_fu_362_p2             |      lshr|   0|  0|   67|           2|          24|
    |lshr_ln22_fu_448_p2               |      lshr|   0|  0|  182|          64|          64|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|    2|           1|           1|
    |or_ln22_1_fu_753_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln22_fu_416_p2                 |        or|   0|  0|    2|           1|           1|
    |select_ln22_10_fu_768_p3          |    select|   0|  0|   24|           1|          24|
    |select_ln22_11_fu_692_p3          |    select|   0|  0|    2|           1|           2|
    |select_ln22_1_fu_469_p3           |    select|   0|  0|   64|           1|          64|
    |select_ln22_2_fu_606_p3           |    select|   0|  0|   54|           1|          54|
    |select_ln22_3_fu_646_p3           |    select|   0|  0|   11|           1|          11|
    |select_ln22_4_fu_700_p3           |    select|   0|  0|   24|           1|          24|
    |select_ln22_5_fu_721_p3           |    select|   0|  0|   24|           1|          24|
    |select_ln22_6_fu_504_p3           |    select|   0|  0|    7|           1|           7|
    |select_ln22_7_fu_549_p3           |    select|   0|  0|   32|           1|           1|
    |select_ln22_8_fu_729_p3           |    select|   0|  0|   24|           1|           1|
    |select_ln22_9_fu_746_p3           |    select|   0|  0|   24|           1|          24|
    |select_ln22_fu_283_p3             |    select|   0|  0|   24|           1|          24|
    |shl_ln22_1_fu_716_p2              |       shl|   0|  0|   67|          24|          24|
    |shl_ln22_fu_463_p2                |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |xor_ln22_1_fu_757_p2              |       xor|   0|  0|    2|           1|           2|
    |xor_ln22_2_fu_393_p2              |       xor|   0|  0|    2|           1|           2|
    |xor_ln22_fu_736_p2                |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 1815|         788|         946|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_sig_allocacmp_d_1              |   9|          2|    4|          8|
    |d_fu_138                          |   9|          2|    4|          8|
    |dense_to_softmax_streams_0_blk_n  |   9|          2|    1|          2|
    |dense_to_softmax_streams_1_blk_n  |   9|          2|    1|          2|
    |dense_to_softmax_streams_2_blk_n  |   9|          2|    1|          2|
    |dense_to_softmax_streams_3_blk_n  |   9|          2|    1|          2|
    |empty_fu_134                      |   9|          2|   24|         48|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  81|         18|   38|         76|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |add_ln19_2_reg_847                                     |  24|   0|   24|          0|
    |ap_CS_fsm                                              |   1|   0|    1|          0|
    |ap_done_reg                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                       |   1|   0|    1|          0|
    |d_1_reg_808                                            |   4|   0|    4|          0|
    |d_fu_138                                               |   4|   0|    4|          0|
    |dense_to_softmax_streams_0_read_reg_827                |  24|   0|   24|          0|
    |dense_to_softmax_streams_1_read_reg_832                |  24|   0|   24|          0|
    |dense_to_softmax_streams_1_read_reg_832_pp0_iter2_reg  |  24|   0|   24|          0|
    |dense_to_softmax_streams_2_read_reg_837                |  24|   0|   24|          0|
    |dense_to_softmax_streams_2_read_reg_837_pp0_iter2_reg  |  24|   0|   24|          0|
    |dense_to_softmax_streams_3_read_reg_842                |  24|   0|   24|          0|
    |empty_fu_134                                           |  24|   0|   24|          0|
    |icmp_ln13_reg_813                                      |   1|   0|    1|          0|
    |icmp_ln22_3_reg_903                                    |   1|   0|    1|          0|
    |icmp_ln22_4_reg_964                                    |   1|   0|    1|          0|
    |icmp_ln22_5_reg_971                                    |   1|   0|    1|          0|
    |icmp_ln22_6_reg_984                                    |   1|   0|    1|          0|
    |icmp_ln22_reg_869                                      |   1|   0|    1|          0|
    |lshr_ln22_1_reg_918                                    |  63|   0|   63|          0|
    |lshr_ln22_reg_908                                      |  64|   0|   64|          0|
    |or_ln_reg_898                                          |   1|   0|    2|          1|
    |select_ln22_10_reg_996                                 |  24|   0|   24|          0|
    |select_ln22_2_reg_959                                  |  54|   0|   54|          0|
    |select_ln22_3_reg_976                                  |  11|   0|   11|          0|
    |select_ln22_7_reg_928                                  |  32|   0|   32|          0|
    |select_ln22_reg_874                                    |  24|   0|   24|          0|
    |shl_ln22_reg_913                                       |  64|   0|   64|          0|
    |sub_ln22_1_reg_886                                     |  32|   0|   32|          0|
    |sub_ln22_7_reg_893                                     |   5|   0|    5|          0|
    |sub_ln22_reg_864                                       |  24|   0|   24|          0|
    |sum_1_reg_852                                          |  24|   0|   24|          0|
    |tmp_3_reg_858                                          |   1|   0|    1|          0|
    |tmp_6_reg_933                                          |  32|   0|   32|          0|
    |tmp_8_reg_923                                          |   1|   0|    1|          0|
    |tmp_9_reg_944                                          |   1|   0|    1|          0|
    |tmp_s_reg_949                                          |  11|   0|   11|          0|
    |trunc_ln22_3_reg_939                                   |  63|   0|   63|          0|
    |trunc_ln22_4_reg_954                                   |  52|   0|   52|          0|
    |trunc_ln22_6_reg_990                                   |  24|   0|   24|          0|
    |trunc_ln22_reg_881                                     |   8|   0|    8|          0|
    |zext_ln13_reg_817                                      |   4|   0|   64|         60|
    |icmp_ln13_reg_813                                      |  64|  32|    1|          0|
    |icmp_ln22_reg_869                                      |  64|  32|    1|          0|
    |tmp_3_reg_858                                          |  64|  32|    1|          0|
    |tmp_6_reg_933                                          |  64|  32|   32|          0|
    |trunc_ln22_reg_881                                     |  64|  32|    8|          0|
    |zext_ln13_reg_817                                      |  64|  32|   64|         60|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  |1254| 192| 1038|        121|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+-------------------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                                     |   in|    1|  ap_ctrl_hs|  dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size|  return value|
|ap_rst                                     |   in|    1|  ap_ctrl_hs|  dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size|  return value|
|ap_start                                   |   in|    1|  ap_ctrl_hs|  dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size|  return value|
|ap_done                                    |  out|    1|  ap_ctrl_hs|  dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size|  return value|
|ap_idle                                    |  out|    1|  ap_ctrl_hs|  dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size|  return value|
|ap_ready                                   |  out|    1|  ap_ctrl_hs|  dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size|  return value|
|dense_to_softmax_streams_0_dout            |   in|   24|     ap_fifo|                                   dense_to_softmax_streams_0|       pointer|
|dense_to_softmax_streams_0_num_data_valid  |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_0|       pointer|
|dense_to_softmax_streams_0_fifo_cap        |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_0|       pointer|
|dense_to_softmax_streams_0_empty_n         |   in|    1|     ap_fifo|                                   dense_to_softmax_streams_0|       pointer|
|dense_to_softmax_streams_0_read            |  out|    1|     ap_fifo|                                   dense_to_softmax_streams_0|       pointer|
|dense_to_softmax_streams_1_dout            |   in|   24|     ap_fifo|                                   dense_to_softmax_streams_1|       pointer|
|dense_to_softmax_streams_1_num_data_valid  |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_1|       pointer|
|dense_to_softmax_streams_1_fifo_cap        |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_1|       pointer|
|dense_to_softmax_streams_1_empty_n         |   in|    1|     ap_fifo|                                   dense_to_softmax_streams_1|       pointer|
|dense_to_softmax_streams_1_read            |  out|    1|     ap_fifo|                                   dense_to_softmax_streams_1|       pointer|
|dense_to_softmax_streams_2_dout            |   in|   24|     ap_fifo|                                   dense_to_softmax_streams_2|       pointer|
|dense_to_softmax_streams_2_num_data_valid  |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_2|       pointer|
|dense_to_softmax_streams_2_fifo_cap        |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_2|       pointer|
|dense_to_softmax_streams_2_empty_n         |   in|    1|     ap_fifo|                                   dense_to_softmax_streams_2|       pointer|
|dense_to_softmax_streams_2_read            |  out|    1|     ap_fifo|                                   dense_to_softmax_streams_2|       pointer|
|dense_to_softmax_streams_3_dout            |   in|   24|     ap_fifo|                                   dense_to_softmax_streams_3|       pointer|
|dense_to_softmax_streams_3_num_data_valid  |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_3|       pointer|
|dense_to_softmax_streams_3_fifo_cap        |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_3|       pointer|
|dense_to_softmax_streams_3_empty_n         |   in|    1|     ap_fifo|                                   dense_to_softmax_streams_3|       pointer|
|dense_to_softmax_streams_3_read            |  out|    1|     ap_fifo|                                   dense_to_softmax_streams_3|       pointer|
|prediction_address0                        |  out|    4|   ap_memory|                                                   prediction|         array|
|prediction_ce0                             |  out|    1|   ap_memory|                                                   prediction|         array|
|prediction_we0                             |  out|    1|   ap_memory|                                                   prediction|         array|
|prediction_d0                              |  out|   24|   ap_memory|                                                   prediction|         array|
|p_out                                      |  out|   24|      ap_vld|                                                        p_out|       pointer|
|p_out_ap_vld                               |  out|    1|      ap_vld|                                                        p_out|       pointer|
+-------------------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 1, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 26 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%d = alloca i32 1" [CNN_Optimal/src/dense.cpp:13]   --->   Operation 27 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %prediction, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %dense_to_softmax_streams_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %dense_to_softmax_streams_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %dense_to_softmax_streams_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %dense_to_softmax_streams_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln13 = store i4 0, i4 %d" [CNN_Optimal/src/dense.cpp:13]   --->   Operation 33 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %dense_soft_max_for_filters"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%d_1 = load i4 %d" [CNN_Optimal/src/dense.cpp:13]   --->   Operation 36 'load' 'd_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.73ns)   --->   "%icmp_ln13 = icmp_eq  i4 %d_1, i4 10" [CNN_Optimal/src/dense.cpp:13]   --->   Operation 37 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.73ns)   --->   "%add_ln13 = add i4 %d_1, i4 1" [CNN_Optimal/src/dense.cpp:13]   --->   Operation 38 'add' 'add_ln13' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %dense_soft_max_for_filters.split_ifconv, void %for.cond.cleanup.exitStub" [CNN_Optimal/src/dense.cpp:13]   --->   Operation 39 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln13 = store i4 %add_ln13, i4 %d" [CNN_Optimal/src/dense.cpp:13]   --->   Operation 40 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.61>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i4 %d_1" [CNN_Optimal/src/dense.cpp:13]   --->   Operation 41 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%dense_biases_addr = getelementptr i7 %dense_biases, i64 0, i64 %zext_ln13" [CNN_Optimal/src/dense.cpp:15]   --->   Operation 42 'getelementptr' 'dense_biases_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (2.32ns)   --->   "%sum = load i4 %dense_biases_addr" [CNN_Optimal/src/dense.cpp:15]   --->   Operation 43 'load' 'sum' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>
ST_2 : Operation 44 [1/1] (3.61ns)   --->   "%dense_to_softmax_streams_0_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %dense_to_softmax_streams_0" [CNN_Optimal/src/dense.cpp:19]   --->   Operation 44 'read' 'dense_to_softmax_streams_0_read' <Predicate = true> <Delay = 3.61> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 10> <FIFO>
ST_2 : Operation 45 [1/1] (3.61ns)   --->   "%dense_to_softmax_streams_1_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %dense_to_softmax_streams_1" [CNN_Optimal/src/dense.cpp:19]   --->   Operation 45 'read' 'dense_to_softmax_streams_1_read' <Predicate = true> <Delay = 3.61> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 10> <FIFO>
ST_2 : Operation 46 [1/1] (3.61ns)   --->   "%dense_to_softmax_streams_2_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %dense_to_softmax_streams_2" [CNN_Optimal/src/dense.cpp:19]   --->   Operation 46 'read' 'dense_to_softmax_streams_2_read' <Predicate = true> <Delay = 3.61> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 10> <FIFO>
ST_2 : Operation 47 [1/1] (3.61ns)   --->   "%dense_to_softmax_streams_3_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %dense_to_softmax_streams_3" [CNN_Optimal/src/dense.cpp:19]   --->   Operation 47 'read' 'dense_to_softmax_streams_3_read' <Predicate = true> <Delay = 3.61> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 10> <FIFO>

State 3 <SV = 2> <Delay = 6.45>
ST_3 : Operation 48 [1/2] (2.32ns)   --->   "%sum = load i4 %dense_biases_addr" [CNN_Optimal/src/dense.cpp:15]   --->   Operation 48 'load' 'sum' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sum_cast = sext i7 %sum" [CNN_Optimal/src/dense.cpp:15]   --->   Operation 49 'sext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19_1 = add i24 %dense_to_softmax_streams_3_read, i24 %sum_cast" [CNN_Optimal/src/dense.cpp:19]   --->   Operation 50 'add' 'add_ln19_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln19_2 = add i24 %add_ln19_1, i24 %dense_to_softmax_streams_0_read" [CNN_Optimal/src/dense.cpp:19]   --->   Operation 51 'add' 'add_ln19_2' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.45>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19 = add i24 %dense_to_softmax_streams_2_read, i24 %dense_to_softmax_streams_1_read" [CNN_Optimal/src/dense.cpp:19]   --->   Operation 52 'add' 'add_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%sum_1 = add i24 %add_ln19_2, i24 %add_ln19" [CNN_Optimal/src/dense.cpp:19]   --->   Operation 53 'add' 'sum_1' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %sum_1, i32 23" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 54 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.31ns)   --->   "%sub_ln22 = sub i24 0, i24 %sum_1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 55 'sub' 'sub_ln22' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.02>
ST_5 : Operation 56 [1/1] (2.31ns)   --->   "%icmp_ln22 = icmp_eq  i24 %sum_1, i24 0" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 56 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.69ns)   --->   "%select_ln22 = select i1 %tmp_3, i24 %sub_ln22, i24 %sum_1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 57 'select' 'select_ln22' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = partselect i24 @llvm.part.select.i24, i24 %select_ln22, i32 23, i32 0" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 58 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %tmp" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 59 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i25 %tmp_1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 60 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_2 = cttz i32 @llvm.cttz.i32, i32 %sext_ln22, i1 1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 61 'cttz' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i32 %tmp_2" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 62 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (2.55ns)   --->   "%sub_ln22_1 = sub i32 24, i32 %tmp_2" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 63 'sub' 'sub_ln22_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = trunc i32 %sub_ln22_1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 64 'trunc' 'trunc_ln22_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.78ns)   --->   "%sub_ln22_7 = sub i5 17, i5 %trunc_ln22_1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 65 'sub' 'sub_ln22_7' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 66 [1/1] (2.55ns)   --->   "%add_ln22 = add i32 %sub_ln22_1, i32 4294967272" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 66 'add' 'add_ln22' <Predicate = (!icmp_ln22)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln22, i32 1, i32 31" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 67 'partselect' 'tmp_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (2.52ns)   --->   "%icmp_ln22_1 = icmp_sgt  i31 %tmp_4, i31 0" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 68 'icmp' 'icmp_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln22_5 = zext i5 %sub_ln22_7" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 69 'zext' 'zext_ln22_5' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (2.66ns)   --->   "%lshr_ln22_2 = lshr i24 16777215, i24 %zext_ln22_5" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 70 'lshr' 'lshr_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln22_2)   --->   "%and_ln22_4 = and i24 %select_ln22, i24 %lshr_ln22_2" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 71 'and' 'and_ln22_4' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (2.31ns) (out node of the LUT)   --->   "%icmp_ln22_2 = icmp_ne  i24 %and_ln22_4, i24 0" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 72 'icmp' 'icmp_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln22 = and i1 %icmp_ln22_1, i1 %icmp_ln22_2" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 73 'and' 'and_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln22, i32 31" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 74 'bitselect' 'tmp_7' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln22_2 = xor i1 %tmp_7, i1 1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 75 'xor' 'xor_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln22_2 = trunc i32 %add_ln22" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 76 'trunc' 'trunc_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%bit_select30_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i24, i24 %select_ln22, i24 %trunc_ln22_2" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 77 'bitselect' 'bit_select30_i_i' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln22_1 = and i1 %bit_select30_i_i, i1 %xor_ln22_2" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 78 'and' 'and_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln22 = or i1 %and_ln22_1, i1 %and_ln22" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 79 'or' 'or_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln22" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 80 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln22)> <Delay = 0.97>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i24 %select_ln22" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 81 'zext' 'zext_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (2.55ns)   --->   "%icmp_ln22_3 = icmp_sgt  i32 %add_ln22, i32 0" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 82 'icmp' 'icmp_ln22_3' <Predicate = (!icmp_ln22)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (2.55ns)   --->   "%add_ln22_1 = add i32 %sub_ln22_1, i32 4294967271" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 83 'add' 'add_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i32 %add_ln22_1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 84 'zext' 'zext_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (4.42ns)   --->   "%lshr_ln22 = lshr i64 %zext_ln22, i64 %zext_ln22_1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 85 'lshr' 'lshr_ln22' <Predicate = (!icmp_ln22)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (2.55ns)   --->   "%sub_ln22_2 = sub i32 25, i32 %sub_ln22_1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 86 'sub' 'sub_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i32 %sub_ln22_2" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 87 'zext' 'zext_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (4.42ns)   --->   "%shl_ln22 = shl i64 %zext_ln22, i64 %zext_ln22_2" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 88 'shl' 'shl_ln22' <Predicate = (!icmp_ln22)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.52>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln22_2)   --->   "%select_ln22_1 = select i1 %icmp_ln22_3, i64 %lshr_ln22, i64 %shl_ln22" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 89 'select' 'select_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln22_2)   --->   "%zext_ln22_3 = zext i2 %or_ln" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 90 'zext' 'zext_ln22_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln22_2 = add i64 %select_ln22_1, i64 %zext_ln22_3" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 91 'add' 'add_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%lshr_ln22_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln22_2, i32 1, i32 63" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 92 'partselect' 'lshr_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln22_2, i32 25" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 93 'bitselect' 'tmp_8' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.61>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln22_8 = zext i63 %lshr_ln22_1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 94 'zext' 'zext_ln22_8' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (1.24ns)   --->   "%select_ln22_6 = select i1 %tmp_8, i8 127, i8 126" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 95 'select' 'select_ln22_6' <Predicate = (!icmp_ln22)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln22_6 = sub i8 16, i8 %trunc_ln22" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 96 'sub' 'sub_ln22_6' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 97 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln22_3 = add i8 %sub_ln22_6, i8 %select_ln22_6" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 97 'add' 'add_ln22_3' <Predicate = (!icmp_ln22)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_3, i8 %add_ln22_3" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 98 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%pi_assign = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln22_8, i9 %tmp_5, i32 23, i32 31" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 99 'partset' 'pi_assign' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%LD = trunc i64 %pi_assign" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 100 'trunc' 'LD' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln766 = bitcast i32 %LD" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 101 'bitcast' 'bitcast_ln766' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.69ns)   --->   "%select_ln22_7 = select i1 %icmp_ln22, i32 0, i32 %bitcast_ln766" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 102 'select' 'select_ln22_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.14>
ST_9 : Operation 103 [10/10] (7.14ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %select_ln22_7" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 103 'fexp' 'tmp_6' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.14>
ST_10 : Operation 104 [9/10] (7.14ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %select_ln22_7" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 104 'fexp' 'tmp_6' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.14>
ST_11 : Operation 105 [8/10] (7.14ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %select_ln22_7" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 105 'fexp' 'tmp_6' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.14>
ST_12 : Operation 106 [7/10] (7.14ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %select_ln22_7" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 106 'fexp' 'tmp_6' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.14>
ST_13 : Operation 107 [6/10] (7.14ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %select_ln22_7" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 107 'fexp' 'tmp_6' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.14>
ST_14 : Operation 108 [5/10] (7.14ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %select_ln22_7" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 108 'fexp' 'tmp_6' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.14>
ST_15 : Operation 109 [4/10] (7.14ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %select_ln22_7" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 109 'fexp' 'tmp_6' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.14>
ST_16 : Operation 110 [3/10] (7.14ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %select_ln22_7" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 110 'fexp' 'tmp_6' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.14>
ST_17 : Operation 111 [2/10] (7.14ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %select_ln22_7" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 111 'fexp' 'tmp_6' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.14>
ST_18 : Operation 112 [1/10] (7.14ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %select_ln22_7" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 112 'fexp' 'tmp_6' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.43>
ST_19 : Operation 113 [2/2] (4.43ns)   --->   "%pf = fpext i32 %tmp_6" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 113 'fpext' 'pf' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.43>
ST_20 : Operation 114 [1/2] (4.43ns)   --->   "%pf = fpext i32 %tmp_6" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 114 'fpext' 'pf' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "%bitcast_ln724 = bitcast i64 %pf" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 115 'bitcast' 'bitcast_ln724' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln22_3 = trunc i64 %bitcast_ln724" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 116 'trunc' 'trunc_ln22_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 117 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724, i32 52, i32 62" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 118 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln22_4 = trunc i64 %bitcast_ln724" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 119 'trunc' 'trunc_ln22_4' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 4.18>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln22_4 = zext i11 %tmp_s" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 120 'zext' 'zext_ln22_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln22_5_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln22_4" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 121 'bitconcatenate' 'zext_ln22_5_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln22_9 = zext i53 %zext_ln22_5_cast" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 122 'zext' 'zext_ln22_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 123 [1/1] (3.23ns)   --->   "%sub_ln22_3 = sub i54 0, i54 %zext_ln22_9" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 123 'sub' 'sub_ln22_3' <Predicate = (tmp_9)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 124 [1/1] (0.94ns)   --->   "%select_ln22_2 = select i1 %tmp_9, i54 %sub_ln22_3, i54 %zext_ln22_9" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 124 'select' 'select_ln22_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 125 [1/1] (3.49ns)   --->   "%icmp_ln22_4 = icmp_eq  i63 %trunc_ln22_3, i63 0" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 125 'icmp' 'icmp_ln22_4' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 126 [1/1] (1.54ns)   --->   "%sub_ln22_4 = sub i12 1075, i12 %zext_ln22_4" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 126 'sub' 'sub_ln22_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln22_5 = trunc i12 %sub_ln22_4" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 127 'trunc' 'trunc_ln22_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 128 [1/1] (1.54ns)   --->   "%icmp_ln22_5 = icmp_sgt  i12 %sub_ln22_4, i12 8" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 128 'icmp' 'icmp_ln22_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 129 [1/1] (1.63ns)   --->   "%add_ln22_4 = add i11 %trunc_ln22_5, i11 2040" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 129 'add' 'add_ln22_4' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 130 [1/1] (1.63ns)   --->   "%sub_ln22_5 = sub i11 8, i11 %trunc_ln22_5" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 130 'sub' 'sub_ln22_5' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 131 [1/1] (0.69ns)   --->   "%select_ln22_3 = select i1 %icmp_ln22_5, i11 %add_ln22_4, i11 %sub_ln22_5" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 131 'select' 'select_ln22_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 132 [1/1] (1.54ns)   --->   "%icmp_ln22_6 = icmp_eq  i12 %sub_ln22_4, i12 8" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 132 'icmp' 'icmp_ln22_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln22_6 = trunc i54 %select_ln22_2" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 133 'trunc' 'trunc_ln22_6' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 6.17>
ST_22 : Operation 134 [1/1] (1.63ns)   --->   "%icmp_ln22_7 = icmp_ult  i11 %select_ln22_3, i11 54" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 134 'icmp' 'icmp_ln22_7' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln22_7 = zext i11 %select_ln22_3" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 135 'zext' 'zext_ln22_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (4.61ns)   --->   "%ashr_ln22 = ashr i54 %select_ln22_2, i54 %zext_ln22_7" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 136 'ashr' 'ashr_ln22' <Predicate = true> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_10)   --->   "%trunc_ln22_7 = trunc i54 %ashr_ln22" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 137 'trunc' 'trunc_ln22_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_10)   --->   "%bitcast_ln724_1 = bitcast i32 %tmp_6" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 138 'bitcast' 'bitcast_ln724_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_10)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_1, i32 31" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 139 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_10)   --->   "%select_ln22_11 = select i1 %tmp_10, i24 16777215, i24 0" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 140 'select' 'select_ln22_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_10)   --->   "%select_ln22_4 = select i1 %icmp_ln22_7, i24 %trunc_ln22_7, i24 %select_ln22_11" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 141 'select' 'select_ln22_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 142 [1/1] (1.63ns)   --->   "%icmp_ln22_8 = icmp_ult  i11 %select_ln22_3, i11 24" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 142 'icmp' 'icmp_ln22_8' <Predicate = (!icmp_ln22_4)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%select_ln22_3cast = zext i11 %select_ln22_3" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 143 'zext' 'select_ln22_3cast' <Predicate = (!icmp_ln22_4)> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (4.20ns)   --->   "%shl_ln22_1 = shl i24 %trunc_ln22_6, i24 %select_ln22_3cast" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 144 'shl' 'shl_ln22_1' <Predicate = (!icmp_ln22_4)> <Delay = 4.20> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_9)   --->   "%select_ln22_5 = select i1 %icmp_ln22_8, i24 %shl_ln22_1, i24 0" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 145 'select' 'select_ln22_5' <Predicate = (!icmp_ln22_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_9)   --->   "%select_ln22_8 = select i1 %icmp_ln22_4, i24 0, i24 %select_ln22_5" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 146 'select' 'select_ln22_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_9)   --->   "%xor_ln22 = xor i1 %icmp_ln22_4, i1 1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 147 'xor' 'xor_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_9)   --->   "%and_ln22_2 = and i1 %icmp_ln22_6, i1 %xor_ln22" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 148 'and' 'and_ln22_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 149 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln22_9 = select i1 %and_ln22_2, i24 %trunc_ln22_6, i24 %select_ln22_8" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 149 'select' 'select_ln22_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_3)   --->   "%or_ln22_1 = or i1 %icmp_ln22_4, i1 %icmp_ln22_6" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 150 'or' 'or_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_3)   --->   "%xor_ln22_1 = xor i1 %or_ln22_1, i1 1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 151 'xor' 'xor_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 152 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln22_3 = and i1 %icmp_ln22_5, i1 %xor_ln22_1" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 152 'and' 'and_ln22_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 153 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln22_10 = select i1 %and_ln22_3, i24 %select_ln22_4, i24 %select_ln22_9" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 153 'select' 'select_ln22_10' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%p_load21 = load i24 %empty"   --->   Operation 163 'load' 'p_load21' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load21"   --->   Operation 164 'write' 'write_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 165 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 3.90>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 154 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [CNN_Optimal/src/dense.cpp:13]   --->   Operation 155 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [CNN_Optimal/src/dense.cpp:13]   --->   Operation 156 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [CNN_Optimal/src/dense.cpp:13]   --->   Operation 157 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%prediction_addr = getelementptr i24 %prediction, i64 0, i64 %zext_ln13" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 158 'getelementptr' 'prediction_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (2.32ns)   --->   "%store_ln22 = store i24 %select_ln22_10, i4 %prediction_addr" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 159 'store' 'store_ln22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>
ST_23 : Operation 160 [1/1] (2.31ns)   --->   "%add_ln22_5 = add i24 %select_ln22_10, i24 %p_load" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 160 'add' 'add_ln22_5' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 161 [1/1] (1.58ns)   --->   "%store_ln22 = store i24 %add_ln22_5, i24 %empty" [CNN_Optimal/src/dense.cpp:22]   --->   Operation 161 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln13 = br void %dense_soft_max_for_filters" [CNN_Optimal/src/dense.cpp:13]   --->   Operation 162 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dense_to_softmax_streams_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dense_to_softmax_streams_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dense_to_softmax_streams_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dense_to_softmax_streams_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dense_biases]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                           (alloca           ) [ 011111111111111111111111]
d                               (alloca           ) [ 010000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000]
store_ln13                      (store            ) [ 000000000000000000000000]
store_ln0                       (store            ) [ 000000000000000000000000]
br_ln0                          (br               ) [ 000000000000000000000000]
d_1                             (load             ) [ 011000000000000000000000]
icmp_ln13                       (icmp             ) [ 011111111111111111111110]
add_ln13                        (add              ) [ 000000000000000000000000]
br_ln13                         (br               ) [ 000000000000000000000000]
store_ln13                      (store            ) [ 000000000000000000000000]
zext_ln13                       (zext             ) [ 010111111111111111111111]
dense_biases_addr               (getelementptr    ) [ 010100000000000000000000]
dense_to_softmax_streams_0_read (read             ) [ 010100000000000000000000]
dense_to_softmax_streams_1_read (read             ) [ 010110000000000000000000]
dense_to_softmax_streams_2_read (read             ) [ 010110000000000000000000]
dense_to_softmax_streams_3_read (read             ) [ 010100000000000000000000]
sum                             (load             ) [ 000000000000000000000000]
sum_cast                        (sext             ) [ 000000000000000000000000]
add_ln19_1                      (add              ) [ 000000000000000000000000]
add_ln19_2                      (add              ) [ 010010000000000000000000]
add_ln19                        (add              ) [ 000000000000000000000000]
sum_1                           (add              ) [ 010001000000000000000000]
tmp_3                           (bitselect        ) [ 010001111000000000000000]
sub_ln22                        (sub              ) [ 010001000000000000000000]
icmp_ln22                       (icmp             ) [ 010000111000000000000000]
select_ln22                     (select           ) [ 010000100000000000000000]
tmp                             (partselect       ) [ 000000000000000000000000]
tmp_1                           (bitconcatenate   ) [ 000000000000000000000000]
sext_ln22                       (sext             ) [ 000000000000000000000000]
tmp_2                           (cttz             ) [ 000000000000000000000000]
trunc_ln22                      (trunc            ) [ 010000111000000000000000]
sub_ln22_1                      (sub              ) [ 010000100000000000000000]
trunc_ln22_1                    (trunc            ) [ 000000000000000000000000]
sub_ln22_7                      (sub              ) [ 010000100000000000000000]
add_ln22                        (add              ) [ 000000000000000000000000]
tmp_4                           (partselect       ) [ 000000000000000000000000]
icmp_ln22_1                     (icmp             ) [ 000000000000000000000000]
zext_ln22_5                     (zext             ) [ 000000000000000000000000]
lshr_ln22_2                     (lshr             ) [ 000000000000000000000000]
and_ln22_4                      (and              ) [ 000000000000000000000000]
icmp_ln22_2                     (icmp             ) [ 000000000000000000000000]
and_ln22                        (and              ) [ 000000000000000000000000]
tmp_7                           (bitselect        ) [ 000000000000000000000000]
xor_ln22_2                      (xor              ) [ 000000000000000000000000]
trunc_ln22_2                    (trunc            ) [ 000000000000000000000000]
bit_select30_i_i                (bitselect        ) [ 000000000000000000000000]
and_ln22_1                      (and              ) [ 000000000000000000000000]
or_ln22                         (or               ) [ 000000000000000000000000]
or_ln                           (bitconcatenate   ) [ 010000010000000000000000]
zext_ln22                       (zext             ) [ 000000000000000000000000]
icmp_ln22_3                     (icmp             ) [ 010000010000000000000000]
add_ln22_1                      (add              ) [ 000000000000000000000000]
zext_ln22_1                     (zext             ) [ 000000000000000000000000]
lshr_ln22                       (lshr             ) [ 010000010000000000000000]
sub_ln22_2                      (sub              ) [ 000000000000000000000000]
zext_ln22_2                     (zext             ) [ 000000000000000000000000]
shl_ln22                        (shl              ) [ 010000010000000000000000]
select_ln22_1                   (select           ) [ 000000000000000000000000]
zext_ln22_3                     (zext             ) [ 000000000000000000000000]
add_ln22_2                      (add              ) [ 000000000000000000000000]
lshr_ln22_1                     (partselect       ) [ 010000001000000000000000]
tmp_8                           (bitselect        ) [ 010000001000000000000000]
zext_ln22_8                     (zext             ) [ 000000000000000000000000]
select_ln22_6                   (select           ) [ 000000000000000000000000]
sub_ln22_6                      (sub              ) [ 000000000000000000000000]
add_ln22_3                      (add              ) [ 000000000000000000000000]
tmp_5                           (bitconcatenate   ) [ 000000000000000000000000]
pi_assign                       (partset          ) [ 000000000000000000000000]
LD                              (trunc            ) [ 000000000000000000000000]
bitcast_ln766                   (bitcast          ) [ 000000000000000000000000]
select_ln22_7                   (select           ) [ 010000000111111111100000]
tmp_6                           (fexp             ) [ 010000000000000000011110]
pf                              (fpext            ) [ 000000000000000000000000]
bitcast_ln724                   (bitcast          ) [ 000000000000000000000000]
trunc_ln22_3                    (trunc            ) [ 010000000000000000000100]
tmp_9                           (bitselect        ) [ 010000000000000000000100]
tmp_s                           (partselect       ) [ 010000000000000000000100]
trunc_ln22_4                    (trunc            ) [ 010000000000000000000100]
zext_ln22_4                     (zext             ) [ 000000000000000000000000]
zext_ln22_5_cast                (bitconcatenate   ) [ 000000000000000000000000]
zext_ln22_9                     (zext             ) [ 000000000000000000000000]
sub_ln22_3                      (sub              ) [ 000000000000000000000000]
select_ln22_2                   (select           ) [ 010000000000000000000010]
icmp_ln22_4                     (icmp             ) [ 010000000000000000000010]
sub_ln22_4                      (sub              ) [ 000000000000000000000000]
trunc_ln22_5                    (trunc            ) [ 000000000000000000000000]
icmp_ln22_5                     (icmp             ) [ 010000000000000000000010]
add_ln22_4                      (add              ) [ 000000000000000000000000]
sub_ln22_5                      (sub              ) [ 000000000000000000000000]
select_ln22_3                   (select           ) [ 010000000000000000000010]
icmp_ln22_6                     (icmp             ) [ 010000000000000000000010]
trunc_ln22_6                    (trunc            ) [ 010000000000000000000010]
icmp_ln22_7                     (icmp             ) [ 000000000000000000000000]
zext_ln22_7                     (zext             ) [ 000000000000000000000000]
ashr_ln22                       (ashr             ) [ 000000000000000000000000]
trunc_ln22_7                    (trunc            ) [ 000000000000000000000000]
bitcast_ln724_1                 (bitcast          ) [ 000000000000000000000000]
tmp_10                          (bitselect        ) [ 000000000000000000000000]
select_ln22_11                  (select           ) [ 000000000000000000000000]
select_ln22_4                   (select           ) [ 000000000000000000000000]
icmp_ln22_8                     (icmp             ) [ 000000000000000000000000]
select_ln22_3cast               (zext             ) [ 000000000000000000000000]
shl_ln22_1                      (shl              ) [ 000000000000000000000000]
select_ln22_5                   (select           ) [ 000000000000000000000000]
select_ln22_8                   (select           ) [ 000000000000000000000000]
xor_ln22                        (xor              ) [ 000000000000000000000000]
and_ln22_2                      (and              ) [ 000000000000000000000000]
select_ln22_9                   (select           ) [ 000000000000000000000000]
or_ln22_1                       (or               ) [ 000000000000000000000000]
xor_ln22_1                      (xor              ) [ 000000000000000000000000]
and_ln22_3                      (and              ) [ 000000000000000000000000]
select_ln22_10                  (select           ) [ 010000000000000000000001]
p_load                          (load             ) [ 000000000000000000000000]
specpipeline_ln13               (specpipeline     ) [ 000000000000000000000000]
speclooptripcount_ln13          (speclooptripcount) [ 000000000000000000000000]
specloopname_ln13               (specloopname     ) [ 000000000000000000000000]
prediction_addr                 (getelementptr    ) [ 000000000000000000000000]
store_ln22                      (store            ) [ 000000000000000000000000]
add_ln22_5                      (add              ) [ 000000000000000000000000]
store_ln22                      (store            ) [ 000000000000000000000000]
br_ln13                         (br               ) [ 000000000000000000000000]
p_load21                        (load             ) [ 000000000000000000000000]
write_ln0                       (write            ) [ 000000000000000000000000]
ret_ln0                         (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dense_to_softmax_streams_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dense_to_softmax_streams_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_to_softmax_streams_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_to_softmax_streams_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="prediction">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dense_biases">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_biases"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i24"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i24"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i24"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="empty_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="d_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="dense_to_softmax_streams_0_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="24" slack="0"/>
<pin id="144" dir="0" index="1" bw="24" slack="0"/>
<pin id="145" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_to_softmax_streams_0_read/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="dense_to_softmax_streams_1_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="24" slack="0"/>
<pin id="150" dir="0" index="1" bw="24" slack="0"/>
<pin id="151" dir="1" index="2" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_to_softmax_streams_1_read/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="dense_to_softmax_streams_2_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="24" slack="0"/>
<pin id="156" dir="0" index="1" bw="24" slack="0"/>
<pin id="157" dir="1" index="2" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_to_softmax_streams_2_read/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="dense_to_softmax_streams_3_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="24" slack="0"/>
<pin id="162" dir="0" index="1" bw="24" slack="0"/>
<pin id="163" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_to_softmax_streams_3_read/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln0_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="24" slack="0"/>
<pin id="169" dir="0" index="2" bw="24" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/22 "/>
</bind>
</comp>

<comp id="173" class="1004" name="dense_biases_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="4" slack="0"/>
<pin id="177" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_biases_addr/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="prediction_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="24" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="4" slack="21"/>
<pin id="190" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_addr/23 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln22_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="0" index="1" bw="24" slack="1"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/23 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="pf/19 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln13_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln0_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="24" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="d_1_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln13_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="21"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln13_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln13_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="4" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln13_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sum_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_cast/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln19_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="24" slack="1"/>
<pin id="247" dir="0" index="1" bw="7" slack="0"/>
<pin id="248" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln19_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="24" slack="0"/>
<pin id="252" dir="0" index="1" bw="24" slack="1"/>
<pin id="253" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_2/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln19_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="24" slack="2"/>
<pin id="257" dir="0" index="1" bw="24" slack="2"/>
<pin id="258" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sum_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="24" slack="1"/>
<pin id="261" dir="0" index="1" bw="24" slack="0"/>
<pin id="262" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_3_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="24" slack="0"/>
<pin id="267" dir="0" index="2" bw="6" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sub_ln22_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="24" slack="0"/>
<pin id="275" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln22/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln22_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="24" slack="1"/>
<pin id="280" dir="0" index="1" bw="24" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="select_ln22_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="24" slack="1"/>
<pin id="286" dir="0" index="2" bw="24" slack="1"/>
<pin id="287" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="24" slack="0"/>
<pin id="290" dir="0" index="1" bw="24" slack="0"/>
<pin id="291" dir="0" index="2" bw="6" slack="0"/>
<pin id="292" dir="0" index="3" bw="1" slack="0"/>
<pin id="293" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="25" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="24" slack="0"/>
<pin id="302" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sext_ln22_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="25" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="25" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="trunc_ln22_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sub_ln22_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln22_1/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln22_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_1/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sub_ln22_7_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="5" slack="0"/>
<pin id="335" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln22_7/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln22_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="0" index="1" bw="6" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_4_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="31" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="0" index="3" bw="6" slack="0"/>
<pin id="348" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln22_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="31" slack="0"/>
<pin id="355" dir="0" index="1" bw="31" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_1/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln22_5_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="1"/>
<pin id="361" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_5/6 "/>
</bind>
</comp>

<comp id="362" class="1004" name="lshr_ln22_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="5" slack="0"/>
<pin id="365" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln22_2/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="and_ln22_4_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="24" slack="1"/>
<pin id="370" dir="0" index="1" bw="24" slack="0"/>
<pin id="371" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_4/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln22_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="24" slack="0"/>
<pin id="375" dir="0" index="1" bw="24" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_2/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="and_ln22_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_7_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="2" bw="6" slack="0"/>
<pin id="389" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="xor_ln22_2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln22_2/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="trunc_ln22_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_2/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="bit_select30_i_i_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="24" slack="1"/>
<pin id="406" dir="0" index="2" bw="24" slack="0"/>
<pin id="407" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select30_i_i/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="and_ln22_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_1/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="or_ln22_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="or_ln_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="2" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln22_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="24" slack="1"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/6 "/>
</bind>
</comp>

<comp id="433" class="1004" name="icmp_ln22_3_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_3/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln22_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="0" index="1" bw="6" slack="0"/>
<pin id="442" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_1/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln22_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_1/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="lshr_ln22_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="24" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln22/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sub_ln22_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="1"/>
<pin id="457" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln22_2/6 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln22_2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_2/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="shl_ln22_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="24" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln22/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln22_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="0" index="1" bw="64" slack="1"/>
<pin id="472" dir="0" index="2" bw="64" slack="1"/>
<pin id="473" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_1/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln22_3_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="1"/>
<pin id="476" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_3/7 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln22_2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="0"/>
<pin id="479" dir="0" index="1" bw="2" slack="0"/>
<pin id="480" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_2/7 "/>
</bind>
</comp>

<comp id="483" class="1004" name="lshr_ln22_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="63" slack="0"/>
<pin id="485" dir="0" index="1" bw="64" slack="0"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="0" index="3" bw="7" slack="0"/>
<pin id="488" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln22_1/7 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_8_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="64" slack="0"/>
<pin id="496" dir="0" index="2" bw="6" slack="0"/>
<pin id="497" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln22_8_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="63" slack="1"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_8/8 "/>
</bind>
</comp>

<comp id="504" class="1004" name="select_ln22_6_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="0" index="1" bw="8" slack="0"/>
<pin id="507" dir="0" index="2" bw="8" slack="0"/>
<pin id="508" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_6/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sub_ln22_6_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="6" slack="0"/>
<pin id="513" dir="0" index="1" bw="8" slack="3"/>
<pin id="514" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln22_6/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln22_3_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="0" index="1" bw="8" slack="0"/>
<pin id="519" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_3/8 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_5_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="9" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="4"/>
<pin id="525" dir="0" index="2" bw="8" slack="0"/>
<pin id="526" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="529" class="1004" name="pi_assign_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="0"/>
<pin id="531" dir="0" index="1" bw="63" slack="0"/>
<pin id="532" dir="0" index="2" bw="9" slack="0"/>
<pin id="533" dir="0" index="3" bw="6" slack="0"/>
<pin id="534" dir="0" index="4" bw="6" slack="0"/>
<pin id="535" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="pi_assign/8 "/>
</bind>
</comp>

<comp id="541" class="1004" name="LD_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="0"/>
<pin id="543" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="LD/8 "/>
</bind>
</comp>

<comp id="545" class="1004" name="bitcast_ln766_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln766/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="select_ln22_7_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="3"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="0" index="2" bw="32" slack="0"/>
<pin id="553" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_7/8 "/>
</bind>
</comp>

<comp id="556" class="1004" name="bitcast_ln724_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="0"/>
<pin id="558" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln724/20 "/>
</bind>
</comp>

<comp id="560" class="1004" name="trunc_ln22_3_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="0"/>
<pin id="562" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_3/20 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_9_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="64" slack="0"/>
<pin id="567" dir="0" index="2" bw="7" slack="0"/>
<pin id="568" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/20 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_s_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="11" slack="0"/>
<pin id="574" dir="0" index="1" bw="64" slack="0"/>
<pin id="575" dir="0" index="2" bw="7" slack="0"/>
<pin id="576" dir="0" index="3" bw="7" slack="0"/>
<pin id="577" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/20 "/>
</bind>
</comp>

<comp id="582" class="1004" name="trunc_ln22_4_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="0"/>
<pin id="584" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_4/20 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln22_4_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="11" slack="1"/>
<pin id="588" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_4/21 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln22_5_cast_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="53" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="0" index="2" bw="52" slack="1"/>
<pin id="593" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln22_5_cast/21 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln22_9_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="53" slack="0"/>
<pin id="598" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_9/21 "/>
</bind>
</comp>

<comp id="600" class="1004" name="sub_ln22_3_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="53" slack="0"/>
<pin id="603" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln22_3/21 "/>
</bind>
</comp>

<comp id="606" class="1004" name="select_ln22_2_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="0" index="1" bw="54" slack="0"/>
<pin id="609" dir="0" index="2" bw="54" slack="0"/>
<pin id="610" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_2/21 "/>
</bind>
</comp>

<comp id="613" class="1004" name="icmp_ln22_4_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="63" slack="1"/>
<pin id="615" dir="0" index="1" bw="63" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_4/21 "/>
</bind>
</comp>

<comp id="618" class="1004" name="sub_ln22_4_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="12" slack="0"/>
<pin id="620" dir="0" index="1" bw="11" slack="0"/>
<pin id="621" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln22_4/21 "/>
</bind>
</comp>

<comp id="624" class="1004" name="trunc_ln22_5_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="12" slack="0"/>
<pin id="626" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_5/21 "/>
</bind>
</comp>

<comp id="628" class="1004" name="icmp_ln22_5_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="12" slack="0"/>
<pin id="630" dir="0" index="1" bw="12" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_5/21 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln22_4_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="11" slack="0"/>
<pin id="636" dir="0" index="1" bw="4" slack="0"/>
<pin id="637" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_4/21 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sub_ln22_5_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="5" slack="0"/>
<pin id="642" dir="0" index="1" bw="11" slack="0"/>
<pin id="643" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln22_5/21 "/>
</bind>
</comp>

<comp id="646" class="1004" name="select_ln22_3_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="11" slack="0"/>
<pin id="649" dir="0" index="2" bw="11" slack="0"/>
<pin id="650" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_3/21 "/>
</bind>
</comp>

<comp id="654" class="1004" name="icmp_ln22_6_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="12" slack="0"/>
<pin id="656" dir="0" index="1" bw="12" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_6/21 "/>
</bind>
</comp>

<comp id="660" class="1004" name="trunc_ln22_6_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="54" slack="0"/>
<pin id="662" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_6/21 "/>
</bind>
</comp>

<comp id="664" class="1004" name="icmp_ln22_7_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="11" slack="1"/>
<pin id="666" dir="0" index="1" bw="11" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_7/22 "/>
</bind>
</comp>

<comp id="669" class="1004" name="zext_ln22_7_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="11" slack="1"/>
<pin id="671" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_7/22 "/>
</bind>
</comp>

<comp id="672" class="1004" name="ashr_ln22_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="54" slack="1"/>
<pin id="674" dir="0" index="1" bw="11" slack="0"/>
<pin id="675" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln22/22 "/>
</bind>
</comp>

<comp id="677" class="1004" name="trunc_ln22_7_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="54" slack="0"/>
<pin id="679" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_7/22 "/>
</bind>
</comp>

<comp id="681" class="1004" name="bitcast_ln724_1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="4"/>
<pin id="683" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln724_1/22 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_10_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="32" slack="0"/>
<pin id="687" dir="0" index="2" bw="6" slack="0"/>
<pin id="688" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/22 "/>
</bind>
</comp>

<comp id="692" class="1004" name="select_ln22_11_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="24" slack="0"/>
<pin id="695" dir="0" index="2" bw="24" slack="0"/>
<pin id="696" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_11/22 "/>
</bind>
</comp>

<comp id="700" class="1004" name="select_ln22_4_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="24" slack="0"/>
<pin id="703" dir="0" index="2" bw="24" slack="0"/>
<pin id="704" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_4/22 "/>
</bind>
</comp>

<comp id="708" class="1004" name="icmp_ln22_8_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="11" slack="1"/>
<pin id="710" dir="0" index="1" bw="11" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_8/22 "/>
</bind>
</comp>

<comp id="713" class="1004" name="select_ln22_3cast_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="11" slack="1"/>
<pin id="715" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln22_3cast/22 "/>
</bind>
</comp>

<comp id="716" class="1004" name="shl_ln22_1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="24" slack="1"/>
<pin id="718" dir="0" index="1" bw="11" slack="0"/>
<pin id="719" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln22_1/22 "/>
</bind>
</comp>

<comp id="721" class="1004" name="select_ln22_5_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="24" slack="0"/>
<pin id="724" dir="0" index="2" bw="24" slack="0"/>
<pin id="725" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_5/22 "/>
</bind>
</comp>

<comp id="729" class="1004" name="select_ln22_8_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="1"/>
<pin id="731" dir="0" index="1" bw="24" slack="0"/>
<pin id="732" dir="0" index="2" bw="24" slack="0"/>
<pin id="733" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_8/22 "/>
</bind>
</comp>

<comp id="736" class="1004" name="xor_ln22_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="1"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln22/22 "/>
</bind>
</comp>

<comp id="741" class="1004" name="and_ln22_2_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="1"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_2/22 "/>
</bind>
</comp>

<comp id="746" class="1004" name="select_ln22_9_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="24" slack="1"/>
<pin id="749" dir="0" index="2" bw="24" slack="0"/>
<pin id="750" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_9/22 "/>
</bind>
</comp>

<comp id="753" class="1004" name="or_ln22_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="1"/>
<pin id="755" dir="0" index="1" bw="1" slack="1"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_1/22 "/>
</bind>
</comp>

<comp id="757" class="1004" name="xor_ln22_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln22_1/22 "/>
</bind>
</comp>

<comp id="763" class="1004" name="and_ln22_3_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="1"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_3/22 "/>
</bind>
</comp>

<comp id="768" class="1004" name="select_ln22_10_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="24" slack="0"/>
<pin id="771" dir="0" index="2" bw="24" slack="0"/>
<pin id="772" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_10/22 "/>
</bind>
</comp>

<comp id="776" class="1004" name="p_load_load_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="24" slack="22"/>
<pin id="778" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/23 "/>
</bind>
</comp>

<comp id="779" class="1004" name="add_ln22_5_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="24" slack="1"/>
<pin id="781" dir="0" index="1" bw="24" slack="0"/>
<pin id="782" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_5/23 "/>
</bind>
</comp>

<comp id="784" class="1004" name="store_ln22_store_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="24" slack="0"/>
<pin id="786" dir="0" index="1" bw="24" slack="22"/>
<pin id="787" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/23 "/>
</bind>
</comp>

<comp id="789" class="1004" name="p_load21_load_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="24" slack="21"/>
<pin id="791" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load21/22 "/>
</bind>
</comp>

<comp id="793" class="1005" name="empty_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="24" slack="0"/>
<pin id="795" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="801" class="1005" name="d_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="4" slack="0"/>
<pin id="803" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="808" class="1005" name="d_1_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="4" slack="1"/>
<pin id="810" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_1 "/>
</bind>
</comp>

<comp id="813" class="1005" name="icmp_ln13_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="21"/>
<pin id="815" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="817" class="1005" name="zext_ln13_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="64" slack="21"/>
<pin id="819" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="822" class="1005" name="dense_biases_addr_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="4" slack="1"/>
<pin id="824" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_biases_addr "/>
</bind>
</comp>

<comp id="827" class="1005" name="dense_to_softmax_streams_0_read_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="24" slack="1"/>
<pin id="829" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_0_read "/>
</bind>
</comp>

<comp id="832" class="1005" name="dense_to_softmax_streams_1_read_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="24" slack="2"/>
<pin id="834" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_1_read "/>
</bind>
</comp>

<comp id="837" class="1005" name="dense_to_softmax_streams_2_read_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="24" slack="2"/>
<pin id="839" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_2_read "/>
</bind>
</comp>

<comp id="842" class="1005" name="dense_to_softmax_streams_3_read_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="24" slack="1"/>
<pin id="844" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_3_read "/>
</bind>
</comp>

<comp id="847" class="1005" name="add_ln19_2_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="24" slack="1"/>
<pin id="849" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_2 "/>
</bind>
</comp>

<comp id="852" class="1005" name="sum_1_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="24" slack="1"/>
<pin id="854" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="858" class="1005" name="tmp_3_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="1"/>
<pin id="860" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="864" class="1005" name="sub_ln22_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="24" slack="1"/>
<pin id="866" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln22 "/>
</bind>
</comp>

<comp id="869" class="1005" name="icmp_ln22_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="1"/>
<pin id="871" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="874" class="1005" name="select_ln22_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="24" slack="1"/>
<pin id="876" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22 "/>
</bind>
</comp>

<comp id="881" class="1005" name="trunc_ln22_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="8" slack="3"/>
<pin id="883" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln22 "/>
</bind>
</comp>

<comp id="886" class="1005" name="sub_ln22_1_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="1"/>
<pin id="888" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln22_1 "/>
</bind>
</comp>

<comp id="893" class="1005" name="sub_ln22_7_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="5" slack="1"/>
<pin id="895" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln22_7 "/>
</bind>
</comp>

<comp id="898" class="1005" name="or_ln_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="2" slack="1"/>
<pin id="900" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="903" class="1005" name="icmp_ln22_3_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="1"/>
<pin id="905" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln22_3 "/>
</bind>
</comp>

<comp id="908" class="1005" name="lshr_ln22_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="64" slack="1"/>
<pin id="910" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln22 "/>
</bind>
</comp>

<comp id="913" class="1005" name="shl_ln22_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="64" slack="1"/>
<pin id="915" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln22 "/>
</bind>
</comp>

<comp id="918" class="1005" name="lshr_ln22_1_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="63" slack="1"/>
<pin id="920" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln22_1 "/>
</bind>
</comp>

<comp id="923" class="1005" name="tmp_8_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="1"/>
<pin id="925" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="928" class="1005" name="select_ln22_7_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="1"/>
<pin id="930" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22_7 "/>
</bind>
</comp>

<comp id="933" class="1005" name="tmp_6_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="1"/>
<pin id="935" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="939" class="1005" name="trunc_ln22_3_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="63" slack="1"/>
<pin id="941" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln22_3 "/>
</bind>
</comp>

<comp id="944" class="1005" name="tmp_9_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="1"/>
<pin id="946" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="949" class="1005" name="tmp_s_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="11" slack="1"/>
<pin id="951" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="954" class="1005" name="trunc_ln22_4_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="52" slack="1"/>
<pin id="956" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln22_4 "/>
</bind>
</comp>

<comp id="959" class="1005" name="select_ln22_2_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="54" slack="1"/>
<pin id="961" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22_2 "/>
</bind>
</comp>

<comp id="964" class="1005" name="icmp_ln22_4_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="1"/>
<pin id="966" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln22_4 "/>
</bind>
</comp>

<comp id="971" class="1005" name="icmp_ln22_5_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="1"/>
<pin id="973" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln22_5 "/>
</bind>
</comp>

<comp id="976" class="1005" name="select_ln22_3_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="11" slack="1"/>
<pin id="978" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22_3 "/>
</bind>
</comp>

<comp id="984" class="1005" name="icmp_ln22_6_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="1"/>
<pin id="986" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln22_6 "/>
</bind>
</comp>

<comp id="990" class="1005" name="trunc_ln22_6_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="24" slack="1"/>
<pin id="992" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln22_6 "/>
</bind>
</comp>

<comp id="996" class="1005" name="select_ln22_10_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="24" slack="1"/>
<pin id="998" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="132" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="206"><net_src comp="96" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="30" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="217" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="237" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="244"><net_src comp="180" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="241" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="245" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="263"><net_src comp="255" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="259" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="30" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="259" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="30" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="294"><net_src comp="44" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="283" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="42" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="20" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="303"><net_src comp="46" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="48" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="288" pin="4"/><net_sink comp="298" pin=2"/></net>

<net id="309"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="50" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="48" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="321"><net_src comp="310" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="52" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="310" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="54" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="328" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="56" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="58" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="338" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="14" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="60" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="357"><net_src comp="343" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="62" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="366"><net_src comp="64" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="359" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="362" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="368" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="30" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="353" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="373" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="390"><net_src comp="66" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="338" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="60" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="397"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="48" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="338" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="68" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="399" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="414"><net_src comp="403" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="393" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="379" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="70" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="72" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="416" pin="2"/><net_sink comp="422" pin=2"/></net>

<net id="437"><net_src comp="338" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="20" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="74" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="439" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="430" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="444" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="76" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="454" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="430" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="459" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="481"><net_src comp="469" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="474" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="489"><net_src comp="78" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="477" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="491"><net_src comp="14" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="492"><net_src comp="80" pin="0"/><net_sink comp="483" pin=3"/></net>

<net id="498"><net_src comp="82" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="477" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="76" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="509"><net_src comp="84" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="510"><net_src comp="86" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="515"><net_src comp="88" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="520"><net_src comp="511" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="504" pin="3"/><net_sink comp="516" pin=1"/></net>

<net id="527"><net_src comp="90" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="516" pin="2"/><net_sink comp="522" pin=2"/></net>

<net id="536"><net_src comp="92" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="501" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="522" pin="3"/><net_sink comp="529" pin=2"/></net>

<net id="539"><net_src comp="42" pin="0"/><net_sink comp="529" pin=3"/></net>

<net id="540"><net_src comp="60" pin="0"/><net_sink comp="529" pin=4"/></net>

<net id="544"><net_src comp="529" pin="5"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="541" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="94" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="555"><net_src comp="545" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="559"><net_src comp="199" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="556" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="82" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="556" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="80" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="578"><net_src comp="98" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="556" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="580"><net_src comp="100" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="581"><net_src comp="102" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="585"><net_src comp="556" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="594"><net_src comp="104" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="48" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="589" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="106" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="596" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="611"><net_src comp="600" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="612"><net_src comp="596" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="617"><net_src comp="108" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="110" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="586" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="627"><net_src comp="618" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="632"><net_src comp="618" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="112" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="624" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="114" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="116" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="624" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="651"><net_src comp="628" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="634" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="640" pin="2"/><net_sink comp="646" pin=2"/></net>

<net id="658"><net_src comp="618" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="112" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="606" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="118" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="676"><net_src comp="669" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="680"><net_src comp="672" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="689"><net_src comp="66" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="681" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="60" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="697"><net_src comp="684" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="64" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="30" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="705"><net_src comp="664" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="677" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="707"><net_src comp="692" pin="3"/><net_sink comp="700" pin=2"/></net>

<net id="712"><net_src comp="120" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="720"><net_src comp="713" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="708" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="727"><net_src comp="716" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="728"><net_src comp="30" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="734"><net_src comp="30" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="735"><net_src comp="721" pin="3"/><net_sink comp="729" pin=2"/></net>

<net id="740"><net_src comp="48" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="745"><net_src comp="736" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="741" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="729" pin="3"/><net_sink comp="746" pin=2"/></net>

<net id="761"><net_src comp="753" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="48" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="757" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="763" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="700" pin="3"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="746" pin="3"/><net_sink comp="768" pin=2"/></net>

<net id="783"><net_src comp="776" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="788"><net_src comp="779" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="792"><net_src comp="789" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="796"><net_src comp="134" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="799"><net_src comp="793" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="800"><net_src comp="793" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="804"><net_src comp="138" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="807"><net_src comp="801" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="811"><net_src comp="217" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="816"><net_src comp="220" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="820"><net_src comp="237" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="825"><net_src comp="173" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="830"><net_src comp="142" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="835"><net_src comp="148" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="840"><net_src comp="154" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="845"><net_src comp="160" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="850"><net_src comp="250" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="855"><net_src comp="259" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="861"><net_src comp="264" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="867"><net_src comp="272" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="872"><net_src comp="278" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="877"><net_src comp="283" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="880"><net_src comp="874" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="884"><net_src comp="318" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="889"><net_src comp="322" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="892"><net_src comp="886" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="896"><net_src comp="332" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="901"><net_src comp="422" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="906"><net_src comp="433" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="911"><net_src comp="448" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="916"><net_src comp="463" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="921"><net_src comp="483" pin="4"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="926"><net_src comp="493" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="931"><net_src comp="549" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="936"><net_src comp="202" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="942"><net_src comp="560" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="947"><net_src comp="564" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="952"><net_src comp="572" pin="4"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="957"><net_src comp="582" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="589" pin=2"/></net>

<net id="962"><net_src comp="606" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="967"><net_src comp="613" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="970"><net_src comp="964" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="974"><net_src comp="628" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="979"><net_src comp="646" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="981"><net_src comp="976" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="982"><net_src comp="976" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="983"><net_src comp="976" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="987"><net_src comp="654" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="993"><net_src comp="660" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="999"><net_src comp="768" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="1001"><net_src comp="996" pin="1"/><net_sink comp="779" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_to_softmax_streams_0 | {}
	Port: dense_to_softmax_streams_1 | {}
	Port: dense_to_softmax_streams_2 | {}
	Port: dense_to_softmax_streams_3 | {}
	Port: prediction | {23 }
	Port: p_out | {22 }
	Port: dense_biases | {}
 - Input state : 
	Port: dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size : dense_to_softmax_streams_0 | {2 }
	Port: dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size : dense_to_softmax_streams_1 | {2 }
	Port: dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size : dense_to_softmax_streams_2 | {2 }
	Port: dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size : dense_to_softmax_streams_3 | {2 }
	Port: dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size : prediction | {}
	Port: dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size : dense_biases | {2 3 }
  - Chain level:
	State 1
		store_ln13 : 1
		store_ln0 : 1
		d_1 : 1
		icmp_ln13 : 2
		add_ln13 : 2
		br_ln13 : 3
		store_ln13 : 3
	State 2
		dense_biases_addr : 1
		sum : 2
	State 3
		sum_cast : 1
		add_ln19_1 : 2
		add_ln19_2 : 3
	State 4
		sum_1 : 1
		tmp_3 : 2
		sub_ln22 : 2
	State 5
		tmp : 1
		tmp_1 : 2
		sext_ln22 : 3
		tmp_2 : 4
		trunc_ln22 : 5
		sub_ln22_1 : 5
		trunc_ln22_1 : 6
		sub_ln22_7 : 7
	State 6
		tmp_4 : 1
		icmp_ln22_1 : 2
		lshr_ln22_2 : 1
		and_ln22_4 : 2
		icmp_ln22_2 : 2
		and_ln22 : 3
		tmp_7 : 1
		xor_ln22_2 : 2
		trunc_ln22_2 : 1
		bit_select30_i_i : 2
		and_ln22_1 : 3
		or_ln22 : 3
		or_ln : 3
		icmp_ln22_3 : 1
		zext_ln22_1 : 1
		lshr_ln22 : 2
		zext_ln22_2 : 1
		shl_ln22 : 2
	State 7
		add_ln22_2 : 1
		lshr_ln22_1 : 2
		tmp_8 : 2
	State 8
		add_ln22_3 : 1
		tmp_5 : 2
		pi_assign : 3
		LD : 4
		bitcast_ln766 : 5
		select_ln22_7 : 6
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		bitcast_ln724 : 1
		trunc_ln22_3 : 2
		tmp_9 : 2
		tmp_s : 2
		trunc_ln22_4 : 2
	State 21
		zext_ln22_9 : 1
		sub_ln22_3 : 2
		select_ln22_2 : 3
		sub_ln22_4 : 1
		trunc_ln22_5 : 2
		icmp_ln22_5 : 2
		add_ln22_4 : 3
		sub_ln22_5 : 3
		select_ln22_3 : 4
		icmp_ln22_6 : 2
		trunc_ln22_6 : 4
	State 22
		ashr_ln22 : 1
		trunc_ln22_7 : 2
		tmp_10 : 1
		select_ln22_11 : 2
		select_ln22_4 : 3
		shl_ln22_1 : 1
		select_ln22_5 : 2
		select_ln22_8 : 3
		select_ln22_9 : 4
		select_ln22_10 : 5
		write_ln0 : 1
	State 23
		store_ln22 : 1
		add_ln22_5 : 1
		store_ln22 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|
|   fexp   |                  grp_fu_202                 |    7    |   317   |   918   |
|----------|---------------------------------------------|---------|---------|---------|
|          |              select_ln22_fu_283             |    0    |    0    |    24   |
|          |             select_ln22_1_fu_469            |    0    |    0    |    64   |
|          |             select_ln22_6_fu_504            |    0    |    0    |    8    |
|          |             select_ln22_7_fu_549            |    0    |    0    |    32   |
|          |             select_ln22_2_fu_606            |    0    |    0    |    54   |
|  select  |             select_ln22_3_fu_646            |    0    |    0    |    11   |
|          |            select_ln22_11_fu_692            |    0    |    0    |    24   |
|          |             select_ln22_4_fu_700            |    0    |    0    |    24   |
|          |             select_ln22_5_fu_721            |    0    |    0    |    24   |
|          |             select_ln22_8_fu_729            |    0    |    0    |    24   |
|          |             select_ln22_9_fu_746            |    0    |    0    |    24   |
|          |            select_ln22_10_fu_768            |    0    |    0    |    24   |
|----------|---------------------------------------------|---------|---------|---------|
|          |               add_ln13_fu_226               |    0    |    0    |    13   |
|          |              add_ln19_1_fu_245              |    0    |    0    |    24   |
|          |              add_ln19_2_fu_250              |    0    |    0    |    24   |
|          |               add_ln19_fu_255               |    0    |    0    |    24   |
|          |                 sum_1_fu_259                |    0    |    0    |    24   |
|    add   |               add_ln22_fu_338               |    0    |    0    |    39   |
|          |              add_ln22_1_fu_439              |    0    |    0    |    39   |
|          |              add_ln22_2_fu_477              |    0    |    0    |    71   |
|          |              add_ln22_3_fu_516              |    0    |    0    |    8    |
|          |              add_ln22_4_fu_634              |    0    |    0    |    12   |
|          |              add_ln22_5_fu_779              |    0    |    0    |    31   |
|----------|---------------------------------------------|---------|---------|---------|
|          |               icmp_ln13_fu_220              |    0    |    0    |    13   |
|          |               icmp_ln22_fu_278              |    0    |    0    |    31   |
|          |              icmp_ln22_1_fu_353             |    0    |    0    |    38   |
|          |              icmp_ln22_2_fu_373             |    0    |    0    |    31   |
|   icmp   |              icmp_ln22_3_fu_433             |    0    |    0    |    39   |
|          |              icmp_ln22_4_fu_613             |    0    |    0    |    70   |
|          |              icmp_ln22_5_fu_628             |    0    |    0    |    12   |
|          |              icmp_ln22_6_fu_654             |    0    |    0    |    12   |
|          |              icmp_ln22_7_fu_664             |    0    |    0    |    12   |
|          |              icmp_ln22_8_fu_708             |    0    |    0    |    12   |
|----------|---------------------------------------------|---------|---------|---------|
|          |               sub_ln22_fu_272               |    0    |    0    |    31   |
|          |              sub_ln22_1_fu_322              |    0    |    0    |    39   |
|          |              sub_ln22_7_fu_332              |    0    |    0    |    13   |
|    sub   |              sub_ln22_2_fu_454              |    0    |    0    |    39   |
|          |              sub_ln22_6_fu_511              |    0    |    0    |    8    |
|          |              sub_ln22_3_fu_600              |    0    |    0    |    60   |
|          |              sub_ln22_4_fu_618              |    0    |    0    |    12   |
|          |              sub_ln22_5_fu_640              |    0    |    0    |    12   |
|----------|---------------------------------------------|---------|---------|---------|
|    shl   |               shl_ln22_fu_463               |    0    |    0    |   100   |
|          |              shl_ln22_1_fu_716              |    0    |    0    |    67   |
|----------|---------------------------------------------|---------|---------|---------|
|   ashr   |               ashr_ln22_fu_672              |    0    |    0    |   161   |
|----------|---------------------------------------------|---------|---------|---------|
|   lshr   |              lshr_ln22_2_fu_362             |    0    |    0    |    11   |
|          |               lshr_ln22_fu_448              |    0    |    0    |   100   |
|----------|---------------------------------------------|---------|---------|---------|
|          |              and_ln22_4_fu_368              |    0    |    0    |    24   |
|          |               and_ln22_fu_379               |    0    |    0    |    2    |
|    and   |              and_ln22_1_fu_410              |    0    |    0    |    2    |
|          |              and_ln22_2_fu_741              |    0    |    0    |    2    |
|          |              and_ln22_3_fu_763              |    0    |    0    |    2    |
|----------|---------------------------------------------|---------|---------|---------|
|          |              xor_ln22_2_fu_393              |    0    |    0    |    2    |
|    xor   |               xor_ln22_fu_736               |    0    |    0    |    2    |
|          |              xor_ln22_1_fu_757              |    0    |    0    |    2    |
|----------|---------------------------------------------|---------|---------|---------|
|    or    |                or_ln22_fu_416               |    0    |    0    |    2    |
|          |               or_ln22_1_fu_753              |    0    |    0    |    2    |
|----------|---------------------------------------------|---------|---------|---------|
|          | dense_to_softmax_streams_0_read_read_fu_142 |    0    |    0    |    0    |
|   read   | dense_to_softmax_streams_1_read_read_fu_148 |    0    |    0    |    0    |
|          | dense_to_softmax_streams_2_read_read_fu_154 |    0    |    0    |    0    |
|          | dense_to_softmax_streams_3_read_read_fu_160 |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|   write  |            write_ln0_write_fu_166           |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|   fpext  |                  grp_fu_199                 |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|          |               zext_ln13_fu_237              |    0    |    0    |    0    |
|          |              zext_ln22_5_fu_359             |    0    |    0    |    0    |
|          |               zext_ln22_fu_430              |    0    |    0    |    0    |
|          |              zext_ln22_1_fu_444             |    0    |    0    |    0    |
|          |              zext_ln22_2_fu_459             |    0    |    0    |    0    |
|   zext   |              zext_ln22_3_fu_474             |    0    |    0    |    0    |
|          |              zext_ln22_8_fu_501             |    0    |    0    |    0    |
|          |              zext_ln22_4_fu_586             |    0    |    0    |    0    |
|          |              zext_ln22_9_fu_596             |    0    |    0    |    0    |
|          |              zext_ln22_7_fu_669             |    0    |    0    |    0    |
|          |           select_ln22_3cast_fu_713          |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|   sext   |               sum_cast_fu_241               |    0    |    0    |    0    |
|          |               sext_ln22_fu_306              |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|          |                 tmp_3_fu_264                |    0    |    0    |    0    |
|          |                 tmp_7_fu_385                |    0    |    0    |    0    |
| bitselect|           bit_select30_i_i_fu_403           |    0    |    0    |    0    |
|          |                 tmp_8_fu_493                |    0    |    0    |    0    |
|          |                 tmp_9_fu_564                |    0    |    0    |    0    |
|          |                tmp_10_fu_684                |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|          |                  tmp_fu_288                 |    0    |    0    |    0    |
|partselect|                 tmp_4_fu_343                |    0    |    0    |    0    |
|          |              lshr_ln22_1_fu_483             |    0    |    0    |    0    |
|          |                 tmp_s_fu_572                |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|          |                 tmp_1_fu_298                |    0    |    0    |    0    |
|bitconcatenate|                 or_ln_fu_422                |    0    |    0    |    0    |
|          |                 tmp_5_fu_522                |    0    |    0    |    0    |
|          |           zext_ln22_5_cast_fu_589           |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|   cttz   |                 tmp_2_fu_310                |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|          |              trunc_ln22_fu_318              |    0    |    0    |    0    |
|          |             trunc_ln22_1_fu_328             |    0    |    0    |    0    |
|          |             trunc_ln22_2_fu_399             |    0    |    0    |    0    |
|          |                  LD_fu_541                  |    0    |    0    |    0    |
|   trunc  |             trunc_ln22_3_fu_560             |    0    |    0    |    0    |
|          |             trunc_ln22_4_fu_582             |    0    |    0    |    0    |
|          |             trunc_ln22_5_fu_624             |    0    |    0    |    0    |
|          |             trunc_ln22_6_fu_660             |    0    |    0    |    0    |
|          |             trunc_ln22_7_fu_677             |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|  partset |               pi_assign_fu_529              |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|   Total  |                                             |    7    |   317   |   2529  |
|----------|---------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|           add_ln19_2_reg_847          |   24   |
|              d_1_reg_808              |    4   |
|               d_reg_801               |    4   |
|       dense_biases_addr_reg_822       |    4   |
|dense_to_softmax_streams_0_read_reg_827|   24   |
|dense_to_softmax_streams_1_read_reg_832|   24   |
|dense_to_softmax_streams_2_read_reg_837|   24   |
|dense_to_softmax_streams_3_read_reg_842|   24   |
|             empty_reg_793             |   24   |
|           icmp_ln13_reg_813           |    1   |
|          icmp_ln22_3_reg_903          |    1   |
|          icmp_ln22_4_reg_964          |    1   |
|          icmp_ln22_5_reg_971          |    1   |
|          icmp_ln22_6_reg_984          |    1   |
|           icmp_ln22_reg_869           |    1   |
|          lshr_ln22_1_reg_918          |   63   |
|           lshr_ln22_reg_908           |   64   |
|             or_ln_reg_898             |    2   |
|         select_ln22_10_reg_996        |   24   |
|         select_ln22_2_reg_959         |   54   |
|         select_ln22_3_reg_976         |   11   |
|         select_ln22_7_reg_928         |   32   |
|          select_ln22_reg_874          |   24   |
|            shl_ln22_reg_913           |   64   |
|           sub_ln22_1_reg_886          |   32   |
|           sub_ln22_7_reg_893          |    5   |
|            sub_ln22_reg_864           |   24   |
|             sum_1_reg_852             |   24   |
|             tmp_3_reg_858             |    1   |
|             tmp_6_reg_933             |   32   |
|             tmp_8_reg_923             |    1   |
|             tmp_9_reg_944             |    1   |
|             tmp_s_reg_949             |   11   |
|          trunc_ln22_3_reg_939         |   63   |
|          trunc_ln22_4_reg_954         |   52   |
|          trunc_ln22_6_reg_990         |   24   |
|           trunc_ln22_reg_881          |    8   |
|           zext_ln13_reg_817           |   64   |
+---------------------------------------+--------+
|                 Total                 |   842  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_180 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    8   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |   317  |  2529  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   842  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    1   |  1159  |  2538  |
+-----------+--------+--------+--------+--------+
