<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>AMEVCNTR0&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">AMEVCNTR0&lt;n&gt;, Activity Monitors Event Counter Registers 0, n = 0 - 3</h1><p>The AMEVCNTR0&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
        <p>Provides access to the architected activity monitor event counters.</p>
      <h2>Configuration</h2><p>External register AMEVCNTR0&lt;n&gt; bits [63:0] are architecturally mapped to AArch64 System register <a href="AArch64-amevcntr0n_el0.html">AMEVCNTR0&lt;n&gt;_EL0[63:0]</a>.</p><p>External register AMEVCNTR0&lt;n&gt; bits [63:0] are architecturally mapped to AArch32 System register <a href="AArch32-amevcntr0n.html">AMEVCNTR0&lt;n&gt;[63:0]</a>.</p><p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether AMEVCNTR0&lt;n&gt; is implemented in the Core power domain or in the Debug power domain.
    </p><p>This register is present only when FEAT_AMUv1 is implemented. Otherwise, direct accesses to AMEVCNTR0&lt;n&gt; are <span class="arm-defined-word">RES0</span>.</p><h2>Attributes</h2>
        <p>AMEVCNTR0&lt;n&gt; is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_0">ACNT</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_0">ACNT</a></td></tr></tbody></table><h4 id="fieldset_0-63_0">ACNT, bits [63:0]</h4><div class="field"><p>Architected activity monitor event counter n.</p>
<p>Value of architected activity monitor event counter n, where n is the number of this register and is a number from 0 to 3.</p><p>The reset behavior of this field is:</p><ul><li>On an AMU reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h2>Accessing AMEVCNTR0&lt;n&gt;</h2>
        <p>If &lt;n&gt; is greater than or equal to the number of architected activity monitor event counters, reads of AMEVCNTR0&lt;n&gt; are RAZ. Software must treat reserved accesses as <span class="arm-defined-word">RES0</span>. See <span class="xref">'Access requirements for reserved and unallocated registers'</span>.</p>

      
        <div class="note"><span class="note-header">Note</span><p><a href="ext-amcgcr.html">AMCGCR</a>.CG0NC identifies the number of architected activity monitor event counters.</p></div>
      <h4>AMEVCNTR0&lt;n&gt; can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th><th>Range</th></tr><tr><td>AMU</td><td><span class="hexnumber">0x000</span> + (8 * n)</td><td>AMEVCNTR0&lt;n&gt;</td><td>31:0</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th><th>Range</th></tr><tr><td>AMU</td><td><span class="hexnumber">0x004</span> + (8 * n)</td><td>AMEVCNTR0&lt;n&gt;</td><td>63:32</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
