
*** Running vivado
    with args -log Video_DMA.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Video_DMA.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Video_DMA.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/xilinx_axi/tp/ip_repo/s_axi_mm_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/xilinx_axi/tp/ip_repo/axi_rd/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/xilinx_axi/tp/ip_repo/axi_wr/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/tools/xilinx_2019/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 456.363 ; gain = 61.309
Command: synth_design -top Video_DMA -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24040 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1539.051 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Video_DMA' [E:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/new/Video_DMA.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz' [E:/xilinx_axi/tp/zcu104/vdma.runs/synth_1/.Xil/Vivado-10876-weslie/realtime/clk_wiz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz' (1#1) [E:/xilinx_axi/tp/zcu104/vdma.runs/synth_1/.Xil/Vivado-10876-weslie/realtime/clk_wiz_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'axi_vd' [E:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/bd/axi_vd/synth/axi_vd.v:13]
INFO: [Synth 8-6157] synthesizing module 'axi_vd_axi_read_1_0' [E:/xilinx_axi/tp/zcu104/vdma.runs/synth_1/.Xil/Vivado-10876-weslie/realtime/axi_vd_axi_read_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_vd_axi_read_1_0' (2#1) [E:/xilinx_axi/tp/zcu104/vdma.runs/synth_1/.Xil/Vivado-10876-weslie/realtime/axi_vd_axi_read_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_vd_axi_write_0_1' [E:/xilinx_axi/tp/zcu104/vdma.runs/synth_1/.Xil/Vivado-10876-weslie/realtime/axi_vd_axi_write_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_vd_axi_write_0_1' (3#1) [E:/xilinx_axi/tp/zcu104/vdma.runs/synth_1/.Xil/Vivado-10876-weslie/realtime/axi_vd_axi_write_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_vd_proc_sys_reset_0_0' [E:/xilinx_axi/tp/zcu104/vdma.runs/synth_1/.Xil/Vivado-10876-weslie/realtime/axi_vd_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_vd_proc_sys_reset_0_0' (4#1) [E:/xilinx_axi/tp/zcu104/vdma.runs/synth_1/.Xil/Vivado-10876-weslie/realtime/axi_vd_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'axi_vd_proc_sys_reset_0_0' has 10 connections declared, but only 7 given [E:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/bd/axi_vd/synth/axi_vd.v:204]
INFO: [Synth 8-6157] synthesizing module 'axi_vd_s_axi_mm_0_1' [E:/xilinx_axi/tp/zcu104/vdma.runs/synth_1/.Xil/Vivado-10876-weslie/realtime/axi_vd_s_axi_mm_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_vd_s_axi_mm_0_1' (5#1) [E:/xilinx_axi/tp/zcu104/vdma.runs/synth_1/.Xil/Vivado-10876-weslie/realtime/axi_vd_s_axi_mm_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_vd_smartconnect_0_0' [E:/xilinx_axi/tp/zcu104/vdma.runs/synth_1/.Xil/Vivado-10876-weslie/realtime/axi_vd_smartconnect_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_vd_smartconnect_0_0' (6#1) [E:/xilinx_axi/tp/zcu104/vdma.runs/synth_1/.Xil/Vivado-10876-weslie/realtime/axi_vd_smartconnect_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/bd/axi_vd/synth/axi_vd.v:334]
INFO: [Synth 8-6157] synthesizing module 'axi_vd_system_ila_0_3' [E:/xilinx_axi/tp/zcu104/vdma.runs/synth_1/.Xil/Vivado-10876-weslie/realtime/axi_vd_system_ila_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_vd_system_ila_0_3' (7#1) [E:/xilinx_axi/tp/zcu104/vdma.runs/synth_1/.Xil/Vivado-10876-weslie/realtime/axi_vd_system_ila_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_vd_xlconstant_0_0' [e:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/bd/axi_vd/ip/axi_vd_xlconstant_0_0/synth/axi_vd_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [e:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/bd/axi_vd/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (8#1) [e:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/bd/axi_vd/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'axi_vd_xlconstant_0_0' (9#1) [e:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/bd/axi_vd/ip/axi_vd_xlconstant_0_0/synth/axi_vd_xlconstant_0_0.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'smartconnect_0'. This will prevent further optimization [E:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/bd/axi_vd/synth/axi_vd.v:253]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [E:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/bd/axi_vd/synth/axi_vd.v:334]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 's_axi_mm_0'. This will prevent further optimization [E:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/bd/axi_vd/synth/axi_vd.v:212]
INFO: [Synth 8-6155] done synthesizing module 'axi_vd' (10#1) [E:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/bd/axi_vd/synth/axi_vd.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Video_DMA' (11#1) [E:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/new/Video_DMA.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1583.301 ; gain = 44.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1589.652 ; gain = 50.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1589.652 ; gain = 50.602
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/bd/axi_vd/ip/axi_vd_smartconnect_0_0/axi_vd_smartconnect_0_0/axi_vd_smartconnect_0_0_in_context.xdc] for cell 'axi_vd_i/smartconnect_0'
Finished Parsing XDC File [e:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/bd/axi_vd/ip/axi_vd_smartconnect_0_0/axi_vd_smartconnect_0_0/axi_vd_smartconnect_0_0_in_context.xdc] for cell 'axi_vd_i/smartconnect_0'
Parsing XDC File [e:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/bd/axi_vd/ip/axi_vd_proc_sys_reset_0_0/axi_vd_proc_sys_reset_0_0/axi_vd_proc_sys_reset_0_0_in_context.xdc] for cell 'axi_vd_i/proc_sys_reset_0'
Finished Parsing XDC File [e:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/bd/axi_vd/ip/axi_vd_proc_sys_reset_0_0/axi_vd_proc_sys_reset_0_0/axi_vd_proc_sys_reset_0_0_in_context.xdc] for cell 'axi_vd_i/proc_sys_reset_0'
Parsing XDC File [e:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/bd/axi_vd/ip/axi_vd_axi_read_1_0/axi_vd_axi_read_1_0/axi_vd_axi_read_1_0_in_context.xdc] for cell 'axi_vd_i/axi_read_1'
Finished Parsing XDC File [e:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/bd/axi_vd/ip/axi_vd_axi_read_1_0/axi_vd_axi_read_1_0/axi_vd_axi_read_1_0_in_context.xdc] for cell 'axi_vd_i/axi_read_1'
Parsing XDC File [e:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/bd/axi_vd/ip/axi_vd_axi_write_0_1/axi_vd_axi_write_0_1/axi_vd_axi_write_0_0_in_context.xdc] for cell 'axi_vd_i/axi_write_0'
Finished Parsing XDC File [e:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/bd/axi_vd/ip/axi_vd_axi_write_0_1/axi_vd_axi_write_0_1/axi_vd_axi_write_0_0_in_context.xdc] for cell 'axi_vd_i/axi_write_0'
Parsing XDC File [e:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/bd/axi_vd/ip/axi_vd_s_axi_mm_0_1/axi_vd_s_axi_mm_0_1/axi_vd_s_axi_mm_0_0_in_context.xdc] for cell 'axi_vd_i/s_axi_mm_0'
Finished Parsing XDC File [e:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/bd/axi_vd/ip/axi_vd_s_axi_mm_0_1/axi_vd_s_axi_mm_0_1/axi_vd_s_axi_mm_0_0_in_context.xdc] for cell 'axi_vd_i/s_axi_mm_0'
Parsing XDC File [e:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/bd/axi_vd/ip/axi_vd_system_ila_0_3/axi_vd_system_ila_0_3/axi_vd_system_ila_0_3_in_context.xdc] for cell 'axi_vd_i/system_ila_0'
Finished Parsing XDC File [e:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/bd/axi_vd/ip/axi_vd_system_ila_0_3/axi_vd_system_ila_0_3/axi_vd_system_ila_0_3_in_context.xdc] for cell 'axi_vd_i/system_ila_0'
Parsing XDC File [e:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc] for cell 'clk'
Finished Parsing XDC File [e:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc] for cell 'clk'
Parsing XDC File [E:/xilinx_axi/tp/zcu104/vdma.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/xilinx_axi/tp/zcu104/vdma.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1679.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1679.184 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'axi_vd_i/smartconnect_0' at clock pin 'aclk1' is different from the actual clock period '6.666', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1679.195 ; gain = 140.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1679.195 ; gain = 140.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  e:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  e:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  e:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  e:/xilinx_axi/tp/zcu104/vdma.srcs/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc, line 9).
Applied set_property DONT_TOUCH = true for axi_vd_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_vd_i/smartconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_vd_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_vd_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_vd_i/axi_read_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_vd_i/axi_write_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_vd_i/s_axi_mm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_vd_i/system_ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1679.195 ; gain = 140.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1679.195 ; gain = 140.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Video_DMA 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1679.195 ; gain = 140.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out1' to pin 'clk/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out2' to pin 'clk/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out3' to pin 'clk/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out4' to pin 'clk/bbstub_clk_out4/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2263.117 ; gain = 724.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2272.719 ; gain = 733.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2273.660 ; gain = 734.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2289.480 ; gain = 750.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2289.480 ; gain = 750.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2289.480 ; gain = 750.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2289.480 ; gain = 750.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2289.480 ; gain = 750.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2289.480 ; gain = 750.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |axi_vd_axi_read_1_0       |         1|
|2     |axi_vd_axi_write_0_1      |         1|
|3     |axi_vd_proc_sys_reset_0_0 |         1|
|4     |axi_vd_s_axi_mm_0_1       |         1|
|5     |axi_vd_smartconnect_0_0   |         1|
|6     |axi_vd_system_ila_0_3     |         1|
|7     |clk_wiz                   |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |axi_vd_axi_read_1_0       |     1|
|2     |axi_vd_axi_write_0_1      |     1|
|3     |axi_vd_proc_sys_reset_0_0 |     1|
|4     |axi_vd_s_axi_mm_0_1       |     1|
|5     |axi_vd_smartconnect_0_0   |     1|
|6     |axi_vd_system_ila_0_3     |     1|
|7     |clk_wiz                   |     1|
|8     |CARRY8                    |     4|
|9     |LUT2                      |    40|
|10    |LUT3                      |     8|
|11    |LUT6                      |    11|
|12    |FDRE                      |    33|
+------+--------------------------+------+

Report Instance Areas: 
+------+-----------------+----------------------+------+
|      |Instance         |Module                |Cells |
+------+-----------------+----------------------+------+
|1     |top              |                      |   611|
|2     |  axi_vd_i       |axi_vd                |   511|
|3     |    xlconstant_0 |axi_vd_xlconstant_0_0 |     0|
+------+-----------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2289.480 ; gain = 750.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2289.480 ; gain = 660.887
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2289.480 ; gain = 750.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2332.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 2332.227 ; gain = 1875.863
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2332.227 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/xilinx_axi/tp/zcu104/vdma.runs/synth_1/Video_DMA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Video_DMA_utilization_synth.rpt -pb Video_DMA_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 11 16:52:51 2024...
