module counter(
input logic rst,clk,
output logic [3:0]count);

always_ff@(posedge clk)begin
if(!rst)begin
count<=4'd0;
end
else begin
count <=count +1;
end
end
endmodule
