# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../3601_project_files/std_logic_vector/source/packages.vhd" \
"../../../../../3601_project_files/std_logic_vector/source/Processor.vhd" \
"../../../../../3601_project_files/std_logic_vector/source/ascii_array_to_chars.vhd" \
"../../../../../3601_project_files/std_logic_vector/source/chars_to_ascii_array.vhd" \
"../../../../../3601_project_files/std_logic_vector/source/generate_A.vhd" \
"../../../../../3601_project_files/std_logic_vector/source/generate_B.vhd" \
"../../../../../3601_project_files/std_logic_vector/source/generate_UV.vhd" \
"../../../../../3601_project_files/std_logic_vector/source/generate_e.vhd" \
"../../../../../3601_project_files/std_logic_vector/source/generate_s.vhd" \
"../../../../../3601_project_files/std_logic_vector/source/random_generator.vhd" \
"../../../../../3601_project_files/std_logic_vector/sim/Processor_TB.vhd" \

# Do not sort compile order
nosort
