
        Lattice Mapping Report File for Design Module 'topadder4bit00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     adder4bit00_adder4bit0.ngd -o adder4bit00_adder4bit0_map.ncd -pr
     adder4bit00_adder4bit0.prf -mp adder4bit00_adder4bit0.mrp -lpf /home/nexus/
     Code/VHDL/Arquitectura/adder4bit00/adder4bit0/adder4bit00_adder4bit0.lpf
     -lpf /home/nexus/Code/VHDL/Arquitectura/adder4bit00/adder4bit00.lpf -c 0
     -gui -msgset /home/nexus/Code/VHDL/Arquitectura/adder4bit00/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.3.144.3
Mapped on:  08/22/19  01:04:03

Design Summary
--------------

   Number of registers:      0 out of  7209 (0%)
      PFU registers:            0 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:         1 out of  3432 (0%)
      SLICEs as Logic/ROM:      1 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:          1 out of  6864 (0%)
      Number used as logic LUTs:          1
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 4 + 4(JTAG) out of 115 (7%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0

                                    Page 1




Design:  topadder4bit00                                Date:  08/22/19  01:04:03

Design Summary (cont)
---------------------
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:




   Number of warnings:  32
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: input pad net 'Ai[3]' has no legal load.
WARNING - map: input pad net 'Ai[2]' has no legal load.
WARNING - map: input pad net 'Ai[1]' has no legal load.
WARNING - map: input pad net 'Ai[0]' has no legal load.
WARNING - map: input pad net 'Bi[3]' has no legal load.
WARNING - map: input pad net 'Bi[2]' has no legal load.
WARNING - map: input pad net 'Bi[1]' has no legal load.
WARNING - map: input pad net 'Bi[0]' has no legal load.
WARNING - map: input pad net 'SL[3]' has no legal load.
WARNING - map: input pad net 'SL[2]' has no legal load.
WARNING - map: input pad net 'SL[1]' has no legal load.
WARNING - map: input pad net 'SL[0]' has no legal load.
WARNING - map: input pad net 'So[3]' has no legal load.
WARNING - map: input pad net 'So[2]' has no legal load.
WARNING - map: input pad net 'So[1]' has no legal load.
WARNING - map: input pad net 'So[0]' has no legal load.
WARNING - map: IO buffer missing for top level port Ai[3:0](3)...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port Ai[3:0](2)...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port Ai[3:0](1)...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port Ai[3:0](0)...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port Bi[3:0](3)...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port Bi[3:0](2)...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port Bi[3:0](1)...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port Bi[3:0](0)...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port SL[3:0](3)...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port SL[3:0](2)...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port SL[3:0](1)...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port SL[3:0](0)...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port So[3:0](3)...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port So[3:0](2)...logic will be

                                    Page 2




Design:  topadder4bit00                                Date:  08/22/19  01:04:03

Design Errors/Warnings (cont)
-----------------------------
     discarded.
WARNING - map: IO buffer missing for top level port So[3:0](1)...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port So[3:0](0)...logic will be
     discarded.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| LED[3]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LED[2]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LED[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LED[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i12 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.

Memory Usage
------------


     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 154 MB
        















                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
