library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity top is 
port(
	clk_t : in std_logic;
	rst_t : in std_logic;
	tx : out std_logic;
);
end entity;

architecture behav of top is
	component uart is
		port(
			clk :	in	std_logic;	--50MHz 时钟
			rst :	in	std_logic;
			rx :	in	std_logic;
			LEDRX :	out	std_logic_vector(7 downto 0);--接收 RX 数据显示到数码管
			debug: out std_logic;
			tx :	out	std_logic
		);
	end uart;
	
	component move is
		port(clk: in std_logic;
		spin: out std_logic_vector (16 downto 0));
	end move;

begin
end behav;