$date
	Fri Oct 14 19:10:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Decoder_Tb $end
$scope module Decoder_Dut $end
$var wire 4 ! In [3:0] $end
$var reg 16 " Y [0:15] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 "
b1 !
$end
#2
b10 "
b10 !
#4
b100 "
b11 !
#6
b1000 "
b100 !
#8
b10000 "
b101 !
#10
b100000 "
b110 !
#12
b1000000 "
b111 !
#14
b10000000 "
b1000 !
#16
b100000000 "
b1001 !
#18
b1000000000 "
b1010 !
#20
b10000000000 "
b1011 !
#22
b100000000000 "
b1100 !
#24
b1000000000000 "
b1101 !
#26
b10000000000000 "
b1110 !
#28
b100000000000000 "
b1111 !
#30
