<root><simulation><result_generated_time />2023-05-17 19:05:55<layer><layer_spec />{'B': 1, 'K': 128, 'C': 512, 'OY': 38, 'OX': 38, 'IY': 38, 'IX': 38, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />94633984<total_data_size_element />{'W': 65536, 'I': 739328, 'O': 184832}<total_data_reuse />{'W': 1444, 'I': 128.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_2', 'OY_15']}, {'Row': ['C_8', 'K_2', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [8, 1, 1], 'O': [512, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 2)], [('OY', 2)]], [[('K', 16)], [('C', 2), ('K', 8)]], [], []]<I />[[[('K', 16)], [('K', 8)]], [[('OY', 2)], [('C', 2), ('OY', 2)]], [], []]<O />[[[], [('C', 2)]], [[('K', 16), ('OY', 2)], [('K', 8), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 4), ('C', 64), ('OX', 2), ('OX', 19), ('OY', 10)], []]<I />[[('C', 4)], [('C', 64), ('OX', 2), ('OX', 19), ('OY', 10)], []]<O />[[('C', 4), ('C', 64)], [('OX', 2), ('OX', 19), ('OY', 10)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [4.0, 1, 380, 1], 'I': [128.0, 1.0, 1.0, 1.0], 'O': [2.0, 256, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 524288, 524288], 'I': [32, 6225920, 6225920], 'O': [8, 1556480, 1556480], 'O_partial': [8, 0, 0], 'O_final': [0, 1556480, 1556480]}<actual_mem_utilization_individual />{'W': [0.02, 0.02, 0.0], 'I': [0.06, 0.19, 0.0], 'O': [0.02, 0.05, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.25, 0.0], 'I': [0.06, 0.25, 0.0], 'O': [0.02, 0.25, 0.0]}<effective_mem_size_bit />{'W': [8, 524288, 524288], 'I': [8, 6225920, 6225920], 'O': [8, 778240, 1556480], 'O_partial': [8, 0, 0], 'O_final': [0, 778240, 1556480]}<total_unit_count />{'W': [1024, 256, 1, 1], 'I': [1024, 8, 1, 1], 'O': [1024, 512, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [8, 8, 1, 1], 'O': [512, 512, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [128.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[24903680, 24903680], [24903680, 65536], [65536, 0]]<I />[[739328, 739328], [739328, 739328], [739328, 0]]<O />[[(47132160, 47316992), (184832, 0)], [(0, 184832), (184832, 0)], [(0, 184832), (0, 0)]]<O_partial />[[(47132160, 47316992), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (184832, 0)], [(0, 184832), (184832, 0)], [(0, 184832), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[3112960, 3112960], [389120, 1024], [256, 0]]<I />[[92416, 92416], [11552, 11552], [2888, 0]]<O />[[(5891520, 5914624), (23104, 0)], [(0, 2888), (2888, 0)], [(0, 722), (0, 0)]]<O_partial />[([5891520, 5914624], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [23104, 0]), ([0, 2888], [2888, 0]), ([0, 722], [0, 0])]</mem_access_count_word><mac_count><active />94633984<idle />0</mac_count></basic_info><energy><total_energy />206925350.4<mem_energy_breakdown><W />[2180.9, 41061.3, 341.0]<I />[64.7, 2289.5, 3846.4]<O />[4143.7, 572.4, 961.6]</mem_energy_breakdown><MAC_energy><active_MAC />206869889.0<idle_MAC />0.0<total />206869889.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2418<utilization_without_data_loading />0.25<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.2418<mac_utilize_temporal_without_data_loading />0.25</mac_array_utilization><latency><latency_cycle_with_data_loading />402302<latency_cycle_without_data_loading />389117<ideal_computing_cycle />97280<data_loading><load_cycle_total />13185<load_cycle_individual />{'W': [4, 1024, 0], 'I': [1, 12160, 0]}<load_cycle_combined />{'W': 1024, 'I': 12160}</data_loading><mem_stalling><mem_stall_cycle_total />291837<mem_stall_cycle_individual />{'W': [[-97279], [-97279, 291837], [-97280, -97280]], 'I': [[-97279], [-97276, -97276], [-97280, -97280]], 'O': [[-97280], [-97280, -94240], [-94240, -96520]]}<mem_stall_cycle_shared />{'W': [[-97279], [-97279, 291837], [0, 0]], 'I': [[-97279], [-97276, 291837], [0, 0]], 'O': [[-97280], [-97280, -94240], [-94240, -96520]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 524288, 524288], 'I': [32, 6225920, 6225920], 'O': [8, 1556480, 1556480], 'O_partial': [8, 0, 0], 'O_final': [0, 1556480, 1556480]}<data_size_each_level_total />{'W': [2048, 524288, 524288], 'I': [256, 6225920, 6225920], 'O': [4096, 1556480, 1556480]}<loop_cycles_each_level />{'W': [1, 97280, 97280], 'I': [4, 97280, 97280], 'O': [256, 97280, 97280]}<top_ir_loop_size />{'W': [1, 380, 1], 'I': [1, 1, 1], 'O': [256, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [2048.0, 5.4], [5.4, 5.4]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 0.0], [16.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [2048.0, 2048.0], [2048.0, 5.4]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 8.0], [4096.0, 16.0], [16.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [2048.0, 5.4], [5.4, 0]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 0]], 'O': [[8.0, 0.0], [16.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [2128.0, 85.4], [69.4, 16.0]], 'I': [[8.0, 8.0], [2128.0, 85.4], [69.4, 16.0]], 'O': [[8.0, 0.0], [2128.0, 85.4], [69.4, 16.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 97280], [1, 1, 97280], [97280, 97280, 1]], 'I': [[1, 1, 97280], [4, 4, 24320], [97280, 97280, 1]], 'O': [[1, 1, 97280], [256, 256, 380], [97280, 97280, 1]]}<trans_time_real />{'W': [[0, 1, 97280], [[0, 1, 97280], [4, 1, 97280]], [[1024, 97280, 1], [256, 97280, 1]]], 'I': [[0, 1, 97280], [[0, 4, 24320], [0, 4, 24320]], [[12160, 97280, 1], [3040, 97280, 1]]], 'O': [[0, 1, 97280], [[0, 256, 380], [8, 256, 380]], [[3040, 97280, 1], [760, 97280, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 3], [-96256, -97024]], 'I': [[-1], [-4, -4], [-85120, -94240]], 'O': [[-1], [-256, -248], [-94240, -96520]]}<single_stall_count />{'W': [97279, 97279, 0], 'I': [97279, 24319, 0], 'O': [97280, 380, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [97279, 0], 'I': [0, 0], 'O': [3040, 3040]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [3040, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1, -97280], [-94240, -94240]], 1: [[-97280, -97280], [-94240, -97280]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.8<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>