m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/seba2/Documents/quartusProjects/CPU2/software/AlarmClock1/obj/default/runtime/sim/mentor
valtera_reset_controller
!s110 1723771094
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
I8[YE4a;50XUgbGX=1JU_I3
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
Z2 w1723770215
8C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/altera_reset_controller.v
FC:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/altera_reset_controller.v
L0 42
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1723771094.000000
!s107 C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/altera_reset_controller.v|-work|rst_controller|
!i113 1
Z5 o-work rst_controller
Z6 tCvgOpt 0
valtera_reset_synchronizer
!s110 1723771095
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
IiX4LINRi1GJazXTe4ZonX1
R1
R0
R2
8C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/altera_reset_synchronizer.v
FC:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/altera_reset_synchronizer.v
L0 24
R3
r1
!s85 0
31
R4
!s107 C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|C:/Users/seba2/Documents/quartusProjects/CPU2/AlarmClockHDL/testbench/AlarmClockHDL_tb/simulation/submodules/altera_reset_synchronizer.v|-work|rst_controller|
!i113 1
R5
R6
