set_min_delay 30 -from clk1 -rise_from port* -fall_through * -rise_to ff* -ignore_clock_latency -probe -reset_path
