	component nios_system is
		port (
			clk_clk              : in  std_logic                    := 'X';             -- clk
			hex_0_export         : out std_logic_vector(6 downto 0);                    -- export
			hex_1_export         : out std_logic_vector(6 downto 0);                    -- export
			hex_2_export         : out std_logic_vector(6 downto 0);                    -- export
			hex_3_export         : out std_logic_vector(6 downto 0);                    -- export
			hex_4_export         : out std_logic_vector(6 downto 0);                    -- export
			hex_5_export         : out std_logic_vector(6 downto 0);                    -- export
			key_0_export         : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			reset_reset_n        : in  std_logic                    := 'X';             -- reset_n
			servo_controller_pwm : out std_logic;                                       -- pwm
			switch_0_export      : in  std_logic_vector(7 downto 0) := (others => 'X')  -- export
		);
	end component nios_system;

