{
  "HGLDD": {
    "version": "1.0",
    "file_info": [
      "../Documents/master-delft/thesis/_tywaves/TyWaves-samples/src/test/foo/Foo.scala",
      "Foo.sv",
      "../<stdin>"
    ],
    "hdl_file_index": 2
  },
  "objects": [
    {
      "hgl_loc": {
        "begin_column": 16,
        "begin_line": 40,
        "end_column": 16,
        "end_line": 40,
        "file": 1
      },
      "kind": "struct",
      "obj_name": "Foo_s_bundle",
      "port_vars": [
        {
          "hgl_loc": {
            "begin_column": 16,
            "begin_line": 40,
            "end_column": 16,
            "end_line": 40,
            "file": 1
          },
          "type_name": "logic",
          "var_name": "z"
        }
      ]
    },
    {
      "hgl_loc": {
        "begin_column": 16,
        "begin_line": 40,
        "end_column": 16,
        "end_line": 40,
        "file": 1
      },
      "kind": "struct",
      "obj_name": "Foo_s",
      "port_vars": [
        {
          "hgl_loc": {
            "begin_column": 16,
            "begin_line": 40,
            "end_column": 16,
            "end_line": 40,
            "file": 1
          },
          "packed_range": [
            7,
            0
          ],
          "type_name": "logic",
          "var_name": "a"
        },
        {
          "hgl_loc": {
            "begin_column": 16,
            "begin_line": 40,
            "end_column": 16,
            "end_line": 40,
            "file": 1
          },
          "packed_range": [
            7,
            0
          ],
          "type_name": "logic",
          "var_name": "b"
        },
        {
          "hgl_loc": {
            "begin_column": 16,
            "begin_line": 40,
            "end_column": 16,
            "end_line": 40,
            "file": 1
          },
          "packed_range": [
            7,
            0
          ],
          "type_name": "logic",
          "var_name": "c"
        },
        {
          "hgl_loc": {
            "begin_column": 16,
            "begin_line": 40,
            "end_column": 16,
            "end_line": 40,
            "file": 1
          },
          "type_name": "Foo_s_bundle",
          "var_name": "bundle"
        }
      ]
    },
    {
      "hgl_loc": {
        "begin_column": 14,
        "begin_line": 43,
        "end_column": 14,
        "end_line": 43,
        "file": 1
      },
      "kind": "struct",
      "obj_name": "Foo_io",
      "port_vars": [
        {
          "hgl_loc": {
            "begin_column": 14,
            "begin_line": 43,
            "end_column": 14,
            "end_line": 43,
            "file": 1
          },
          "type_name": "logic",
          "var_name": "a"
        },
        {
          "hgl_loc": {
            "begin_column": 14,
            "begin_line": 43,
            "end_column": 14,
            "end_line": 43,
            "file": 1
          },
          "type_name": "logic",
          "var_name": "b"
        },
        {
          "hgl_loc": {
            "begin_column": 10,
            "begin_line": 55,
            "end_column": 10,
            "end_line": 55,
            "file": 1
          },
          "packed_range": [
            7,
            0
          ],
          "type_name": "logic",
          "var_name": "out"
        }
      ]
    },
    {
      "kind": "module",
      "obj_name": "Foo",
      "module_name": "Foo",
      "hgl_loc": {
        "begin_column": 7,
        "begin_line": 38,
        "end_column": 7,
        "end_line": 38,
        "file": 1
      },
      "hdl_loc": {
        "begin_line": 13,
        "end_line": 13,
        "file": 2
      },
      "port_vars": [
        {
          "var_name": "clock",
          "hgl_loc": {
            "begin_column": 11,
            "begin_line": 9,
            "end_column": 11,
            "end_line": 9,
            "file": 3
          },
          "value": {"sig_name":"clock"},
          "type_name": "logic"
        },
        {
          "var_name": "reset",
          "hgl_loc": {
            "begin_column": 11,
            "begin_line": 10,
            "end_column": 11,
            "end_line": 10,
            "file": 3
          },
          "value": {"sig_name":"reset"},
          "type_name": "logic"
        },
        {
          "var_name": "x",
          "hgl_loc": {
            "begin_column": 16,
            "begin_line": 39,
            "end_column": 16,
            "end_line": 39,
            "file": 1
          },
          "value": {"sig_name":"x"},
          "type_name": "logic"
        },
        {
          "var_name": "s",
          "hgl_loc": {
            "begin_column": 16,
            "begin_line": 40,
            "end_column": 16,
            "end_line": 40,
            "file": 1
          },
          "value": {"opcode":"'{","operands":[{"sig_name":"s_a"},{"sig_name":"s_b"},{"sig_name":"s_c"},{"opcode":"'{","operands":[{"sig_name":"s_bundle_z"}]}]},
          "type_name": "Foo_s"
        },
        {
          "var_name": "io",
          "hgl_loc": {
            "begin_column": 14,
            "begin_line": 43,
            "end_column": 14,
            "end_line": 43,
            "file": 1
          },
          "value": {"opcode":"'{","operands":[{"sig_name":"io_a"},{"sig_name":"io_b"},{"sig_name":"io_out_0"}]},
          "type_name": "Foo_io"
        },
        {
          "var_name": "io_a",
          "hgl_loc": {
            "begin_column": 18,
            "begin_line": 41,
            "end_column": 18,
            "end_line": 41,
            "file": 1
          },
          "value": {"sig_name":"io_a_0"},
          "type_name": "logic"
        },
        {
          "var_name": "vec",
          "hgl_loc": {
            "begin_column": 20,
            "begin_line": 49,
            "end_column": 20,
            "end_line": 49,
            "file": 1
          },
          "value": {"opcode":"'{","operands":[{"bit_vector":"00000000"},{"bit_vector":"00000000"},{"bit_vector":"00000000"},{"bit_vector":"00000000"}]},
          "type_name": "logic",
          "packed_range": [
            7,
            0
          ],
          "unpacked_range": [
            3,
            0
          ]
        },
        {
          "var_name": "reg",
          "hgl_loc": {
            "begin_column": 20,
            "begin_line": 50,
            "end_column": 20,
            "end_line": 50,
            "file": 1
          },
          "value": {"bit_vector":"00000000"},
          "type_name": "logic",
          "packed_range": [
            7,
            0
          ]
        }
      ],
      "children": []
    }
  ]
}
