<?xml version="1.0" encoding="UTF-8" standalone="no"?><moduleInfo><name>Control_Unit</name><ports><port name="opcode" type="INPUT"/><port name="ALUOp" type="OUTPUT"/><port name="RegDst" type="OUTPUT"/><port name="RegWrite" type="OUTPUT"/><port name="ALUSrc" type="OUTPUT"/><port name="MemWrite" type="OUTPUT"/><port name="MemToReg" type="OUTPUT"/><port name="MemRead" type="OUTPUT"/><port name="Branch" type="OUTPUT"/><port name="Jump" type="OUTPUT"/><port name="Format" type="OUTPUT"/><port name="Format2" type="OUTPUT"/></ports></moduleInfo>