// Seed: 593052982
module module_0 ();
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wor id_3,
    output logic id_4,
    output logic id_5
);
  always @(posedge 1 or posedge 1'b0) begin : LABEL_0
    id_5 = id_2;
  end
  wire id_7;
  always @("" or posedge id_7 or id_3 == -1) id_4 = id_7 >= id_2;
  module_0 modCall_1 ();
endmodule
module module_2;
  logic id_1;
  ;
  always @(posedge -1 or posedge 1'b0) id_1 <= id_1;
  initial id_1 = id_1;
  module_0 modCall_1 ();
endmodule
