// Seed: 1609163567
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd5
);
  wire _id_1;
  reg  id_2;
  tri1 id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  final begin : LABEL_0
    force id_1 = id_1;
    id_2 <= $realtime;
  end
  logic [7:0] id_4;
  assign id_3 = {-1, id_3};
  wire id_5, id_6, id_7, id_8;
  assign id_3 = id_4[id_1 :-1] ? id_8 : 1;
endmodule
