var a111019 =
[
    [ "ADC Peripheral Access Layer", "dd/d04/a111020.html", "dd/d04/a111020" ],
    [ "CMP Peripheral Access Layer", "db/da5/a111022.html", "db/da5/a111022" ],
    [ "DAC Peripheral Access Layer", "d3/dea/a111024.html", "d3/dea/a111024" ],
    [ "DMA Peripheral Access Layer", "de/d5d/a111026.html", "de/d5d/a111026" ],
    [ "DMAMUX Peripheral Access Layer", "d3/dac/a111028.html", "d3/dac/a111028" ],
    [ "FGPIO Peripheral Access Layer", "d6/d6d/a111030.html", "d6/d6d/a111030" ],
    [ "FTFA Peripheral Access Layer", "d6/d1a/a111032.html", "d6/d1a/a111032" ],
    [ "GPIO Peripheral Access Layer", "da/deb/a111034.html", "da/deb/a111034" ],
    [ "I2C Peripheral Access Layer", "dc/d61/a111036.html", "dc/d61/a111036" ],
    [ "I2S Peripheral Access Layer", "dc/db9/a111038.html", "dc/db9/a111038" ],
    [ "LLWU Peripheral Access Layer", "d7/d45/a111040.html", "d7/d45/a111040" ],
    [ "LPTMR Peripheral Access Layer", "d0/d11/a111042.html", "d0/d11/a111042" ],
    [ "MCG Peripheral Access Layer", "dc/df8/a111044.html", "dc/df8/a111044" ],
    [ "MCM Peripheral Access Layer", "dc/d58/a111046.html", "dc/d58/a111046" ],
    [ "MTB Peripheral Access Layer", "db/dd0/a111048.html", "db/dd0/a111048" ],
    [ "MTBDWT Peripheral Access Layer", "dc/d15/a111050.html", "dc/d15/a111050" ],
    [ "NV Peripheral Access Layer", "dd/df3/a111052.html", "dd/df3/a111052" ],
    [ "OSC Peripheral Access Layer", "d9/dc9/a111054.html", "d9/dc9/a111054" ],
    [ "PIT Peripheral Access Layer", "db/d81/a111056.html", "db/d81/a111056" ],
    [ "PMC Peripheral Access Layer", "d1/d8e/a111058.html", "d1/d8e/a111058" ],
    [ "PORT Peripheral Access Layer", "d6/d40/a111060.html", "d6/d40/a111060" ],
    [ "RCM Peripheral Access Layer", "d4/da2/a111062.html", "d4/da2/a111062" ],
    [ "ROM Peripheral Access Layer", "d6/dce/a111064.html", "d6/dce/a111064" ],
    [ "RTC Peripheral Access Layer", "da/d39/a111066.html", "da/d39/a111066" ],
    [ "SIM Peripheral Access Layer", "da/d0f/a111068.html", "da/d0f/a111068" ],
    [ "SMC Peripheral Access Layer", "dd/d9a/a111070.html", "dd/d9a/a111070" ],
    [ "SPI Peripheral Access Layer", "de/d0c/a111072.html", "de/d0c/a111072" ],
    [ "TPM Peripheral Access Layer", "da/de7/a111074.html", "da/de7/a111074" ],
    [ "TSI Peripheral Access Layer", "d6/d58/a111076.html", "d6/d58/a111076" ],
    [ "UART Peripheral Access Layer", "d4/da5/a111078.html", "d4/da5/a111078" ],
    [ "UART0 Peripheral Access Layer", "d0/dc7/a111080.html", "d0/dc7/a111080" ],
    [ "USB Peripheral Access Layer", "d8/d1c/a111082.html", "d8/d1c/a111082" ]
];