=====
SETUP
10.117
16.948
27.065
u_la0_top/rst_ao_Z
14.653
14.885
u_la0_top/internal_reg_start_syn_Z[0]
16.948
=====
SETUP
10.117
16.948
27.065
u_la0_top/rst_ao_Z
14.653
14.885
u_la0_top/internal_reg_start_dly_Z[1]
16.948
=====
SETUP
10.117
16.948
27.065
u_la0_top/rst_ao_Z
14.653
14.885
u_la0_top/internal_reg_start_syn_Z[1]
16.948
=====
SETUP
10.117
16.948
27.065
u_la0_top/rst_ao_Z
14.653
14.885
u_la0_top/triger_level_cnt_Z[2]
16.948
=====
SETUP
10.117
16.948
27.065
u_la0_top/rst_ao_Z
14.653
14.885
u_la0_top/capture_end_dly_Z
16.948
=====
SETUP
10.117
16.948
27.065
u_la0_top/rst_ao_Z
14.653
14.885
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]
16.948
=====
SETUP
10.117
16.948
27.065
u_la0_top/rst_ao_Z
14.653
14.885
u_la0_top/internal_reg_force_triger_syn_Z[0]
16.948
=====
SETUP
10.117
16.948
27.065
u_la0_top/rst_ao_Z
14.653
14.885
u_la0_top/internal_reg_force_triger_syn_Z[1]
16.948
=====
SETUP
10.117
16.948
27.065
u_la0_top/rst_ao_Z
14.653
14.885
u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]
16.948
=====
SETUP
10.117
16.948
27.065
u_la0_top/rst_ao_Z
14.653
14.885
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]
16.948
=====
SETUP
10.117
16.948
27.065
u_la0_top/rst_ao_Z
14.653
14.885
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]
16.948
=====
SETUP
10.117
16.948
27.065
u_la0_top/rst_ao_Z
14.653
14.885
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]
16.948
=====
SETUP
10.117
16.948
27.065
u_la0_top/rst_ao_Z
14.653
14.885
u_la0_top/trigger_seq_start_Z
16.948
=====
SETUP
10.117
16.948
27.065
u_la0_top/rst_ao_Z
14.653
14.885
u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z
16.948
=====
SETUP
10.117
16.948
27.065
u_la0_top/rst_ao_Z
14.653
14.885
u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]
16.948
=====
SETUP
10.125
16.940
27.065
u_la0_top/rst_ao_Z
14.653
14.885
u_la0_top/capture_window_sel_Z[0]
16.940
=====
SETUP
10.125
16.940
27.065
u_la0_top/rst_ao_Z
14.653
14.885
u_la0_top/capture_window_sel_Z[1]
16.940
=====
SETUP
10.125
16.940
27.065
u_la0_top/rst_ao_Z
14.653
14.885
u_la0_top/capture_window_sel_Z[2]
16.940
=====
SETUP
10.125
16.940
27.065
u_la0_top/rst_ao_Z
14.653
14.885
u_la0_top/triger_level_cnt_Z[1]
16.940
=====
SETUP
10.125
16.940
27.065
u_la0_top/rst_ao_Z
14.653
14.885
u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]
16.940
=====
SETUP
10.125
16.940
27.065
u_la0_top/rst_ao_Z
14.653
14.885
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]
16.940
=====
SETUP
10.125
16.940
27.065
u_la0_top/rst_ao_Z
14.653
14.885
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]
16.940
=====
SETUP
10.125
16.940
27.065
u_la0_top/rst_ao_Z
14.653
14.885
u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]
16.940
=====
SETUP
10.125
16.940
27.065
u_la0_top/rst_ao_Z
14.653
14.885
u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]
16.940
=====
SETUP
10.125
16.940
27.065
u_la0_top/rst_ao_Z
14.653
14.885
u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]
16.940
=====
HOLD
0.061
2.278
2.217
u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z
2.076
2.278
u_la0_top/u_ao_mem_ctrl/mem_mem_0_3
2.278
=====
HOLD
0.061
2.278
2.217
u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z
2.076
2.278
u_la0_top/u_ao_mem_ctrl/mem_mem_0_2
2.278
=====
HOLD
0.061
2.278
2.217
u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z
2.076
2.278
u_la0_top/u_ao_mem_ctrl/mem_mem_0_1
2.278
=====
HOLD
0.061
2.278
2.217
u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z
2.076
2.278
u_la0_top/u_ao_mem_ctrl/mem_mem_0_0
2.278
=====
HOLD
0.240
2.399
2.159
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[9]
2.076
2.277
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g
2.399
=====
HOLD
0.240
2.399
2.159
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[9]
2.076
2.277
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r
2.399
=====
HOLD
0.253
2.752
2.499
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_Z[0]
2.076
2.277
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/N_73_i_cZ
2.408
2.752
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[0]
2.752
=====
HOLD
0.274
2.776
2.502
DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/tmds_g_d1_Z[5]
2.076
2.278
DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data_8_i_cZ[6]
2.544
2.776
DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data[6]
2.776
=====
HOLD
0.307
2.394
2.087
u_la0_top/internal_reg_start_syn_Z[0]
2.076
2.277
u_la0_top/internal_reg_start_syn_Z[1]
2.394
=====
HOLD
0.307
2.809
2.502
DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data[7]
2.491
2.692
DVI_RX_Top_inst/dvi2rgb_inst/dg_r[7]
2.809
=====
HOLD
0.310
2.397
2.087
DVI_RX_Top_inst/dvi2rgb_inst/vs_r
2.076
2.277
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_Z
2.397
=====
HOLD
0.310
2.397
2.087
DVI_RX_Top_inst/dvi2rgb_inst/db_r[0]
2.076
2.277
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[0]
2.397
=====
HOLD
0.310
2.397
2.087
DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/G_align_Z[18]
2.076
2.277
DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/G_align_Z[8]
2.397
=====
HOLD
0.314
1.184
0.871
I_clk_ibuf
0.000
0.675
EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[2]
0.860
1.061
EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[3]
1.184
=====
HOLD
0.314
1.184
0.871
I_clk_ibuf
0.000
0.675
EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[1]
0.860
1.061
EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[2]
1.184
=====
HOLD
0.317
1.188
0.871
I_clk_ibuf
0.000
0.675
EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[0]
0.860
1.061
EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/w_r_flag_Z
1.188
=====
HOLD
0.317
2.404
2.087
DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/R_align_Z[13]
2.076
2.277
DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/R_align_Z[3]
2.404
=====
HOLD
0.332
2.834
2.502
DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/tmds_g_d1_Z[5]
2.076
2.278
DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data_7_i_cZ[5]
2.544
2.834
DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data[5]
2.834
=====
HOLD
0.336
2.832
2.496
DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/B_align_Z[16]
2.076
2.278
DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/B_align_6_rep1
2.832
=====
HOLD
0.363
2.688
2.325
u_la0_top/u_ao_mem_ctrl/data_reg_Z[17]
2.076
2.278
u_la0_top/u_ao_mem_ctrl/mem_mem_0_1
2.688
=====
HOLD
0.378
2.703
2.325
u_la0_top/u_ao_mem_ctrl/data_reg_Z[12]
2.076
2.278
u_la0_top/u_ao_mem_ctrl/mem_mem_0_1
2.703
=====
HOLD
0.424
2.925
2.502
DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/tmds_g_d1_Z[8]
2.076
2.278
DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data_9_i_cZ[7]
2.693
2.925
DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data[7]
2.925
=====
HOLD
0.424
1.295
0.871
I_clk_ibuf
0.000
0.675
run_cnt_Z[4]
0.860
1.062
un3_run_cnt_1_cry_4_0
1.063
1.295
run_cnt_Z[4]
1.295
=====
HOLD
0.425
1.296
0.871
I_clk_ibuf
0.000
0.675
run_cnt_Z[24]
0.860
1.062
un3_run_cnt_1_cry_24_0
1.064
1.296
run_cnt_Z[24]
1.296
=====
HOLD
0.425
1.296
0.871
I_clk_ibuf
0.000
0.675
run_cnt_Z[6]
0.860
1.062
un3_run_cnt_1_cry_6_0
1.064
1.296
run_cnt_Z[6]
1.296
