m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/caie/intelFPGA/20.1/modelsim_ase
vbutton
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1731426944
!i10b 1
!s100 4]>@8GY`V:VjXOV7e^o>e0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IAfVPmO2kc`B;[ZC4iN:@32
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 d/home/caie/projects/system_verilog/tb_eduardo/sim
w1731108573
8/home/caie/projects/system_verilog/tb_eduardo/proto/button.sv
F/home/caie/projects/system_verilog/tb_eduardo/proto/button.sv
!i122 263
L0 1 70
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1731426944.000000
!s107 /home/caie/projects/system_verilog/tb_eduardo/proto/button.sv|
!s90 -reportprogress|300|-work|butao_ass_library_name|-sv|-stats=none|/home/caie/projects/system_verilog/tb_eduardo/proto/button.sv|
!i113 1
Z7 o-work butao_ass_library_name -sv
Z8 tCvgOpt 0
vprime
R0
R1
!i10b 1
!s100 iQUec6Q;zbi]E>oP:C4^W3
R2
IRUK@WXe8Yi3S7>l<lReSo1
R3
S1
R4
w1731383746
8/home/caie/projects/system_verilog/tb_eduardo/rtl/prime.sv
F/home/caie/projects/system_verilog/tb_eduardo/rtl/prime.sv
!i122 267
L0 37 107
R5
r1
!s85 0
31
R6
!s107 /home/caie/projects/system_verilog/tb_eduardo/rtl/prime.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/caie/projects/system_verilog/tb_eduardo/rtl/prime.sv|
!i113 1
Z9 o-work work -sv
R8
vprime_tb
R0
R1
!i10b 1
!s100 [[QPK`^B:99R`zT>H?8_T1
R2
IF<8UH6JKGAljTTbA71^n81
R3
S1
R4
w1731384268
8/home/caie/projects/system_verilog/tb_eduardo/sim/prime_tb.sv
F/home/caie/projects/system_verilog/tb_eduardo/sim/prime_tb.sv
!i122 266
L0 1 82
R5
r1
!s85 0
31
R6
!s107 /home/caie/projects/system_verilog/tb_eduardo/sim/prime_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/caie/projects/system_verilog/tb_eduardo/sim/prime_tb.sv|
!i113 1
R9
R8
vrz
R0
!s110 1731108999
!i10b 1
!s100 N@U]EH=HZb1995gIVSM[@1
R2
IFk8=aKoaL4h7P35W@DnhP1
R3
S1
R4
w1731108547
8/home/caie/projects/system_verilog/tb_eduardo/proto/rz.sv
F/home/caie/projects/system_verilog/tb_eduardo/proto/rz.sv
!i122 1
L0 1 32
R5
r1
!s85 0
31
!s108 1731108999.000000
!s107 /home/caie/projects/system_verilog/tb_eduardo/proto/rz.sv|
!s90 -reportprogress|300|-work|butao_ass_library_name|-sv|-stats=none|/home/caie/projects/system_verilog/tb_eduardo/proto/rz.sv|
!i113 1
R7
R8
vtestbench
R0
R1
!i10b 1
!s100 hEP:m72H[Ka4Z@6HBO25P1
R2
I85JEUAHAi8BUzaMJZC:Fj1
R3
S1
R4
w1731108601
8/home/caie/projects/system_verilog/tb_eduardo/sim/testbench.sv
F/home/caie/projects/system_verilog/tb_eduardo/sim/testbench.sv
!i122 264
L0 1 56
R5
r1
!s85 0
31
R6
!s107 /home/caie/projects/system_verilog/tb_eduardo/sim/testbench.sv|
!s90 -reportprogress|300|-work|butao_ass_library_name|-sv|-stats=none|/home/caie/projects/system_verilog/tb_eduardo/sim/testbench.sv|
!i113 1
R7
R8
vtoggler
R0
R1
!i10b 1
!s100 Z7c:^TZ>C02a8VV`Y_`g93
R2
IKU<2`BHm_CEY0ORX8P^Gn0
R3
S1
R4
w1731108532
8/home/caie/projects/system_verilog/tb_eduardo/rtl/toggler.sv
F/home/caie/projects/system_verilog/tb_eduardo/rtl/toggler.sv
!i122 265
L0 1 17
R5
r1
!s85 0
31
R6
!s107 /home/caie/projects/system_verilog/tb_eduardo/rtl/toggler.sv|
!s90 -reportprogress|300|-work|butao_ass_library_name|-sv|-stats=none|/home/caie/projects/system_verilog/tb_eduardo/rtl/toggler.sv|
!i113 1
R7
R8
vusuario
R0
R1
!i10b 1
!s100 0;P7@REiCkY`07Y5X[boN1
R2
I:f@Wb?C6N1@2U`SaM_imA1
R3
S1
R4
w1731426656
8/home/caie/projects/system_verilog/tb_eduardo/rtl/user.sv
F/home/caie/projects/system_verilog/tb_eduardo/rtl/user.sv
!i122 269
L0 82 28
R5
r1
!s85 0
31
R6
!s107 /home/caie/projects/system_verilog/tb_eduardo/rtl/user.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/caie/projects/system_verilog/tb_eduardo/rtl/user.sv|
!i113 1
R9
R8
vusuario_tb
R0
R1
!i10b 1
!s100 ICV@a=NPcePni83U?MkIc2
R2
IPVAal1_mM]JmCh8L_JAgM2
R3
S1
R4
w1731426933
8/home/caie/projects/system_verilog/tb_eduardo/sim/usuario_tb.sv
F/home/caie/projects/system_verilog/tb_eduardo/sim/usuario_tb.sv
!i122 268
L0 1 50
R5
r1
!s85 0
31
R6
!s107 /home/caie/projects/system_verilog/tb_eduardo/sim/usuario_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/caie/projects/system_verilog/tb_eduardo/sim/usuario_tb.sv|
!i113 1
R9
R8
