[["Moving the needle, computer architecture research in academe and industry.", ["William J. Dally"], "https://doi.org/10.1145/1815961.1815963", 0], ["WiDGET: Wisconsin decoupled grid execution tiles.", ["Yasuko Watanabe", "John D. Davis", "David A. Wood"], "https://doi.org/10.1145/1815961.1815965", 12], ["Forwardflow: a scalable core for power-constrained CMPs.", ["Dan Gibson", "David A. Wood"], "https://doi.org/10.1145/1815961.1815966", 12], ["Energy-performance tradeoffs in processor architecture and circuit design: a marginal cost analysis.", ["Omid Azizi", "Aqeel Mahesri", "Benjamin C. Lee", "Sanjay J. Patel", "Mark Horowitz"], "https://doi.org/10.1145/1815961.1815967", 11], ["Understanding sources of inefficiency in general-purpose chips.", ["Rehan Hameed", "Wajahat Qadeer", "Megan Wachs", "Omid Azizi", "Alex Solomatnikov", "Benjamin C. Lee", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "https://doi.org/10.1145/1815961.1815968", 11], ["Translation caching: skip, don't walk (the page table).", ["Thomas W. Barr", "Alan L. Cox", "Scott Rixner"], "https://doi.org/10.1145/1815961.1815970", 12], ["High performance cache replacement using re-reference interval prediction (RRIP).", ["Aamer Jaleel", "Kevin B. Theobald", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1145/1815961.1815971", 12], ["The virtual write queue: coordinating DRAM and last-level cache policies.", ["Jeffrey Stuecheli", "Dimitris Kaseridis", "David Daly", "Hillery C. Hunter", "Lizy K. John"], "https://doi.org/10.1145/1815961.1815972", 11], ["Reducing cache power with low-cost, multi-bit error-correcting codes.", ["Chris Wilkerson", "Alaa R. Alameldeen", "Zeshan Chishti", "Wei Wu", "Dinesh Somasekhar", "Shih-Lien Lu"], "https://doi.org/10.1145/1815961.1815973", 11], ["An intra-chip free-space optical interconnect.", ["Jing Xue", "Alok Garg", "Berkehan Ciftcioglu", "Jianyun Hu", "Shang Wang", "Ioannis Savidis", "Manish Jain", "Rebecca Berman", "Peng Liu", "Michael C. Huang", "Hui Wu", "Eby G. Friedman", "Gary Wicks", "Duncan Moore"], "https://doi.org/10.1145/1815961.1815975", 12], ["A\u00e9rgia: exploiting packet latency slack in on-chip networks.", ["Reetuparna Das", "Onur Mutlu", "Thomas Moscibroda", "Chita R. Das"], "https://doi.org/10.1145/1815961.1815976", 11], ["Silicon-photonic network architectures for scalable, power-efficient multi-chip systems.", ["Pranay Koka", "Michael O. McCracken", "Herb Schwetman", "Xuezhe Zheng", "Ron Ho", "Ashok V. Krishnamoorthy"], "https://doi.org/10.1145/1815961.1815977", 12], ["Re-architecting DRAM memory systems with monolithically integrated silicon photonics.", ["Scott Beamer", "Chen Sun", "Yong-Jin Kwon", "Ajay Joshi", "Christopher Batten", "Vladimir Stojanovic", "Krste Asanovic"], "https://doi.org/10.1145/1815961.1815978", 12], ["Use ECP, not ECC, for hard failures in resistive memories.", ["Stuart E. Schechter", "Gabriel H. Loh", "Karin Strauss", "Doug Burger"], "https://doi.org/10.1145/1815961.1815980", 12], ["Morphable memory system: a robust architecture for exploiting multi-level phase change memories.", ["Moinuddin K. Qureshi", "Michele Franceschini", "Luis Alfonso Lastras-Montano", "John P. Karidis"], "https://doi.org/10.1145/1815961.1815981", 10], ["SieveStore: a highly-selective, ensemble-level disk cache for cost-performance.", ["Timothy Pritchett", "Mithuna Thottethodi"], "https://doi.org/10.1145/1815961.1815982", 12], ["Rethinking DRAM design and organization for energy-constrained multi-cores.", ["Aniruddha N. Udipi", "Naveen Muralimanohar", "Niladrish Chatterjee", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"], "https://doi.org/10.1145/1815961.1815983", 12], ["LReplay: a pending period based deterministic replay scheme.", ["Yunji Chen", "Weiwu Hu", "Tianshi Chen", "Ruiyang Wu"], "https://doi.org/10.1145/1815961.1815985", 11], ["Timetraveler: exploiting acyclic races for optimizing memory race recording.", ["Gwendolyn Voskuilen", "Faraz Ahmad", "T. N. Vijaykumar"], "https://doi.org/10.1145/1815961.1815986", 12], ["Conflict exceptions: simplifying concurrent language semantics with precise hardware exceptions for data-races.", ["Brandon Lucia", "Luis Ceze", "Karin Strauss", "Shaz Qadeer", "Hans-Juergen Boehm"], "https://doi.org/10.1145/1815961.1815987", 12], ["ColorSafe: architectural support for debugging and dynamically avoiding multi-variable atomicity violations.", ["Brandon Lucia", "Luis Ceze", "Karin Strauss"], "https://doi.org/10.1145/1815961.1815988", 12], ["Shared caches in multicores: the good, the bad, and the ugly.", ["Mary Jane Irwin"], "https://doi.org/10.1145/1815961.1815990", 0], ["Dynamic warp subdivision for integrated branch and memory divergence tolerance.", ["Jiayuan Meng", "David Tarjan", "Kevin Skadron"], "https://doi.org/10.1145/1815961.1815992", 12], ["A dynamically configurable coprocessor for convolutional neural networks.", ["Srimat T. Chakradhar", "Murugan Sankaradass", "Venkata Jakkula", "Srihari Cadambi"], "https://doi.org/10.1145/1815961.1815993", 11], ["RETCON: transactional repair without replay.", ["Colin Blundell", "Arun Raghavan", "Milo M. K. Martin"], "https://doi.org/10.1145/1815961.1815995", 12], ["Thread tailor: dynamically weaving threads together for efficient, adaptive parallel applications.", ["Janghaeng Lee", "Haicheng Wu", "Madhumitha Ravichandran", "Nathan Clark"], "https://doi.org/10.1145/1815961.1815996", 10], ["An integrated GPU power and performance model.", ["Sunpyo Hong", "Hyesoon Kim"], "https://doi.org/10.1145/1815961.1815998", 10], ["A case for FAME: FPGA architecture model execution.", ["Zhangxi Tan", "Andrew Waterman", "Henry Cook", "Sarah Bird", "Krste Asanovic", "David A. Patterson"], "https://doi.org/10.1145/1815961.1815999", 12], ["Evolution of thread-level parallelism in desktop applications.", ["Geoffrey Blake", "Ronald G. Dreslinski", "Trevor N. Mudge", "Krisztian Flautner"], "https://doi.org/10.1145/1815961.1816000", 12], ["Web search using mobile cores: quantifying and mitigating the price of efficiency.", ["Vijay Janapa Reddi", "Benjamin C. Lee", "Trishul M. Chilimbi", "Kushagra Vaid"], "https://doi.org/10.1145/1815961.1816002", 12], ["The impact of management operations on the virtualized datacenter.", ["Vijayaraghavan Soundararajan", "Jennifer M. Anderson"], "https://doi.org/10.1145/1815961.1816003", 12], ["Energy proportional datacenter networks.", ["Dennis Abts", "Michael R. Marty", "Philip M. Wells", "Peter Klausler", "Hong Liu"], "https://doi.org/10.1145/1815961.1816004", 10], ["Improving the future by examining the past.", ["Charles P. Thacker"], "https://doi.org/10.1145/1815961.1816006", 0], ["The rebirth of neural networks.", ["Olivier Temam"], "https://doi.org/10.1145/1815961.1816008", 0], ["NoHype: virtualized cloud infrastructure without the virtualization.", ["Eric Keller", "Jakub Szefer", "Jennifer Rexford", "Ruby B. Lee"], "https://doi.org/10.1145/1815961.1816010", 12], ["Modeling critical sections in Amdahl's law and its implications for multicore design.", ["Stijn Eyerman", "Lieven Eeckhout"], "https://doi.org/10.1145/1815961.1816011", 9], ["Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing.", ["Xiaochen Guo", "Engin Ipek", "Tolga Soyata"], "https://doi.org/10.1145/1815961.1816012", 12], ["Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping.", ["Nak Hee Seong", "Dong Hyuk Woo", "Hsien-Hsin S. Lee"], "https://doi.org/10.1145/1815961.1816014", 12], ["IVEC: off-chip memory integrity protection for both security and reliability.", ["Ruirui C. Huang", "G. Edward Suh"], "https://doi.org/10.1145/1815961.1816015", 12], ["Sentry: light-weight auxiliary memory access control.", ["Arrvindh Shriraman", "Sandhya Dwarkadas"], "https://doi.org/10.1145/1815961.1816016", 12], ["Elastic cooperative caching: an autonomous dynamically adaptive memory hierarchy for chip multiprocessors.", ["Enric Herrero", "Jose Gonzalez", "Ramon Canal"], "https://doi.org/10.1145/1815961.1816018", 10], ["Cohesion: a hybrid memory model for accelerators.", ["John H. Kelm", "Daniel R. Johnson", "William Tuohy", "Steven S. Lumetta", "Sanjay J. Patel"], "https://doi.org/10.1145/1815961.1816019", 12], ["Data marshaling for multi-core architectures.", ["M. Aater Suleman", "Onur Mutlu", "Jose A. Joao", "Khubaib", "Yale N. Patt"], "https://doi.org/10.1145/1815961.1816020", 10], ["Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU.", ["Victor W. Lee", "Changkyu Kim", "Jatin Chhugani", "Michael Deisher", "Daehyun Kim", "Anthony D. Nguyen", "Nadathur Satish", "Mikhail Smelyanskiy", "Srinivas Chennupaty", "Per Hammarlund", "Ronak Singhal", "Pradeep Dubey"], "https://doi.org/10.1145/1815961.1816021", 10], ["Using hardware vulnerability factors to enhance AVF analysis.", ["Vilas Sridharan", "David R. Kaeli"], "https://doi.org/10.1145/1815961.1816023", 12], ["Necromancer: enhancing system throughput by animating dead cores.", ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Scott A. Mahlke"], "https://doi.org/10.1145/1815961.1816024", 12], ["Leveraging the core-level complementary effects of PVT variations to reduce timing emergencies in multi-core processors.", ["Guihai Yan", "Xiaoyao Liang", "Yinhe Han", "Xiaowei Li"], "https://doi.org/10.1145/1815961.1816025", 12], ["Relax: an architectural framework for software recovery of hardware faults.", ["Marc de Kruijf", "Shuou Nomura", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/1815961.1816026", 12]]