<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="mk1/test4.c:21:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 8 has been inferred" OldID="bb3.store.3" ID="res.seq" BundleName="bus_res" VarName="res" LoopLoc="mk1/test4.c:21:19" LoopName="VITIS_LOOP_21_1"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="mk1/test4.c:13:12" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 256 has been inferred" OldID="bb1.load.6" ID="A.seq" BundleName="bus_A" VarName="A" LoopLoc="mk1/test4.c:13:12" LoopName="main_loop"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="mk1/test4.c:13:12" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 256 has been inferred" OldID="bb1.load.8" ID="B.seq" BundleName="bus_B" VarName="B" LoopLoc="mk1/test4.c:13:12" LoopName="main_loop"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="mk1/test4.c:21:19" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since the size of type 'float' is greater than or equal to the max_widen_bitwidth threshold of '0'." ID="res.seq" BundleName="bus_res" VarName="res"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="mk1/test4.c:13:12" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since the size of type 'float' is greater than or equal to the max_widen_bitwidth threshold of '0'." ID="A.seq" BundleName="bus_A" VarName="A"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="mk1/test4.c:13:12" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since the size of type 'float' is greater than or equal to the max_widen_bitwidth threshold of '0'." ID="B.seq" BundleName="bus_B" VarName="B"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="mk1/test4.c:13:12" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 256 and bit width 32 in loop 'main_loop' has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings."/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="mk1/test4.c:13:12" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 256 and bit width 32 in loop 'main_loop' has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings."/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="mk1/test4.c:21:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 8 and bit width 32 in loop 'VITIS_LOOP_21_1' has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings."/>
</VitisHLS:BurstInfo>

