INFO:sim:172 - Generating IP...
Resolving generics for 'delayLineBRAM'...
Applying external generics to 'delayLineBRAM'...
Delivering associated files for 'delayLineBRAM'...
Delivering EJava files for 'delayLineBRAM'...
Generating implementation netlist for 'delayLineBRAM'...
INFO:sim - Pre-processing HDL files for 'delayLineBRAM'...
Running synthesis for 'delayLineBRAM'
Running ngcbuild...
Writing VEO instantiation template for 'delayLineBRAM'...
Writing Verilog behavioral simulation model for 'delayLineBRAM'...
WARNING:sim - Overwriting existing file
   /home/kyhu/Workspace/ISE/hdmi_centroid3/ipcore_dir/tmp/_cg/delayLineBRAM/doc/
   blk_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/kyhu/Workspace/ISE/hdmi_centroid3/ipcore_dir/tmp/_cg/delayLineBRAM
Generating ASY schematic symbol...
ERROR:sim:938 - Error while preparing for IP customization
ERROR:sim - Failed to initialize IP model.
WARNING:sim:946 - Failed to initialise IP Model for ASY schematic symbol
ERROR:sim:944 - Failed to generate ASY schematic symbol.
ERROR:sim - Failed to generate 'delayLineBRAM'.  Failed to initialise IP Model
   for ASY schematic symbol

Wrote CGP file for project 'delayLineBRAM'.
