# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../InstructionDecoder/InstructionDecoder.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../../InstructionDecoder/InstructionDecoder.srcs/sources_1/new/InstructionDecoder.vhd" \
"../../../../Nanoprocessor.srcs/sim_1/imports/dinur/Project/InstructionDecoder/InstructionDecoder.srcs/sim_1/new/InstructionDecoderSim.vhd" \

# Do not sort compile order
nosort
