{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-220,-224",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port pcie0_refclk -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD -left
preplace port qsfp0_clk -pg 1 -lvl 0 -x 0 -y 440 -defaultsOSRD
preplace port qsfp0_gt -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD -left
preplace port qsfp1_gt -pg 1 -lvl 0 -x 0 -y 480 -defaultsOSRD -left
preplace port qsfp1_clk -pg 1 -lvl 0 -x 0 -y 460 -defaultsOSRD
preplace port port-id_pcie_perst_l -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace portBus qsfp0_leds -pg 1 -lvl 5 -x 1260 -y 530 -defaultsOSRD
preplace portBus qsfp1_leds -pg 1 -lvl 5 -x 1260 -y 550 -defaultsOSRD
preplace portBus hbm_cattrip -pg 1 -lvl 5 -x 1260 -y 60 -defaultsOSRD
preplace inst pcie -pg 1 -lvl 1 -x 160 -y 260 -defaultsOSRD -pinDir M_AXI_B right -pinY M_AXI_B 20R -pinDir pcie_mgt left -pinY pcie_mgt 20L -pinDir pcie_refclk left -pinY pcie_refclk 40L -pinDir axi_aclk right -pinY axi_aclk 40R -pinBusDir axi_aresetn right -pinBusY axi_aresetn 60R -pinDir sys_rst_n left -pinY sys_rst_n 60L
preplace inst ethernet -pg 1 -lvl 3 -x 770 -y 300 -swap {16 1 2 3 4 13 6 7 5 9 10 11 12 8 14 15 0 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 41 35 36 37 38 39 40 34 42 43 44 45 46 47 49 51 50 48} -defaultsOSRD -pinDir qsfp1_gt left -pinY qsfp1_gt 180L -pinDir qsfp1_clk left -pinY qsfp1_clk 160L -pinDir qsfp0_gt left -pinY qsfp0_gt 120L -pinDir qsfp0_clk left -pinY qsfp0_clk 140L -pinDir S_AXI_ETH_STATUS left -pinY S_AXI_ETH_STATUS 20L -pinDir ETH0_RX right -pinY ETH0_RX 40R -pinDir ETH1_RX right -pinY ETH1_RX 20R -pinDir qsfp1_up right -pinY qsfp1_up 190R -pinDir qsfp0_up right -pinY qsfp0_up 210R -pinDir sys_clk left -pinY sys_clk 200L -pinDir sys_resetn right -pinY sys_resetn 100R
preplace inst smartconnect -pg 1 -lvl 2 -x 460 -y 40 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 78 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 38 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 240L -pinDir M00_AXI right -pinY M00_AXI 180R -pinDir M01_AXI right -pinY M01_AXI 120R -pinDir M02_AXI right -pinY M02_AXI 20R -pinDir M03_AXI right -pinY M03_AXI 200R -pinDir M04_AXI right -pinY M04_AXI 220R -pinDir M05_AXI right -pinY M05_AXI 280R -pinDir aclk left -pinY aclk 260L -pinDir aresetn left -pinY aresetn 280L
preplace inst datapath_checker -pg 1 -lvl 4 -x 1080 -y 140 -swap {18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 72 19 20 21 22 23 24 52 26 27 28 29 30 31 25 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 32 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 0 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 96 95} -defaultsOSRD -pinDir S_AXI_CC left -pinY S_AXI_CC 80L -pinDir eth0_rx left -pinY eth0_rx 200L -pinDir eth1_rx left -pinY eth1_rx 180L -pinDir S_AXI_MC left -pinY S_AXI_MC 100L -pinDir S_AXI_ER0 left -pinY S_AXI_ER0 120L -pinDir S_AXI_ER1 left -pinY S_AXI_ER1 20L -pinDir clk left -pinY clk 220L -pinDir resetn left -pinY resetn 240L -pinDir sys_resetn_out left -pinY sys_resetn_out 260L -pinDir ch0_ok right -pinY ch0_ok 260R -pinDir ch1_ok right -pinY ch1_ok 240R
preplace inst status_leds -pg 1 -lvl 4 -x 1080 -y 470 -swap {1 0 2 3 4 5} -defaultsOSRD -pinDir qsfp0_up left -pinY qsfp0_up 40L -pinDir qsfp1_up left -pinY qsfp1_up 20L -pinDir chan0_ok right -pinY chan0_ok 20R -pinDir chan1_ok right -pinY chan1_ok 40R -pinBusDir qsfp0_leds right -pinBusY qsfp0_leds 60R -pinBusDir qsfp1_leds right -pinBusY qsfp1_leds 80R
preplace inst axi_revision -pg 1 -lvl 3 -x 770 -y 40 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir AXI_ACLK left -pinY AXI_ACLK 60L -pinDir AXI_ARESETN left -pinY AXI_ARESETN 40L
preplace inst zero -pg 1 -lvl 4 -x 1080 -y 40 -defaultsOSRD -pinBusDir dout right -pinBusY dout 20R
preplace netloc axi_resetn_1 1 3 1 N 400
preplace netloc datapath_checker_chan0_ok 1 4 1 1220 400n
preplace netloc datapath_checker_chan1_ok 1 4 1 1240 380n
preplace netloc ethernet_qsfp0_up 1 3 1 N 510
preplace netloc ethernet_qsfp1_up 1 3 1 N 490
preplace netloc pcie_axi_aclk 1 1 3 320 400 620 180 940J
preplace netloc source_200Mhz_resetn 1 1 3 300 380 600 200 920J
preplace netloc status_leds_qsfp0_leds 1 4 1 N 530
preplace netloc status_leds_qsfp1_leds 1 4 1 N 550
preplace netloc sys_rst_n_0_1 1 0 1 N 320
preplace netloc zero_dout 1 4 1 N 60
preplace netloc S_AXI_ER_1 1 2 2 NJ 260 NJ
preplace netloc S_AXI_MC_1 1 2 2 NJ 240 NJ
preplace netloc cmac_usplus_0_gt_serial_port 1 0 3 NJ 420 NJ 420 N
preplace netloc eth_1_qsfp_gt 1 0 3 NJ 480 NJ 480 N
preplace netloc ethernet_ETH0_RX 1 3 1 N 340
preplace netloc ethernet_ETH1_RX 1 3 1 N 320
preplace netloc gt_ref_clk_0_1 1 0 3 NJ 440 NJ 440 N
preplace netloc pcie_refclk_1 1 0 1 NJ 300
preplace netloc qsfp_clk_0_1 1 0 3 NJ 460 NJ 460 N
preplace netloc smartconnect_M00_AXI 1 2 2 NJ 220 NJ
preplace netloc smartconnect_M01_AXI 1 2 2 N 160 NJ
preplace netloc smartconnect_M02_AXI 1 2 1 N 60
preplace netloc smartconnect_M05_AXI 1 2 1 N 320
preplace netloc xdma_0_M_AXI_B 1 1 1 N 280
preplace netloc xdma_0_pcie_mgt 1 0 1 NJ 280
levelinfo -pg 1 0 160 460 770 1080 1260
pagesize -pg 1 -db -bbox -sgen -140 0 1430 610
",
   "No Loops_ScaleFactor":"0.831418",
   "No Loops_TopLeft":"-136,-58",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port clk_200mhz -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace portBus clk -pg 1 -lvl 3 -x 670 -y 60 -defaultsOSRD
preplace portBus resetn -pg 1 -lvl 3 -x 670 -y 220 -defaultsOSRD
preplace inst proc_sys_reset -pg 1 -lvl 2 -x 470 -y 180 -defaultsOSRD
preplace inst clock_buffer_100MHz -pg 1 -lvl 1 -x 150 -y 60 -defaultsOSRD
preplace inst one -pg 1 -lvl 1 -x 150 -y 160 -defaultsOSRD
preplace netloc clock_buffer_100MHz_IBUF_OUT 1 1 2 280 60 NJ
preplace netloc one_dout 1 1 1 NJ 160
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 1 NJ 220
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 60
levelinfo -pg 1 0 150 470 670
pagesize -pg 1 -db -bbox -sgen -140 0 800 280
"
}
{
   "da_axi4_cnt":"7"
}
