
CM530.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08003000  08003000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002388  08003134  08003134  00003134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         00000010  20000000  080054bc  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000048  20000010  080054cc  00008010  2**2
                  ALLOC
  4 ._usrstack    00000100  20000058  08005514  00008010  2**0
                  ALLOC
  5 .comment      0000001f  00000000  00000000  00008010  2**0
                  CONTENTS, READONLY
  6 .ARM.attributes 00000031  00000000  00000000  0000802f  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000208  00000000  00000000  00008060  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   000076e3  00000000  00000000  00008268  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001a37  00000000  00000000  0000f94b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000016ad  00000000  00000000  00011382  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  0000182c  00000000  00000000  00012a30  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00002be4  00000000  00000000  0001425c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000476b  00000000  00000000  00016e40  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000030  00000000  00000000  0001b5ab  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08003000 <g_pfnVectors>:
 8003000:	20010000 	andcs	r0, r1, r0
 8003004:	0800539d 	stmdaeq	r0, {r0, r2, r3, r4, r7, r8, r9, ip, lr}
 8003008:	08003175 	stmdaeq	r0, {r0, r2, r4, r5, r6, r8, ip, sp}
 800300c:	08003177 	stmdaeq	r0, {r0, r1, r2, r4, r5, r6, r8, ip, sp}
 8003010:	08003179 	stmdaeq	r0, {r0, r3, r4, r5, r6, r8, ip, sp}
 8003014:	0800317b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, r8, ip, sp}
 8003018:	0800317d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r8, ip, sp}
	...
 800302c:	08003181 	stmdaeq	r0, {r0, r7, r8, ip, sp}
 8003030:	0800317f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, r8, ip, sp}
 8003034:	00000000 	andeq	r0, r0, r0
 8003038:	08003183 	stmdaeq	r0, {r0, r1, r7, r8, ip, sp}
 800303c:	08003185 	stmdaeq	r0, {r0, r2, r7, r8, ip, sp}
 8003040:	08003189 	stmdaeq	r0, {r0, r3, r7, r8, ip, sp}
 8003044:	0800318b 	stmdaeq	r0, {r0, r1, r3, r7, r8, ip, sp}
 8003048:	0800318d 	stmdaeq	r0, {r0, r2, r3, r7, r8, ip, sp}
 800304c:	0800318f 	stmdaeq	r0, {r0, r1, r2, r3, r7, r8, ip, sp}
 8003050:	08003191 	stmdaeq	r0, {r0, r4, r7, r8, ip, sp}
 8003054:	08003193 	stmdaeq	r0, {r0, r1, r4, r7, r8, ip, sp}
 8003058:	08003195 	stmdaeq	r0, {r0, r2, r4, r7, r8, ip, sp}
 800305c:	08003197 	stmdaeq	r0, {r0, r1, r2, r4, r7, r8, ip, sp}
 8003060:	08003199 	stmdaeq	r0, {r0, r3, r4, r7, r8, ip, sp}
 8003064:	0800319b 	stmdaeq	r0, {r0, r1, r3, r4, r7, r8, ip, sp}
 8003068:	0800319d 	stmdaeq	r0, {r0, r2, r3, r4, r7, r8, ip, sp}
	...
 8003088:	080031ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, ip, sp}
 800308c:	080031af 	stmdaeq	r0, {r0, r1, r2, r3, r5, r7, r8, ip, sp}
 8003090:	080031b1 	stmdaeq	r0, {r0, r4, r5, r7, r8, ip, sp}
 8003094:	080031b3 	stmdaeq	r0, {r0, r1, r4, r5, r7, r8, ip, sp}
 8003098:	080031b5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r8, ip, sp}
 800309c:	080031b7 	stmdaeq	r0, {r0, r1, r2, r4, r5, r7, r8, ip, sp}
 80030a0:	080031b9 	stmdaeq	r0, {r0, r3, r4, r5, r7, r8, ip, sp}
 80030a4:	080031bb 	stmdaeq	r0, {r0, r1, r3, r4, r5, r7, r8, ip, sp}
 80030a8:	080031bd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r7, r8, ip, sp}
 80030ac:	080031bf 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r7, r8, ip, sp}
 80030b0:	080031c1 	stmdaeq	r0, {r0, r6, r7, r8, ip, sp}
 80030b4:	080031c5 	stmdaeq	r0, {r0, r2, r6, r7, r8, ip, sp}
 80030b8:	080031c7 	stmdaeq	r0, {r0, r1, r2, r6, r7, r8, ip, sp}
 80030bc:	080031c9 	stmdaeq	r0, {r0, r3, r6, r7, r8, ip, sp}
 80030c0:	080031cb 	stmdaeq	r0, {r0, r1, r3, r6, r7, r8, ip, sp}
 80030c4:	080031cd 	stmdaeq	r0, {r0, r2, r3, r6, r7, r8, ip, sp}
 80030c8:	080031cf 	stmdaeq	r0, {r0, r1, r2, r3, r6, r7, r8, ip, sp}
 80030cc:	080031d1 	stmdaeq	r0, {r0, r4, r6, r7, r8, ip, sp}
 80030d0:	080031d3 	stmdaeq	r0, {r0, r1, r4, r6, r7, r8, ip, sp}
 80030d4:	080031d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8, ip, sp}
 80030d8:	080031d9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r8, ip, sp}
 80030dc:	080031db 	stmdaeq	r0, {r0, r1, r3, r4, r6, r7, r8, ip, sp}
 80030e0:	080031df 	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, r8, ip, sp}
 80030e4:	080031e1 	stmdaeq	r0, {r0, r5, r6, r7, r8, ip, sp}
 80030e8:	080031e3 	stmdaeq	r0, {r0, r1, r5, r6, r7, r8, ip, sp}
 80030ec:	080031e5 	stmdaeq	r0, {r0, r2, r5, r6, r7, r8, ip, sp}
 80030f0:	080031e7 	stmdaeq	r0, {r0, r1, r2, r5, r6, r7, r8, ip, sp}
 80030f4:	080031e9 	stmdaeq	r0, {r0, r3, r5, r6, r7, r8, ip, sp}
 80030f8:	080031eb 	stmdaeq	r0, {r0, r1, r3, r5, r6, r7, r8, ip, sp}
 80030fc:	080031ed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, r8, ip, sp}
 8003100:	080031ef 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, r7, r8, ip, sp}
 8003104:	080031f1 	stmdaeq	r0, {r0, r4, r5, r6, r7, r8, ip, sp}
 8003108:	080031f3 	stmdaeq	r0, {r0, r1, r4, r5, r6, r7, r8, ip, sp}
 800310c:	080031f5 	stmdaeq	r0, {r0, r2, r4, r5, r6, r7, r8, ip, sp}
 8003110:	080031f7 	stmdaeq	r0, {r0, r1, r2, r4, r5, r6, r7, r8, ip, sp}
 8003114:	080031f9 	stmdaeq	r0, {r0, r3, r4, r5, r6, r7, r8, ip, sp}
 8003118:	080031fb 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, r7, r8, ip, sp}
 800311c:	080031fd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r7, r8, ip, sp}
 8003120:	080031ff 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}
 8003124:	08003201 	stmdaeq	r0, {r0, r9, ip, sp}
 8003128:	08003203 	stmdaeq	r0, {r0, r1, r9, ip, sp}
 800312c:	08003205 	stmdaeq	r0, {r0, r2, r9, ip, sp}
 8003130:	0000f85f 	andeq	pc, r0, pc, asr r8	; <UNPREDICTABLE>

Disassembly of section .text:

08003134 <__TIM2_ISR>:
	return 0;
}


void __TIM2_ISR()
{
 8003134:	b508      	push	{r3, lr}
	if(TIM_GetITStatus(TIM2, TIM_IT_CC1) != RESET)
 8003136:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800313a:	2102      	movs	r1, #2
 800313c:	f001 ff44 	bl	8004fc8 <TIM_GetITStatus>
 8003140:	b150      	cbz	r0, 8003158 <__TIM2_ISR+0x24>
	{
		TxDString("LOLO \n \r");
 8003142:	4806      	ldr	r0, [pc, #24]	; (800315c <__TIM2_ISR+0x28>)
 8003144:	f000 f936 	bl	80033b4 <TxDString>
		TIM2->SR &= ~TIM_IT_CC1;
 8003148:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800314c:	8a13      	ldrh	r3, [r2, #16]
 800314e:	f023 0302 	bic.w	r3, r3, #2
 8003152:	041b      	lsls	r3, r3, #16
 8003154:	0c1b      	lsrs	r3, r3, #16
 8003156:	8213      	strh	r3, [r2, #16]
 8003158:	bd08      	pop	{r3, pc}
 800315a:	bf00      	nop
 800315c:	080054b0 	stmdaeq	r0, {r4, r5, r7, sl, ip, lr}

08003160 <__ISR_DELAY>:
}


void __ISR_DELAY(void)
{
	if (gwTimingDelay != 0x00)
 8003160:	4b03      	ldr	r3, [pc, #12]	; (8003170 <__ISR_DELAY+0x10>)
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	b112      	cbz	r2, 800316c <__ISR_DELAY+0xc>
		gwTimingDelay--;
 8003166:	681a      	ldr	r2, [r3, #0]
 8003168:	3a01      	subs	r2, #1
 800316a:	601a      	str	r2, [r3, #0]
 800316c:	4770      	bx	lr
 800316e:	bf00      	nop
 8003170:	20000010 	andcs	r0, r0, r0, lsl r0

08003174 <NMIException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
 8003174:	4770      	bx	lr

08003176 <HardFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
 8003176:	e7fe      	b.n	8003176 <HardFaultException>

08003178 <MemManageException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
 8003178:	e7fe      	b.n	8003178 <MemManageException>

0800317a <BusFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
 800317a:	e7fe      	b.n	800317a <BusFaultException>

0800317c <UsageFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
 800317c:	e7fe      	b.n	800317c <UsageFaultException>

0800317e <DebugMonitor>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
 800317e:	4770      	bx	lr

08003180 <SVCHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
 8003180:	4770      	bx	lr

08003182 <PendSVC>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
 8003182:	4770      	bx	lr

08003184 <SysTickHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SysTickHandler(void)
{
	__ISR_DELAY();
 8003184:	f7ff bfec 	b.w	8003160 <__ISR_DELAY>

08003188 <WWDG_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
 8003188:	4770      	bx	lr

0800318a <PVD_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
 800318a:	4770      	bx	lr

0800318c <TAMPER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
 800318c:	4770      	bx	lr

0800318e <RTC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
 800318e:	4770      	bx	lr

08003190 <FLASH_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
 8003190:	4770      	bx	lr

08003192 <RCC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
 8003192:	4770      	bx	lr

08003194 <EXTI0_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
 8003194:	4770      	bx	lr

08003196 <EXTI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
 8003196:	4770      	bx	lr

08003198 <EXTI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
 8003198:	4770      	bx	lr

0800319a <EXTI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
 800319a:	4770      	bx	lr

0800319c <EXTI4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
 800319c:	4770      	bx	lr

0800319e <DMA1_Channel1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel1_IRQHandler(void)
{
 800319e:	4770      	bx	lr

080031a0 <DMA1_Channel2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel2_IRQHandler(void)
{
 80031a0:	4770      	bx	lr

080031a2 <DMA1_Channel3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel3_IRQHandler(void)
{
 80031a2:	4770      	bx	lr

080031a4 <DMA1_Channel4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel4_IRQHandler(void)
{
 80031a4:	4770      	bx	lr

080031a6 <DMA1_Channel5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel5_IRQHandler(void)
{
 80031a6:	4770      	bx	lr

080031a8 <DMA1_Channel6_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel6_IRQHandler(void)
{
 80031a8:	4770      	bx	lr

080031aa <DMA1_Channel7_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel7_IRQHandler(void)
{
 80031aa:	4770      	bx	lr

080031ac <ADC1_2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/

void ADC1_2_IRQHandler(void)
{
 80031ac:	4770      	bx	lr

080031ae <USB_HP_CAN_TX_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
 80031ae:	4770      	bx	lr

080031b0 <USB_LP_CAN_RX0_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
 80031b0:	4770      	bx	lr

080031b2 <CAN_RX1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
 80031b2:	4770      	bx	lr

080031b4 <CAN_SCE_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
 80031b4:	4770      	bx	lr

080031b6 <EXTI9_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
 80031b6:	4770      	bx	lr

080031b8 <TIM1_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
 80031b8:	4770      	bx	lr

080031ba <TIM1_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
 80031ba:	4770      	bx	lr

080031bc <TIM1_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
 80031bc:	4770      	bx	lr

080031be <TIM1_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
 80031be:	4770      	bx	lr

080031c0 <TIM2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM2_IRQHandler(void)
{
	__TIM2_ISR();
 80031c0:	f7ff bfb8 	b.w	8003134 <__TIM2_ISR>

080031c4 <TIM3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
 80031c4:	4770      	bx	lr

080031c6 <TIM4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
 80031c6:	4770      	bx	lr

080031c8 <I2C1_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
 80031c8:	4770      	bx	lr

080031ca <I2C1_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
 80031ca:	4770      	bx	lr

080031cc <I2C2_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
 80031cc:	4770      	bx	lr

080031ce <I2C2_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
 80031ce:	4770      	bx	lr

080031d0 <SPI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
 80031d0:	4770      	bx	lr

080031d2 <SPI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
 80031d2:	4770      	bx	lr

080031d4 <USART1_IRQHandler>:
* Return         : None
*******************************************************************************/
void USART1_IRQHandler(void)
{
	//RxD0Interrupt();
	DXL_RX_interrupt();
 80031d4:	f000 b9f2 	b.w	80035bc <DXL_RX_interrupt>

080031d8 <USART2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
 80031d8:	4770      	bx	lr

080031da <USART3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
	__PC_com_RX_ISR();
 80031da:	f000 b95f 	b.w	800349c <__PC_com_RX_ISR>

080031de <EXTI15_10_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 80031de:	4770      	bx	lr

080031e0 <RTCAlarm_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
 80031e0:	4770      	bx	lr

080031e2 <USBWakeUp_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
 80031e2:	4770      	bx	lr

080031e4 <TIM8_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
 80031e4:	4770      	bx	lr

080031e6 <TIM8_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
 80031e6:	4770      	bx	lr

080031e8 <TIM8_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
 80031e8:	4770      	bx	lr

080031ea <TIM8_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
 80031ea:	4770      	bx	lr

080031ec <ADC3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
 80031ec:	4770      	bx	lr

080031ee <FSMC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
 80031ee:	4770      	bx	lr

080031f0 <SDIO_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
 80031f0:	4770      	bx	lr

080031f2 <TIM5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
 80031f2:	4770      	bx	lr

080031f4 <SPI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
 80031f4:	4770      	bx	lr

080031f6 <UART4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
 80031f6:	4770      	bx	lr

080031f8 <UART5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
 80031f8:	4770      	bx	lr

080031fa <TIM6_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
 80031fa:	4770      	bx	lr

080031fc <TIM7_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
 80031fc:	4770      	bx	lr

080031fe <DMA2_Channel1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
 80031fe:	4770      	bx	lr

08003200 <DMA2_Channel2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
 8003200:	4770      	bx	lr

08003202 <DMA2_Channel3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
 8003202:	4770      	bx	lr

08003204 <DMA2_Channel4_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
 8003204:	4770      	bx	lr
	...

08003208 <RCC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_Configuration(void)
{
 8003208:	b510      	push	{r4, lr}
	ErrorStatus HSEStartUpStatus;
	/* RCC system reset(for debug purpose) */
	RCC_DeInit();
 800320a:	f000 ffe5 	bl	80041d8 <RCC_DeInit>

	/* Enable HSE */
	RCC_HSEConfig(RCC_HSE_ON);
 800320e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8003212:	f000 ffff 	bl	8004214 <RCC_HSEConfig>

	/* Wait till HSE is ready */
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8003216:	f001 f94f 	bl	80044b8 <RCC_WaitForHSEStartUp>

	if(HSEStartUpStatus == SUCCESS)
 800321a:	2801      	cmp	r0, #1

	/* Enable HSE */
	RCC_HSEConfig(RCC_HSE_ON);

	/* Wait till HSE is ready */
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 800321c:	4604      	mov	r4, r0

	if(HSEStartUpStatus == SUCCESS)
 800321e:	d00d      	beq.n	800323c <RCC_Configuration+0x34>
	}

	/* Enable peripheral clocks --------------------------------------------------*/

	/* Enable USART1 and GPIOB clocks */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOB, ENABLE);
 8003220:	f244 0008 	movw	r0, #16392	; 0x4008
 8003224:	2101      	movs	r1, #1
 8003226:	f001 f8f1 	bl	800440c <RCC_APB2PeriphClockCmd>

	/* Enable USART3 clocks */
	RCC_APB1PeriphClockCmd ( RCC_APB1Periph_USART3 | RCC_APB1Periph_TIM2, ENABLE);
 800322a:	4817      	ldr	r0, [pc, #92]	; (8003288 <RCC_Configuration+0x80>)
 800322c:	2101      	movs	r1, #1
 800322e:	f001 f8f9 	bl	8004424 <RCC_APB1PeriphClockCmd>

	PWR_BackupAccessCmd(ENABLE);
}
 8003232:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOB, ENABLE);

	/* Enable USART3 clocks */
	RCC_APB1PeriphClockCmd ( RCC_APB1Periph_USART3 | RCC_APB1Periph_TIM2, ENABLE);

	PWR_BackupAccessCmd(ENABLE);
 8003236:	2001      	movs	r0, #1
 8003238:	f000 bf77 	b.w	800412a <PWR_BackupAccessCmd>
	HSEStartUpStatus = RCC_WaitForHSEStartUp();

	if(HSEStartUpStatus == SUCCESS)
	{
		/* Enable Prefetch Buffer */
		FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 800323c:	2010      	movs	r0, #16
 800323e:	f000 fa85 	bl	800374c <FLASH_PrefetchBufferCmd>

		/* Flash 2 wait state */
		FLASH_SetLatency(FLASH_Latency_2);
 8003242:	2002      	movs	r0, #2
 8003244:	f000 fa6a 	bl	800371c <FLASH_SetLatency>

		/* HCLK = SYSCLK */
		RCC_HCLKConfig(RCC_SYSCLK_Div1);
 8003248:	2000      	movs	r0, #0
 800324a:	f001 f831 	bl	80042b0 <RCC_HCLKConfig>

		/* PCLK2 = HCLK */
		RCC_PCLK2Config(RCC_HCLK_Div1);
 800324e:	2000      	movs	r0, #0
 8003250:	f001 f842 	bl	80042d8 <RCC_PCLK2Config>

		/* PCLK1 = HCLK/2 */
		RCC_PCLK1Config(RCC_HCLK_Div2);
 8003254:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003258:	f001 f834 	bl	80042c4 <RCC_PCLK1Config>

		/* PLLCLK = 8MHz * 9 = 72 MHz */
		RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 800325c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8003260:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 8003264:	f001 f802 	bl	800426c <RCC_PLLConfig>

		/* Enable PLL */
		RCC_PLLCmd(ENABLE);
 8003268:	4620      	mov	r0, r4
 800326a:	f001 f809 	bl	8004280 <RCC_PLLCmd>

		/* Wait till PLL is ready */
		while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 800326e:	2039      	movs	r0, #57	; 0x39
 8003270:	f001 f90e 	bl	8004490 <RCC_GetFlagStatus>
 8003274:	2800      	cmp	r0, #0
 8003276:	d0fa      	beq.n	800326e <RCC_Configuration+0x66>
		{
		}

		/* Select PLL as system clock source */
		RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8003278:	2002      	movs	r0, #2
 800327a:	f001 f807 	bl	800428c <RCC_SYSCLKConfig>

		/* Wait till PLL is used as system clock source */
		while(RCC_GetSYSCLKSource() != 0x08)
 800327e:	f001 f80f 	bl	80042a0 <RCC_GetSYSCLKSource>
 8003282:	2808      	cmp	r0, #8
 8003284:	d1fb      	bne.n	800327e <RCC_Configuration+0x76>
 8003286:	e7cb      	b.n	8003220 <RCC_Configuration+0x18>
 8003288:	00040001 	andeq	r0, r4, r1

0800328c <NVIC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 800328c:	b537      	push	{r0, r1, r2, r4, r5, lr}
	#ifdef  VECT_TAB_RAM
		// Set the Vector Table base location at 0x20000000
		NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
	#else  // VECT_TAB_FLASH
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
 800328e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8003292:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8003296:	f000 fe85 	bl	8003fa4 <NVIC_SetVectorTable>
	#endif

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 800329a:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800329e:	f000 fdd7 	bl	8003e50 <NVIC_PriorityGroupConfig>

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80032a2:	2500      	movs	r5, #0
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80032a4:	2401      	movs	r4, #1

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80032a6:	2325      	movs	r3, #37	; 0x25
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80032a8:	a801      	add	r0, sp, #4

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80032aa:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80032ae:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80032b2:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80032b6:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80032ba:	f000 fdd3 	bl	8003e64 <NVIC_Init>

	// Enable the TIM2 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80032be:	231c      	movs	r3, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80032c0:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	// Enable the TIM2 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80032c2:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80032c6:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80032ca:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80032ce:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80032d2:	f000 fdc7 	bl	8003e64 <NVIC_Init>
}
 80032d6:	b003      	add	sp, #12
 80032d8:	bd30      	pop	{r4, r5, pc}

080032da <GPIO_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 80032da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80032dc:	4c1e      	ldr	r4, [pc, #120]	; (8003358 <GPIO_Configuration+0x7e>)
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 80032de:	a801      	add	r0, sp, #4
 80032e0:	f000 fd03 	bl	8003cea <GPIO_StructInit>
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80032e4:	2604      	movs	r6, #4
{
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD;
 80032e6:	2330      	movs	r3, #48	; 0x30
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80032e8:	2703      	movs	r7, #3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80032ea:	2510      	movs	r5, #16
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80032ec:	4620      	mov	r0, r4
 80032ee:	a901      	add	r1, sp, #4
{
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD;
 80032f0:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80032f4:	f88d 7006 	strb.w	r7, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80032f8:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80032fc:	f000 fca7 	bl	8003c4e <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
 8003300:	f44f 6308 	mov.w	r3, #2176	; 0x880
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003304:	4620      	mov	r0, r4
 8003306:	eb0d 0106 	add.w	r1, sp, r6
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
 800330a:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800330e:	f88d 6007 	strb.w	r6, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003312:	f000 fc9c 	bl	8003c4e <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
 8003316:	f44f 6388 	mov.w	r3, #1088	; 0x440
 800331a:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800331e:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8003320:	2318      	movs	r3, #24
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003322:	eb0d 0106 	add.w	r1, sp, r6
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8003326:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800332a:	f88d 7006 	strb.w	r7, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800332e:	f000 fc8e 	bl	8003c4e <GPIO_Init>

	GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);
 8003332:	4630      	mov	r0, r6
 8003334:	2101      	movs	r1, #1
 8003336:	f000 fd19 	bl	8003d6c <GPIO_PinRemapConfig>
	GPIO_PinRemapConfig( GPIO_Remap_SWJ_Disable, ENABLE);
 800333a:	4808      	ldr	r0, [pc, #32]	; (800335c <GPIO_Configuration+0x82>)
 800333c:	2101      	movs	r1, #1
 800333e:	f000 fd15 	bl	8003d6c <GPIO_PinRemapConfig>

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 8003342:	4620      	mov	r0, r4
 8003344:	4629      	mov	r1, r5
 8003346:	f000 fcec 	bl	8003d22 <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 800334a:	4620      	mov	r0, r4
 800334c:	2120      	movs	r1, #32
 800334e:	f000 fce6 	bl	8003d1e <GPIO_SetBits>
}
 8003352:	b003      	add	sp, #12
 8003354:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003356:	bf00      	nop
 8003358:	40010c00 	andmi	r0, r1, r0, lsl #24
 800335c:	00300400 	eorseq	r0, r0, r0, lsl #8

08003360 <SysTick_Configuration>:


void SysTick_Configuration(void)
{
 8003360:	b508      	push	{r3, lr}
	  /* SysTick end of count event each 1us with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9);
 8003362:	2009      	movs	r0, #9
 8003364:	f001 f8e4 	bl	8004530 <SysTick_SetReload>

	  /* Enable SysTick interrupt */
	  SysTick_ITConfig(ENABLE);
}
 8003368:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
	  /* SysTick end of count event each 1us with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9);

	  /* Enable SysTick interrupt */
	  SysTick_ITConfig(ENABLE);
 800336c:	2001      	movs	r0, #1
 800336e:	f001 b8f9 	b.w	8004564 <SysTick_ITConfig>

08003372 <Init_Timer2>:
}

void Init_Timer2()
{
	TIM2->CR1 = 0x000; // Upcounting mode + no buffer on reload register, Counter diable
 8003372:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003376:	2200      	movs	r2, #0
	TIM2->PSC = 0x044C; // Prescaler
 8003378:	f240 414c 	movw	r1, #1100	; 0x44c
	  SysTick_ITConfig(ENABLE);
}

void Init_Timer2()
{
	TIM2->CR1 = 0x000; // Upcounting mode + no buffer on reload register, Counter diable
 800337c:	801a      	strh	r2, [r3, #0]
	TIM2->PSC = 0x044C; // Prescaler
 800337e:	8519      	strh	r1, [r3, #40]	; 0x28
	TIM2->ARR = 0xFFFF; // Reload register
 8003380:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003384:	8599      	strh	r1, [r3, #44]	; 0x2c

	TIM2->CCMR1 = 0x0000; // NO output compare and input capture!!!
	TIM2->DIER = 0x0002; // CC1IE UIE
 8003386:	2102      	movs	r1, #2
{
	TIM2->CR1 = 0x000; // Upcounting mode + no buffer on reload register, Counter diable
	TIM2->PSC = 0x044C; // Prescaler
	TIM2->ARR = 0xFFFF; // Reload register

	TIM2->CCMR1 = 0x0000; // NO output compare and input capture!!!
 8003388:	831a      	strh	r2, [r3, #24]
	TIM2->DIER = 0x0002; // CC1IE UIE
 800338a:	8199      	strh	r1, [r3, #12]
	TIM2->CCR1 = 0xFF00; // CCR1 value
 800338c:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 8003390:	8699      	strh	r1, [r3, #52]	; 0x34
	TIM2->CNT = 0x0000;
 8003392:	849a      	strh	r2, [r3, #36]	; 0x24
 8003394:	4770      	bx	lr
 8003396:	bf00      	nop

08003398 <TxDByte_PC>:
		TxDByte_PC(*bData++);
	}
}

void TxDByte_PC(u8 bTxdData)
{
 8003398:	4601      	mov	r1, r0
 800339a:	b508      	push	{r3, lr}
	USART_SendData(USART3,bTxdData);
 800339c:	4804      	ldr	r0, [pc, #16]	; (80033b0 <TxDByte_PC+0x18>)
 800339e:	f001 ff38 	bl	8005212 <USART_SendData>
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
 80033a2:	4803      	ldr	r0, [pc, #12]	; (80033b0 <TxDByte_PC+0x18>)
 80033a4:	2140      	movs	r1, #64	; 0x40
 80033a6:	f001 ff8f 	bl	80052c8 <USART_GetFlagStatus>
 80033aa:	2800      	cmp	r0, #0
 80033ac:	d0f9      	beq.n	80033a2 <TxDByte_PC+0xa>
}
 80033ae:	bd08      	pop	{r3, pc}
 80033b0:	40004800 	andmi	r4, r0, r0, lsl #16

080033b4 <TxDString>:
	}
}


void TxDString(u8 *bData)
{
 80033b4:	b510      	push	{r4, lr}
 80033b6:	1e44      	subs	r4, r0, #1
	while (*bData)
 80033b8:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80033bc:	b110      	cbz	r0, 80033c4 <TxDString+0x10>
		TxDByte_PC(*bData++);
 80033be:	f7ff ffeb 	bl	8003398 <TxDByte_PC>
 80033c2:	e7f9      	b.n	80033b8 <TxDString+0x4>
}
 80033c4:	bd10      	pop	{r4, pc}

080033c6 <TxArray>:
void TxArray(u8 *bData, u8 len)
{
 80033c6:	b570      	push	{r4, r5, r6, lr}
 80033c8:	4605      	mov	r5, r0
 80033ca:	460e      	mov	r6, r1
	int i;
	for(i = 0; i<len; i++)
 80033cc:	2400      	movs	r4, #0
 80033ce:	42b4      	cmp	r4, r6
 80033d0:	da04      	bge.n	80033dc <TxArray+0x16>
	{
		TxDByte_PC(*bData++);
 80033d2:	5d28      	ldrb	r0, [r5, r4]
 80033d4:	f7ff ffe0 	bl	8003398 <TxDByte_PC>
		TxDByte_PC(*bData++);
}
void TxArray(u8 *bData, u8 len)
{
	int i;
	for(i = 0; i<len; i++)
 80033d8:	3401      	adds	r4, #1
 80033da:	e7f8      	b.n	80033ce <TxArray+0x8>
	{
		TxDByte_PC(*bData++);
	}
}
 80033dc:	bd70      	pop	{r4, r5, r6, pc}

080033de <uDelay>:
{
	uDelay(nTime*1000);
}

void uDelay(u32 nTime)
{
 80033de:	b510      	push	{r4, lr}
 80033e0:	4604      	mov	r4, r0
	/* Enable the SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Enable);
 80033e2:	2001      	movs	r0, #1
 80033e4:	f001 f8aa 	bl	800453c <SysTick_CounterCmd>

	gwTimingDelay = nTime;
 80033e8:	4b06      	ldr	r3, [pc, #24]	; (8003404 <uDelay+0x26>)
 80033ea:	601c      	str	r4, [r3, #0]

	while(gwTimingDelay != 0);
 80033ec:	681c      	ldr	r4, [r3, #0]
 80033ee:	2c00      	cmp	r4, #0
 80033f0:	d1fc      	bne.n	80033ec <uDelay+0xe>

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
 80033f2:	f06f 0001 	mvn.w	r0, #1
 80033f6:	f001 f8a1 	bl	800453c <SysTick_CounterCmd>
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 80033fa:	4620      	mov	r0, r4
}
 80033fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	while(gwTimingDelay != 0);

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 8003400:	f001 b89c 	b.w	800453c <SysTick_CounterCmd>
 8003404:	20000010 	andcs	r0, r0, r0, lsl r0

08003408 <mDelay>:
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void mDelay(u32 nTime)
{
	uDelay(nTime*1000);
 8003408:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800340c:	4358      	muls	r0, r3
 800340e:	f7ff bfe6 	b.w	80033de <uDelay>

08003412 <USART_Configuration>:




void USART_Configuration(u8 PORT, u32 baudrate)
{
 8003412:	b530      	push	{r4, r5, lr}
 8003414:	b085      	sub	sp, #20
 8003416:	4604      	mov	r4, r0

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8003418:	4668      	mov	r0, sp




void USART_Configuration(u8 PORT, u32 baudrate)
{
 800341a:	460d      	mov	r5, r1

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 800341c:	f001 fe72 	bl	8005104 <USART_StructInit>


	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8003420:	2300      	movs	r3, #0
 8003422:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8003426:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 800342a:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800342e:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8003432:	230c      	movs	r3, #12
	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);


	USART_InitStructure.USART_BaudRate = baudrate;
 8003434:	9500      	str	r5, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8003436:	f8ad 300a 	strh.w	r3, [sp, #10]


	if( PORT == USART_DXL )
 800343a:	b994      	cbnz	r4, 8003462 <USART_Configuration+0x50>
	{
		USART_DeInit(USART1);
 800343c:	4815      	ldr	r0, [pc, #84]	; (8003494 <USART_Configuration+0x82>)
 800343e:	f001 fdd3 	bl	8004fe8 <USART_DeInit>
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void mDelay(u32 nTime)
{
	uDelay(nTime*1000);
 8003442:	f242 7010 	movw	r0, #10000	; 0x2710
 8003446:	f7ff ffca 	bl	80033de <uDelay>
	if( PORT == USART_DXL )
	{
		USART_DeInit(USART1);
		mDelay(10);
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 800344a:	4812      	ldr	r0, [pc, #72]	; (8003494 <USART_Configuration+0x82>)
 800344c:	4669      	mov	r1, sp
 800344e:	f001 fe15 	bl	800507c <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8003452:	4810      	ldr	r0, [pc, #64]	; (8003494 <USART_Configuration+0x82>)
 8003454:	f240 5125 	movw	r1, #1317	; 0x525
 8003458:	2201      	movs	r2, #1
 800345a:	f001 fe80 	bl	800515e <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 800345e:	480d      	ldr	r0, [pc, #52]	; (8003494 <USART_Configuration+0x82>)
 8003460:	e013      	b.n	800348a <USART_Configuration+0x78>
	}

	else if( PORT == USART_PC )
 8003462:	2c02      	cmp	r4, #2
 8003464:	d114      	bne.n	8003490 <USART_Configuration+0x7e>
	{
		USART_DeInit(USART3);
 8003466:	480c      	ldr	r0, [pc, #48]	; (8003498 <USART_Configuration+0x86>)
 8003468:	f001 fdbe 	bl	8004fe8 <USART_DeInit>
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void mDelay(u32 nTime)
{
	uDelay(nTime*1000);
 800346c:	f242 7010 	movw	r0, #10000	; 0x2710
 8003470:	f7ff ffb5 	bl	80033de <uDelay>
	else if( PORT == USART_PC )
	{
		USART_DeInit(USART3);
		mDelay(10);
		/* Configure the USART3 */
		USART_Init(USART3, &USART_InitStructure);
 8003474:	4808      	ldr	r0, [pc, #32]	; (8003498 <USART_Configuration+0x86>)
 8003476:	4669      	mov	r1, sp
 8003478:	f001 fe00 	bl	800507c <USART_Init>

		/* Enable USART3 Receive and Transmit interrupts */
		USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 800347c:	4806      	ldr	r0, [pc, #24]	; (8003498 <USART_Configuration+0x86>)
 800347e:	f240 5125 	movw	r1, #1317	; 0x525
 8003482:	2201      	movs	r2, #1
 8003484:	f001 fe6b 	bl	800515e <USART_ITConfig>
		//USART_ITConfig(USART3, USART_IT_TC, ENABLE);

		/* Enable the USART3 */
		USART_Cmd(USART3, ENABLE);
 8003488:	4803      	ldr	r0, [pc, #12]	; (8003498 <USART_Configuration+0x86>)
 800348a:	2101      	movs	r1, #1
 800348c:	f001 fe5b 	bl	8005146 <USART_Cmd>
	}
}
 8003490:	b005      	add	sp, #20
 8003492:	bd30      	pop	{r4, r5, pc}
 8003494:	40013800 	andmi	r3, r1, r0, lsl #16
 8003498:	40004800 	andmi	r4, r0, r0, lsl #16

0800349c <__PC_com_RX_ISR>:
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
}

void __PC_com_RX_ISR()
{
 800349c:	b538      	push	{r3, r4, r5, lr}
	if (USART_GetITStatus(USART3, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 800349e:	4808      	ldr	r0, [pc, #32]	; (80034c0 <__PC_com_RX_ISR+0x24>)
 80034a0:	f240 5125 	movw	r1, #1317	; 0x525
 80034a4:	f001 ff1a 	bl	80052dc <USART_GetITStatus>
 80034a8:	b148      	cbz	r0, 80034be <__PC_com_RX_ISR+0x22>
	{
		PC_RX_com_buf[PC_RX_buff_index] = USART_ReceiveData(USART3);
 80034aa:	4c06      	ldr	r4, [pc, #24]	; (80034c4 <__PC_com_RX_ISR+0x28>)
 80034ac:	4804      	ldr	r0, [pc, #16]	; (80034c0 <__PC_com_RX_ISR+0x24>)
 80034ae:	6865      	ldr	r5, [r4, #4]
 80034b0:	f001 feb3 	bl	800521a <USART_ReceiveData>
 80034b4:	4425      	add	r5, r4
 80034b6:	b2c0      	uxtb	r0, r0
		PC_data_rdy = 1;
 80034b8:	2301      	movs	r3, #1

void __PC_com_RX_ISR()
{
	if (USART_GetITStatus(USART3, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
	{
		PC_RX_com_buf[PC_RX_buff_index] = USART_ReceiveData(USART3);
 80034ba:	7228      	strb	r0, [r5, #8]
		PC_data_rdy = 1;
 80034bc:	75e3      	strb	r3, [r4, #23]
 80034be:	bd38      	pop	{r3, r4, r5, pc}
 80034c0:	40004800 	andmi	r4, r0, r0, lsl #16
 80034c4:	20000010 	andcs	r0, r0, r0, lsl r0

080034c8 <DXL_TX>:




void DXL_TX(u8 data)
{
 80034c8:	b510      	push	{r4, lr}

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 80034ca:	2120      	movs	r1, #32




void DXL_TX(u8 data)
{
 80034cc:	4604      	mov	r4, r0

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 80034ce:	480d      	ldr	r0, [pc, #52]	; (8003504 <DXL_TX+0x3c>)
 80034d0:	f000 fc27 	bl	8003d22 <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 80034d4:	480b      	ldr	r0, [pc, #44]	; (8003504 <DXL_TX+0x3c>)
 80034d6:	2110      	movs	r1, #16
 80034d8:	f000 fc21 	bl	8003d1e <GPIO_SetBits>



		USART_SendData(USART1, data);
 80034dc:	480a      	ldr	r0, [pc, #40]	; (8003508 <DXL_TX+0x40>)
 80034de:	4621      	mov	r1, r4
 80034e0:	f001 fe97 	bl	8005212 <USART_SendData>
		while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET ); // wait for TX to complete
 80034e4:	4808      	ldr	r0, [pc, #32]	; (8003508 <DXL_TX+0x40>)
 80034e6:	2140      	movs	r1, #64	; 0x40
 80034e8:	f001 feee 	bl	80052c8 <USART_GetFlagStatus>
 80034ec:	2800      	cmp	r0, #0
 80034ee:	d0f9      	beq.n	80034e4 <DXL_TX+0x1c>



	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 80034f0:	4804      	ldr	r0, [pc, #16]	; (8003504 <DXL_TX+0x3c>)
 80034f2:	2110      	movs	r1, #16
 80034f4:	f000 fc15 	bl	8003d22 <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable

}
 80034f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET ); // wait for TX to complete



	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 80034fc:	4801      	ldr	r0, [pc, #4]	; (8003504 <DXL_TX+0x3c>)
 80034fe:	2120      	movs	r1, #32
 8003500:	f000 bc0d 	b.w	8003d1e <GPIO_SetBits>
 8003504:	40010c00 	andmi	r0, r1, r0, lsl #24
 8003508:	40013800 	andmi	r3, r1, r0, lsl #16

0800350c <DXL_send_word>:




void DXL_send_word(u8 devId, u8 add, u16 data)
{
 800350c:	b538      	push	{r3, r4, r5, lr}
	u16 i, checksum = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
 800350e:	4b15      	ldr	r3, [pc, #84]	; (8003564 <DXL_send_word+0x58>)
 8003510:	24ff      	movs	r4, #255	; 0xff
	DXL_TX_com_buf[1] = 0xff;

	//id -
	DXL_TX_com_buf[2] = devId;
 8003512:	7098      	strb	r0, [r3, #2]
	DXL_TX_com_buf[4] = WRITE_DATA;


	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
 8003514:	719a      	strb	r2, [r3, #6]

	//id -
	DXL_TX_com_buf[2] = devId;

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;
 8003516:	2005      	movs	r0, #5


	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
 8003518:	0a12      	lsrs	r2, r2, #8

	//id -
	DXL_TX_com_buf[2] = devId;

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;
 800351a:	70d8      	strb	r0, [r3, #3]


	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
 800351c:	71da      	strb	r2, [r3, #7]

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;

	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;
 800351e:	2003      	movs	r0, #3
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 8003520:	2200      	movs	r2, #0

void DXL_send_word(u8 devId, u8 add, u16 data)
{
	u16 i, checksum = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
 8003522:	701c      	strb	r4, [r3, #0]
	DXL_TX_com_buf[1] = 0xff;
 8003524:	705c      	strb	r4, [r3, #1]
	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;


	// parameters-
	DXL_TX_com_buf[5] = add;
 8003526:	7159      	strb	r1, [r3, #5]

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;

	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;
 8003528:	7118      	strb	r0, [r3, #4]
	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
	// Calc CRC!
	checksum = 0;
 800352a:	4611      	mov	r1, r2
 800352c:	461c      	mov	r4, r3
 800352e:	3201      	adds	r2, #1

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 8003530:	2a07      	cmp	r2, #7
 8003532:	d004      	beq.n	800353e <DXL_send_word+0x32>
 8003534:	18a3      	adds	r3, r4, r2
	{
		checksum += DXL_TX_com_buf[i+2];
 8003536:	785b      	ldrb	r3, [r3, #1]
 8003538:	4419      	add	r1, r3
 800353a:	b289      	uxth	r1, r1
 800353c:	e7f7      	b.n	800352e <DXL_send_word+0x22>
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;


	DXL_TX_com_buf[9] = 0x00; // NULL termination!
 800353e:	2500      	movs	r5, #0
	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
	{
		checksum += DXL_TX_com_buf[i+2];
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;
 8003540:	43c9      	mvns	r1, r1
 8003542:	7221      	strb	r1, [r4, #8]


	DXL_TX_com_buf[9] = 0x00; // NULL termination!
 8003544:	7265      	strb	r5, [r4, #9]


	DXL_RX_buff_index = 0; // RX buffer index!
 8003546:	6125      	str	r5, [r4, #16]

	for(i = 0; i < 9; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
 8003548:	5d60      	ldrb	r0, [r4, r5]
 800354a:	3501      	adds	r5, #1
 800354c:	f7ff ffbc 	bl	80034c8 <DXL_TX>
	DXL_TX_com_buf[9] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!

	for(i = 0; i < 9; i++)
 8003550:	2d09      	cmp	r5, #9
 8003552:	d1f9      	bne.n	8003548 <DXL_send_word+0x3c>
 8003554:	f640 13c4 	movw	r3, #2500	; 0x9c4
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	for(i = 0; i < 2500; i++) // WAIT FOR RESPONSE from device! (Approx 50 -> 100 us)
	{
		asm("nop");
 8003558:	bf00      	nop
 800355a:	3b01      	subs	r3, #1
 800355c:	b29b      	uxth	r3, r3
	for(i = 0; i < 9; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	for(i = 0; i < 2500; i++) // WAIT FOR RESPONSE from device! (Approx 50 -> 100 us)
 800355e:	2b00      	cmp	r3, #0
 8003560:	d1fa      	bne.n	8003558 <DXL_send_word+0x4c>
	{
		asm("nop");
	}

}
 8003562:	bd38      	pop	{r3, r4, r5, pc}
 8003564:	2000002c 	andcs	r0, r0, ip, lsr #32

08003568 <DXL_read_byte>:




void DXL_read_byte(u8 devId, u8 add)
{
 8003568:	b538      	push	{r3, r4, r5, lr}

	u8 i, checksum = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
 800356a:	4b13      	ldr	r3, [pc, #76]	; (80035b8 <DXL_read_byte+0x50>)
 800356c:	22ff      	movs	r2, #255	; 0xff
 800356e:	701a      	strb	r2, [r3, #0]
	DXL_TX_com_buf[1] = 0xff;
 8003570:	705a      	strb	r2, [r3, #1]
	//id -
	DXL_TX_com_buf[2] = devId;
	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x04;
 8003572:	2204      	movs	r2, #4
 8003574:	70da      	strb	r2, [r3, #3]
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
 8003576:	2202      	movs	r2, #2
 8003578:	711a      	strb	r2, [r3, #4]
	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = 1;
 800357a:	2201      	movs	r2, #1
 800357c:	719a      	strb	r2, [r3, #6]

	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 800357e:	2200      	movs	r2, #0
	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x04;
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
	// parameters-
	DXL_TX_com_buf[5] = add;
 8003580:	7159      	strb	r1, [r3, #5]
	u8 i, checksum = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
	DXL_TX_com_buf[1] = 0xff;
	//id -
	DXL_TX_com_buf[2] = devId;
 8003582:	7098      	strb	r0, [r3, #2]
	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = 1;

	// Calc CRC!
	checksum = 0;
 8003584:	4611      	mov	r1, r2
 8003586:	461c      	mov	r4, r3
 8003588:	3201      	adds	r2, #1

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 800358a:	2a06      	cmp	r2, #6
 800358c:	d004      	beq.n	8003598 <DXL_read_byte+0x30>
 800358e:	18a3      	adds	r3, r4, r2
	{
		checksum += DXL_TX_com_buf[i+2];
 8003590:	785b      	ldrb	r3, [r3, #1]
 8003592:	4419      	add	r1, r3
 8003594:	b2c9      	uxtb	r1, r1
 8003596:	e7f7      	b.n	8003588 <DXL_read_byte+0x20>
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;


	DXL_TX_com_buf[8] = 0x00; // NULL termination!
 8003598:	2500      	movs	r5, #0
	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
	{
		checksum += DXL_TX_com_buf[i+2];
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;
 800359a:	43c9      	mvns	r1, r1
 800359c:	71e1      	strb	r1, [r4, #7]


	DXL_TX_com_buf[8] = 0x00; // NULL termination!
 800359e:	7225      	strb	r5, [r4, #8]


	DXL_RX_buff_index = 0; // RX buffer index!
 80035a0:	6125      	str	r5, [r4, #16]

	for(i = 0; i < 8; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
 80035a2:	5d60      	ldrb	r0, [r4, r5]
 80035a4:	3501      	adds	r5, #1
 80035a6:	f7ff ff8f 	bl	80034c8 <DXL_TX>
	DXL_TX_com_buf[8] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!

	for(i = 0; i < 8; i++)
 80035aa:	2d08      	cmp	r5, #8
 80035ac:	d1f9      	bne.n	80035a2 <DXL_read_byte+0x3a>
	 * DXL_RX_BUFF[3]: Length
	 * DXL_RX_BUFF[4]: Error status
	 * DXL_RX_BUFF[5]: Parameter
	 * DXL_RX_BUFF[6]: Checksum
	 */
}
 80035ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	for(i = 0; i < 8; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	mDelay(10); // TIS CAN BE IMPLEMENTED SMARTER: WITH CRC CHECK etc.!!!
 80035b2:	200a      	movs	r0, #10
 80035b4:	f7ff bf28 	b.w	8003408 <mDelay>
 80035b8:	2000002c 	andcs	r0, r0, ip, lsr #32

080035bc <DXL_RX_interrupt>:
	 * DXL_RX_BUFF[6]: Checksum
	 */
}

void DXL_RX_interrupt(void)
{/* This funtion is clled when 8 bitsisrecied through the UART (stm32f10c_it.c) */
 80035bc:	b538      	push	{r3, r4, r5, lr}
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 80035be:	4809      	ldr	r0, [pc, #36]	; (80035e4 <DXL_RX_interrupt+0x28>)
 80035c0:	f240 5125 	movw	r1, #1317	; 0x525
 80035c4:	f001 fe8a 	bl	80052dc <USART_GetITStatus>
 80035c8:	b150      	cbz	r0, 80035e0 <DXL_RX_interrupt+0x24>
	{
		DXL_RX_com_buf[DXL_RX_buff_index] = USART_ReceiveData(USART1);
 80035ca:	4c07      	ldr	r4, [pc, #28]	; (80035e8 <DXL_RX_interrupt+0x2c>)
 80035cc:	4805      	ldr	r0, [pc, #20]	; (80035e4 <DXL_RX_interrupt+0x28>)
 80035ce:	6925      	ldr	r5, [r4, #16]
 80035d0:	f001 fe23 	bl	800521a <USART_ReceiveData>
 80035d4:	4425      	add	r5, r4
 80035d6:	b2c0      	uxtb	r0, r0
 80035d8:	7528      	strb	r0, [r5, #20]
		DXL_RX_buff_index++;
 80035da:	6923      	ldr	r3, [r4, #16]
 80035dc:	3301      	adds	r3, #1
 80035de:	6123      	str	r3, [r4, #16]
 80035e0:	bd38      	pop	{r3, r4, r5, pc}
 80035e2:	bf00      	nop
 80035e4:	40013800 	andmi	r3, r1, r0, lsl #16
 80035e8:	2000002c 	andcs	r0, r0, ip, lsr #32

080035ec <USARTConfiguration>:




void USARTConfiguration(u32 baudrate)
{ /* !!!! STOLEN !!! */
 80035ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80035ee:	4604      	mov	r4, r0

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 80035f0:	4668      	mov	r0, sp
 80035f2:	f001 fd87 	bl	8005104 <USART_StructInit>


	USART_InitStructure.USART_BaudRate = baudrate;
 80035f6:	9400      	str	r4, [sp, #0]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


		USART_DeInit(USART1);
 80035f8:	4c11      	ldr	r4, [pc, #68]	; (8003640 <USARTConfiguration+0x54>)

	USART_StructInit(&USART_InitStructure);


	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80035fa:	2300      	movs	r3, #0
 80035fc:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8003600:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8003604:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8003608:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


		USART_DeInit(USART1);
 800360c:	4620      	mov	r0, r4
	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800360e:	230c      	movs	r3, #12
 8003610:	f8ad 300a 	strh.w	r3, [sp, #10]


		USART_DeInit(USART1);
 8003614:	f001 fce8 	bl	8004fe8 <USART_DeInit>
		mDelay(10);
 8003618:	200a      	movs	r0, #10
 800361a:	f7ff fef5 	bl	8003408 <mDelay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 800361e:	4620      	mov	r0, r4
 8003620:	4669      	mov	r1, sp
 8003622:	f001 fd2b 	bl	800507c <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8003626:	4620      	mov	r0, r4
 8003628:	2201      	movs	r2, #1
 800362a:	f240 5125 	movw	r1, #1317	; 0x525
 800362e:	f001 fd96 	bl	800515e <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 8003632:	4620      	mov	r0, r4
 8003634:	2101      	movs	r1, #1
 8003636:	f001 fd86 	bl	8005146 <USART_Cmd>

}
 800363a:	b004      	add	sp, #16
 800363c:	bd10      	pop	{r4, pc}
 800363e:	bf00      	nop
 8003640:	40013800 	andmi	r3, r1, r0, lsl #16

08003644 <DXL_init>:
void DXL_TX(u8 data);


void DXL_init(u32 baud)
{
	USARTConfiguration(baud);
 8003644:	f7ff bfd2 	b.w	80035ec <USARTConfiguration>

08003648 <move_forward>:

u16 old_speed = 0;


void move_forward(u16 speed)
{
 8003648:	b510      	push	{r4, lr}
 800364a:	f240 34ff 	movw	r4, #1023	; 0x3ff
 800364e:	42a0      	cmp	r0, r4
 8003650:	bf38      	it	cc
 8003652:	4604      	movcc	r4, r0
	if(speed > 1023)
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
 8003654:	f504 6280 	add.w	r2, r4, #1024	; 0x400
	old_speed = temp; // save speed for "turn" function
 8003658:	4b06      	ldr	r3, [pc, #24]	; (8003674 <move_forward+0x2c>)
	if(speed > 1023)
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
 800365a:	b292      	uxth	r2, r2
	old_speed = temp; // save speed for "turn" function
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, temp);
 800365c:	200a      	movs	r0, #10
 800365e:	2120      	movs	r1, #32
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = temp; // save speed for "turn" function
 8003660:	801a      	strh	r2, [r3, #0]
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, temp);
 8003662:	f7ff ff53 	bl	800350c <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed);
 8003666:	4622      	mov	r2, r4
 8003668:	2009      	movs	r0, #9
 800366a:	2120      	movs	r1, #32
}
 800366c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = temp; // save speed for "turn" function
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, temp);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed);
 8003670:	f7ff bf4c 	b.w	800350c <DXL_send_word>
 8003674:	20000054 	andcs	r0, r0, r4, asr r0

08003678 <move_backward>:
}

void move_backward(u16 speed)
{
 8003678:	b510      	push	{r4, lr}
 800367a:	f240 34ff 	movw	r4, #1023	; 0x3ff
 800367e:	42a0      	cmp	r0, r4
 8003680:	bf38      	it	cc
 8003682:	4604      	movcc	r4, r0
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
 8003684:	4b07      	ldr	r3, [pc, #28]	; (80036a4 <move_backward+0x2c>)
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003686:	4622      	mov	r2, r4
 8003688:	200a      	movs	r0, #10
 800368a:	2120      	movs	r1, #32
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
 800368c:	801c      	strh	r4, [r3, #0]
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 800368e:	f7ff ff3d 	bl	800350c <DXL_send_word>
	if(speed > 1023)
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
 8003692:	f504 6280 	add.w	r2, r4, #1024	; 0x400
	old_speed = speed;
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 8003696:	2009      	movs	r0, #9
 8003698:	2120      	movs	r1, #32
 800369a:	b292      	uxth	r2, r2

}
 800369c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 80036a0:	f7ff bf34 	b.w	800350c <DXL_send_word>
 80036a4:	20000054 	andcs	r0, r0, r4, asr r0

080036a8 <move_left>:

}

void move_left(u16 speed)
{
 80036a8:	b538      	push	{r3, r4, r5, lr}

	if(speed > 1023)
	{
		speed = 1023;
	}
	speed = old_speed - speed;
 80036aa:	4b0c      	ldr	r3, [pc, #48]	; (80036dc <move_left+0x34>)
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);

}

void move_left(u16 speed)
{
 80036ac:	4605      	mov	r5, r0
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed+ 1024);
 80036ae:	881c      	ldrh	r4, [r3, #0]
 80036b0:	200a      	movs	r0, #10
 80036b2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80036b6:	b2a4      	uxth	r4, r4
 80036b8:	4622      	mov	r2, r4
 80036ba:	2120      	movs	r1, #32
 80036bc:	f7ff ff26 	bl	800350c <DXL_send_word>
 80036c0:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80036c4:	429d      	cmp	r5, r3
 80036c6:	bf28      	it	cs
 80036c8:	461d      	movcs	r5, r3
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed + 1024);
 80036ca:	1b62      	subs	r2, r4, r5
 80036cc:	2009      	movs	r0, #9
 80036ce:	2120      	movs	r1, #32
 80036d0:	b292      	uxth	r2, r2

}
 80036d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed+ 1024);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed + 1024);
 80036d6:	f7ff bf19 	b.w	800350c <DXL_send_word>
 80036da:	bf00      	nop
 80036dc:	20000054 	andcs	r0, r0, r4, asr r0

080036e0 <move_right>:

}

void move_right(u16 speed)
{
 80036e0:	b510      	push	{r4, lr}

	if(speed > 1023)
	{
		speed = 1023;
	}
	speed = old_speed - speed;
 80036e2:	4c0c      	ldr	r4, [pc, #48]	; (8003714 <move_right+0x34>)
 80036e4:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80036e8:	8823      	ldrh	r3, [r4, #0]
 80036ea:	4290      	cmp	r0, r2
 80036ec:	bf28      	it	cs
 80036ee:	4610      	movcs	r0, r2
 80036f0:	f503 6380 	add.w	r3, r3, #1024	; 0x400

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed + 1024);
 80036f4:	1a1a      	subs	r2, r3, r0
 80036f6:	2120      	movs	r1, #32
 80036f8:	200a      	movs	r0, #10
 80036fa:	b292      	uxth	r2, r2
 80036fc:	f7ff ff06 	bl	800350c <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, old_speed+ 1024);
 8003700:	8822      	ldrh	r2, [r4, #0]
 8003702:	2009      	movs	r0, #9
 8003704:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003708:	2120      	movs	r1, #32
 800370a:	b292      	uxth	r2, r2

}
 800370c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed + 1024);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, old_speed+ 1024);
 8003710:	f7ff befc 	b.w	800350c <DXL_send_word>
 8003714:	20000054 	andcs	r0, r0, r4, asr r0

08003718 <init_motors>:

}

void init_motors()
{
 8003718:	4770      	bx	lr
 800371a:	bf00      	nop

0800371c <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 800371c:	4b04      	ldr	r3, [pc, #16]	; (8003730 <FLASH_SetLatency+0x14>)
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8003724:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_Latency;
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	4310      	orrs	r0, r2
 800372a:	6018      	str	r0, [r3, #0]
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	40022000 	andmi	r2, r2, r0

08003734 <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 8003734:	4b04      	ldr	r3, [pc, #16]	; (8003748 <FLASH_HalfCycleAccessCmd+0x14>)
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	f022 0208 	bic.w	r2, r2, #8
 800373c:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	4310      	orrs	r0, r2
 8003742:	6018      	str	r0, [r3, #0]
 8003744:	4770      	bx	lr
 8003746:	bf00      	nop
 8003748:	40022000 	andmi	r2, r2, r0

0800374c <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 800374c:	4b04      	ldr	r3, [pc, #16]	; (8003760 <FLASH_PrefetchBufferCmd+0x14>)
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	f022 0210 	bic.w	r2, r2, #16
 8003754:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	4310      	orrs	r0, r2
 800375a:	6018      	str	r0, [r3, #0]
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	40022000 	andmi	r2, r2, r0

08003764 <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8003764:	4b03      	ldr	r3, [pc, #12]	; (8003774 <FLASH_Unlock+0x10>)
 8003766:	4a04      	ldr	r2, [pc, #16]	; (8003778 <FLASH_Unlock+0x14>)
 8003768:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 800376a:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 800376e:	605a      	str	r2, [r3, #4]
 8003770:	4770      	bx	lr
 8003772:	bf00      	nop
 8003774:	40022000 	andmi	r2, r2, r0
 8003778:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123

0800377c <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 800377c:	4b02      	ldr	r3, [pc, #8]	; (8003788 <FLASH_Lock+0xc>)
 800377e:	691a      	ldr	r2, [r3, #16]
 8003780:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003784:	611a      	str	r2, [r3, #16]
 8003786:	4770      	bx	lr
 8003788:	40022000 	andmi	r2, r2, r0

0800378c <FLASH_GetUserOptionByte>:
*                  and RST_STDBY(Bit2).
*******************************************************************************/
u32 FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (u32)(FLASH->OBR >> 2);
 800378c:	4b01      	ldr	r3, [pc, #4]	; (8003794 <FLASH_GetUserOptionByte+0x8>)
 800378e:	69d8      	ldr	r0, [r3, #28]
}
 8003790:	0880      	lsrs	r0, r0, #2
 8003792:	4770      	bx	lr
 8003794:	40022000 	andmi	r2, r2, r0

08003798 <FLASH_GetWriteProtectionOptionByte>:
* Return         : The FLASH Write Protection  Option Bytes Register value
*******************************************************************************/
u32 FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Falsh write protection Register value */
  return (u32)(FLASH->WRPR);
 8003798:	4b01      	ldr	r3, [pc, #4]	; (80037a0 <FLASH_GetWriteProtectionOptionByte+0x8>)
 800379a:	6a18      	ldr	r0, [r3, #32]
}
 800379c:	4770      	bx	lr
 800379e:	bf00      	nop
 80037a0:	40022000 	andmi	r2, r2, r0

080037a4 <FLASH_GetReadOutProtectionStatus>:
*******************************************************************************/
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;

  if ((FLASH->OBR & RDPRT_Mask) != (u32)RESET)
 80037a4:	4b02      	ldr	r3, [pc, #8]	; (80037b0 <FLASH_GetReadOutProtectionStatus+0xc>)
 80037a6:	69d8      	ldr	r0, [r3, #28]
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
}
 80037a8:	f3c0 0040 	ubfx	r0, r0, #1, #1
 80037ac:	4770      	bx	lr
 80037ae:	bf00      	nop
 80037b0:	40022000 	andmi	r2, r2, r0

080037b4 <FLASH_GetPrefetchBufferStatus>:
*******************************************************************************/
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (u32)RESET)
 80037b4:	4b02      	ldr	r3, [pc, #8]	; (80037c0 <FLASH_GetPrefetchBufferStatus+0xc>)
 80037b6:	6818      	ldr	r0, [r3, #0]
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
}
 80037b8:	f3c0 1040 	ubfx	r0, r0, #5, #1
 80037bc:	4770      	bx	lr
 80037be:	bf00      	nop
 80037c0:	40022000 	andmi	r2, r2, r0

080037c4 <FLASH_ITConfig>:
*                       - FLASH_IT_EOP: FLASH end of operation Interrupt
* Output         : None
* Return         : None 
*******************************************************************************/
void FLASH_ITConfig(u16 FLASH_IT, FunctionalState NewState)
{
 80037c4:	4b04      	ldr	r3, [pc, #16]	; (80037d8 <FLASH_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 80037c6:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 80037c8:	b109      	cbz	r1, 80037ce <FLASH_ITConfig+0xa>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 80037ca:	4310      	orrs	r0, r2
 80037cc:	e001      	b.n	80037d2 <FLASH_ITConfig+0xe>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(u32)FLASH_IT;
 80037ce:	ea22 0000 	bic.w	r0, r2, r0
 80037d2:	6118      	str	r0, [r3, #16]
 80037d4:	4770      	bx	lr
 80037d6:	bf00      	nop
 80037d8:	40022000 	andmi	r2, r2, r0

080037dc <FLASH_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;

  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 80037dc:	2801      	cmp	r0, #1
 80037de:	4b06      	ldr	r3, [pc, #24]	; (80037f8 <FLASH_GetFlagStatus+0x1c>)
 80037e0:	d103      	bne.n	80037ea <FLASH_GetFlagStatus+0xe>
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (u32)RESET)
 80037e2:	69d8      	ldr	r0, [r3, #28]
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 80037e4:	f000 0001 	and.w	r0, r0, #1
 80037e8:	4770      	bx	lr
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (u32)RESET)
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	4218      	tst	r0, r3
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 80037ee:	bf0c      	ite	eq
 80037f0:	2000      	moveq	r0, #0
 80037f2:	2001      	movne	r0, #1
      bitstatus = RESET;
    }
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 80037f4:	4770      	bx	lr
 80037f6:	bf00      	nop
 80037f8:	40022000 	andmi	r2, r2, r0

080037fc <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 80037fc:	4b01      	ldr	r3, [pc, #4]	; (8003804 <FLASH_ClearFlag+0x8>)
 80037fe:	60d8      	str	r0, [r3, #12]
 8003800:	4770      	bx	lr
 8003802:	bf00      	nop
 8003804:	40022000 	andmi	r2, r2, r0

08003808 <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8003808:	4b08      	ldr	r3, [pc, #32]	; (800382c <FLASH_GetStatus+0x24>)
 800380a:	68da      	ldr	r2, [r3, #12]
 800380c:	07d1      	lsls	r1, r2, #31
 800380e:	d409      	bmi.n	8003824 <FLASH_GetStatus+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8003810:	68da      	ldr	r2, [r3, #12]
 8003812:	0752      	lsls	r2, r2, #29
 8003814:	d408      	bmi.n	8003828 <FLASH_GetStatus+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 8003816:	68db      	ldr	r3, [r3, #12]
 8003818:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
 800381c:	bf0c      	ite	eq
 800381e:	2004      	moveq	r0, #4
 8003820:	2003      	movne	r0, #3
 8003822:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 8003824:	2001      	movs	r0, #1
 8003826:	4770      	bx	lr
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
    { 
      flashstatus = FLASH_ERROR_PG;
 8003828:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 800382a:	4770      	bx	lr
 800382c:	40022000 	andmi	r2, r2, r0

08003830 <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8003830:	b513      	push	{r0, r1, r4, lr}
 8003832:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
 8003834:	f7ff ffe8 	bl	8003808 <FLASH_GetStatus>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8003838:	2801      	cmp	r0, #1
 800383a:	d10f      	bne.n	800385c <FLASH_WaitForLastOperation+0x2c>
 800383c:	b164      	cbz	r4, 8003858 <FLASH_WaitForLastOperation+0x28>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 800383e:	2300      	movs	r3, #0
 8003840:	9301      	str	r3, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 8003842:	23ff      	movs	r3, #255	; 0xff
 8003844:	9301      	str	r3, [sp, #4]
 8003846:	9b01      	ldr	r3, [sp, #4]
 8003848:	b113      	cbz	r3, 8003850 <FLASH_WaitForLastOperation+0x20>
 800384a:	9b01      	ldr	r3, [sp, #4]
 800384c:	3b01      	subs	r3, #1
 800384e:	e7f9      	b.n	8003844 <FLASH_WaitForLastOperation+0x14>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
 8003850:	f7ff ffda 	bl	8003808 <FLASH_GetStatus>
    Timeout--;
 8003854:	3c01      	subs	r4, #1
 8003856:	e7ef      	b.n	8003838 <FLASH_WaitForLastOperation+0x8>
  }

  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 8003858:	2005      	movs	r0, #5
 800385a:	e002      	b.n	8003862 <FLASH_WaitForLastOperation+0x32>
 800385c:	2c00      	cmp	r4, #0
 800385e:	bf08      	it	eq
 8003860:	2005      	moveq	r0, #5
  }

  /* Return the operation status */
  return status;
}
 8003862:	b002      	add	sp, #8
 8003864:	bd10      	pop	{r4, pc}

08003866 <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 8003866:	b538      	push	{r3, r4, r5, lr}
 8003868:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 800386a:	f640 70ff 	movw	r0, #4095	; 0xfff
 800386e:	f7ff ffdf 	bl	8003830 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8003872:	2804      	cmp	r0, #4
 8003874:	d114      	bne.n	80038a0 <FLASH_ErasePage+0x3a>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8003876:	4c0b      	ldr	r4, [pc, #44]	; (80038a4 <FLASH_ErasePage+0x3e>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003878:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 800387c:	6923      	ldr	r3, [r4, #16]
 800387e:	f043 0302 	orr.w	r3, r3, #2
 8003882:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 8003884:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8003886:	6923      	ldr	r3, [r4, #16]
 8003888:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800388c:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800388e:	f7ff ffcf 	bl	8003830 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8003892:	2801      	cmp	r0, #1
 8003894:	d004      	beq.n	80038a0 <FLASH_ErasePage+0x3a>
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 8003896:	6922      	ldr	r2, [r4, #16]
 8003898:	f641 73fd 	movw	r3, #8189	; 0x1ffd
 800389c:	4013      	ands	r3, r2
 800389e:	6123      	str	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 80038a0:	bd38      	pop	{r3, r4, r5, pc}
 80038a2:	bf00      	nop
 80038a4:	40022000 	andmi	r2, r2, r0

080038a8 <FLASH_EraseAllPages>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseAllPages(void)
{
 80038a8:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80038aa:	f640 70ff 	movw	r0, #4095	; 0xfff
 80038ae:	f7ff ffbf 	bl	8003830 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80038b2:	2804      	cmp	r0, #4
 80038b4:	d113      	bne.n	80038de <FLASH_EraseAllPages+0x36>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 80038b6:	4c0a      	ldr	r4, [pc, #40]	; (80038e0 <FLASH_EraseAllPages+0x38>)
     FLASH->CR |= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80038b8:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 80038bc:	6923      	ldr	r3, [r4, #16]
 80038be:	f043 0304 	orr.w	r3, r3, #4
 80038c2:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 80038c4:	6923      	ldr	r3, [r4, #16]
 80038c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038ca:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80038cc:	f7ff ffb0 	bl	8003830 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80038d0:	2801      	cmp	r0, #1
 80038d2:	d004      	beq.n	80038de <FLASH_EraseAllPages+0x36>
    {
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= CR_MER_Reset;
 80038d4:	6922      	ldr	r2, [r4, #16]
 80038d6:	f641 73fb 	movw	r3, #8187	; 0x1ffb
 80038da:	4013      	ands	r3, r2
 80038dc:	6123      	str	r3, [r4, #16]
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 80038de:	bd10      	pop	{r4, pc}
 80038e0:	40022000 	andmi	r2, r2, r0

080038e4 <FLASH_EraseOptionBytes>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseOptionBytes(void)
{
 80038e4:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80038e6:	f640 70ff 	movw	r0, #4095	; 0xfff
 80038ea:	f7ff ffa1 	bl	8003830 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 80038ee:	2804      	cmp	r0, #4
 80038f0:	d129      	bne.n	8003946 <FLASH_EraseOptionBytes+0x62>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80038f2:	4c15      	ldr	r4, [pc, #84]	; (8003948 <FLASH_EraseOptionBytes+0x64>)
 80038f4:	4b15      	ldr	r3, [pc, #84]	; (800394c <FLASH_EraseOptionBytes+0x68>)
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80038f6:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80038fa:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80038fc:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8003900:	60a3      	str	r3, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 8003902:	6923      	ldr	r3, [r4, #16]
 8003904:	f043 0320 	orr.w	r3, r3, #32
 8003908:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 800390a:	6923      	ldr	r3, [r4, #16]
 800390c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003910:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003912:	f7ff ff8d 	bl	8003830 <FLASH_WaitForLastOperation>
    
    if(status == FLASH_COMPLETE)
 8003916:	2804      	cmp	r0, #4
 8003918:	d10e      	bne.n	8003938 <FLASH_EraseOptionBytes+0x54>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 800391a:	6922      	ldr	r2, [r4, #16]
 800391c:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8003920:	4013      	ands	r3, r2
 8003922:	6123      	str	r3, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 8003924:	6923      	ldr	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8003926:	22a5      	movs	r2, #165	; 0xa5
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 8003928:	f043 0310 	orr.w	r3, r3, #16
 800392c:	6123      	str	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 800392e:	4b08      	ldr	r3, [pc, #32]	; (8003950 <FLASH_EraseOptionBytes+0x6c>)

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003930:	200f      	movs	r0, #15
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8003932:	801a      	strh	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003934:	f7ff ff7c 	bl	8003830 <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8003938:	2801      	cmp	r0, #1
 800393a:	d004      	beq.n	8003946 <FLASH_EraseOptionBytes+0x62>
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 800393c:	6922      	ldr	r2, [r4, #16]
 800393e:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8003942:	4013      	ands	r3, r2
 8003944:	6123      	str	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 8003946:	bd10      	pop	{r4, pc}
 8003948:	40022000 	andmi	r2, r2, r0
 800394c:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123
 8003950:	1ffff800 	svcne	0x00fff800

08003954 <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8003954:	b570      	push	{r4, r5, r6, lr}
 8003956:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003958:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 800395a:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800395c:	f7ff ff68 	bl	8003830 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8003960:	2804      	cmp	r0, #4
 8003962:	d117      	bne.n	8003994 <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8003964:	4c0c      	ldr	r4, [pc, #48]	; (8003998 <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003966:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8003968:	6923      	ldr	r3, [r4, #16]
 800396a:	f043 0301 	orr.w	r3, r3, #1
 800396e:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 8003970:	b2b3      	uxth	r3, r6
 8003972:	802b      	strh	r3, [r5, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003974:	f7ff ff5c 	bl	8003830 <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 8003978:	2804      	cmp	r0, #4
 800397a:	d104      	bne.n	8003986 <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 800397c:	0c36      	lsrs	r6, r6, #16
 800397e:	806e      	strh	r6, [r5, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003980:	200f      	movs	r0, #15
 8003982:	f7ff ff55 	bl	8003830 <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8003986:	2801      	cmp	r0, #1
 8003988:	d004      	beq.n	8003994 <FLASH_ProgramWord+0x40>
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 800398a:	6922      	ldr	r2, [r4, #16]
 800398c:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8003990:	4013      	ands	r3, r2
 8003992:	6123      	str	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8003994:	bd70      	pop	{r4, r5, r6, pc}
 8003996:	bf00      	nop
 8003998:	40022000 	andmi	r2, r2, r0

0800399c <FLASH_ProgramHalfWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 800399c:	b570      	push	{r4, r5, r6, lr}
 800399e:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80039a0:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 80039a2:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80039a4:	f7ff ff44 	bl	8003830 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80039a8:	2804      	cmp	r0, #4
 80039aa:	d10f      	bne.n	80039cc <FLASH_ProgramHalfWord+0x30>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 80039ac:	4c08      	ldr	r4, [pc, #32]	; (80039d0 <FLASH_ProgramHalfWord+0x34>)
  
    *(vu16*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80039ae:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 80039b0:	6923      	ldr	r3, [r4, #16]
 80039b2:	f043 0301 	orr.w	r3, r3, #1
 80039b6:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = Data;
 80039b8:	802e      	strh	r6, [r5, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80039ba:	f7ff ff39 	bl	8003830 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80039be:	2801      	cmp	r0, #1
 80039c0:	d004      	beq.n	80039cc <FLASH_ProgramHalfWord+0x30>
    {
      /* if the program operation is completed, disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 80039c2:	6922      	ldr	r2, [r4, #16]
 80039c4:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 80039c8:	4013      	ands	r3, r2
 80039ca:	6123      	str	r3, [r4, #16]
    }
  } 
  /* Return the Program Status */
  return status;
}
 80039cc:	bd70      	pop	{r4, r5, r6, pc}
 80039ce:	bf00      	nop
 80039d0:	40022000 	andmi	r2, r2, r0

080039d4 <FLASH_ProgramOptionByteData>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 80039d4:	b570      	push	{r4, r5, r6, lr}
 80039d6:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80039d8:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 80039da:	460e      	mov	r6, r1
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80039dc:	f7ff ff28 	bl	8003830 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 80039e0:	2804      	cmp	r0, #4
 80039e2:	d114      	bne.n	8003a0e <FLASH_ProgramOptionByteData+0x3a>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80039e4:	4c0a      	ldr	r4, [pc, #40]	; (8003a10 <FLASH_ProgramOptionByteData+0x3c>)
 80039e6:	4b0b      	ldr	r3, [pc, #44]	; (8003a14 <FLASH_ProgramOptionByteData+0x40>)
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
    *(vu16*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80039e8:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80039ea:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80039ec:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 80039f0:	60a3      	str	r3, [r4, #8]

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 80039f2:	6923      	ldr	r3, [r4, #16]
 80039f4:	f043 0310 	orr.w	r3, r3, #16
 80039f8:	6123      	str	r3, [r4, #16]
    *(vu16*)Address = Data;
 80039fa:	802e      	strh	r6, [r5, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80039fc:	f7ff ff18 	bl	8003830 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8003a00:	2801      	cmp	r0, #1
 8003a02:	d004      	beq.n	8003a0e <FLASH_ProgramOptionByteData+0x3a>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8003a04:	6922      	ldr	r2, [r4, #16]
 8003a06:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	6123      	str	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;      
}
 8003a0e:	bd70      	pop	{r4, r5, r6, pc}
 8003a10:	40022000 	andmi	r2, r2, r0
 8003a14:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123

08003a18 <FLASH_EnableWriteProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EnableWriteProtection(u32 FLASH_Pages)
{
 8003a18:	b510      	push	{r4, lr}
 8003a1a:	4604      	mov	r4, r0
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003a1c:	200f      	movs	r0, #15
 8003a1e:	f7ff ff07 	bl	8003830 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8003a22:	2804      	cmp	r0, #4
 8003a24:	d13e      	bne.n	8003aa4 <FLASH_EnableWriteProtection+0x8c>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8003a26:	4b20      	ldr	r3, [pc, #128]	; (8003aa8 <FLASH_EnableWriteProtection+0x90>)
 8003a28:	4920      	ldr	r1, [pc, #128]	; (8003aac <FLASH_EnableWriteProtection+0x94>)
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
 8003a2a:	43e4      	mvns	r4, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8003a2c:	6099      	str	r1, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8003a2e:	f101 3188 	add.w	r1, r1, #2290649224	; 0x88888888
 8003a32:	6099      	str	r1, [r3, #8]
    FLASH->CR |= CR_OPTPG_Set;
 8003a34:	6919      	ldr	r1, [r3, #16]
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
 8003a36:	b2e2      	uxtb	r2, r4
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8003a38:	f041 0110 	orr.w	r1, r1, #16

    if(WRP0_Data != 0xFF)
 8003a3c:	2aff      	cmp	r2, #255	; 0xff
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8003a3e:	6119      	str	r1, [r3, #16]

    if(WRP0_Data != 0xFF)
 8003a40:	d104      	bne.n	8003a4c <FLASH_EnableWriteProtection+0x34>
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
 8003a42:	f3c4 2307 	ubfx	r3, r4, #8, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8003a46:	2bff      	cmp	r3, #255	; 0xff
 8003a48:	d108      	bne.n	8003a5c <FLASH_EnableWriteProtection+0x44>
 8003a4a:	e00e      	b.n	8003a6a <FLASH_EnableWriteProtection+0x52>
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8003a4c:	4b18      	ldr	r3, [pc, #96]	; (8003ab0 <FLASH_EnableWriteProtection+0x98>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003a4e:	200f      	movs	r0, #15
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8003a50:	811a      	strh	r2, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003a52:	f7ff feed 	bl	8003830 <FLASH_WaitForLastOperation>
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8003a56:	2804      	cmp	r0, #4
 8003a58:	d11c      	bne.n	8003a94 <FLASH_EnableWriteProtection+0x7c>
 8003a5a:	e7f2      	b.n	8003a42 <FLASH_EnableWriteProtection+0x2a>
    {
      OB->WRP1 = WRP1_Data;
 8003a5c:	4a14      	ldr	r2, [pc, #80]	; (8003ab0 <FLASH_EnableWriteProtection+0x98>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003a5e:	200f      	movs	r0, #15
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 8003a60:	8153      	strh	r3, [r2, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003a62:	f7ff fee5 	bl	8003830 <FLASH_WaitForLastOperation>
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8003a66:	2804      	cmp	r0, #4
 8003a68:	d114      	bne.n	8003a94 <FLASH_EnableWriteProtection+0x7c>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
 8003a6a:	f3c4 4307 	ubfx	r3, r4, #16, #8
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8003a6e:	2bff      	cmp	r3, #255	; 0xff
 8003a70:	d006      	beq.n	8003a80 <FLASH_EnableWriteProtection+0x68>
    {
      OB->WRP2 = WRP2_Data;
 8003a72:	4a0f      	ldr	r2, [pc, #60]	; (8003ab0 <FLASH_EnableWriteProtection+0x98>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003a74:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 8003a76:	8193      	strh	r3, [r2, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003a78:	f7ff feda 	bl	8003830 <FLASH_WaitForLastOperation>
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8003a7c:	2804      	cmp	r0, #4
 8003a7e:	d109      	bne.n	8003a94 <FLASH_EnableWriteProtection+0x7c>
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
 8003a80:	0e24      	lsrs	r4, r4, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8003a82:	2cff      	cmp	r4, #255	; 0xff
 8003a84:	d101      	bne.n	8003a8a <FLASH_EnableWriteProtection+0x72>
 8003a86:	2004      	movs	r0, #4
 8003a88:	e006      	b.n	8003a98 <FLASH_EnableWriteProtection+0x80>
    {
      OB->WRP3 = WRP3_Data;
 8003a8a:	4b09      	ldr	r3, [pc, #36]	; (8003ab0 <FLASH_EnableWriteProtection+0x98>)
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003a8c:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
 8003a8e:	81dc      	strh	r4, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003a90:	f7ff fece 	bl	8003830 <FLASH_WaitForLastOperation>
    }
          
    if(status != FLASH_BUSY)
 8003a94:	2801      	cmp	r0, #1
 8003a96:	d005      	beq.n	8003aa4 <FLASH_EnableWriteProtection+0x8c>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8003a98:	4a03      	ldr	r2, [pc, #12]	; (8003aa8 <FLASH_EnableWriteProtection+0x90>)
 8003a9a:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8003a9e:	6911      	ldr	r1, [r2, #16]
 8003aa0:	400b      	ands	r3, r1
 8003aa2:	6113      	str	r3, [r2, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 8003aa4:	bd10      	pop	{r4, pc}
 8003aa6:	bf00      	nop
 8003aa8:	40022000 	andmi	r2, r2, r0
 8003aac:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123
 8003ab0:	1ffff800 	svcne	0x00fff800

08003ab4 <FLASH_ReadOutProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 8003ab4:	b538      	push	{r3, r4, r5, lr}
 8003ab6:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  status = FLASH_WaitForLastOperation(EraseTimeout);
 8003ab8:	f640 70ff 	movw	r0, #4095	; 0xfff
 8003abc:	f7ff feb8 	bl	8003830 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8003ac0:	2804      	cmp	r0, #4
 8003ac2:	d136      	bne.n	8003b32 <FLASH_ReadOutProtection+0x7e>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8003ac4:	4c1b      	ldr	r4, [pc, #108]	; (8003b34 <FLASH_ReadOutProtection+0x80>)
 8003ac6:	4b1c      	ldr	r3, [pc, #112]	; (8003b38 <FLASH_ReadOutProtection+0x84>)

    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003ac8:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8003acc:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8003ace:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8003ad2:	60a3      	str	r3, [r4, #8]

    FLASH->CR |= CR_OPTER_Set;
 8003ad4:	6923      	ldr	r3, [r4, #16]
 8003ad6:	f043 0320 	orr.w	r3, r3, #32
 8003ada:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8003adc:	6923      	ldr	r3, [r4, #16]
 8003ade:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ae2:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003ae4:	f7ff fea4 	bl	8003830 <FLASH_WaitForLastOperation>

    if(status == FLASH_COMPLETE)
 8003ae8:	2804      	cmp	r0, #4
 8003aea:	d11b      	bne.n	8003b24 <FLASH_ReadOutProtection+0x70>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8003aec:	6922      	ldr	r2, [r4, #16]
 8003aee:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8003af2:	4013      	ands	r3, r2
 8003af4:	6123      	str	r3, [r4, #16]

      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 8003af6:	6923      	ldr	r3, [r4, #16]
 8003af8:	f043 0310 	orr.w	r3, r3, #16
 8003afc:	6123      	str	r3, [r4, #16]
 8003afe:	4b0f      	ldr	r3, [pc, #60]	; (8003b3c <FLASH_ReadOutProtection+0x88>)

      if(NewState != DISABLE)
 8003b00:	b10d      	cbz	r5, 8003b06 <FLASH_ReadOutProtection+0x52>
      {
        OB->RDP = 0x00;
 8003b02:	2200      	movs	r2, #0
 8003b04:	e000      	b.n	8003b08 <FLASH_ReadOutProtection+0x54>
      }
      else
      {
        OB->RDP = RDP_Key;  
 8003b06:	22a5      	movs	r2, #165	; 0xa5
 8003b08:	801a      	strh	r2, [r3, #0]
      }

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 8003b0a:	f640 70ff 	movw	r0, #4095	; 0xfff
 8003b0e:	f7ff fe8f 	bl	8003830 <FLASH_WaitForLastOperation>
    
      if(status != FLASH_BUSY)
 8003b12:	2801      	cmp	r0, #1
 8003b14:	d00d      	beq.n	8003b32 <FLASH_ReadOutProtection+0x7e>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8003b16:	4a07      	ldr	r2, [pc, #28]	; (8003b34 <FLASH_ReadOutProtection+0x80>)
 8003b18:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8003b1c:	6911      	ldr	r1, [r2, #16]
 8003b1e:	400b      	ands	r3, r1
 8003b20:	6113      	str	r3, [r2, #16]
 8003b22:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
    else 
    {
      if(status != FLASH_BUSY)
 8003b24:	2801      	cmp	r0, #1
 8003b26:	d004      	beq.n	8003b32 <FLASH_ReadOutProtection+0x7e>
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 8003b28:	6922      	ldr	r2, [r4, #16]
 8003b2a:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8003b2e:	4013      	ands	r3, r2
 8003b30:	6123      	str	r3, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 8003b32:	bd38      	pop	{r3, r4, r5, pc}
 8003b34:	40022000 	andmi	r2, r2, r0
 8003b38:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123
 8003b3c:	1ffff800 	svcne	0x00fff800

08003b40 <FLASH_UserOptionByteConfig>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8003b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8003b42:	4c11      	ldr	r4, [pc, #68]	; (8003b88 <FLASH_UserOptionByteConfig+0x48>)
 8003b44:	4b11      	ldr	r3, [pc, #68]	; (8003b8c <FLASH_UserOptionByteConfig+0x4c>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8003b46:	4605      	mov	r5, r0
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8003b48:	60a3      	str	r3, [r4, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 8003b4a:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8003b4e:	60a3      	str	r3, [r4, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003b50:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8003b52:	460e      	mov	r6, r1
 8003b54:	4617      	mov	r7, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003b56:	f7ff fe6b 	bl	8003830 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8003b5a:	2804      	cmp	r0, #4
 8003b5c:	d113      	bne.n	8003b86 <FLASH_UserOptionByteConfig+0x46>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8003b5e:	6923      	ldr	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 8003b60:	f047 07f8 	orr.w	r7, r7, #248	; 0xf8
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8003b64:	f043 0310 	orr.w	r3, r3, #16
 8003b68:	6123      	str	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 8003b6a:	433e      	orrs	r6, r7
 8003b6c:	4b08      	ldr	r3, [pc, #32]	; (8003b90 <FLASH_UserOptionByteConfig+0x50>)
 8003b6e:	4335      	orrs	r5, r6
 8003b70:	805d      	strh	r5, [r3, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003b72:	200f      	movs	r0, #15
 8003b74:	f7ff fe5c 	bl	8003830 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8003b78:	2801      	cmp	r0, #1
 8003b7a:	d004      	beq.n	8003b86 <FLASH_UserOptionByteConfig+0x46>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8003b7c:	6922      	ldr	r2, [r4, #16]
 8003b7e:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8003b82:	4013      	ands	r3, r2
 8003b84:	6123      	str	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 8003b86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b88:	40022000 	andmi	r2, r2, r0
 8003b8c:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123
 8003b90:	1ffff800 	svcne	0x00fff800

08003b94 <GPIO_DeInit>:
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8003b94:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8003b96:	4b26      	ldr	r3, [pc, #152]	; (8003c30 <GPIO_DeInit+0x9c>)
 8003b98:	4298      	cmp	r0, r3
 8003b9a:	d02f      	beq.n	8003bfc <GPIO_DeInit+0x68>
 8003b9c:	d811      	bhi.n	8003bc2 <GPIO_DeInit+0x2e>
 8003b9e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8003ba2:	4298      	cmp	r0, r3
 8003ba4:	d01e      	beq.n	8003be4 <GPIO_DeInit+0x50>
 8003ba6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003baa:	4298      	cmp	r0, r3
 8003bac:	d020      	beq.n	8003bf0 <GPIO_DeInit+0x5c>
 8003bae:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8003bb2:	4298      	cmp	r0, r3
 8003bb4:	d13a      	bne.n	8003c2c <GPIO_DeInit+0x98>
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8003bb6:	2004      	movs	r0, #4
 8003bb8:	2101      	movs	r1, #1
 8003bba:	f000 fc3f 	bl	800443c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 8003bbe:	2004      	movs	r0, #4
 8003bc0:	e02f      	b.n	8003c22 <GPIO_DeInit+0x8e>
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8003bc2:	4b1c      	ldr	r3, [pc, #112]	; (8003c34 <GPIO_DeInit+0xa0>)
 8003bc4:	4298      	cmp	r0, r3
 8003bc6:	d01f      	beq.n	8003c08 <GPIO_DeInit+0x74>
 8003bc8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003bcc:	4298      	cmp	r0, r3
 8003bce:	d021      	beq.n	8003c14 <GPIO_DeInit+0x80>
 8003bd0:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8003bd4:	4298      	cmp	r0, r3
 8003bd6:	d129      	bne.n	8003c2c <GPIO_DeInit+0x98>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 8003bd8:	2040      	movs	r0, #64	; 0x40
 8003bda:	2101      	movs	r1, #1
 8003bdc:	f000 fc2e 	bl	800443c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 8003be0:	2040      	movs	r0, #64	; 0x40
 8003be2:	e01e      	b.n	8003c22 <GPIO_DeInit+0x8e>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
      break;

    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8003be4:	2008      	movs	r0, #8
 8003be6:	2101      	movs	r1, #1
 8003be8:	f000 fc28 	bl	800443c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 8003bec:	2008      	movs	r0, #8
 8003bee:	e018      	b.n	8003c22 <GPIO_DeInit+0x8e>
      break;

    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8003bf0:	2010      	movs	r0, #16
 8003bf2:	2101      	movs	r1, #1
 8003bf4:	f000 fc22 	bl	800443c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 8003bf8:	2010      	movs	r0, #16
 8003bfa:	e012      	b.n	8003c22 <GPIO_DeInit+0x8e>
      break;

    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 8003bfc:	2020      	movs	r0, #32
 8003bfe:	2101      	movs	r1, #1
 8003c00:	f000 fc1c 	bl	800443c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 8003c04:	2020      	movs	r0, #32
 8003c06:	e00c      	b.n	8003c22 <GPIO_DeInit+0x8e>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
      break; 

    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 8003c08:	2080      	movs	r0, #128	; 0x80
 8003c0a:	2101      	movs	r1, #1
 8003c0c:	f000 fc16 	bl	800443c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 8003c10:	2080      	movs	r0, #128	; 0x80
 8003c12:	e006      	b.n	8003c22 <GPIO_DeInit+0x8e>
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 8003c14:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003c18:	2101      	movs	r1, #1
 8003c1a:	f000 fc0f 	bl	800443c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8003c1e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003c22:	2100      	movs	r1, #0
      break;                       

    default:
      break;
  }
}
 8003c24:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8003c28:	f000 bc08 	b.w	800443c <RCC_APB2PeriphResetCmd>
 8003c2c:	bd08      	pop	{r3, pc}
 8003c2e:	bf00      	nop
 8003c30:	40011400 	andmi	r1, r1, r0, lsl #8
 8003c34:	40011c00 	andmi	r1, r1, r0, lsl #24

08003c38 <GPIO_AFIODeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 8003c38:	b508      	push	{r3, lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8003c3a:	2001      	movs	r0, #1
 8003c3c:	4601      	mov	r1, r0
 8003c3e:	f000 fbfd 	bl	800443c <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
}
 8003c42:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 8003c46:	2001      	movs	r0, #1
 8003c48:	2100      	movs	r1, #0
 8003c4a:	f000 bbf7 	b.w	800443c <RCC_APB2PeriphResetCmd>

08003c4e <GPIO_Init>:
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8003c4e:	78cb      	ldrb	r3, [r1, #3]
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8003c50:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 8003c52:	06da      	lsls	r2, r3, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8003c54:	bf48      	it	mi
 8003c56:	788a      	ldrbmi	r2, [r1, #2]
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8003c58:	8809      	ldrh	r1, [r1, #0]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8003c5a:	f003 050f 	and.w	r5, r3, #15
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8003c5e:	bf48      	it	mi
 8003c60:	4315      	orrmi	r5, r2
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8003c62:	f011 0fff 	tst.w	r1, #255	; 0xff
 8003c66:	d01d      	beq.n	8003ca4 <GPIO_Init+0x56>
  {
    tmpreg = GPIOx->CRL;
 8003c68:	6804      	ldr	r4, [r0, #0]

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003c6a:	2200      	movs	r2, #0
    {
      pos = ((u32)0x01) << pinpos;
 8003c6c:	2701      	movs	r7, #1
 8003c6e:	4097      	lsls	r7, r2
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8003c70:	ea07 0601 	and.w	r6, r7, r1

      if (currentpin == pos)
 8003c74:	42be      	cmp	r6, r7
 8003c76:	d111      	bne.n	8003c9c <GPIO_Init+0x4e>
      {
        pos = pinpos << 2;
 8003c78:	0097      	lsls	r7, r2, #2
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 8003c7a:	f04f 0c0f 	mov.w	ip, #15
 8003c7e:	fa0c fc07 	lsl.w	ip, ip, r7
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8003c82:	fa05 f707 	lsl.w	r7, r5, r7
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8003c86:	ea24 040c 	bic.w	r4, r4, ip

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8003c8a:	2b28      	cmp	r3, #40	; 0x28
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8003c8c:	ea44 0407 	orr.w	r4, r4, r7

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8003c90:	d101      	bne.n	8003c96 <GPIO_Init+0x48>
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 8003c92:	6146      	str	r6, [r0, #20]
 8003c94:	e002      	b.n	8003c9c <GPIO_Init+0x4e>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8003c96:	2b48      	cmp	r3, #72	; 0x48
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 8003c98:	bf08      	it	eq
 8003c9a:	6106      	streq	r6, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003c9c:	3201      	adds	r2, #1
 8003c9e:	2a08      	cmp	r2, #8
 8003ca0:	d1e4      	bne.n	8003c6c <GPIO_Init+0x1e>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8003ca2:	6004      	str	r4, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8003ca4:	29ff      	cmp	r1, #255	; 0xff
 8003ca6:	d91f      	bls.n	8003ce8 <GPIO_Init+0x9a>
  {
    tmpreg = GPIOx->CRH;
 8003ca8:	6844      	ldr	r4, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003caa:	2200      	movs	r2, #0
 8003cac:	f102 0608 	add.w	r6, r2, #8
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 8003cb0:	2701      	movs	r7, #1
 8003cb2:	40b7      	lsls	r7, r6
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8003cb4:	ea07 0601 	and.w	r6, r7, r1
      if (currentpin == pos)
 8003cb8:	42be      	cmp	r6, r7
 8003cba:	d111      	bne.n	8003ce0 <GPIO_Init+0x92>
      {
        pos = pinpos << 2;
 8003cbc:	0097      	lsls	r7, r2, #2
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 8003cbe:	f04f 0c0f 	mov.w	ip, #15
 8003cc2:	fa0c fc07 	lsl.w	ip, ip, r7
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8003cc6:	fa05 f707 	lsl.w	r7, r5, r7
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8003cca:	ea24 040c 	bic.w	r4, r4, ip

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8003cce:	2b28      	cmp	r3, #40	; 0x28
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8003cd0:	ea44 0407 	orr.w	r4, r4, r7

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8003cd4:	d101      	bne.n	8003cda <GPIO_Init+0x8c>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 8003cd6:	6146      	str	r6, [r0, #20]
 8003cd8:	e002      	b.n	8003ce0 <GPIO_Init+0x92>
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8003cda:	2b48      	cmp	r3, #72	; 0x48
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 8003cdc:	bf08      	it	eq
 8003cde:	6106      	streq	r6, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003ce0:	3201      	adds	r2, #1
 8003ce2:	2a08      	cmp	r2, #8
 8003ce4:	d1e2      	bne.n	8003cac <GPIO_Init+0x5e>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8003ce6:	6044      	str	r4, [r0, #4]
 8003ce8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003cea <GPIO_StructInit>:
* Return         : None
*******************************************************************************/
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8003cea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003cee:	8003      	strh	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8003cf0:	2302      	movs	r3, #2
 8003cf2:	7083      	strb	r3, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003cf4:	2304      	movs	r3, #4
 8003cf6:	70c3      	strb	r3, [r0, #3]
 8003cf8:	4770      	bx	lr

08003cfa <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 8003cfa:	6883      	ldr	r3, [r0, #8]
 8003cfc:	4219      	tst	r1, r3
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8003cfe:	bf0c      	ite	eq
 8003d00:	2000      	moveq	r0, #0
 8003d02:	2001      	movne	r0, #1
 8003d04:	4770      	bx	lr

08003d06 <GPIO_ReadInputData>:
u16 GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((u16)GPIOx->IDR);
 8003d06:	6880      	ldr	r0, [r0, #8]
}
 8003d08:	b280      	uxth	r0, r0
 8003d0a:	4770      	bx	lr

08003d0c <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (u32)Bit_RESET)
 8003d0c:	68c3      	ldr	r3, [r0, #12]
 8003d0e:	4219      	tst	r1, r3
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8003d10:	bf0c      	ite	eq
 8003d12:	2000      	moveq	r0, #0
 8003d14:	2001      	movne	r0, #1
 8003d16:	4770      	bx	lr

08003d18 <GPIO_ReadOutputData>:
u16 GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((u16)GPIOx->ODR);
 8003d18:	68c0      	ldr	r0, [r0, #12]
}
 8003d1a:	b280      	uxth	r0, r0
 8003d1c:	4770      	bx	lr

08003d1e <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8003d1e:	6101      	str	r1, [r0, #16]
 8003d20:	4770      	bx	lr

08003d22 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8003d22:	6141      	str	r1, [r0, #20]
 8003d24:	4770      	bx	lr

08003d26 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8003d26:	b10a      	cbz	r2, 8003d2c <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d28:	6101      	str	r1, [r0, #16]
 8003d2a:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 8003d2c:	6141      	str	r1, [r0, #20]
 8003d2e:	4770      	bx	lr

08003d30 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, u16 PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 8003d30:	60c1      	str	r1, [r0, #12]
 8003d32:	4770      	bx	lr

08003d34 <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 8003d34:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8003d38:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8003d3a:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8003d3c:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8003d3e:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8003d40:	6983      	ldr	r3, [r0, #24]
 8003d42:	4770      	bx	lr

08003d44 <GPIO_EventOutputConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8003d44:	4a05      	ldr	r2, [pc, #20]	; (8003d5c <GPIO_EventOutputConfig+0x18>)
*                    This parameter can be GPIO_PinSourcex where x can be (0..15).
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_EventOutputConfig(u8 GPIO_PortSource, u8 GPIO_PinSource)
{
 8003d46:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8003d48:	6814      	ldr	r4, [r2, #0]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 8003d4a:	f64f 7380 	movw	r3, #65408	; 0xff80
 8003d4e:	4023      	ands	r3, r4
  tmpreg |= (u32)GPIO_PortSource << 0x04;
 8003d50:	4319      	orrs	r1, r3
  tmpreg |= GPIO_PinSource;
 8003d52:	ea41 1000 	orr.w	r0, r1, r0, lsl #4

  AFIO->EVCR = tmpreg;
 8003d56:	6010      	str	r0, [r2, #0]
 8003d58:	bd10      	pop	{r4, pc}
 8003d5a:	bf00      	nop
 8003d5c:	40010000 	andmi	r0, r1, r0

08003d60 <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(vu32 *) EVCR_EVOE_BB = (u32)NewState;
 8003d60:	4b01      	ldr	r3, [pc, #4]	; (8003d68 <GPIO_EventOutputCmd+0x8>)
 8003d62:	6018      	str	r0, [r3, #0]
 8003d64:	4770      	bx	lr
 8003d66:	bf00      	nop
 8003d68:	4220001c 	eormi	r0, r0, #28

08003d6c <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 8003d6c:	b530      	push	{r4, r5, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8003d6e:	4a13      	ldr	r2, [pc, #76]	; (8003dbc <GPIO_PinRemapConfig+0x50>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8003d70:	f400 1540 	and.w	r5, r0, #3145728	; 0x300000
 8003d74:	f5b5 1f40 	cmp.w	r5, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8003d78:	6853      	ldr	r3, [r2, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 8003d7a:	b284      	uxth	r4, r0

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8003d7c:	d106      	bne.n	8003d8c <GPIO_PinRemapConfig+0x20>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8003d7e:	6855      	ldr	r5, [r2, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 8003d80:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8003d84:	f025 6570 	bic.w	r5, r5, #251658240	; 0xf000000
 8003d88:	6055      	str	r5, [r2, #4]
 8003d8a:	e00f      	b.n	8003dac <GPIO_PinRemapConfig+0x40>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8003d8c:	02c5      	lsls	r5, r0, #11
 8003d8e:	d505      	bpl.n	8003d9c <GPIO_PinRemapConfig+0x30>
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 8003d90:	f3c0 4203 	ubfx	r2, r0, #16, #4
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 8003d94:	2503      	movs	r5, #3
 8003d96:	fa05 f202 	lsl.w	r2, r5, r2
 8003d9a:	e003      	b.n	8003da4 <GPIO_PinRemapConfig+0x38>
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8003d9c:	0d42      	lsrs	r2, r0, #21
 8003d9e:	0112      	lsls	r2, r2, #4
 8003da0:	fa04 f202 	lsl.w	r2, r4, r2
 8003da4:	ea23 0302 	bic.w	r3, r3, r2
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8003da8:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 8003dac:	b119      	cbz	r1, 8003db6 <GPIO_PinRemapConfig+0x4a>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8003dae:	0d40      	lsrs	r0, r0, #21
 8003db0:	0100      	lsls	r0, r0, #4
 8003db2:	4084      	lsls	r4, r0
 8003db4:	4323      	orrs	r3, r4
  }

  AFIO->MAPR = tmpreg;
 8003db6:	4a01      	ldr	r2, [pc, #4]	; (8003dbc <GPIO_PinRemapConfig+0x50>)
 8003db8:	6053      	str	r3, [r2, #4]
 8003dba:	bd30      	pop	{r4, r5, pc}
 8003dbc:	40010000 	andmi	r0, r1, r0

08003dc0 <GPIO_EXTILineConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 8003dc0:	f001 0303 	and.w	r3, r1, #3
 8003dc4:	009b      	lsls	r3, r3, #2
 8003dc6:	220f      	movs	r2, #15
 8003dc8:	409a      	lsls	r2, r3

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 8003dca:	4098      	lsls	r0, r3
 8003dcc:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
 8003dd0:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8003dd4:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
*                   This parameter can be GPIO_PinSourcex where x can be (0..15).
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_EXTILineConfig(u8 GPIO_PortSource, u8 GPIO_PinSource)
{
 8003dd8:	b510      	push	{r4, lr}
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8003dda:	688c      	ldr	r4, [r1, #8]
 8003ddc:	ea24 0202 	bic.w	r2, r4, r2
 8003de0:	608a      	str	r2, [r1, #8]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 8003de2:	688a      	ldr	r2, [r1, #8]
 8003de4:	4302      	orrs	r2, r0
 8003de6:	608a      	str	r2, [r1, #8]
 8003de8:	bd10      	pop	{r4, pc}
 8003dea:	bf00      	nop

08003dec <NVIC_DeInit>:
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 8003dec:	4b0b      	ldr	r3, [pc, #44]	; (8003e1c <NVIC_DeInit+0x30>)
  NVIC->ICER[1] = 0x0FFFFFFF;
 8003dee:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 8003df2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003df6:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  NVIC->ICER[1] = 0x0FFFFFFF;
 8003dfa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  NVIC->ICPR[0] = 0xFFFFFFFF;
 8003dfe:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
  NVIC->ICPR[1] = 0x0FFFFFFF;
 8003e02:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  
  for(index = 0; index < 0x0F; index++)
 8003e06:	2200      	movs	r2, #0
  {
     NVIC->IPR[index] = 0x00000000;
 8003e08:	f102 01c0 	add.w	r1, r2, #192	; 0xc0
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8003e0c:	3201      	adds	r2, #1
  {
     NVIC->IPR[index] = 0x00000000;
 8003e0e:	2000      	movs	r0, #0
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8003e10:	2a0f      	cmp	r2, #15
  {
     NVIC->IPR[index] = 0x00000000;
 8003e12:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8003e16:	d1f7      	bne.n	8003e08 <NVIC_DeInit+0x1c>
  {
     NVIC->IPR[index] = 0x00000000;
  } 
}
 8003e18:	4770      	bx	lr
 8003e1a:	bf00      	nop
 8003e1c:	e000e100 	and	lr, r0, r0, lsl #2

08003e20 <NVIC_SCBDeInit>:
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8003e20:	4b09      	ldr	r3, [pc, #36]	; (8003e48 <NVIC_SCBDeInit+0x28>)
 8003e22:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
  SCB->VTOR = 0x00000000;
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8003e26:	4909      	ldr	r1, [pc, #36]	; (8003e4c <NVIC_SCBDeInit+0x2c>)
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8003e28:	605a      	str	r2, [r3, #4]
  SCB->VTOR = 0x00000000;
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	609a      	str	r2, [r3, #8]
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8003e2e:	60d9      	str	r1, [r3, #12]
  SCB->SCR = 0x00000000;
 8003e30:	611a      	str	r2, [r3, #16]
  SCB->CCR = 0x00000000;
 8003e32:	615a      	str	r2, [r3, #20]
  for(index = 0; index < 0x03; index++)
  {
     SCB->SHPR[index] = 0;
 8003e34:	619a      	str	r2, [r3, #24]
 8003e36:	61da      	str	r2, [r3, #28]
 8003e38:	621a      	str	r2, [r3, #32]
  }
  SCB->SHCSR = 0x00000000;
 8003e3a:	625a      	str	r2, [r3, #36]	; 0x24
  SCB->CFSR = 0xFFFFFFFF;
 8003e3c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003e40:	629a      	str	r2, [r3, #40]	; 0x28
  SCB->HFSR = 0xFFFFFFFF;
 8003e42:	62da      	str	r2, [r3, #44]	; 0x2c
  SCB->DFSR = 0xFFFFFFFF;
 8003e44:	631a      	str	r2, [r3, #48]	; 0x30
 8003e46:	4770      	bx	lr
 8003e48:	e000ed00 	and	lr, r0, r0, lsl #26
 8003e4c:	05fa0000 	ldrbeq	r0, [sl, #0]!

08003e50 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8003e50:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8003e54:	4b02      	ldr	r3, [pc, #8]	; (8003e60 <NVIC_PriorityGroupConfig+0x10>)
 8003e56:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 8003e5a:	60d8      	str	r0, [r3, #12]
 8003e5c:	4770      	bx	lr
 8003e5e:	bf00      	nop
 8003e60:	e000ed00 	and	lr, r0, r0, lsl #26

08003e64 <NVIC_Init>:
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8003e64:	78c2      	ldrb	r2, [r0, #3]
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8003e66:	b530      	push	{r4, r5, lr}
 8003e68:	7803      	ldrb	r3, [r0, #0]
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8003e6a:	b35a      	cbz	r2, 8003ec4 <NVIC_Init+0x60>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8003e6c:	4a1b      	ldr	r2, [pc, #108]	; (8003edc <NVIC_Init+0x78>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8003e6e:	7844      	ldrb	r4, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8003e70:	68d2      	ldr	r2, [r2, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8003e72:	7885      	ldrb	r5, [r0, #2]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8003e74:	43d2      	mvns	r2, r2
 8003e76:	f3c2 2202 	ubfx	r2, r2, #8, #3
    tmppre = (0x4 - tmppriority);
 8003e7a:	f1c2 0104 	rsb	r1, r2, #4
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8003e7e:	fa04 f101 	lsl.w	r1, r4, r1
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 8003e82:	240f      	movs	r4, #15
 8003e84:	40d4      	lsrs	r4, r2
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8003e86:	402c      	ands	r4, r5
 8003e88:	430c      	orrs	r4, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8003e8a:	f003 0103 	and.w	r1, r3, #3
 8003e8e:	00c9      	lsls	r1, r1, #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 8003e90:	0124      	lsls	r4, r4, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8003e92:	22ff      	movs	r2, #255	; 0xff
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8003e94:	408c      	lsls	r4, r1
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8003e96:	408a      	lsls	r2, r1
 8003e98:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
 8003e9c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8003ea0:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8003ea4:	f8d3 5300 	ldr.w	r5, [r3, #768]	; 0x300
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 8003ea8:	ea25 0102 	bic.w	r1, r5, r2
    tmppriority &= tmpmask;  
 8003eac:	4022      	ands	r2, r4
    tmpreg |= tmppriority;
 8003eae:	430a      	orrs	r2, r1

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 8003eb0:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8003eb4:	7803      	ldrb	r3, [r0, #0]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8003eb6:	2201      	movs	r2, #1
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8003eb8:	0959      	lsrs	r1, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8003eba:	f003 031f 	and.w	r3, r3, #31
 8003ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec2:	e006      	b.n	8003ed2 <NVIC_Init+0x6e>
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8003ec4:	0959      	lsrs	r1, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	f003 031f 	and.w	r3, r3, #31
 8003ecc:	fa02 f303 	lsl.w	r3, r2, r3
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8003ed0:	3120      	adds	r1, #32
 8003ed2:	4a03      	ldr	r2, [pc, #12]	; (8003ee0 <NVIC_Init+0x7c>)
 8003ed4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8003ed8:	bd30      	pop	{r4, r5, pc}
 8003eda:	bf00      	nop
 8003edc:	e000ed00 	and	lr, r0, r0, lsl #26
 8003ee0:	e000e100 	and	lr, r0, r0, lsl #2

08003ee4 <NVIC_StructInit>:
* Return         : None
*******************************************************************************/
void NVIC_StructInit(NVIC_InitTypeDef* NVIC_InitStruct)
{
  /* NVIC_InitStruct members default value */
  NVIC_InitStruct->NVIC_IRQChannel = 0x00;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	7003      	strb	r3, [r0, #0]
  NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority = 0x00;
 8003ee8:	7043      	strb	r3, [r0, #1]
  NVIC_InitStruct->NVIC_IRQChannelSubPriority = 0x00;
 8003eea:	7083      	strb	r3, [r0, #2]
  NVIC_InitStruct->NVIC_IRQChannelCmd = DISABLE;
 8003eec:	70c3      	strb	r3, [r0, #3]
 8003eee:	4770      	bx	lr

08003ef0 <NVIC_SETPRIMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETPRIMASK(void)
{
  __SETPRIMASK();
 8003ef0:	f001 ba41 	b.w	8005376 <__SETPRIMASK>

08003ef4 <NVIC_RESETPRIMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETPRIMASK(void)
{
  __RESETPRIMASK();
 8003ef4:	f001 ba41 	b.w	800537a <__RESETPRIMASK>

08003ef8 <NVIC_SETFAULTMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETFAULTMASK(void)
{
  __SETFAULTMASK();
 8003ef8:	f001 ba41 	b.w	800537e <__SETFAULTMASK>

08003efc <NVIC_RESETFAULTMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETFAULTMASK(void)
{
  __RESETFAULTMASK();
 8003efc:	f001 ba41 	b.w	8005382 <__RESETFAULTMASK>

08003f00 <NVIC_BASEPRICONFIG>:
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 8003f00:	0100      	lsls	r0, r0, #4
 8003f02:	f001 ba40 	b.w	8005386 <__BASEPRICONFIG>

08003f06 <NVIC_GetBASEPRI>:
* Output         : None
* Return         : BASEPRI register value
*******************************************************************************/
u32 NVIC_GetBASEPRI(void)
{
  return (__GetBASEPRI());
 8003f06:	f001 ba41 	b.w	800538c <__GetBASEPRI>

08003f0a <NVIC_GetCurrentPendingIRQChannel>:
* Output         : None
* Return         : Pending IRQ Channel Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentPendingIRQChannel(void)
{
  return ((u16)((SCB->ICSR & (u32)0x003FF000) >> 0x0C));
 8003f0a:	4b02      	ldr	r3, [pc, #8]	; (8003f14 <NVIC_GetCurrentPendingIRQChannel+0xa>)
 8003f0c:	6858      	ldr	r0, [r3, #4]
}
 8003f0e:	f3c0 3009 	ubfx	r0, r0, #12, #10
 8003f12:	4770      	bx	lr
 8003f14:	e000ed00 	and	lr, r0, r0, lsl #26

08003f18 <NVIC_GetIRQChannelPendingBitStatus>:
  u32 tmp = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8003f18:	f000 031f 	and.w	r3, r0, #31
 8003f1c:	2201      	movs	r2, #1
 8003f1e:	fa02 f303 	lsl.w	r3, r2, r3

  if (((NVIC->ISPR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp)
 8003f22:	0940      	lsrs	r0, r0, #5
 8003f24:	4a04      	ldr	r2, [pc, #16]	; (8003f38 <NVIC_GetIRQChannelPendingBitStatus+0x20>)
 8003f26:	3040      	adds	r0, #64	; 0x40
 8003f28:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8003f2c:	4018      	ands	r0, r3
  else
  {
    pendingirqstatus = RESET;
  }
  return pendingirqstatus;
}
 8003f2e:	1ac3      	subs	r3, r0, r3
 8003f30:	4258      	negs	r0, r3
 8003f32:	4158      	adcs	r0, r3
 8003f34:	4770      	bx	lr
 8003f36:	bf00      	nop
 8003f38:	e000e100 	and	lr, r0, r0, lsl #2

08003f3c <NVIC_SetIRQChannelPendingBit>:
void NVIC_SetIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  *(vu32*) 0xE000EF00 = (u32)NVIC_IRQChannel;
 8003f3c:	4b01      	ldr	r3, [pc, #4]	; (8003f44 <NVIC_SetIRQChannelPendingBit+0x8>)
 8003f3e:	6018      	str	r0, [r3, #0]
 8003f40:	4770      	bx	lr
 8003f42:	bf00      	nop
 8003f44:	e000ef00 	and	lr, r0, r0, lsl #30

08003f48 <NVIC_ClearIRQChannelPendingBit>:
void NVIC_ClearIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  NVIC->ICPR[(NVIC_IRQChannel >> 0x05)] = (u32)0x01 << (NVIC_IRQChannel & (u32)0x1F);
 8003f48:	0942      	lsrs	r2, r0, #5
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	f000 001f 	and.w	r0, r0, #31
 8003f50:	fa03 f000 	lsl.w	r0, r3, r0
 8003f54:	4b02      	ldr	r3, [pc, #8]	; (8003f60 <NVIC_ClearIRQChannelPendingBit+0x18>)
 8003f56:	3260      	adds	r2, #96	; 0x60
 8003f58:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8003f5c:	4770      	bx	lr
 8003f5e:	bf00      	nop
 8003f60:	e000e100 	and	lr, r0, r0, lsl #2

08003f64 <NVIC_GetCurrentActiveHandler>:
* Output         : None
* Return         : Active Handler Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentActiveHandler(void)
{
  return ((u16)(SCB->ICSR & (u32)0x3FF));
 8003f64:	4b02      	ldr	r3, [pc, #8]	; (8003f70 <NVIC_GetCurrentActiveHandler+0xc>)
 8003f66:	6858      	ldr	r0, [r3, #4]
 8003f68:	f3c0 0009 	ubfx	r0, r0, #0, #10
}
 8003f6c:	4770      	bx	lr
 8003f6e:	bf00      	nop
 8003f70:	e000ed00 	and	lr, r0, r0, lsl #26

08003f74 <NVIC_GetIRQChannelActiveBitStatus>:
  u32 tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8003f74:	f000 031f 	and.w	r3, r0, #31
 8003f78:	2201      	movs	r2, #1
 8003f7a:	fa02 f303 	lsl.w	r3, r2, r3

  if (((NVIC->IABR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp )
 8003f7e:	0940      	lsrs	r0, r0, #5
 8003f80:	4a04      	ldr	r2, [pc, #16]	; (8003f94 <NVIC_GetIRQChannelActiveBitStatus+0x20>)
 8003f82:	3080      	adds	r0, #128	; 0x80
 8003f84:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8003f88:	4018      	ands	r0, r3
  else
  {
    activeirqstatus = RESET;
  }
  return activeirqstatus;
}
 8003f8a:	1ac2      	subs	r2, r0, r3
 8003f8c:	4250      	negs	r0, r2
 8003f8e:	4150      	adcs	r0, r2
 8003f90:	4770      	bx	lr
 8003f92:	bf00      	nop
 8003f94:	e000e100 	and	lr, r0, r0, lsl #2

08003f98 <NVIC_GetCPUID>:
* Output         : None
* Return         : CPU ID.
*******************************************************************************/
u32 NVIC_GetCPUID(void)
{
  return (SCB->CPUID);
 8003f98:	4b01      	ldr	r3, [pc, #4]	; (8003fa0 <NVIC_GetCPUID+0x8>)
 8003f9a:	6818      	ldr	r0, [r3, #0]
}
 8003f9c:	4770      	bx	lr
 8003f9e:	bf00      	nop
 8003fa0:	e000ed00 	and	lr, r0, r0, lsl #26

08003fa4 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 8003fa4:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8003fa8:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8003fac:	4b01      	ldr	r3, [pc, #4]	; (8003fb4 <NVIC_SetVectorTable+0x10>)
 8003fae:	4308      	orrs	r0, r1
 8003fb0:	6098      	str	r0, [r3, #8]
 8003fb2:	4770      	bx	lr
 8003fb4:	e000ed00 	and	lr, r0, r0, lsl #26

08003fb8 <NVIC_GenerateSystemReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 8003fb8:	4a01      	ldr	r2, [pc, #4]	; (8003fc0 <NVIC_GenerateSystemReset+0x8>)
 8003fba:	4b02      	ldr	r3, [pc, #8]	; (8003fc4 <NVIC_GenerateSystemReset+0xc>)
 8003fbc:	60da      	str	r2, [r3, #12]
 8003fbe:	4770      	bx	lr
 8003fc0:	05fa0004 	ldrbeq	r0, [sl, #4]!
 8003fc4:	e000ed00 	and	lr, r0, r0, lsl #26

08003fc8 <NVIC_GenerateCoreReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateCoreReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x01;
 8003fc8:	4a01      	ldr	r2, [pc, #4]	; (8003fd0 <NVIC_GenerateCoreReset+0x8>)
 8003fca:	4b02      	ldr	r3, [pc, #8]	; (8003fd4 <NVIC_GenerateCoreReset+0xc>)
 8003fcc:	60da      	str	r2, [r3, #12]
 8003fce:	4770      	bx	lr
 8003fd0:	05fa0001 	ldrbeq	r0, [sl, #1]!
 8003fd4:	e000ed00 	and	lr, r0, r0, lsl #26

08003fd8 <NVIC_SystemLPConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemLPConfig(u8 LowPowerMode, FunctionalState NewState)
{
 8003fd8:	4b04      	ldr	r3, [pc, #16]	; (8003fec <NVIC_SystemLPConfig+0x14>)
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 8003fda:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8003fdc:	b109      	cbz	r1, 8003fe2 <NVIC_SystemLPConfig+0xa>
  {
    SCB->SCR |= LowPowerMode;
 8003fde:	4310      	orrs	r0, r2
 8003fe0:	e001      	b.n	8003fe6 <NVIC_SystemLPConfig+0xe>
  }
  else
  {
    SCB->SCR &= (u32)(~(u32)LowPowerMode);
 8003fe2:	ea22 0000 	bic.w	r0, r2, r0
 8003fe6:	6118      	str	r0, [r3, #16]
 8003fe8:	4770      	bx	lr
 8003fea:	bf00      	nop
 8003fec:	e000ed00 	and	lr, r0, r0, lsl #26

08003ff0 <NVIC_SystemHandlerConfig>:

  /* Check the parameters */
  assert_param(IS_CONFIG_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  tmpreg =  (u32)0x01 << (SystemHandler & (u32)0x1F);
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	f000 001f 	and.w	r0, r0, #31
 8003ff6:	fa03 f000 	lsl.w	r0, r3, r0
 8003ffa:	4b04      	ldr	r3, [pc, #16]	; (800400c <NVIC_SystemHandlerConfig+0x1c>)

  if (NewState != DISABLE)
  {
    SCB->SHCSR |= tmpreg;
 8003ffc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  assert_param(IS_CONFIG_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  tmpreg =  (u32)0x01 << (SystemHandler & (u32)0x1F);

  if (NewState != DISABLE)
 8003ffe:	b109      	cbz	r1, 8004004 <NVIC_SystemHandlerConfig+0x14>
  {
    SCB->SHCSR |= tmpreg;
 8004000:	4310      	orrs	r0, r2
 8004002:	e001      	b.n	8004008 <NVIC_SystemHandlerConfig+0x18>
  }
  else
  {
    SCB->SHCSR &= ~tmpreg;
 8004004:	ea22 0000 	bic.w	r0, r2, r0
 8004008:	6258      	str	r0, [r3, #36]	; 0x24
 800400a:	4770      	bx	lr
 800400c:	e000ed00 	and	lr, r0, r0, lsl #26

08004010 <NVIC_SystemHandlerPriorityConfig>:
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004010:	4b11      	ldr	r3, [pc, #68]	; (8004058 <NVIC_SystemHandlerPriorityConfig+0x48>)
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemHandlerPriorityConfig(u32 SystemHandler, u8 SystemHandlerPreemptionPriority,
                                      u8 SystemHandlerSubPriority)
{
 8004012:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004014:	68db      	ldr	r3, [r3, #12]
 8004016:	43db      	mvns	r3, r3
 8004018:	f3c3 2302 	ubfx	r3, r3, #8, #3
  tmp1 = (0x4 - tmppriority);
 800401c:	f1c3 0404 	rsb	r4, r3, #4
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
 8004020:	40a1      	lsls	r1, r4
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
 8004022:	24ff      	movs	r4, #255	; 0xff
 8004024:	fa24 f303 	lsr.w	r3, r4, r3
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 8004028:	401a      	ands	r2, r3
 800402a:	4311      	orrs	r1, r2

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
 800402c:	f3c0 2201 	ubfx	r2, r0, #8, #2
  tmppriority = tmppriority << (tmp2 * 0x08);
 8004030:	00d2      	lsls	r2, r2, #3
  handlermask = (u32)0xFF << (tmp2 * 0x08);
 8004032:	4094      	lsls	r4, r2
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
 8004034:	0109      	lsls	r1, r1, #4
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
 8004036:	fa01 f202 	lsl.w	r2, r1, r2
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
 800403a:	f3c0 1381 	ubfx	r3, r0, #6, #2
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8004044:	f503 436d 	add.w	r3, r3, #60672	; 0xed00
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8004048:	6998      	ldr	r0, [r3, #24]
 800404a:	ea20 0404 	bic.w	r4, r0, r4
 800404e:	619c      	str	r4, [r3, #24]
  SCB->SHPR[tmp1] |= tmppriority;
 8004050:	6998      	ldr	r0, [r3, #24]
 8004052:	4302      	orrs	r2, r0
 8004054:	619a      	str	r2, [r3, #24]
 8004056:	bd10      	pop	{r4, pc}
 8004058:	e000ed00 	and	lr, r0, r0, lsl #26

0800405c <NVIC_GetSystemHandlerPendingBitStatus>:

  /* Check the parameters */
  assert_param(IS_GET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0A);
  tmppos &= (u32)0x0F;
 800405c:	f3c0 2083 	ubfx	r0, r0, #10, #4

  tmppos = (u32)0x01 << tmppos;
 8004060:	2301      	movs	r3, #1
 8004062:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 8004064:	4a03      	ldr	r2, [pc, #12]	; (8004074 <NVIC_GetSystemHandlerPendingBitStatus+0x18>)
 8004066:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8004068:	4018      	ands	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800406a:	1ac1      	subs	r1, r0, r3
 800406c:	4248      	negs	r0, r1
 800406e:	4148      	adcs	r0, r1
 8004070:	4770      	bx	lr
 8004072:	bf00      	nop
 8004074:	e000ed00 	and	lr, r0, r0, lsl #26

08004078 <NVIC_SetSystemHandlerPendingBit>:

  /* Check the parameters */
  assert_param(IS_SET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
 8004078:	f000 001f 	and.w	r0, r0, #31
  /* Set the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << tmp);
 800407c:	2101      	movs	r1, #1
 800407e:	fa01 f000 	lsl.w	r0, r1, r0
 8004082:	4b02      	ldr	r3, [pc, #8]	; (800408c <NVIC_SetSystemHandlerPendingBit+0x14>)
 8004084:	685a      	ldr	r2, [r3, #4]
 8004086:	4302      	orrs	r2, r0
 8004088:	605a      	str	r2, [r3, #4]
 800408a:	4770      	bx	lr
 800408c:	e000ed00 	and	lr, r0, r0, lsl #26

08004090 <NVIC_ClearSystemHandlerPendingBit>:

  /* Check the parameters */
  assert_param(IS_CLEAR_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
 8004090:	f000 001f 	and.w	r0, r0, #31
  /* Clear the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << (tmp - 0x01));
 8004094:	1e41      	subs	r1, r0, #1
 8004096:	2001      	movs	r0, #1
 8004098:	fa00 f101 	lsl.w	r1, r0, r1
 800409c:	4b02      	ldr	r3, [pc, #8]	; (80040a8 <NVIC_ClearSystemHandlerPendingBit+0x18>)
 800409e:	685a      	ldr	r2, [r3, #4]
 80040a0:	430a      	orrs	r2, r1
 80040a2:	605a      	str	r2, [r3, #4]
 80040a4:	4770      	bx	lr
 80040a6:	bf00      	nop
 80040a8:	e000ed00 	and	lr, r0, r0, lsl #26

080040ac <NVIC_GetSystemHandlerActiveBitStatus>:
  u32 tmp = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_GET_ACTIVE_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;
 80040ac:	f3c0 3083 	ubfx	r0, r0, #14, #4

  tmppos = (u32)0x01 << tmppos;
 80040b0:	2301      	movs	r3, #1
 80040b2:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 80040b4:	4a04      	ldr	r2, [pc, #16]	; (80040c8 <NVIC_GetSystemHandlerActiveBitStatus+0x1c>)
 80040b6:	6a50      	ldr	r0, [r2, #36]	; 0x24
 80040b8:	4018      	ands	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80040ba:	ebb0 0c03 	subs.w	ip, r0, r3
 80040be:	f1dc 0000 	rsbs	r0, ip, #0
 80040c2:	eb50 000c 	adcs.w	r0, r0, ip
 80040c6:	4770      	bx	lr
 80040c8:	e000ed00 	and	lr, r0, r0, lsl #26

080040cc <NVIC_GetFaultHandlerSources>:
  u32 tmpreg = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
 80040cc:	f3c0 4281 	ubfx	r2, r0, #18, #2
 80040d0:	4b09      	ldr	r3, [pc, #36]	; (80040f8 <NVIC_GetFaultHandlerSources+0x2c>)
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;

  if (tmpreg == 0x00)
 80040d2:	b90a      	cbnz	r2, 80040d8 <NVIC_GetFaultHandlerSources+0xc>
  {
    faultsources = SCB->HFSR;
 80040d4:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80040d6:	4770      	bx	lr
  }
  else if (tmpreg == 0x01)
 80040d8:	2a01      	cmp	r2, #1
 80040da:	d10a      	bne.n	80040f2 <NVIC_GetFaultHandlerSources+0x26>

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 80040dc:	f3c0 5201 	ubfx	r2, r0, #20, #2
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 80040e0:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80040e2:	00d3      	lsls	r3, r2, #3
 80040e4:	40d8      	lsrs	r0, r3
    if (tmppos != 0x02)
 80040e6:	2a02      	cmp	r2, #2
    {
      faultsources &= (u32)0x0F;
 80040e8:	bf14      	ite	ne
 80040ea:	f000 000f 	andne.w	r0, r0, #15
    }
    else
    {
      faultsources &= (u32)0xFF;
 80040ee:	b2c0      	uxtbeq	r0, r0
 80040f0:	4770      	bx	lr
    }
  }
  else
  {
    faultsources = SCB->DFSR;
 80040f2:	6b18      	ldr	r0, [r3, #48]	; 0x30
  }
  return faultsources;
}
 80040f4:	4770      	bx	lr
 80040f6:	bf00      	nop
 80040f8:	e000ed00 	and	lr, r0, r0, lsl #26

080040fc <NVIC_GetFaultAddress>:
*                       - SystemHandler_BusFault
* Output         : None
* Return         : Fault address.
*******************************************************************************/
u32 NVIC_GetFaultAddress(u32 SystemHandler)
{
 80040fc:	4b03      	ldr	r3, [pc, #12]	; (800410c <NVIC_GetFaultAddress+0x10>)
  /* Check the parameters */
  assert_param(IS_FAULT_ADDRESS_SYSTEM_HANDLER(SystemHandler));
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
 80040fe:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
  {
    faultaddress = SCB->MMFAR;
 8004102:	bf0c      	ite	eq
 8004104:	6b58      	ldreq	r0, [r3, #52]	; 0x34
  }
  else
  {
    faultaddress = SCB->BFAR;
 8004106:	6b98      	ldrne	r0, [r3, #56]	; 0x38
  }
  return faultaddress;
}
 8004108:	4770      	bx	lr
 800410a:	bf00      	nop
 800410c:	e000ed00 	and	lr, r0, r0, lsl #26

08004110 <PWR_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
 8004110:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 8004112:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8004116:	2101      	movs	r1, #1
 8004118:	f000 f99c 	bl	8004454 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
}
 800411c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 8004120:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8004124:	2100      	movs	r1, #0
 8004126:	f000 b995 	b.w	8004454 <RCC_APB1PeriphResetCmd>

0800412a <PWR_BackupAccessCmd>:
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_DBP_BB = (u32)NewState;
 800412a:	4b01      	ldr	r3, [pc, #4]	; (8004130 <PWR_BackupAccessCmd+0x6>)
 800412c:	6018      	str	r0, [r3, #0]
 800412e:	4770      	bx	lr
 8004130:	420e0020 	andmi	r0, lr, #32

08004134 <PWR_PVDCmd>:
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PVDE_BB = (u32)NewState;
 8004134:	4b01      	ldr	r3, [pc, #4]	; (800413c <PWR_PVDCmd+0x8>)
 8004136:	6018      	str	r0, [r3, #0]
 8004138:	4770      	bx	lr
 800413a:	bf00      	nop
 800413c:	420e0010 	andmi	r0, lr, #16

08004140 <PWR_PVDLevelConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));

  tmpreg = PWR->CR;
 8004140:	4b03      	ldr	r3, [pc, #12]	; (8004150 <PWR_PVDLevelConfig+0x10>)
 8004142:	681a      	ldr	r2, [r3, #0]

  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_Mask;
 8004144:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0

  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8004148:	4310      	orrs	r0, r2

  /* Store the new value */
  PWR->CR = tmpreg;
 800414a:	6018      	str	r0, [r3, #0]
 800414c:	4770      	bx	lr
 800414e:	bf00      	nop
 8004150:	40007000 	andmi	r7, r0, r0

08004154 <PWR_WakeUpPinCmd>:
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_EWUP_BB = (u32)NewState;
 8004154:	4b01      	ldr	r3, [pc, #4]	; (800415c <PWR_WakeUpPinCmd+0x8>)
 8004156:	6018      	str	r0, [r3, #0]
 8004158:	4770      	bx	lr
 800415a:	bf00      	nop
 800415c:	420e00a0 	andmi	r0, lr, #160	; 0xa0

08004160 <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8004160:	4b08      	ldr	r3, [pc, #32]	; (8004184 <PWR_EnterSTOPMode+0x24>)

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8004162:	2901      	cmp	r1, #1
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8004164:	681a      	ldr	r2, [r3, #0]

  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_Mask;
 8004166:	f022 0203 	bic.w	r2, r2, #3

  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 800416a:	ea40 0002 	orr.w	r0, r0, r2

  /* Store the new value */
  PWR->CR = tmpreg;
 800416e:	6018      	str	r0, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004170:	4b05      	ldr	r3, [pc, #20]	; (8004188 <PWR_EnterSTOPMode+0x28>)
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	f042 0204 	orr.w	r2, r2, #4
 8004178:	601a      	str	r2, [r3, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 800417a:	d101      	bne.n	8004180 <PWR_EnterSTOPMode+0x20>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 800417c:	f001 b8d6 	b.w	800532c <__WFI>
  }
  else
  {
    /* Request Wait For Event */
    __WFE();
 8004180:	f001 b8d6 	b.w	8005330 <__WFE>
 8004184:	40007000 	andmi	r7, r0, r0
 8004188:	e000ed10 	and	lr, r0, r0, lsl sp

0800418c <PWR_EnterSTANDBYMode>:
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 800418c:	4b07      	ldr	r3, [pc, #28]	; (80041ac <PWR_EnterSTANDBYMode+0x20>)
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	f042 0204 	orr.w	r2, r2, #4
 8004194:	601a      	str	r2, [r3, #0]

  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	f042 0202 	orr.w	r2, r2, #2
 800419c:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 800419e:	4b04      	ldr	r3, [pc, #16]	; (80041b0 <PWR_EnterSTANDBYMode+0x24>)
 80041a0:	681a      	ldr	r2, [r3, #0]
 80041a2:	f042 0204 	orr.w	r2, r2, #4
 80041a6:	601a      	str	r2, [r3, #0]

  /* Request Wait For Interrupt */
  __WFI();
 80041a8:	f001 b8c0 	b.w	800532c <__WFI>
 80041ac:	40007000 	andmi	r7, r0, r0
 80041b0:	e000ed10 	and	lr, r0, r0, lsl sp

080041b4 <PWR_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (u32)RESET)
 80041b4:	4b03      	ldr	r3, [pc, #12]	; (80041c4 <PWR_GetFlagStatus+0x10>)
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	4218      	tst	r0, r3
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 80041ba:	bf0c      	ite	eq
 80041bc:	2000      	moveq	r0, #0
 80041be:	2001      	movne	r0, #1
 80041c0:	4770      	bx	lr
 80041c2:	bf00      	nop
 80041c4:	40007000 	andmi	r7, r0, r0

080041c8 <PWR_ClearFlag>:
void PWR_ClearFlag(u32 PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 80041c8:	4b02      	ldr	r3, [pc, #8]	; (80041d4 <PWR_ClearFlag+0xc>)
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	ea42 0080 	orr.w	r0, r2, r0, lsl #2
 80041d0:	6018      	str	r0, [r3, #0]
 80041d2:	4770      	bx	lr
 80041d4:	40007000 	andmi	r7, r0, r0

080041d8 <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 80041d8:	4b0c      	ldr	r3, [pc, #48]	; (800420c <RCC_DeInit+0x34>)
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	f042 0201 	orr.w	r2, r2, #1
 80041e0:	601a      	str	r2, [r3, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 80041e2:	6859      	ldr	r1, [r3, #4]
 80041e4:	4a0a      	ldr	r2, [pc, #40]	; (8004210 <RCC_DeInit+0x38>)
 80041e6:	400a      	ands	r2, r1
 80041e8:	605a      	str	r2, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80041f0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80041f4:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80041fc:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 80041fe:	685a      	ldr	r2, [r3, #4]
 8004200:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8004204:	605a      	str	r2, [r3, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004206:	2200      	movs	r2, #0
 8004208:	609a      	str	r2, [r3, #8]
 800420a:	4770      	bx	lr
 800420c:	40021000 	andmi	r1, r2, r0
 8004210:	f8ff0000 			; <UNDEFINED> instruction: 0xf8ff0000

08004214 <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8004214:	4b0c      	ldr	r3, [pc, #48]	; (8004248 <RCC_HSEConfig+0x34>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8004216:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004220:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004228:	601a      	str	r2, [r3, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 800422a:	d003      	beq.n	8004234 <RCC_HSEConfig+0x20>
 800422c:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8004230:	d004      	beq.n	800423c <RCC_HSEConfig+0x28>
 8004232:	4770      	bx	lr
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800423a:	e002      	b.n	8004242 <RCC_HSEConfig+0x2e>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 8004242:	601a      	str	r2, [r3, #0]
 8004244:	4770      	bx	lr
 8004246:	bf00      	nop
 8004248:	40021000 	andmi	r1, r2, r0

0800424c <RCC_AdjustHSICalibrationValue>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 800424c:	4b03      	ldr	r3, [pc, #12]	; (800425c <RCC_AdjustHSICalibrationValue+0x10>)
 800424e:	681a      	ldr	r2, [r3, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 8004250:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (u32)HSICalibrationValue << 3;
 8004254:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 8004258:	6018      	str	r0, [r3, #0]
 800425a:	4770      	bx	lr
 800425c:	40021000 	andmi	r1, r2, r0

08004260 <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_HSION_BB = (u32)NewState;
 8004260:	4b01      	ldr	r3, [pc, #4]	; (8004268 <RCC_HSICmd+0x8>)
 8004262:	6018      	str	r0, [r3, #0]
 8004264:	4770      	bx	lr
 8004266:	bf00      	nop
 8004268:	42420000 	submi	r0, r2, #0

0800426c <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 800426c:	4b03      	ldr	r3, [pc, #12]	; (800427c <RCC_PLLConfig+0x10>)
 800426e:	685a      	ldr	r2, [r3, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8004270:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8004274:	4311      	orrs	r1, r2
 8004276:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004278:	6058      	str	r0, [r3, #4]
 800427a:	4770      	bx	lr
 800427c:	40021000 	andmi	r1, r2, r0

08004280 <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 8004280:	4b01      	ldr	r3, [pc, #4]	; (8004288 <RCC_PLLCmd+0x8>)
 8004282:	6018      	str	r0, [r3, #0]
 8004284:	4770      	bx	lr
 8004286:	bf00      	nop
 8004288:	42420060 	submi	r0, r2, #96	; 0x60

0800428c <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 800428c:	4b03      	ldr	r3, [pc, #12]	; (800429c <RCC_SYSCLKConfig+0x10>)
 800428e:	685a      	ldr	r2, [r3, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8004290:	f022 0203 	bic.w	r2, r2, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8004294:	4310      	orrs	r0, r2

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004296:	6058      	str	r0, [r3, #4]
 8004298:	4770      	bx	lr
 800429a:	bf00      	nop
 800429c:	40021000 	andmi	r1, r2, r0

080042a0 <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 80042a0:	4b02      	ldr	r3, [pc, #8]	; (80042ac <RCC_GetSYSCLKSource+0xc>)
 80042a2:	6858      	ldr	r0, [r3, #4]
}
 80042a4:	f000 000c 	and.w	r0, r0, #12
 80042a8:	4770      	bx	lr
 80042aa:	bf00      	nop
 80042ac:	40021000 	andmi	r1, r2, r0

080042b0 <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 80042b0:	4b03      	ldr	r3, [pc, #12]	; (80042c0 <RCC_HCLKConfig+0x10>)
 80042b2:	685a      	ldr	r2, [r3, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 80042b4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 80042b8:	4310      	orrs	r0, r2

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80042ba:	6058      	str	r0, [r3, #4]
 80042bc:	4770      	bx	lr
 80042be:	bf00      	nop
 80042c0:	40021000 	andmi	r1, r2, r0

080042c4 <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 80042c4:	4b03      	ldr	r3, [pc, #12]	; (80042d4 <RCC_PCLK1Config+0x10>)
 80042c6:	685a      	ldr	r2, [r3, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 80042c8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 80042cc:	4310      	orrs	r0, r2

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80042ce:	6058      	str	r0, [r3, #4]
 80042d0:	4770      	bx	lr
 80042d2:	bf00      	nop
 80042d4:	40021000 	andmi	r1, r2, r0

080042d8 <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 80042d8:	4b03      	ldr	r3, [pc, #12]	; (80042e8 <RCC_PCLK2Config+0x10>)
 80042da:	685a      	ldr	r2, [r3, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 80042dc:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 80042e0:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80042e4:	6058      	str	r0, [r3, #4]
 80042e6:	4770      	bx	lr
 80042e8:	40021000 	andmi	r1, r2, r0

080042ec <RCC_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_ITConfig(u8 RCC_IT, FunctionalState NewState)
{
 80042ec:	4b04      	ldr	r3, [pc, #16]	; (8004300 <RCC_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 80042ee:	781a      	ldrb	r2, [r3, #0]
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80042f0:	b109      	cbz	r1, 80042f6 <RCC_ITConfig+0xa>
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 80042f2:	4310      	orrs	r0, r2
 80042f4:	e001      	b.n	80042fa <RCC_ITConfig+0xe>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to disable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS &= (u8)~RCC_IT;
 80042f6:	ea22 0000 	bic.w	r0, r2, r0
 80042fa:	7018      	strb	r0, [r3, #0]
 80042fc:	4770      	bx	lr
 80042fe:	bf00      	nop
 8004300:	40021009 	andmi	r1, r2, r9

08004304 <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8004304:	4b01      	ldr	r3, [pc, #4]	; (800430c <RCC_USBCLKConfig+0x8>)
 8004306:	6018      	str	r0, [r3, #0]
 8004308:	4770      	bx	lr
 800430a:	bf00      	nop
 800430c:	424200d8 	submi	r0, r2, #216	; 0xd8

08004310 <RCC_ADCCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));

  tmpreg = RCC->CFGR;
 8004310:	4b03      	ldr	r3, [pc, #12]	; (8004320 <RCC_ADCCLKConfig+0x10>)
 8004312:	685a      	ldr	r2, [r3, #4]

  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8004314:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000

  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8004318:	4310      	orrs	r0, r2

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800431a:	6058      	str	r0, [r3, #4]
 800431c:	4770      	bx	lr
 800431e:	bf00      	nop
 8004320:	40021000 	andmi	r1, r2, r0

08004324 <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004324:	4b06      	ldr	r3, [pc, #24]	; (8004340 <RCC_LSEConfig+0x1c>)
 8004326:	2200      	movs	r2, #0

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8004328:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 800432a:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 800432c:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 800432e:	d002      	beq.n	8004336 <RCC_LSEConfig+0x12>
 8004330:	2804      	cmp	r0, #4
 8004332:	d002      	beq.n	800433a <RCC_LSEConfig+0x16>
 8004334:	4770      	bx	lr
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
 8004336:	7018      	strb	r0, [r3, #0]
      break;
 8004338:	4770      	bx	lr
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 800433a:	2205      	movs	r2, #5
 800433c:	701a      	strb	r2, [r3, #0]
 800433e:	4770      	bx	lr
 8004340:	40021020 	andmi	r1, r2, r0, lsr #32

08004344 <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_LSION_BB = (u32)NewState;
 8004344:	4b01      	ldr	r3, [pc, #4]	; (800434c <RCC_LSICmd+0x8>)
 8004346:	6018      	str	r0, [r3, #0]
 8004348:	4770      	bx	lr
 800434a:	bf00      	nop
 800434c:	42420480 	submi	r0, r2, #128, 8	; 0x80000000

08004350 <RCC_RTCCLKConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 8004350:	4b02      	ldr	r3, [pc, #8]	; (800435c <RCC_RTCCLKConfig+0xc>)
 8004352:	6a1a      	ldr	r2, [r3, #32]
 8004354:	4310      	orrs	r0, r2
 8004356:	6218      	str	r0, [r3, #32]
 8004358:	4770      	bx	lr
 800435a:	bf00      	nop
 800435c:	40021000 	andmi	r1, r2, r0

08004360 <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_RTCEN_BB = (u32)NewState;
 8004360:	4b01      	ldr	r3, [pc, #4]	; (8004368 <RCC_RTCCLKCmd+0x8>)
 8004362:	6018      	str	r0, [r3, #0]
 8004364:	4770      	bx	lr
 8004366:	bf00      	nop
 8004368:	4242043c 	submi	r0, r2, #60, 8	; 0x3c000000

0800436c <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 800436c:	4b1d      	ldr	r3, [pc, #116]	; (80043e4 <RCC_GetClocksFreq+0x78>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 800436e:	b510      	push	{r4, lr}
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8004370:	685a      	ldr	r2, [r3, #4]
 8004372:	f002 020c 	and.w	r2, r2, #12

  switch (tmp)
 8004376:	2a04      	cmp	r2, #4
 8004378:	d001      	beq.n	800437e <RCC_GetClocksFreq+0x12>
 800437a:	2a08      	cmp	r2, #8
 800437c:	d002      	beq.n	8004384 <RCC_GetClocksFreq+0x18>
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;

    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
 800437e:	4b1a      	ldr	r3, [pc, #104]	; (80043e8 <RCC_GetClocksFreq+0x7c>)
 8004380:	6003      	str	r3, [r0, #0]
      break;
 8004382:	e00f      	b.n	80043a4 <RCC_GetClocksFreq+0x38>

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8004384:	685a      	ldr	r2, [r3, #4]
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8004386:	6859      	ldr	r1, [r3, #4]
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 8004388:	f3c2 4283 	ubfx	r2, r2, #18, #4

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 800438c:	03c9      	lsls	r1, r1, #15
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 800438e:	f102 0202 	add.w	r2, r2, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 8004392:	d502      	bpl.n	800439a <RCC_GetClocksFreq+0x2e>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	039b      	lsls	r3, r3, #14
 8004398:	d501      	bpl.n	800439e <RCC_GetClocksFreq+0x32>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 800439a:	4b14      	ldr	r3, [pc, #80]	; (80043ec <RCC_GetClocksFreq+0x80>)
 800439c:	e000      	b.n	80043a0 <RCC_GetClocksFreq+0x34>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 800439e:	4b12      	ldr	r3, [pc, #72]	; (80043e8 <RCC_GetClocksFreq+0x7c>)
 80043a0:	435a      	muls	r2, r3
 80043a2:	6002      	str	r2, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80043a4:	4a0f      	ldr	r2, [pc, #60]	; (80043e4 <RCC_GetClocksFreq+0x78>)
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 80043a6:	4b12      	ldr	r3, [pc, #72]	; (80043f0 <RCC_GetClocksFreq+0x84>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80043a8:	6851      	ldr	r1, [r2, #4]
  tmp = tmp >> 4;
 80043aa:	f3c1 1103 	ubfx	r1, r1, #4, #4
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80043ae:	5c5c      	ldrb	r4, [r3, r1]
 80043b0:	6801      	ldr	r1, [r0, #0]
 80043b2:	40e1      	lsrs	r1, r4
 80043b4:	6041      	str	r1, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 80043b6:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 8;
 80043b8:	f3c4 2402 	ubfx	r4, r4, #8, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80043bc:	5d1c      	ldrb	r4, [r3, r4]
 80043be:	fa21 f404 	lsr.w	r4, r1, r4
 80043c2:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 80043c4:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 11;
 80043c6:	f3c4 24c2 	ubfx	r4, r4, #11, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80043ca:	5d1c      	ldrb	r4, [r3, r4]
 80043cc:	40e1      	lsrs	r1, r4
 80043ce:	60c1      	str	r1, [r0, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 80043d0:	6852      	ldr	r2, [r2, #4]
  tmp = tmp >> 14;
 80043d2:	f3c2 3281 	ubfx	r2, r2, #14, #2
  presc = ADCPrescTable[tmp];
 80043d6:	4413      	add	r3, r2
 80043d8:	7c1b      	ldrb	r3, [r3, #16]

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 80043da:	fbb1 f1f3 	udiv	r1, r1, r3
 80043de:	6101      	str	r1, [r0, #16]
 80043e0:	bd10      	pop	{r4, pc}
 80043e2:	bf00      	nop
 80043e4:	40021000 	andmi	r1, r2, r0
 80043e8:	007a1200 	rsbseq	r1, sl, r0, lsl #4
 80043ec:	003d0900 	eorseq	r0, sp, r0, lsl #18
 80043f0:	08005490 	stmdaeq	r0, {r4, r7, sl, ip, lr}

080043f4 <RCC_AHBPeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_AHBPeriphClockCmd(u32 RCC_AHBPeriph, FunctionalState NewState)
{
 80043f4:	4b04      	ldr	r3, [pc, #16]	; (8004408 <RCC_AHBPeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 80043f6:	695a      	ldr	r2, [r3, #20]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80043f8:	b109      	cbz	r1, 80043fe <RCC_AHBPeriphClockCmd+0xa>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 80043fa:	4310      	orrs	r0, r2
 80043fc:	e001      	b.n	8004402 <RCC_AHBPeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 80043fe:	ea22 0000 	bic.w	r0, r2, r0
 8004402:	6158      	str	r0, [r3, #20]
 8004404:	4770      	bx	lr
 8004406:	bf00      	nop
 8004408:	40021000 	andmi	r1, r2, r0

0800440c <RCC_APB2PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphClockCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 800440c:	4b04      	ldr	r3, [pc, #16]	; (8004420 <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800440e:	699a      	ldr	r2, [r3, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004410:	b109      	cbz	r1, 8004416 <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8004412:	4310      	orrs	r0, r2
 8004414:	e001      	b.n	800441a <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8004416:	ea22 0000 	bic.w	r0, r2, r0
 800441a:	6198      	str	r0, [r3, #24]
 800441c:	4770      	bx	lr
 800441e:	bf00      	nop
 8004420:	40021000 	andmi	r1, r2, r0

08004424 <RCC_APB1PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphClockCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 8004424:	4b04      	ldr	r3, [pc, #16]	; (8004438 <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8004426:	69da      	ldr	r2, [r3, #28]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004428:	b109      	cbz	r1, 800442e <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800442a:	4310      	orrs	r0, r2
 800442c:	e001      	b.n	8004432 <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800442e:	ea22 0000 	bic.w	r0, r2, r0
 8004432:	61d8      	str	r0, [r3, #28]
 8004434:	4770      	bx	lr
 8004436:	bf00      	nop
 8004438:	40021000 	andmi	r1, r2, r0

0800443c <RCC_APB2PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphResetCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 800443c:	4b04      	ldr	r3, [pc, #16]	; (8004450 <RCC_APB2PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800443e:	68da      	ldr	r2, [r3, #12]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004440:	b109      	cbz	r1, 8004446 <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8004442:	4310      	orrs	r0, r2
 8004444:	e001      	b.n	800444a <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8004446:	ea22 0000 	bic.w	r0, r2, r0
 800444a:	60d8      	str	r0, [r3, #12]
 800444c:	4770      	bx	lr
 800444e:	bf00      	nop
 8004450:	40021000 	andmi	r1, r2, r0

08004454 <RCC_APB1PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphResetCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 8004454:	4b04      	ldr	r3, [pc, #16]	; (8004468 <RCC_APB1PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8004456:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004458:	b109      	cbz	r1, 800445e <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800445a:	4310      	orrs	r0, r2
 800445c:	e001      	b.n	8004462 <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 800445e:	ea22 0000 	bic.w	r0, r2, r0
 8004462:	6118      	str	r0, [r3, #16]
 8004464:	4770      	bx	lr
 8004466:	bf00      	nop
 8004468:	40021000 	andmi	r1, r2, r0

0800446c <RCC_BackupResetCmd>:
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_BDRST_BB = (u32)NewState;
 800446c:	4b01      	ldr	r3, [pc, #4]	; (8004474 <RCC_BackupResetCmd+0x8>)
 800446e:	6018      	str	r0, [r3, #0]
 8004470:	4770      	bx	lr
 8004472:	bf00      	nop
 8004474:	42420440 	submi	r0, r2, #64, 8	; 0x40000000

08004478 <RCC_ClockSecuritySystemCmd>:
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_CSSON_BB = (u32)NewState;
 8004478:	4b01      	ldr	r3, [pc, #4]	; (8004480 <RCC_ClockSecuritySystemCmd+0x8>)
 800447a:	6018      	str	r0, [r3, #0]
 800447c:	4770      	bx	lr
 800447e:	bf00      	nop
 8004480:	4242004c 	submi	r0, r2, #76	; 0x4c

08004484 <RCC_MCOConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO[2:0] bits to select the MCO source */
  *(vu8 *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 8004484:	4b01      	ldr	r3, [pc, #4]	; (800448c <RCC_MCOConfig+0x8>)
 8004486:	7018      	strb	r0, [r3, #0]
 8004488:	4770      	bx	lr
 800448a:	bf00      	nop
 800448c:	40021007 	andmi	r1, r2, r7

08004490 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8004490:	0943      	lsrs	r3, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 8004492:	2b01      	cmp	r3, #1
 8004494:	4a07      	ldr	r2, [pc, #28]	; (80044b4 <RCC_GetFlagStatus+0x24>)
 8004496:	d101      	bne.n	800449c <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 8004498:	6813      	ldr	r3, [r2, #0]
 800449a:	e003      	b.n	80044a4 <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 800449c:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 800449e:	bf0c      	ite	eq
 80044a0:	6a13      	ldreq	r3, [r2, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80044a2:	6a53      	ldrne	r3, [r2, #36]	; 0x24
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;

  if ((statusreg & ((u32)1 << tmp)) != (u32)RESET)
 80044a4:	f000 001f 	and.w	r0, r0, #31
 80044a8:	fa23 f000 	lsr.w	r0, r3, r0
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 80044ac:	f000 0001 	and.w	r0, r0, #1
 80044b0:	4770      	bx	lr
 80044b2:	bf00      	nop
 80044b4:	40021000 	andmi	r1, r2, r0

080044b8 <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 80044b8:	b507      	push	{r0, r1, r2, lr}
  vu32 StartUpCounter = 0;
 80044ba:	2300      	movs	r3, #0
 80044bc:	9301      	str	r3, [sp, #4]
  FlagStatus HSEStatus = RESET;
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 80044be:	2031      	movs	r0, #49	; 0x31
 80044c0:	f7ff ffe6 	bl	8004490 <RCC_GetFlagStatus>
    StartUpCounter++;  
 80044c4:	9b01      	ldr	r3, [sp, #4]
 80044c6:	3301      	adds	r3, #1
 80044c8:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 80044ca:	b918      	cbnz	r0, 80044d4 <RCC_WaitForHSEStartUp+0x1c>
 80044cc:	9b01      	ldr	r3, [sp, #4]
 80044ce:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80044d2:	d1f4      	bne.n	80044be <RCC_WaitForHSEStartUp+0x6>


  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 80044d4:	2031      	movs	r0, #49	; 0x31
 80044d6:	f7ff ffdb 	bl	8004490 <RCC_GetFlagStatus>
  {
    status = ERROR;
  }  

  return (status);
}
 80044da:	3000      	adds	r0, #0
 80044dc:	bf18      	it	ne
 80044de:	2001      	movne	r0, #1
 80044e0:	b003      	add	sp, #12
 80044e2:	f85d fb04 	ldr.w	pc, [sp], #4

080044e6 <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 80044e6:	4b03      	ldr	r3, [pc, #12]	; (80044f4 <RCC_ClearFlag+0xe>)
 80044e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80044ea:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80044ee:	625a      	str	r2, [r3, #36]	; 0x24
 80044f0:	4770      	bx	lr
 80044f2:	bf00      	nop
 80044f4:	40021000 	andmi	r1, r2, r0

080044f8 <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (u32)RESET)
 80044f8:	4b03      	ldr	r3, [pc, #12]	; (8004508 <RCC_GetITStatus+0x10>)
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	4218      	tst	r0, r3
    bitstatus = RESET;
  }

  /* Return the RCC_IT status */
  return  bitstatus;
}
 80044fe:	bf0c      	ite	eq
 8004500:	2000      	moveq	r0, #0
 8004502:	2001      	movne	r0, #1
 8004504:	4770      	bx	lr
 8004506:	bf00      	nop
 8004508:	40021000 	andmi	r1, r2, r0

0800450c <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(vu8 *) CIR_BYTE3_ADDRESS = RCC_IT;
 800450c:	4b01      	ldr	r3, [pc, #4]	; (8004514 <RCC_ClearITPendingBit+0x8>)
 800450e:	7018      	strb	r0, [r3, #0]
 8004510:	4770      	bx	lr
 8004512:	bf00      	nop
 8004514:	4002100a 	andmi	r1, r2, sl

08004518 <SysTick_CLKSourceConfig>:
*                         SysTick clock source.
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_CLKSourceConfig(u32 SysTick_CLKSource)
{
 8004518:	4b04      	ldr	r3, [pc, #16]	; (800452c <SysTick_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));

  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 800451a:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	bf0c      	ite	eq
 8004520:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8004524:	f022 0204 	bicne.w	r2, r2, #4
 8004528:	601a      	str	r2, [r3, #0]
 800452a:	4770      	bx	lr
 800452c:	e000e010 	and	lr, r0, r0, lsl r0

08004530 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 8004530:	4b01      	ldr	r3, [pc, #4]	; (8004538 <SysTick_SetReload+0x8>)
 8004532:	6058      	str	r0, [r3, #4]
 8004534:	4770      	bx	lr
 8004536:	bf00      	nop
 8004538:	e000e010 	and	lr, r0, r0, lsl r0

0800453c <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 800453c:	2801      	cmp	r0, #1
 800453e:	4b08      	ldr	r3, [pc, #32]	; (8004560 <SysTick_CounterCmd+0x24>)
 8004540:	d103      	bne.n	800454a <SysTick_CounterCmd+0xe>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	f042 0201 	orr.w	r2, r2, #1
 8004548:	e004      	b.n	8004554 <SysTick_CounterCmd+0x18>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 800454a:	3002      	adds	r0, #2
 800454c:	d104      	bne.n	8004558 <SysTick_CounterCmd+0x1c>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 800454e:	681a      	ldr	r2, [r3, #0]
 8004550:	f022 0201 	bic.w	r2, r2, #1
 8004554:	601a      	str	r2, [r3, #0]
 8004556:	4770      	bx	lr
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 8004558:	2200      	movs	r2, #0
 800455a:	609a      	str	r2, [r3, #8]
 800455c:	4770      	bx	lr
 800455e:	bf00      	nop
 8004560:	e000e010 	and	lr, r0, r0, lsl r0

08004564 <SysTick_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_ITConfig(FunctionalState NewState)
{
 8004564:	4b04      	ldr	r3, [pc, #16]	; (8004578 <SysTick_ITConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8004566:	681a      	ldr	r2, [r3, #0]
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004568:	b110      	cbz	r0, 8004570 <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 800456a:	f042 0202 	orr.w	r2, r2, #2
 800456e:	e001      	b.n	8004574 <SysTick_ITConfig+0x10>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 8004570:	f022 0202 	bic.w	r2, r2, #2
 8004574:	601a      	str	r2, [r3, #0]
 8004576:	4770      	bx	lr
 8004578:	e000e010 	and	lr, r0, r0, lsl r0

0800457c <SysTick_GetCounter>:
* Output         : None
* Return         : SysTick current value
*******************************************************************************/
u32 SysTick_GetCounter(void)
{
  return(SysTick->VAL);
 800457c:	4b01      	ldr	r3, [pc, #4]	; (8004584 <SysTick_GetCounter+0x8>)
 800457e:	6898      	ldr	r0, [r3, #8]
}
 8004580:	4770      	bx	lr
 8004582:	bf00      	nop
 8004584:	e000e010 	and	lr, r0, r0, lsl r0

08004588 <SysTick_GetFlagStatus>:
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 8004588:	08c3      	lsrs	r3, r0, #3
 800458a:	2b02      	cmp	r3, #2
 800458c:	4b04      	ldr	r3, [pc, #16]	; (80045a0 <SysTick_GetFlagStatus+0x18>)
  {
    statusreg = SysTick->CTRL;
 800458e:	bf0c      	ite	eq
 8004590:	681b      	ldreq	r3, [r3, #0]
  }
  else          /* The flag to check is in CALIB register */
  {
    statusreg = SysTick->CALIB;
 8004592:	68db      	ldrne	r3, [r3, #12]
  }

  if ((statusreg & ((u32)1 << SysTick_FLAG)) != (u32)RESET)
 8004594:	fa23 f000 	lsr.w	r0, r3, r0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004598:	f000 0001 	and.w	r0, r0, #1
 800459c:	4770      	bx	lr
 800459e:	bf00      	nop
 80045a0:	e000e010 	and	lr, r0, r0, lsl r0

080045a4 <TI1_Config>:
* Output         : None
* Return         : None
*******************************************************************************/
static void TI1_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
                       u16 TIM_ICFilter)
{
 80045a4:	b530      	push	{r4, r5, lr}
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80045a6:	8c04      	ldrh	r4, [r0, #32]
 80045a8:	f024 0401 	bic.w	r4, r4, #1
 80045ac:	0424      	lsls	r4, r4, #16
 80045ae:	0c24      	lsrs	r4, r4, #16
 80045b0:	8404      	strh	r4, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80045b2:	8b05      	ldrh	r5, [r0, #24]
  tmpccer = TIMx->CCER;
 80045b4:	8c04      	ldrh	r4, [r0, #32]
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;

  tmpccmr1 = TIMx->CCMR1;
 80045b6:	b2ad      	uxth	r5, r5
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 80045b8:	f025 05f3 	bic.w	r5, r5, #243	; 0xf3

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;

  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 80045bc:	b2a4      	uxth	r4, r4

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80045be:	432a      	orrs	r2, r5

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80045c0:	f024 0402 	bic.w	r4, r4, #2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80045c4:	ea42 1303 	orr.w	r3, r2, r3, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80045c8:	f044 0401 	orr.w	r4, r4, #1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80045cc:	b29d      	uxth	r5, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80045ce:	4321      	orrs	r1, r4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80045d0:	8305      	strh	r5, [r0, #24]
  TIMx->CCER = tmpccer;
 80045d2:	8401      	strh	r1, [r0, #32]
 80045d4:	bd30      	pop	{r4, r5, pc}

080045d6 <TI2_Config>:
* Output         : None
* Return         : None
*******************************************************************************/
static void TI2_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
                       u16 TIM_ICFilter)
{
 80045d6:	b530      	push	{r4, r5, lr}
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80045d8:	8c04      	ldrh	r4, [r0, #32]
 80045da:	f024 0410 	bic.w	r4, r4, #16
 80045de:	0424      	lsls	r4, r4, #16
 80045e0:	0c24      	lsrs	r4, r4, #16
 80045e2:	8404      	strh	r4, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80045e4:	8b04      	ldrh	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 80045e6:	8c05      	ldrh	r5, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80045e8:	f424 7440 	bic.w	r4, r4, #768	; 0x300

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;

  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 80045ec:	b2ad      	uxth	r5, r5
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80045ee:	0524      	lsls	r4, r4, #20
 80045f0:	0d24      	lsrs	r4, r4, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 80045f2:	f025 0520 	bic.w	r5, r5, #32
  tmpccer |=  tmp | CCER_CC2E_Set;
 80045f6:	f045 0510 	orr.w	r5, r5, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80045fa:	ea44 2202 	orr.w	r2, r4, r2, lsl #8
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80045fe:	ea42 3303 	orr.w	r3, r2, r3, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004602:	ea45 1101 	orr.w	r1, r5, r1, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8004606:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8004608:	b28d      	uxth	r5, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800460a:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800460c:	8405      	strh	r5, [r0, #32]
 800460e:	bd30      	pop	{r4, r5, pc}

08004610 <TIM_DeInit>:
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8004610:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8004612:	4b2e      	ldr	r3, [pc, #184]	; (80046cc <TIM_DeInit+0xbc>)
 8004614:	4298      	cmp	r0, r3
 8004616:	d03a      	beq.n	800468e <TIM_DeInit+0x7e>
 8004618:	d810      	bhi.n	800463c <TIM_DeInit+0x2c>
 800461a:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800461e:	4298      	cmp	r0, r3
 8004620:	d025      	beq.n	800466e <TIM_DeInit+0x5e>
 8004622:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004626:	4298      	cmp	r0, r3
 8004628:	d02b      	beq.n	8004682 <TIM_DeInit+0x72>
 800462a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800462e:	d14c      	bne.n	80046ca <TIM_DeInit+0xba>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
      break; 
      
    case TIM2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8004630:	2001      	movs	r0, #1
 8004632:	4601      	mov	r1, r0
 8004634:	f7ff ff0e 	bl	8004454 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8004638:	2001      	movs	r0, #1
 800463a:	e01d      	b.n	8004678 <TIM_DeInit+0x68>
void TIM_DeInit(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 800463c:	4b24      	ldr	r3, [pc, #144]	; (80046d0 <TIM_DeInit+0xc0>)
 800463e:	4298      	cmp	r0, r3
 8004640:	d031      	beq.n	80046a6 <TIM_DeInit+0x96>
 8004642:	d804      	bhi.n	800464e <TIM_DeInit+0x3e>
 8004644:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8004648:	4298      	cmp	r0, r3
 800464a:	d026      	beq.n	800469a <TIM_DeInit+0x8a>
 800464c:	bd08      	pop	{r3, pc}
 800464e:	4b21      	ldr	r3, [pc, #132]	; (80046d4 <TIM_DeInit+0xc4>)
 8004650:	4298      	cmp	r0, r3
 8004652:	d004      	beq.n	800465e <TIM_DeInit+0x4e>
 8004654:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004658:	4298      	cmp	r0, r3
 800465a:	d02a      	beq.n	80046b2 <TIM_DeInit+0xa2>
 800465c:	bd08      	pop	{r3, pc}
  {
    case TIM1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 800465e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004662:	2101      	movs	r1, #1
 8004664:	f7ff feea 	bl	800443c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8004668:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800466c:	e028      	b.n	80046c0 <TIM_DeInit+0xb0>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 800466e:	2002      	movs	r0, #2
 8004670:	2101      	movs	r1, #1
 8004672:	f7ff feef 	bl	8004454 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8004676:	2002      	movs	r0, #2
 8004678:	2100      	movs	r1, #0
      break; 
      
    default:
      break;
  }
}
 800467a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 800467e:	f7ff bee9 	b.w	8004454 <RCC_APB1PeriphResetCmd>
      break;
 
    case TIM4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8004682:	2004      	movs	r0, #4
 8004684:	2101      	movs	r1, #1
 8004686:	f7ff fee5 	bl	8004454 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 800468a:	2004      	movs	r0, #4
 800468c:	e7f4      	b.n	8004678 <TIM_DeInit+0x68>
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 800468e:	2008      	movs	r0, #8
 8004690:	2101      	movs	r1, #1
 8004692:	f7ff fedf 	bl	8004454 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8004696:	2008      	movs	r0, #8
 8004698:	e7ee      	b.n	8004678 <TIM_DeInit+0x68>
      break;
      
    case TIM6_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 800469a:	2010      	movs	r0, #16
 800469c:	2101      	movs	r1, #1
 800469e:	f7ff fed9 	bl	8004454 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 80046a2:	2010      	movs	r0, #16
 80046a4:	e7e8      	b.n	8004678 <TIM_DeInit+0x68>
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 80046a6:	2020      	movs	r0, #32
 80046a8:	2101      	movs	r1, #1
 80046aa:	f7ff fed3 	bl	8004454 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 80046ae:	2020      	movs	r0, #32
 80046b0:	e7e2      	b.n	8004678 <TIM_DeInit+0x68>
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 80046b2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80046b6:	2101      	movs	r1, #1
 80046b8:	f7ff fec0 	bl	800443c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 80046bc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80046c0:	2100      	movs	r1, #0
      break; 
      
    default:
      break;
  }
}
 80046c2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 80046c6:	f7ff beb9 	b.w	800443c <RCC_APB2PeriphResetCmd>
 80046ca:	bd08      	pop	{r3, pc}
 80046cc:	40000c00 	andmi	r0, r0, r0, lsl #24
 80046d0:	40001400 	andmi	r1, r0, r0, lsl #8
 80046d4:	40012c00 	andmi	r2, r1, r0, lsl #24

080046d8 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80046d8:	8803      	ldrh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80046da:	88ca      	ldrh	r2, [r1, #6]
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80046dc:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 80046e0:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80046e2:	8803      	ldrh	r3, [r0, #0]
 80046e4:	b29b      	uxth	r3, r3
 80046e6:	4313      	orrs	r3, r2
 80046e8:	884a      	ldrh	r2, [r1, #2]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80046f0:	888b      	ldrh	r3, [r1, #4]
 80046f2:	8583      	strh	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80046f4:	880b      	ldrh	r3, [r1, #0]
 80046f6:	8503      	strh	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 80046f8:	2301      	movs	r3, #1
 80046fa:	8283      	strh	r3, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 80046fc:	4b04      	ldr	r3, [pc, #16]	; (8004710 <TIM_TimeBaseInit+0x38>)
 80046fe:	4298      	cmp	r0, r3
 8004700:	d003      	beq.n	800470a <TIM_TimeBaseInit+0x32>
 8004702:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004706:	4298      	cmp	r0, r3
 8004708:	d101      	bne.n	800470e <TIM_TimeBaseInit+0x36>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800470a:	7a0b      	ldrb	r3, [r1, #8]
 800470c:	8603      	strh	r3, [r0, #48]	; 0x30
 800470e:	4770      	bx	lr
 8004710:	40012c00 	andmi	r2, r1, r0, lsl #24

08004714 <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8004714:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004716:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8004718:	f023 0301 	bic.w	r3, r3, #1
 800471c:	041b      	lsls	r3, r3, #16
 800471e:	0c1b      	lsrs	r3, r3, #16
 8004720:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004722:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004724:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004726:	8b02      	ldrh	r2, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8004728:	880d      	ldrh	r5, [r1, #0]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 800472a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800472e:	0412      	lsls	r2, r2, #16
 8004730:	0c12      	lsrs	r2, r2, #16
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8004732:	884e      	ldrh	r6, [r1, #2]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8004734:	432a      	orrs	r2, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8004736:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8004738:	f023 0302 	bic.w	r3, r3, #2
 800473c:	041b      	lsls	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800473e:	4335      	orrs	r5, r6
 8004740:	b2ad      	uxth	r5, r5
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8004742:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8004744:	432b      	orrs	r3, r5
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8004746:	88cd      	ldrh	r5, [r1, #6]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004748:	b2a4      	uxth	r4, r4
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 800474a:	8685      	strh	r5, [r0, #52]	; 0x34
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800474c:	4d0d      	ldr	r5, [pc, #52]	; (8004784 <TIM_OC1Init+0x70>)
 800474e:	42a8      	cmp	r0, r5
 8004750:	d003      	beq.n	800475a <TIM_OC1Init+0x46>
 8004752:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004756:	42a8      	cmp	r0, r5
 8004758:	d10f      	bne.n	800477a <TIM_OC1Init+0x66>
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800475a:	894d      	ldrh	r5, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 800475c:	f023 0308 	bic.w	r3, r3, #8

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8004760:	432b      	orrs	r3, r5

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8004762:	888d      	ldrh	r5, [r1, #4]

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
 8004764:	f023 0304 	bic.w	r3, r3, #4
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8004768:	432b      	orrs	r3, r5

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 800476a:	f647 45ff 	movw	r5, #31999	; 0x7cff
 800476e:	4025      	ands	r5, r4

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8004770:	89cc      	ldrh	r4, [r1, #14]
 8004772:	8989      	ldrh	r1, [r1, #12]
 8004774:	430c      	orrs	r4, r1
 8004776:	b2a4      	uxth	r4, r4

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8004778:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800477a:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800477c:	8302      	strh	r2, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800477e:	8403      	strh	r3, [r0, #32]
 8004780:	bd70      	pop	{r4, r5, r6, pc}
 8004782:	bf00      	nop
 8004784:	40012c00 	andmi	r2, r1, r0, lsl #24

08004788 <TIM_OC2Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8004788:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800478a:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 800478c:	f023 0310 	bic.w	r3, r3, #16
 8004790:	041b      	lsls	r3, r3, #16
 8004792:	0c1b      	lsrs	r3, r3, #16
 8004794:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8004796:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004798:	8882      	ldrh	r2, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800479a:	8b04      	ldrh	r4, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 800479c:	880d      	ldrh	r5, [r1, #0]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 800479e:	f424 44e0 	bic.w	r4, r4, #28672	; 0x7000
 80047a2:	0424      	lsls	r4, r4, #16
 80047a4:	0c24      	lsrs	r4, r4, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80047a6:	f023 0320 	bic.w	r3, r3, #32
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 80047aa:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80047ae:	041b      	lsls	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80047b0:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80047b2:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80047b4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 80047b8:	884d      	ldrh	r5, [r1, #2]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047ba:	b292      	uxth	r2, r2

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 80047bc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80047c0:	88cd      	ldrh	r5, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 80047c2:	b2a4      	uxth	r4, r4
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80047c4:	8705      	strh	r5, [r0, #56]	; 0x38
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80047c6:	4d11      	ldr	r5, [pc, #68]	; (800480c <TIM_OC2Init+0x84>)

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 80047c8:	b29b      	uxth	r3, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80047ca:	42a8      	cmp	r0, r5
 80047cc:	d003      	beq.n	80047d6 <TIM_OC2Init+0x4e>
 80047ce:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80047d2:	42a8      	cmp	r0, r5
 80047d4:	d116      	bne.n	8004804 <TIM_OC2Init+0x7c>
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80047d6:	894d      	ldrh	r5, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 80047d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80047dc:	b29b      	uxth	r3, r3

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80047de:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
 80047e2:	f64f 75bf 	movw	r5, #65471	; 0xffbf
 80047e6:	401d      	ands	r5, r3
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80047e8:	888b      	ldrh	r3, [r1, #4]
 80047ea:	ea45 1303 	orr.w	r3, r5, r3, lsl #4

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 80047ee:	f247 35ff 	movw	r5, #29695	; 0x73ff
 80047f2:	4015      	ands	r5, r2

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80047f4:	898a      	ldrh	r2, [r1, #12]

    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80047f6:	b29b      	uxth	r3, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80047f8:	ea45 0582 	orr.w	r5, r5, r2, lsl #2

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 80047fc:	89ca      	ldrh	r2, [r1, #14]
 80047fe:	ea45 0282 	orr.w	r2, r5, r2, lsl #2
 8004802:	b292      	uxth	r2, r2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004804:	8082      	strh	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004806:	8304      	strh	r4, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004808:	8403      	strh	r3, [r0, #32]
 800480a:	bd30      	pop	{r4, r5, pc}
 800480c:	40012c00 	andmi	r2, r1, r0, lsl #24

08004810 <TIM_OC3Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8004810:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004812:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8004814:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004818:	041b      	lsls	r3, r3, #16
 800481a:	0c1b      	lsrs	r3, r3, #16
 800481c:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800481e:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004820:	8882      	ldrh	r2, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004822:	8b84      	ldrh	r4, [r0, #28]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8004824:	880d      	ldrh	r5, [r1, #0]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8004826:	f024 0470 	bic.w	r4, r4, #112	; 0x70
 800482a:	0424      	lsls	r4, r4, #16
 800482c:	0c24      	lsrs	r4, r4, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 800482e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8004832:	432c      	orrs	r4, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8004834:	041b      	lsls	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8004836:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8004838:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800483a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 800483e:	884d      	ldrh	r5, [r1, #2]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004840:	b292      	uxth	r2, r2

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8004842:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8004846:	88cd      	ldrh	r5, [r1, #6]

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8004848:	b29b      	uxth	r3, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 800484a:	8785      	strh	r5, [r0, #60]	; 0x3c
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800484c:	4d10      	ldr	r5, [pc, #64]	; (8004890 <TIM_OC3Init+0x80>)
 800484e:	42a8      	cmp	r0, r5
 8004850:	d003      	beq.n	800485a <TIM_OC3Init+0x4a>
 8004852:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004856:	42a8      	cmp	r0, r5
 8004858:	d116      	bne.n	8004888 <TIM_OC3Init+0x78>
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 800485a:	894d      	ldrh	r5, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 800485c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004860:	b29b      	uxth	r3, r3

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8004862:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 8004866:	f64f 35ff 	movw	r5, #64511	; 0xfbff
 800486a:	401d      	ands	r5, r3
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 800486c:	888b      	ldrh	r3, [r1, #4]
 800486e:	ea45 2303 	orr.w	r3, r5, r3, lsl #8

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 8004872:	f644 75ff 	movw	r5, #20479	; 0x4fff
 8004876:	4015      	ands	r5, r2

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8004878:	898a      	ldrh	r2, [r1, #12]

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 800487a:	b29b      	uxth	r3, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800487c:	ea45 1502 	orr.w	r5, r5, r2, lsl #4

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8004880:	89ca      	ldrh	r2, [r1, #14]
 8004882:	ea45 1202 	orr.w	r2, r5, r2, lsl #4
 8004886:	b292      	uxth	r2, r2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004888:	8082      	strh	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800488a:	8384      	strh	r4, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800488c:	8403      	strh	r3, [r0, #32]
 800488e:	bd30      	pop	{r4, r5, pc}
 8004890:	40012c00 	andmi	r2, r1, r0, lsl #24

08004894 <TIM_OC4Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8004894:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004896:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8004898:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800489c:	041b      	lsls	r3, r3, #16
 800489e:	0c1b      	lsrs	r3, r3, #16
 80048a0:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048a2:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048a4:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80048a6:	8b82      	ldrh	r2, [r0, #28]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 80048a8:	880d      	ldrh	r5, [r1, #0]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 80048aa:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80048ae:	0412      	lsls	r2, r2, #16
 80048b0:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 80048b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 80048b6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 80048ba:	041b      	lsls	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80048bc:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 80048be:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80048c0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 80048c4:	884d      	ldrh	r5, [r1, #2]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048c6:	b2a4      	uxth	r4, r4

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 80048c8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80048cc:	88cd      	ldrh	r5, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 80048ce:	b292      	uxth	r2, r2
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80048d0:	f8a0 5040 	strh.w	r5, [r0, #64]	; 0x40
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80048d4:	4d08      	ldr	r5, [pc, #32]	; (80048f8 <TIM_OC4Init+0x64>)

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 80048d6:	b29b      	uxth	r3, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80048d8:	42a8      	cmp	r0, r5
 80048da:	d003      	beq.n	80048e4 <TIM_OC4Init+0x50>
 80048dc:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80048e0:	42a8      	cmp	r0, r5
 80048e2:	d105      	bne.n	80048f0 <TIM_OC4Init+0x5c>

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80048e4:	8989      	ldrh	r1, [r1, #12]
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 80048e6:	f3c4 040d 	ubfx	r4, r4, #0, #14

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80048ea:	ea44 1481 	orr.w	r4, r4, r1, lsl #6
 80048ee:	b2a4      	uxth	r4, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048f0:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80048f2:	8382      	strh	r2, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048f4:	8403      	strh	r3, [r0, #32]
 80048f6:	bd30      	pop	{r4, r5, pc}
 80048f8:	40012c00 	andmi	r2, r1, r0, lsl #24

080048fc <TIM_BDTRConfig>:
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  TIMx->BDTR = (u32)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 80048fc:	884a      	ldrh	r2, [r1, #2]
 80048fe:	880b      	ldrh	r3, [r1, #0]
 8004900:	4313      	orrs	r3, r2
 8004902:	888a      	ldrh	r2, [r1, #4]
 8004904:	4313      	orrs	r3, r2
 8004906:	88ca      	ldrh	r2, [r1, #6]
 8004908:	4313      	orrs	r3, r2
 800490a:	890a      	ldrh	r2, [r1, #8]
 800490c:	4313      	orrs	r3, r2
 800490e:	894a      	ldrh	r2, [r1, #10]
 8004910:	4313      	orrs	r3, r2
 8004912:	898a      	ldrh	r2, [r1, #12]
 8004914:	4313      	orrs	r3, r2
 8004916:	b29b      	uxth	r3, r3
 8004918:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 800491c:	4770      	bx	lr

0800491e <TIM_TimeBaseStructInit>:
* Return         : None
*******************************************************************************/
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 800491e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004922:	8083      	strh	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8004924:	2300      	movs	r3, #0
 8004926:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8004928:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 800492a:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 800492c:	7203      	strb	r3, [r0, #8]
 800492e:	4770      	bx	lr

08004930 <TIM_OCStructInit>:
* Return         : None
*******************************************************************************/
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8004930:	2300      	movs	r3, #0
 8004932:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8004934:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8004936:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 8004938:	80c3      	strh	r3, [r0, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 800493a:	8103      	strh	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 800493c:	8143      	strh	r3, [r0, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 800493e:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8004940:	81c3      	strh	r3, [r0, #14]
 8004942:	4770      	bx	lr

08004944 <TIM_ICStructInit>:
* Return         : None
*******************************************************************************/
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8004944:	2300      	movs	r3, #0
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8004946:	2201      	movs	r2, #1
* Return         : None
*******************************************************************************/
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8004948:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 800494a:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 800494c:	8082      	strh	r2, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 800494e:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 8004950:	8103      	strh	r3, [r0, #8]
 8004952:	4770      	bx	lr

08004954 <TIM_BDTRStructInit>:
* Return         : None
*******************************************************************************/
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 8004954:	2300      	movs	r3, #0
 8004956:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 8004958:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 800495a:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 800495c:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 800495e:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8004960:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 8004962:	8183      	strh	r3, [r0, #12]
 8004964:	4770      	bx	lr

08004966 <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8004966:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004968:	b119      	cbz	r1, 8004972 <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 800496a:	b29b      	uxth	r3, r3
 800496c:	f043 0301 	orr.w	r3, r3, #1
 8004970:	e003      	b.n	800497a <TIM_Cmd+0x14>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 8004972:	f023 0301 	bic.w	r3, r3, #1
 8004976:	059b      	lsls	r3, r3, #22
 8004978:	0d9b      	lsrs	r3, r3, #22
 800497a:	8003      	strh	r3, [r0, #0]
 800497c:	4770      	bx	lr

0800497e <TIM_CtrlPWMOutputs>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 800497e:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004982:	b129      	cbz	r1, 8004990 <TIM_CtrlPWMOutputs+0x12>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 8004984:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004988:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800498c:	b29b      	uxth	r3, r3
 800498e:	e001      	b.n	8004994 <TIM_CtrlPWMOutputs+0x16>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= BDTR_MOE_Reset;
 8004990:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004994:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 8004998:	4770      	bx	lr

0800499a <TIM_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800499a:	8983      	ldrh	r3, [r0, #12]
 800499c:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800499e:	b10a      	cbz	r2, 80049a4 <TIM_ITConfig+0xa>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80049a0:	4319      	orrs	r1, r3
 80049a2:	e001      	b.n	80049a8 <TIM_ITConfig+0xe>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 80049a4:	ea23 0101 	bic.w	r1, r3, r1
 80049a8:	8181      	strh	r1, [r0, #12]
 80049aa:	4770      	bx	lr

080049ac <TIM_GenerateEvent>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  assert_param(IS_TIM_PERIPH_EVENT((TIMx), (TIM_EventSource)));

  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 80049ac:	8281      	strh	r1, [r0, #20]
 80049ae:	4770      	bx	lr

080049b0 <TIM_DMAConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 80049b0:	430a      	orrs	r2, r1
 80049b2:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
 80049b6:	4770      	bx	lr

080049b8 <TIM_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 80049b8:	8983      	ldrh	r3, [r0, #12]
 80049ba:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_TIM_PERIPH_DMA(TIMx, TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80049bc:	b10a      	cbz	r2, 80049c2 <TIM_DMACmd+0xa>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 80049be:	4319      	orrs	r1, r3
 80049c0:	e001      	b.n	80049c6 <TIM_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (u16)~TIM_DMASource;
 80049c2:	ea23 0101 	bic.w	r1, r3, r1
 80049c6:	8181      	strh	r1, [r0, #12]
 80049c8:	4770      	bx	lr

080049ca <TIM_InternalClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  SMCR_SMS_Mask;
 80049ca:	8903      	ldrh	r3, [r0, #8]
 80049cc:	f023 0307 	bic.w	r3, r3, #7
 80049d0:	041b      	lsls	r3, r3, #16
 80049d2:	0c1b      	lsrs	r3, r3, #16
 80049d4:	8103      	strh	r3, [r0, #8]
 80049d6:	4770      	bx	lr

080049d8 <TIM_ITRxExternalClockConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80049d8:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 80049da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049de:	041b      	lsls	r3, r3, #16
 80049e0:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 80049e2:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049e4:	8101      	strh	r1, [r0, #8]

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 80049e6:	8903      	ldrh	r3, [r0, #8]
 80049e8:	b29b      	uxth	r3, r3
 80049ea:	f043 0307 	orr.w	r3, r3, #7
 80049ee:	8103      	strh	r3, [r0, #8]
 80049f0:	4770      	bx	lr

080049f2 <TIM_TIxExternalClockConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 80049f2:	b538      	push	{r3, r4, r5, lr}
 80049f4:	460d      	mov	r5, r1
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 80049f6:	2d60      	cmp	r5, #96	; 0x60
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 80049f8:	4611      	mov	r1, r2
 80049fa:	4604      	mov	r4, r0
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 80049fc:	f04f 0201 	mov.w	r2, #1
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8004a00:	d102      	bne.n	8004a08 <TIM_TIxExternalClockConfig+0x16>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8004a02:	f7ff fde8 	bl	80045d6 <TI2_Config>
 8004a06:	e001      	b.n	8004a0c <TIM_TIxExternalClockConfig+0x1a>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8004a08:	f7ff fdcc 	bl	80045a4 <TI1_Config>
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004a0c:	8923      	ldrh	r3, [r4, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8004a0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a12:	041b      	lsls	r3, r3, #16
 8004a14:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8004a16:	432b      	orrs	r3, r5

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a18:	8123      	strh	r3, [r4, #8]

  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8004a1a:	8923      	ldrh	r3, [r4, #8]
 8004a1c:	b29b      	uxth	r3, r3
 8004a1e:	f043 0307 	orr.w	r3, r3, #7
 8004a22:	8123      	strh	r3, [r4, #8]
 8004a24:	bd38      	pop	{r3, r4, r5, pc}

08004a26 <TIM_ETRConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ETRConfig(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, u16 TIM_ExtTRGPolarity,
                   u16 ExtTRGFilter)
{
 8004a26:	b510      	push	{r4, lr}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8004a28:	8904      	ldrh	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8004a2a:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
 8004a2e:	b2e4      	uxtb	r4, r4

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8004a30:	431c      	orrs	r4, r3
 8004a32:	b2a4      	uxth	r4, r4
 8004a34:	4321      	orrs	r1, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a36:	8101      	strh	r1, [r0, #8]
 8004a38:	bd10      	pop	{r4, pc}

08004a3a <TIM_ETRClockMode1Config>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, u16 TIM_ExtTRGPolarity,
                             u16 ExtTRGFilter)
{
 8004a3a:	b510      	push	{r4, lr}
 8004a3c:	4604      	mov	r4, r0
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 8004a3e:	f7ff fff2 	bl	8004a26 <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004a42:	8923      	ldrh	r3, [r4, #8]
  tmpsmcr &= SMCR_SMS_Mask;
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
 8004a44:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004a48:	041b      	lsls	r3, r3, #16
 8004a4a:	0c1b      	lsrs	r3, r3, #16
  tmpsmcr |= TIM_TS_ETRF;
 8004a4c:	f043 0377 	orr.w	r3, r3, #119	; 0x77

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a50:	8123      	strh	r3, [r4, #8]
 8004a52:	bd10      	pop	{r4, pc}

08004a54 <TIM_ETRClockMode2Config>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, 
                             u16 TIM_ExtTRGPolarity, u16 ExtTRGFilter)
{
 8004a54:	b510      	push	{r4, lr}
 8004a56:	4604      	mov	r4, r0
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 8004a58:	f7ff ffe5 	bl	8004a26 <TIM_ETRConfig>

  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
 8004a5c:	8923      	ldrh	r3, [r4, #8]
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004a64:	8123      	strh	r3, [r4, #8]
 8004a66:	bd10      	pop	{r4, pc}

08004a68 <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8004a68:	8501      	strh	r1, [r0, #40]	; 0x28

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8004a6a:	8282      	strh	r2, [r0, #20]
 8004a6c:	4770      	bx	lr

08004a6e <TIM_CounterModeConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 8004a6e:	8803      	ldrh	r3, [r0, #0]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= CR1_CounterMode_Mask;
 8004a70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a74:	059b      	lsls	r3, r3, #22
 8004a76:	0d9b      	lsrs	r3, r3, #22

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8004a78:	4319      	orrs	r1, r3

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8004a7a:	8001      	strh	r1, [r0, #0]
 8004a7c:	4770      	bx	lr

08004a7e <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004a7e:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8004a80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a84:	041b      	lsls	r3, r3, #16
 8004a86:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8004a88:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a8a:	8101      	strh	r1, [r0, #8]
 8004a8c:	4770      	bx	lr

08004a8e <TIM_EncoderInterfaceConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, u16 TIM_EncoderMode,
                                u16 TIM_IC1Polarity, u16 TIM_IC2Polarity)
{
 8004a8e:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004a90:	8905      	ldrh	r5, [r0, #8]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8004a92:	8b04      	ldrh	r4, [r0, #24]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a94:	8c06      	ldrh	r6, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8004a96:	f424 7440 	bic.w	r4, r4, #768	; 0x300

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a9a:	b2b6      	uxth	r6, r6
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8004a9c:	f024 0403 	bic.w	r4, r4, #3
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
 8004aa0:	f026 0622 	bic.w	r6, r6, #34	; 0x22

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8004aa4:	f025 0507 	bic.w	r5, r5, #7
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8004aa8:	0424      	lsls	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8004aaa:	4332      	orrs	r2, r6

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8004aac:	042d      	lsls	r5, r5, #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8004aae:	0c24      	lsrs	r4, r4, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8004ab0:	0c2d      	lsrs	r5, r5, #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8004ab2:	f444 7480 	orr.w	r4, r4, #256	; 0x100

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8004ab6:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
 8004aba:	4329      	orrs	r1, r5

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8004abc:	f044 0401 	orr.w	r4, r4, #1

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8004ac0:	b29e      	uxth	r6, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ac2:	8101      	strh	r1, [r0, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8004ac4:	8304      	strh	r4, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ac6:	8406      	strh	r6, [r0, #32]
 8004ac8:	bd70      	pop	{r4, r5, r6, pc}

08004aca <TIM_ForcedOC1Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 8004aca:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1M Bits */
  tmpccmr1 &= CCMR_OC13M_Mask;
 8004acc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ad0:	041b      	lsls	r3, r3, #16
 8004ad2:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 8004ad4:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8004ad6:	8301      	strh	r1, [r0, #24]
 8004ad8:	4770      	bx	lr

08004ada <TIM_ForcedOC2Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 8004ada:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2M Bits */
  tmpccmr1 &= CCMR_OC24M_Mask;
 8004adc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ae0:	041b      	lsls	r3, r3, #16
 8004ae2:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= (u16)(TIM_ForcedAction << 8);
 8004ae4:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004ae8:	b28b      	uxth	r3, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8004aea:	8303      	strh	r3, [r0, #24]
 8004aec:	4770      	bx	lr

08004aee <TIM_ForcedOC3Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 8004aee:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC1M Bits */
  tmpccmr2 &= CCMR_OC13M_Mask;
 8004af0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004af4:	041b      	lsls	r3, r3, #16
 8004af6:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 8004af8:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8004afa:	8381      	strh	r1, [r0, #28]
 8004afc:	4770      	bx	lr

08004afe <TIM_ForcedOC4Config>:
  u16 tmpccmr2 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8004afe:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC2M Bits */
  tmpccmr2 &= CCMR_OC24M_Mask;
 8004b00:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b04:	041b      	lsls	r3, r3, #16
 8004b06:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= (u16)(TIM_ForcedAction << 8);
 8004b08:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004b0c:	b28b      	uxth	r3, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8004b0e:	8383      	strh	r3, [r0, #28]
 8004b10:	4770      	bx	lr

08004b12 <TIM_ARRPreloadConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 8004b12:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004b14:	b119      	cbz	r1, 8004b1e <TIM_ARRPreloadConfig+0xc>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 8004b16:	b29b      	uxth	r3, r3
 8004b18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b1c:	e003      	b.n	8004b26 <TIM_ARRPreloadConfig+0x14>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= CR1_ARPE_Reset;
 8004b1e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b22:	059b      	lsls	r3, r3, #22
 8004b24:	0d9b      	lsrs	r3, r3, #22
 8004b26:	8003      	strh	r3, [r0, #0]
 8004b28:	4770      	bx	lr

08004b2a <TIM_SelectCOM>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8004b2a:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004b2c:	b119      	cbz	r1, 8004b36 <TIM_SelectCOM+0xc>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8004b2e:	b29b      	uxth	r3, r3
 8004b30:	f043 0304 	orr.w	r3, r3, #4
 8004b34:	e003      	b.n	8004b3e <TIM_SelectCOM+0x14>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= CR2_CCUS_Reset;
 8004b36:	f023 0304 	bic.w	r3, r3, #4
 8004b3a:	041b      	lsls	r3, r3, #16
 8004b3c:	0c1b      	lsrs	r3, r3, #16
 8004b3e:	8083      	strh	r3, [r0, #4]
 8004b40:	4770      	bx	lr

08004b42 <TIM_SelectCCDMA>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 8004b42:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004b44:	b119      	cbz	r1, 8004b4e <TIM_SelectCCDMA+0xc>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 8004b46:	b29b      	uxth	r3, r3
 8004b48:	f043 0308 	orr.w	r3, r3, #8
 8004b4c:	e003      	b.n	8004b56 <TIM_SelectCCDMA+0x14>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= CR2_CCDS_Reset;
 8004b4e:	f023 0308 	bic.w	r3, r3, #8
 8004b52:	041b      	lsls	r3, r3, #16
 8004b54:	0c1b      	lsrs	r3, r3, #16
 8004b56:	8083      	strh	r3, [r0, #4]
 8004b58:	4770      	bx	lr

08004b5a <TIM_CCPreloadControl>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 8004b5a:	8883      	ldrh	r3, [r0, #4]
{ 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004b5c:	b119      	cbz	r1, 8004b66 <TIM_CCPreloadControl+0xc>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 8004b5e:	b29b      	uxth	r3, r3
 8004b60:	f043 0301 	orr.w	r3, r3, #1
 8004b64:	e003      	b.n	8004b6e <TIM_CCPreloadControl+0x14>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= CR2_CCPC_Reset;
 8004b66:	f023 0301 	bic.w	r3, r3, #1
 8004b6a:	041b      	lsls	r3, r3, #16
 8004b6c:	0c1b      	lsrs	r3, r3, #16
 8004b6e:	8083      	strh	r3, [r0, #4]
 8004b70:	4770      	bx	lr

08004b72 <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8004b72:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= CCMR_OC13PE_Reset;
 8004b74:	f023 0308 	bic.w	r3, r3, #8
 8004b78:	041b      	lsls	r3, r3, #16
 8004b7a:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8004b7c:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8004b7e:	8301      	strh	r1, [r0, #24]
 8004b80:	4770      	bx	lr

08004b82 <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8004b82:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= CCMR_OC24PE_Reset;
 8004b84:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b88:	041b      	lsls	r3, r3, #16
 8004b8a:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (u16)(TIM_OCPreload << 8);
 8004b8c:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004b90:	b28b      	uxth	r3, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8004b92:	8303      	strh	r3, [r0, #24]
 8004b94:	4770      	bx	lr

08004b96 <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8004b96:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= CCMR_OC13PE_Reset;
 8004b98:	f023 0308 	bic.w	r3, r3, #8
 8004b9c:	041b      	lsls	r3, r3, #16
 8004b9e:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8004ba0:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8004ba2:	8381      	strh	r1, [r0, #28]
 8004ba4:	4770      	bx	lr

08004ba6 <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8004ba6:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= CCMR_OC24PE_Reset;
 8004ba8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004bac:	041b      	lsls	r3, r3, #16
 8004bae:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (u16)(TIM_OCPreload << 8);
 8004bb0:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004bb4:	b28b      	uxth	r3, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8004bb6:	8383      	strh	r3, [r0, #28]
 8004bb8:	4770      	bx	lr

08004bba <TIM_OC1FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8004bba:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= CCMR_OC13FE_Reset;
 8004bbc:	f023 0304 	bic.w	r3, r3, #4
 8004bc0:	041b      	lsls	r3, r3, #16
 8004bc2:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 8004bc4:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8004bc6:	8301      	strh	r1, [r0, #24]
 8004bc8:	4770      	bx	lr

08004bca <TIM_OC2FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8004bca:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= CCMR_OC24FE_Reset;
 8004bcc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004bd0:	041b      	lsls	r3, r3, #16
 8004bd2:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (u16)(TIM_OCFast << 8);
 8004bd4:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004bd8:	b28b      	uxth	r3, r1

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8004bda:	8303      	strh	r3, [r0, #24]
 8004bdc:	4770      	bx	lr

08004bde <TIM_OC3FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8004bde:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= CCMR_OC13FE_Reset;
 8004be0:	f023 0304 	bic.w	r3, r3, #4
 8004be4:	041b      	lsls	r3, r3, #16
 8004be6:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 8004be8:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8004bea:	8381      	strh	r1, [r0, #28]
 8004bec:	4770      	bx	lr

08004bee <TIM_OC4FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8004bee:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= CCMR_OC24FE_Reset;
 8004bf0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004bf4:	041b      	lsls	r3, r3, #16
 8004bf6:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (u16)(TIM_OCFast << 8);
 8004bf8:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004bfc:	b28b      	uxth	r3, r1

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8004bfe:	8383      	strh	r3, [r0, #28]
 8004c00:	4770      	bx	lr

08004c02 <TIM_ClearOC1Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8004c02:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= CCMR_OC13CE_Reset;
 8004c04:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c08:	041b      	lsls	r3, r3, #16
 8004c0a:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8004c0c:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8004c0e:	8301      	strh	r1, [r0, #24]
 8004c10:	4770      	bx	lr

08004c12 <TIM_ClearOC2Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8004c12:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= CCMR_OC24CE_Reset;
 8004c14:	f3c3 030e 	ubfx	r3, r3, #0, #15

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (u16)(TIM_OCClear << 8);
 8004c18:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004c1c:	b28b      	uxth	r3, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8004c1e:	8303      	strh	r3, [r0, #24]
 8004c20:	4770      	bx	lr

08004c22 <TIM_ClearOC3Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8004c22:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= CCMR_OC13CE_Reset;
 8004c24:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c28:	041b      	lsls	r3, r3, #16
 8004c2a:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8004c2c:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8004c2e:	8381      	strh	r1, [r0, #28]
 8004c30:	4770      	bx	lr

08004c32 <TIM_ClearOC4Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8004c32:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= CCMR_OC24CE_Reset;
 8004c34:	f3c3 030e 	ubfx	r3, r3, #0, #15

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (u16)(TIM_OCClear << 8);
 8004c38:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004c3c:	b28b      	uxth	r3, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8004c3e:	8383      	strh	r3, [r0, #28]
 8004c40:	4770      	bx	lr

08004c42 <TIM_OC1PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8004c42:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1P Bit */
  tmpccer &= CCER_CC1P_Reset;
 8004c44:	f023 0302 	bic.w	r3, r3, #2
 8004c48:	041b      	lsls	r3, r3, #16
 8004c4a:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 8004c4c:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8004c4e:	8401      	strh	r1, [r0, #32]
 8004c50:	4770      	bx	lr

08004c52 <TIM_OC1NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8004c52:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= CCER_CC1NP_Reset;
 8004c54:	f023 0308 	bic.w	r3, r3, #8
 8004c58:	041b      	lsls	r3, r3, #16
 8004c5a:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 8004c5c:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8004c5e:	8401      	strh	r1, [r0, #32]
 8004c60:	4770      	bx	lr

08004c62 <TIM_OC2PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8004c62:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2P Bit */
  tmpccer &= CCER_CC2P_Reset;
 8004c64:	f023 0320 	bic.w	r3, r3, #32
 8004c68:	041b      	lsls	r3, r3, #16
 8004c6a:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 4);
 8004c6c:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 8004c70:	b28b      	uxth	r3, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8004c72:	8403      	strh	r3, [r0, #32]
 8004c74:	4770      	bx	lr

08004c76 <TIM_OC2NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 8004c76:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= CCER_CC2NP_Reset;
 8004c78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c7c:	041b      	lsls	r3, r3, #16
 8004c7e:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 4);
 8004c80:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 8004c84:	b28b      	uxth	r3, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8004c86:	8403      	strh	r3, [r0, #32]
 8004c88:	4770      	bx	lr

08004c8a <TIM_OC3PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8004c8a:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3P Bit */
  tmpccer &= CCER_CC3P_Reset;
 8004c8c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c90:	041b      	lsls	r3, r3, #16
 8004c92:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 8);
 8004c94:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004c98:	b28b      	uxth	r3, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8004c9a:	8403      	strh	r3, [r0, #32]
 8004c9c:	4770      	bx	lr

08004c9e <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8004c9e:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= CCER_CC3NP_Reset;
 8004ca0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004ca4:	041b      	lsls	r3, r3, #16
 8004ca6:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 8);
 8004ca8:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004cac:	b28b      	uxth	r3, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8004cae:	8403      	strh	r3, [r0, #32]
 8004cb0:	4770      	bx	lr

08004cb2 <TIM_OC4PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8004cb2:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC4P Bit */
  tmpccer &= CCER_CC4P_Reset;
 8004cb4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004cb8:	041b      	lsls	r3, r3, #16
 8004cba:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 12);
 8004cbc:	ea43 3101 	orr.w	r1, r3, r1, lsl #12
 8004cc0:	b28b      	uxth	r3, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8004cc2:	8403      	strh	r3, [r0, #32]
 8004cc4:	4770      	bx	lr

08004cc6 <TIM_CCxCmd>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	408b      	lsls	r3, r1

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 8004cca:	408a      	lsls	r2, r1
*                   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_CCxCmd(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_CCx)
{
 8004ccc:	b510      	push	{r4, lr}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8004cce:	8c04      	ldrh	r4, [r0, #32]
 8004cd0:	b2a4      	uxth	r4, r4
 8004cd2:	ea24 0303 	bic.w	r3, r4, r3
 8004cd6:	8403      	strh	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 8004cd8:	8c03      	ldrh	r3, [r0, #32]
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	8403      	strh	r3, [r0, #32]
 8004ce0:	bd10      	pop	{r4, pc}

08004ce2 <TIM_CCxNCmd>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 8004ce2:	2304      	movs	r3, #4
 8004ce4:	408b      	lsls	r3, r1

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 8004ce6:	408a      	lsls	r2, r1
*                   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_CCxNCmd(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_CCxN)
{
 8004ce8:	b510      	push	{r4, lr}
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 8004cea:	8c04      	ldrh	r4, [r0, #32]
 8004cec:	b2a4      	uxth	r4, r4
 8004cee:	ea24 0303 	bic.w	r3, r4, r3
 8004cf2:	8403      	strh	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 8004cf4:	8c03      	ldrh	r3, [r0, #32]
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	b29b      	uxth	r3, r3
 8004cfa:	8403      	strh	r3, [r0, #32]
 8004cfc:	bd10      	pop	{r4, pc}

08004cfe <TIM_SelectOCxM>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8004cfe:	2301      	movs	r3, #1
 8004d00:	408b      	lsls	r3, r1
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8004d02:	b510      	push	{r4, lr}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8004d04:	8c04      	ldrh	r4, [r0, #32]
 8004d06:	3018      	adds	r0, #24
 8004d08:	b2a4      	uxth	r4, r4
 8004d0a:	ea24 0303 	bic.w	r3, r4, r3
 8004d0e:	8103      	strh	r3, [r0, #8]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8004d10:	f021 0308 	bic.w	r3, r1, #8
 8004d14:	b93b      	cbnz	r3, 8004d26 <TIM_SelectOCxM+0x28>
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
 8004d16:	0849      	lsrs	r1, r1, #1
 8004d18:	5844      	ldr	r4, [r0, r1]
 8004d1a:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8004d1e:	4023      	ands	r3, r4
 8004d20:	5043      	str	r3, [r0, r1]
   
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 8004d22:	5843      	ldr	r3, [r0, r1]
 8004d24:	e00a      	b.n	8004d3c <TIM_SelectOCxM+0x3e>

  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 8004d26:	3904      	subs	r1, #4
 8004d28:	f3c1 014e 	ubfx	r1, r1, #1, #15
 8004d2c:	5844      	ldr	r4, [r0, r1]
 8004d2e:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8004d32:	4023      	ands	r3, r4
 8004d34:	5043      	str	r3, [r0, r1]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode << 8);
 8004d36:	0212      	lsls	r2, r2, #8
 8004d38:	5843      	ldr	r3, [r0, r1]
 8004d3a:	b292      	uxth	r2, r2
 8004d3c:	431a      	orrs	r2, r3
 8004d3e:	5042      	str	r2, [r0, r1]
 8004d40:	bd10      	pop	{r4, pc}

08004d42 <TIM_UpdateDisableConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 8004d42:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004d44:	b119      	cbz	r1, 8004d4e <TIM_UpdateDisableConfig+0xc>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 8004d46:	b29b      	uxth	r3, r3
 8004d48:	f043 0302 	orr.w	r3, r3, #2
 8004d4c:	e003      	b.n	8004d56 <TIM_UpdateDisableConfig+0x14>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= CR1_UDIS_Reset;
 8004d4e:	f023 0302 	bic.w	r3, r3, #2
 8004d52:	059b      	lsls	r3, r3, #22
 8004d54:	0d9b      	lsrs	r3, r3, #22
 8004d56:	8003      	strh	r3, [r0, #0]
 8004d58:	4770      	bx	lr

08004d5a <TIM_UpdateRequestConfig>:
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 8004d5a:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8004d5c:	b119      	cbz	r1, 8004d66 <TIM_UpdateRequestConfig+0xc>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 8004d5e:	b29b      	uxth	r3, r3
 8004d60:	f043 0304 	orr.w	r3, r3, #4
 8004d64:	e003      	b.n	8004d6e <TIM_UpdateRequestConfig+0x14>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= CR1_URS_Reset;
 8004d66:	f023 0304 	bic.w	r3, r3, #4
 8004d6a:	059b      	lsls	r3, r3, #22
 8004d6c:	0d9b      	lsrs	r3, r3, #22
 8004d6e:	8003      	strh	r3, [r0, #0]
 8004d70:	4770      	bx	lr

08004d72 <TIM_SelectHallSensor>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 8004d72:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004d74:	b119      	cbz	r1, 8004d7e <TIM_SelectHallSensor+0xc>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 8004d76:	b29b      	uxth	r3, r3
 8004d78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d7c:	e003      	b.n	8004d86 <TIM_SelectHallSensor+0x14>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= CR2_TI1S_Reset;
 8004d7e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d82:	041b      	lsls	r3, r3, #16
 8004d84:	0c1b      	lsrs	r3, r3, #16
 8004d86:	8083      	strh	r3, [r0, #4]
 8004d88:	4770      	bx	lr

08004d8a <TIM_SelectOnePulseMode>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= CR1_OPM_Reset;
 8004d8a:	8803      	ldrh	r3, [r0, #0]
 8004d8c:	f023 0308 	bic.w	r3, r3, #8
 8004d90:	059b      	lsls	r3, r3, #22
 8004d92:	0d9b      	lsrs	r3, r3, #22
 8004d94:	8003      	strh	r3, [r0, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8004d96:	8803      	ldrh	r3, [r0, #0]
 8004d98:	b29b      	uxth	r3, r3
 8004d9a:	4319      	orrs	r1, r3
 8004d9c:	8001      	strh	r1, [r0, #0]
 8004d9e:	4770      	bx	lr

08004da0 <TIM_SelectOutputTrigger>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  assert_param(IS_TIM_PERIPH_TRGO(TIMx, TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= CR2_MMS_Mask;
 8004da0:	8883      	ldrh	r3, [r0, #4]
 8004da2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004da6:	041b      	lsls	r3, r3, #16
 8004da8:	0c1b      	lsrs	r3, r3, #16
 8004daa:	8083      	strh	r3, [r0, #4]

  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8004dac:	8883      	ldrh	r3, [r0, #4]
 8004dae:	b29b      	uxth	r3, r3
 8004db0:	4319      	orrs	r1, r3
 8004db2:	8081      	strh	r1, [r0, #4]
 8004db4:	4770      	bx	lr

08004db6 <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= SMCR_SMS_Mask;
 8004db6:	8903      	ldrh	r3, [r0, #8]
 8004db8:	f023 0307 	bic.w	r3, r3, #7
 8004dbc:	041b      	lsls	r3, r3, #16
 8004dbe:	0c1b      	lsrs	r3, r3, #16
 8004dc0:	8103      	strh	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 8004dc2:	8903      	ldrh	r3, [r0, #8]
 8004dc4:	b29b      	uxth	r3, r3
 8004dc6:	4319      	orrs	r1, r3
 8004dc8:	8101      	strh	r1, [r0, #8]
 8004dca:	4770      	bx	lr

08004dcc <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= SMCR_MSM_Reset;
 8004dcc:	8903      	ldrh	r3, [r0, #8]
 8004dce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004dd2:	041b      	lsls	r3, r3, #16
 8004dd4:	0c1b      	lsrs	r3, r3, #16
 8004dd6:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 8004dd8:	8903      	ldrh	r3, [r0, #8]
 8004dda:	b29b      	uxth	r3, r3
 8004ddc:	4319      	orrs	r1, r3
 8004dde:	8101      	strh	r1, [r0, #8]
 8004de0:	4770      	bx	lr

08004de2 <TIM_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8004de2:	8481      	strh	r1, [r0, #36]	; 0x24
 8004de4:	4770      	bx	lr

08004de6 <TIM_SetAutoreload>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8004de6:	8581      	strh	r1, [r0, #44]	; 0x2c
 8004de8:	4770      	bx	lr

08004dea <TIM_SetCompare1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8004dea:	8681      	strh	r1, [r0, #52]	; 0x34
 8004dec:	4770      	bx	lr

08004dee <TIM_SetCompare2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8004dee:	8701      	strh	r1, [r0, #56]	; 0x38
 8004df0:	4770      	bx	lr

08004df2 <TIM_SetCompare3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8004df2:	8781      	strh	r1, [r0, #60]	; 0x3c
 8004df4:	4770      	bx	lr

08004df6 <TIM_SetCompare4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8004df6:	f8a0 1040 	strh.w	r1, [r0, #64]	; 0x40
 8004dfa:	4770      	bx	lr

08004dfc <TIM_SetIC1Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8004dfc:	8b03      	ldrh	r3, [r0, #24]
 8004dfe:	f023 030c 	bic.w	r3, r3, #12
 8004e02:	041b      	lsls	r3, r3, #16
 8004e04:	0c1b      	lsrs	r3, r3, #16
 8004e06:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8004e08:	8b03      	ldrh	r3, [r0, #24]
 8004e0a:	b29b      	uxth	r3, r3
 8004e0c:	4319      	orrs	r1, r3
 8004e0e:	8301      	strh	r1, [r0, #24]
 8004e10:	4770      	bx	lr

08004e12 <TIM_SetIC2Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8004e12:	8b03      	ldrh	r3, [r0, #24]
 8004e14:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004e18:	041b      	lsls	r3, r3, #16
 8004e1a:	0c1b      	lsrs	r3, r3, #16
 8004e1c:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8004e1e:	8b03      	ldrh	r3, [r0, #24]
 8004e20:	b29b      	uxth	r3, r3
 8004e22:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004e26:	b28b      	uxth	r3, r1
 8004e28:	8303      	strh	r3, [r0, #24]
 8004e2a:	4770      	bx	lr

08004e2c <TIM_PWMIConfig>:
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8004e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e2e:	460c      	mov	r4, r1
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8004e30:	88a2      	ldrh	r2, [r4, #4]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8004e32:	8849      	ldrh	r1, [r1, #2]
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8004e34:	f8b4 e000 	ldrh.w	lr, [r4]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8004e38:	4605      	mov	r5, r0
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
 8004e3a:	2900      	cmp	r1, #0
 8004e3c:	bf0c      	ite	eq
 8004e3e:	2702      	moveq	r7, #2
 8004e40:	2700      	movne	r7, #0
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
 8004e42:	2a01      	cmp	r2, #1
 8004e44:	bf14      	ite	ne
 8004e46:	2601      	movne	r6, #1
 8004e48:	2602      	moveq	r6, #2
 8004e4a:	8923      	ldrh	r3, [r4, #8]
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8004e4c:	f1be 0f00 	cmp.w	lr, #0
 8004e50:	d111      	bne.n	8004e76 <TIM_PWMIConfig+0x4a>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8004e52:	f7ff fba7 	bl	80045a4 <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004e56:	4628      	mov	r0, r5
 8004e58:	88e1      	ldrh	r1, [r4, #6]
 8004e5a:	f7ff ffcf 	bl	8004dfc <TIM_SetIC1Prescaler>

    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8004e5e:	4628      	mov	r0, r5
 8004e60:	4639      	mov	r1, r7
 8004e62:	4632      	mov	r2, r6
 8004e64:	8923      	ldrh	r3, [r4, #8]
 8004e66:	f7ff fbb6 	bl	80045d6 <TI2_Config>

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004e6a:	4628      	mov	r0, r5
 8004e6c:	88e1      	ldrh	r1, [r4, #6]
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8004e6e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004e72:	f7ff bfce 	b.w	8004e12 <TIM_SetIC2Prescaler>
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8004e76:	f7ff fbae 	bl	80045d6 <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004e7a:	4628      	mov	r0, r5
 8004e7c:	88e1      	ldrh	r1, [r4, #6]
 8004e7e:	f7ff ffc8 	bl	8004e12 <TIM_SetIC2Prescaler>

    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8004e82:	4628      	mov	r0, r5
 8004e84:	4639      	mov	r1, r7
 8004e86:	4632      	mov	r2, r6
 8004e88:	8923      	ldrh	r3, [r4, #8]
 8004e8a:	f7ff fb8b 	bl	80045a4 <TI1_Config>

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004e8e:	4628      	mov	r0, r5
 8004e90:	88e1      	ldrh	r1, [r4, #6]
  }
}
 8004e92:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004e96:	f7ff bfb1 	b.w	8004dfc <TIM_SetIC1Prescaler>

08004e9a <TIM_SetIC3Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8004e9a:	8b83      	ldrh	r3, [r0, #28]
 8004e9c:	f023 030c 	bic.w	r3, r3, #12
 8004ea0:	041b      	lsls	r3, r3, #16
 8004ea2:	0c1b      	lsrs	r3, r3, #16
 8004ea4:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8004ea6:	8b83      	ldrh	r3, [r0, #28]
 8004ea8:	b29b      	uxth	r3, r3
 8004eaa:	4319      	orrs	r1, r3
 8004eac:	8381      	strh	r1, [r0, #28]
 8004eae:	4770      	bx	lr

08004eb0 <TIM_SetIC4Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8004eb0:	8b83      	ldrh	r3, [r0, #28]
 8004eb2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004eb6:	041b      	lsls	r3, r3, #16
 8004eb8:	0c1b      	lsrs	r3, r3, #16
 8004eba:	8383      	strh	r3, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 8004ebc:	8b83      	ldrh	r3, [r0, #28]
 8004ebe:	b29b      	uxth	r3, r3
 8004ec0:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004ec4:	b28b      	uxth	r3, r1
 8004ec6:	8383      	strh	r3, [r0, #28]
 8004ec8:	4770      	bx	lr

08004eca <TIM_ICInit>:
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8004eca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8004ecc:	880e      	ldrh	r6, [r1, #0]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8004ece:	460d      	mov	r5, r1
 8004ed0:	4604      	mov	r4, r0
 8004ed2:	8849      	ldrh	r1, [r1, #2]
 8004ed4:	88aa      	ldrh	r2, [r5, #4]
 8004ed6:	892b      	ldrh	r3, [r5, #8]
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8004ed8:	b93e      	cbnz	r6, 8004eea <TIM_ICInit+0x20>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8004eda:	f7ff fb63 	bl	80045a4 <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004ede:	4620      	mov	r0, r4
 8004ee0:	88e9      	ldrh	r1, [r5, #6]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8004ee2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004ee6:	f7ff bf89 	b.w	8004dfc <TIM_SetIC1Prescaler>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8004eea:	2e04      	cmp	r6, #4
 8004eec:	d107      	bne.n	8004efe <TIM_ICInit+0x34>
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8004eee:	f7ff fb72 	bl	80045d6 <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004ef2:	4620      	mov	r0, r4
 8004ef4:	88e9      	ldrh	r1, [r5, #6]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8004ef6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004efa:	f7ff bf8a 	b.w	8004e12 <TIM_SetIC2Prescaler>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8004efe:	2e08      	cmp	r6, #8
 8004f00:	88ef      	ldrh	r7, [r5, #6]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8004f02:	8c06      	ldrh	r6, [r0, #32]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8004f04:	d11c      	bne.n	8004f40 <TIM_ICInit+0x76>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8004f06:	f426 7680 	bic.w	r6, r6, #256	; 0x100
 8004f0a:	0436      	lsls	r6, r6, #16
 8004f0c:	0c36      	lsrs	r6, r6, #16
 8004f0e:	8406      	strh	r6, [r0, #32]

  tmpccmr2 = TIMx->CCMR2;
 8004f10:	8b85      	ldrh	r5, [r0, #28]
  tmpccer = TIMx->CCER;
 8004f12:	8c06      	ldrh	r6, [r0, #32]
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;

  tmpccmr2 = TIMx->CCMR2;
 8004f14:	b2ad      	uxth	r5, r5
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 8004f16:	f025 05f3 	bic.w	r5, r5, #243	; 0xf3
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004f1a:	ea45 1303 	orr.w	r3, r5, r3, lsl #4

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;

  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
 8004f1e:	b2b6      	uxth	r6, r6
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004f20:	b29b      	uxth	r3, r3
 8004f22:	431a      	orrs	r2, r3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
 8004f24:	f426 7300 	bic.w	r3, r6, #512	; 0x200
  tmpccer |= tmp | CCER_CC3E_Set;
 8004f28:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004f2c:	b289      	uxth	r1, r1
 8004f2e:	f441 7180 	orr.w	r1, r1, #256	; 0x100

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004f32:	8382      	strh	r2, [r0, #28]
  TIMx->CCER = tmpccer;
 8004f34:	8401      	strh	r1, [r0, #32]
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004f36:	4639      	mov	r1, r7
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8004f38:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004f3c:	f7ff bfad 	b.w	8004e9a <TIM_SetIC3Prescaler>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8004f40:	f426 5680 	bic.w	r6, r6, #4096	; 0x1000
 8004f44:	0436      	lsls	r6, r6, #16
 8004f46:	0c36      	lsrs	r6, r6, #16
 8004f48:	8406      	strh	r6, [r0, #32]

  tmpccmr2 = TIMx->CCMR2;
 8004f4a:	8b85      	ldrh	r5, [r0, #28]
  tmpccer = TIMx->CCER;
 8004f4c:	8c06      	ldrh	r6, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8004f4e:	f425 7540 	bic.w	r5, r5, #768	; 0x300
 8004f52:	052d      	lsls	r5, r5, #20

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;

  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
 8004f54:	b2b6      	uxth	r6, r6
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8004f56:	0d2d      	lsrs	r5, r5, #20
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8004f58:	ea45 2502 	orr.w	r5, r5, r2, lsl #8

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
 8004f5c:	f426 5200 	bic.w	r2, r6, #8192	; 0x2000
  tmpccer |= tmp | CCER_CC4E_Set;
 8004f60:	ea42 3101 	orr.w	r1, r2, r1, lsl #12
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8004f64:	ea45 3303 	orr.w	r3, r5, r3, lsl #12

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8004f68:	b289      	uxth	r1, r1
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8004f6a:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8004f6c:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004f70:	8383      	strh	r3, [r0, #28]
  TIMx->CCER = tmpccer ;
 8004f72:	8401      	strh	r1, [r0, #32]
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004f74:	4639      	mov	r1, r7
  }
}
 8004f76:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004f7a:	f7ff bf99 	b.w	8004eb0 <TIM_SetIC4Prescaler>

08004f7e <TIM_SetClockDivision>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= CR1_CKD_Mask;
 8004f7e:	8803      	ldrh	r3, [r0, #0]
 8004f80:	b2db      	uxtb	r3, r3
 8004f82:	8003      	strh	r3, [r0, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8004f84:	8803      	ldrh	r3, [r0, #0]
 8004f86:	b29b      	uxth	r3, r3
 8004f88:	4319      	orrs	r1, r3
 8004f8a:	8001      	strh	r1, [r0, #0]
 8004f8c:	4770      	bx	lr

08004f8e <TIM_GetCapture1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8004f8e:	8e80      	ldrh	r0, [r0, #52]	; 0x34
}
 8004f90:	b280      	uxth	r0, r0
 8004f92:	4770      	bx	lr

08004f94 <TIM_GetCapture2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8004f94:	8f00      	ldrh	r0, [r0, #56]	; 0x38
}
 8004f96:	b280      	uxth	r0, r0
 8004f98:	4770      	bx	lr

08004f9a <TIM_GetCapture3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8004f9a:	8f80      	ldrh	r0, [r0, #60]	; 0x3c
}
 8004f9c:	b280      	uxth	r0, r0
 8004f9e:	4770      	bx	lr

08004fa0 <TIM_GetCapture4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8004fa0:	f8b0 0040 	ldrh.w	r0, [r0, #64]	; 0x40
}
 8004fa4:	b280      	uxth	r0, r0
 8004fa6:	4770      	bx	lr

08004fa8 <TIM_GetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8004fa8:	8c80      	ldrh	r0, [r0, #36]	; 0x24
}
 8004faa:	b280      	uxth	r0, r0
 8004fac:	4770      	bx	lr

08004fae <TIM_GetPrescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8004fae:	8d00      	ldrh	r0, [r0, #40]	; 0x28
}
 8004fb0:	b280      	uxth	r0, r0
 8004fb2:	4770      	bx	lr

08004fb4 <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  assert_param(IS_TIM_PERIPH_FLAG(TIMx, TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (u16)RESET)
 8004fb4:	8a03      	ldrh	r3, [r0, #16]
 8004fb6:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004fb8:	bf0c      	ite	eq
 8004fba:	2000      	moveq	r0, #0
 8004fbc:	2001      	movne	r0, #1
 8004fbe:	4770      	bx	lr

08004fc0 <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 8004fc0:	43c9      	mvns	r1, r1
 8004fc2:	b289      	uxth	r1, r1
 8004fc4:	8201      	strh	r1, [r0, #16]
 8004fc6:	4770      	bx	lr

08004fc8 <TIM_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8004fc8:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 8004fca:	8982      	ldrh	r2, [r0, #12]

  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 8004fcc:	ea11 0003 	ands.w	r0, r1, r3
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
  
  itenable = TIMx->DIER & TIM_IT;
 8004fd0:	b292      	uxth	r2, r2

  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 8004fd2:	d003      	beq.n	8004fdc <TIM_GetITStatus+0x14>
 8004fd4:	4211      	tst	r1, r2
  {
    bitstatus = SET;
 8004fd6:	bf0c      	ite	eq
 8004fd8:	2000      	moveq	r0, #0
 8004fda:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004fdc:	4770      	bx	lr

08004fde <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 8004fde:	43c9      	mvns	r1, r1
 8004fe0:	b289      	uxth	r1, r1
 8004fe2:	8201      	strh	r1, [r0, #16]
 8004fe4:	4770      	bx	lr
 8004fe6:	bf00      	nop

08004fe8 <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8004fe8:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8004fea:	4b22      	ldr	r3, [pc, #136]	; (8005074 <USART_DeInit+0x8c>)
 8004fec:	4298      	cmp	r0, r3
 8004fee:	d02c      	beq.n	800504a <USART_DeInit+0x62>
 8004ff0:	d808      	bhi.n	8005004 <USART_DeInit+0x1c>
 8004ff2:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8004ff6:	4298      	cmp	r0, r3
 8004ff8:	d017      	beq.n	800502a <USART_DeInit+0x42>
 8004ffa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004ffe:	4298      	cmp	r0, r3
 8005000:	d01b      	beq.n	800503a <USART_DeInit+0x52>
 8005002:	bd08      	pop	{r3, pc}
 8005004:	4b1c      	ldr	r3, [pc, #112]	; (8005078 <USART_DeInit+0x90>)
 8005006:	4298      	cmp	r0, r3
 8005008:	d027      	beq.n	800505a <USART_DeInit+0x72>
 800500a:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 800500e:	4298      	cmp	r0, r3
 8005010:	d12f      	bne.n	8005072 <USART_DeInit+0x8a>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8005012:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005016:	2101      	movs	r1, #1
 8005018:	f7ff fa10 	bl	800443c <RCC_APB2PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 800501c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  switch (*(u32*)&USARTx)
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8005020:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005024:	2100      	movs	r1, #0
 8005026:	f7ff ba09 	b.w	800443c <RCC_APB2PeriphResetCmd>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 800502a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800502e:	2101      	movs	r1, #1
 8005030:	f7ff fa10 	bl	8004454 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8005034:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005038:	e016      	b.n	8005068 <USART_DeInit+0x80>
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 800503a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800503e:	2101      	movs	r1, #1
 8005040:	f7ff fa08 	bl	8004454 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8005044:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8005048:	e00e      	b.n	8005068 <USART_DeInit+0x80>
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 800504a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800504e:	2101      	movs	r1, #1
 8005050:	f7ff fa00 	bl	8004454 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8005054:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005058:	e006      	b.n	8005068 <USART_DeInit+0x80>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 800505a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800505e:	2101      	movs	r1, #1
 8005060:	f7ff f9f8 	bl	8004454 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8005064:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005068:	2100      	movs	r1, #0
      break;            

    default:
      break;
  }
}
 800506a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 800506e:	f7ff b9f1 	b.w	8004454 <RCC_APB1PeriphResetCmd>
 8005072:	bd08      	pop	{r3, pc}
 8005074:	40004c00 	andmi	r4, r0, r0, lsl #24
 8005078:	40005000 	andmi	r5, r0, r0

0800507c <USART_Init>:
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800507c:	8a03      	ldrh	r3, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 800507e:	88ca      	ldrh	r2, [r1, #6]
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005080:	b29b      	uxth	r3, r3
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8005082:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 8005086:	4313      	orrs	r3, r2
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8005088:	b530      	push	{r4, r5, lr}
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 800508a:	8203      	strh	r3, [r0, #16]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800508c:	460d      	mov	r5, r1
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800508e:	8983      	ldrh	r3, [r0, #12]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8005090:	8909      	ldrh	r1, [r1, #8]
 8005092:	88aa      	ldrh	r2, [r5, #4]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8005094:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8005098:	430a      	orrs	r2, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 800509a:	f023 030c 	bic.w	r3, r3, #12

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800509e:	8969      	ldrh	r1, [r5, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80050a0:	041b      	lsls	r3, r3, #16

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80050a2:	430a      	orrs	r2, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80050a4:	0c1b      	lsrs	r3, r3, #16

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80050a6:	4313      	orrs	r3, r2
 80050a8:	b29b      	uxth	r3, r3
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80050aa:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80050ac:	8a83      	ldrh	r3, [r0, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80050ae:	89aa      	ldrh	r2, [r5, #12]

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80050b0:	b29b      	uxth	r3, r3
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 80050b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80050b6:	b087      	sub	sp, #28
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80050b8:	4313      	orrs	r3, r2
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80050ba:	4604      	mov	r4, r0
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 80050bc:	8283      	strh	r3, [r0, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80050be:	a801      	add	r0, sp, #4
 80050c0:	f7ff f954 	bl	800436c <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80050c4:	9a04      	ldr	r2, [sp, #16]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80050c6:	9b03      	ldr	r3, [sp, #12]
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80050c8:	490d      	ldr	r1, [pc, #52]	; (8005100 <USART_Init+0x84>)
 80050ca:	428c      	cmp	r4, r1
 80050cc:	bf08      	it	eq
 80050ce:	4613      	moveq	r3, r2
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 80050d0:	2119      	movs	r1, #25
 80050d2:	434b      	muls	r3, r1
 80050d4:	682a      	ldr	r2, [r5, #0]
 80050d6:	0092      	lsls	r2, r2, #2
 80050d8:	fbb3 f1f2 	udiv	r1, r3, r2
  tmpreg = (integerdivider / 0x64) << 0x04;
 80050dc:	2364      	movs	r3, #100	; 0x64
 80050de:	fbb1 f2f3 	udiv	r2, r1, r3
 80050e2:	0112      	lsls	r2, r2, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
 80050e4:	0910      	lsrs	r0, r2, #4
 80050e6:	fb03 1110 	mls	r1, r3, r0, r1
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 80050ea:	0109      	lsls	r1, r1, #4
 80050ec:	3132      	adds	r1, #50	; 0x32
 80050ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80050f2:	f003 030f 	and.w	r3, r3, #15
 80050f6:	431a      	orrs	r2, r3

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 80050f8:	b292      	uxth	r2, r2
 80050fa:	8122      	strh	r2, [r4, #8]
}
 80050fc:	b007      	add	sp, #28
 80050fe:	bd30      	pop	{r4, r5, pc}
 8005100:	40013800 	andmi	r3, r1, r0, lsl #16

08005104 <USART_StructInit>:
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8005104:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8005108:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800510a:	220c      	movs	r2, #12
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 800510c:	2300      	movs	r3, #0
 800510e:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8005110:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8005112:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8005114:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8005116:	8183      	strh	r3, [r0, #12]
 8005118:	4770      	bx	lr

0800511a <USART_ClockInit>:
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 800511a:	880b      	ldrh	r3, [r1, #0]
*                    the specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 800511c:	b510      	push	{r4, lr}
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 800511e:	884c      	ldrh	r4, [r1, #2]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005120:	8a02      	ldrh	r2, [r0, #16]
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8005122:	4323      	orrs	r3, r4
 8005124:	888c      	ldrh	r4, [r1, #4]
 8005126:	88c9      	ldrh	r1, [r1, #6]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005128:	b292      	uxth	r2, r2
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 800512a:	4323      	orrs	r3, r4
 800512c:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 800512e:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8005132:	4313      	orrs	r3, r2
 8005134:	b29b      	uxth	r3, r3
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005136:	8203      	strh	r3, [r0, #16]
 8005138:	bd10      	pop	{r4, pc}

0800513a <USART_ClockStructInit>:
* Return         : None
*******************************************************************************/
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 800513a:	2300      	movs	r3, #0
 800513c:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 800513e:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8005140:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8005142:	80c3      	strh	r3, [r0, #6]
 8005144:	4770      	bx	lr

08005146 <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8005146:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005148:	b119      	cbz	r1, 8005152 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 800514a:	b29b      	uxth	r3, r3
 800514c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005150:	e003      	b.n	800515a <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8005152:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005156:	041b      	lsls	r3, r3, #16
 8005158:	0c1b      	lsrs	r3, r3, #16
 800515a:	8183      	strh	r3, [r0, #12]
 800515c:	4770      	bx	lr

0800515e <USART_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 800515e:	f3c1 1342 	ubfx	r3, r1, #5, #3
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 8005162:	b510      	push	{r4, lr}
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8005164:	2401      	movs	r4, #1
 8005166:	f001 011f 	and.w	r1, r1, #31
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 800516a:	42a3      	cmp	r3, r4
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 800516c:	fa04 f101 	lsl.w	r1, r4, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8005170:	d101      	bne.n	8005176 <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 8005172:	300c      	adds	r0, #12
 8005174:	e003      	b.n	800517e <USART_ITConfig+0x20>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8005176:	2b02      	cmp	r3, #2
  {
    usartxbase += 0x10;
 8005178:	bf0c      	ite	eq
 800517a:	3010      	addeq	r0, #16
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 800517c:	3014      	addne	r0, #20
  }
  if (NewState != DISABLE)
  {
    *(vu32*)usartxbase  |= itmask;
 800517e:	6803      	ldr	r3, [r0, #0]
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
 8005180:	b10a      	cbz	r2, 8005186 <USART_ITConfig+0x28>
  {
    *(vu32*)usartxbase  |= itmask;
 8005182:	4319      	orrs	r1, r3
 8005184:	e001      	b.n	800518a <USART_ITConfig+0x2c>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 8005186:	ea23 0101 	bic.w	r1, r3, r1
 800518a:	6001      	str	r1, [r0, #0]
 800518c:	bd10      	pop	{r4, pc}

0800518e <USART_DMACmd>:

  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 800518e:	8a83      	ldrh	r3, [r0, #20]
 8005190:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8005192:	b10a      	cbz	r2, 8005198 <USART_DMACmd+0xa>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8005194:	4319      	orrs	r1, r3
 8005196:	e001      	b.n	800519c <USART_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (u16)~USART_DMAReq;
 8005198:	ea23 0101 	bic.w	r1, r3, r1
 800519c:	8281      	strh	r1, [r0, #20]
 800519e:	4770      	bx	lr

080051a0 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 80051a0:	8a03      	ldrh	r3, [r0, #16]
 80051a2:	f023 030f 	bic.w	r3, r3, #15
 80051a6:	041b      	lsls	r3, r3, #16
 80051a8:	0c1b      	lsrs	r3, r3, #16
 80051aa:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 80051ac:	8a03      	ldrh	r3, [r0, #16]
 80051ae:	b29b      	uxth	r3, r3
 80051b0:	4319      	orrs	r1, r3
 80051b2:	8201      	strh	r1, [r0, #16]
 80051b4:	4770      	bx	lr

080051b6 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 80051b6:	8983      	ldrh	r3, [r0, #12]
 80051b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80051bc:	041b      	lsls	r3, r3, #16
 80051be:	0c1b      	lsrs	r3, r3, #16
 80051c0:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 80051c2:	8983      	ldrh	r3, [r0, #12]
 80051c4:	b29b      	uxth	r3, r3
 80051c6:	4319      	orrs	r1, r3
 80051c8:	8181      	strh	r1, [r0, #12]
 80051ca:	4770      	bx	lr

080051cc <USART_ReceiverWakeUpCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 80051cc:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 80051ce:	b119      	cbz	r1, 80051d8 <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 80051d0:	b29b      	uxth	r3, r3
 80051d2:	f043 0302 	orr.w	r3, r3, #2
 80051d6:	e003      	b.n	80051e0 <USART_ReceiverWakeUpCmd+0x14>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 80051d8:	f023 0302 	bic.w	r3, r3, #2
 80051dc:	041b      	lsls	r3, r3, #16
 80051de:	0c1b      	lsrs	r3, r3, #16
 80051e0:	8183      	strh	r3, [r0, #12]
 80051e2:	4770      	bx	lr

080051e4 <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 80051e4:	8a03      	ldrh	r3, [r0, #16]
 80051e6:	f023 0320 	bic.w	r3, r3, #32
 80051ea:	041b      	lsls	r3, r3, #16
 80051ec:	0c1b      	lsrs	r3, r3, #16
 80051ee:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 80051f0:	8a03      	ldrh	r3, [r0, #16]
 80051f2:	b29b      	uxth	r3, r3
 80051f4:	4319      	orrs	r1, r3
 80051f6:	8201      	strh	r1, [r0, #16]
 80051f8:	4770      	bx	lr

080051fa <USART_LINCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 80051fa:	8a03      	ldrh	r3, [r0, #16]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80051fc:	b119      	cbz	r1, 8005206 <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 80051fe:	b29b      	uxth	r3, r3
 8005200:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005204:	e003      	b.n	800520e <USART_LINCmd+0x14>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 8005206:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800520a:	041b      	lsls	r3, r3, #16
 800520c:	0c1b      	lsrs	r3, r3, #16
 800520e:	8203      	strh	r3, [r0, #16]
 8005210:	4770      	bx	lr

08005212 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 8005212:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8005216:	8081      	strh	r1, [r0, #4]
 8005218:	4770      	bx	lr

0800521a <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 800521a:	8880      	ldrh	r0, [r0, #4]
}
 800521c:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8005220:	4770      	bx	lr

08005222 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 8005222:	8983      	ldrh	r3, [r0, #12]
 8005224:	b29b      	uxth	r3, r3
 8005226:	f043 0301 	orr.w	r3, r3, #1
 800522a:	8183      	strh	r3, [r0, #12]
 800522c:	4770      	bx	lr

0800522e <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 800522e:	8b03      	ldrh	r3, [r0, #24]
 8005230:	b2db      	uxtb	r3, r3
 8005232:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (u16)((u16)USART_GuardTime << 0x08);
 8005234:	8b03      	ldrh	r3, [r0, #24]
 8005236:	b29b      	uxth	r3, r3
 8005238:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800523c:	8301      	strh	r1, [r0, #24]
 800523e:	4770      	bx	lr

08005240 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 8005240:	8b03      	ldrh	r3, [r0, #24]
 8005242:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8005246:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8005248:	8b03      	ldrh	r3, [r0, #24]
 800524a:	b29b      	uxth	r3, r3
 800524c:	4319      	orrs	r1, r3
 800524e:	8301      	strh	r1, [r0, #24]
 8005250:	4770      	bx	lr

08005252 <USART_SmartCardCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 8005252:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005254:	b119      	cbz	r1, 800525e <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 8005256:	b29b      	uxth	r3, r3
 8005258:	f043 0320 	orr.w	r3, r3, #32
 800525c:	e003      	b.n	8005266 <USART_SmartCardCmd+0x14>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 800525e:	f023 0320 	bic.w	r3, r3, #32
 8005262:	041b      	lsls	r3, r3, #16
 8005264:	0c1b      	lsrs	r3, r3, #16
 8005266:	8283      	strh	r3, [r0, #20]
 8005268:	4770      	bx	lr

0800526a <USART_SmartCardNACKCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 800526a:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800526c:	b119      	cbz	r1, 8005276 <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 800526e:	b29b      	uxth	r3, r3
 8005270:	f043 0310 	orr.w	r3, r3, #16
 8005274:	e003      	b.n	800527e <USART_SmartCardNACKCmd+0x14>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 8005276:	f023 0310 	bic.w	r3, r3, #16
 800527a:	041b      	lsls	r3, r3, #16
 800527c:	0c1b      	lsrs	r3, r3, #16
 800527e:	8283      	strh	r3, [r0, #20]
 8005280:	4770      	bx	lr

08005282 <USART_HalfDuplexCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 8005282:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005284:	b119      	cbz	r1, 800528e <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 8005286:	b29b      	uxth	r3, r3
 8005288:	f043 0308 	orr.w	r3, r3, #8
 800528c:	e003      	b.n	8005296 <USART_HalfDuplexCmd+0x14>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 800528e:	f023 0308 	bic.w	r3, r3, #8
 8005292:	041b      	lsls	r3, r3, #16
 8005294:	0c1b      	lsrs	r3, r3, #16
 8005296:	8283      	strh	r3, [r0, #20]
 8005298:	4770      	bx	lr

0800529a <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 800529a:	8a83      	ldrh	r3, [r0, #20]
 800529c:	f023 0304 	bic.w	r3, r3, #4
 80052a0:	041b      	lsls	r3, r3, #16
 80052a2:	0c1b      	lsrs	r3, r3, #16
 80052a4:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 80052a6:	8a83      	ldrh	r3, [r0, #20]
 80052a8:	b29b      	uxth	r3, r3
 80052aa:	4319      	orrs	r1, r3
 80052ac:	8281      	strh	r1, [r0, #20]
 80052ae:	4770      	bx	lr

080052b0 <USART_IrDACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 80052b0:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 80052b2:	b119      	cbz	r1, 80052bc <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	f043 0302 	orr.w	r3, r3, #2
 80052ba:	e003      	b.n	80052c4 <USART_IrDACmd+0x14>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 80052bc:	f023 0302 	bic.w	r3, r3, #2
 80052c0:	041b      	lsls	r3, r3, #16
 80052c2:	0c1b      	lsrs	r3, r3, #16
 80052c4:	8283      	strh	r3, [r0, #20]
 80052c6:	4770      	bx	lr

080052c8 <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 80052c8:	8803      	ldrh	r3, [r0, #0]
 80052ca:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80052cc:	bf0c      	ite	eq
 80052ce:	2000      	moveq	r0, #0
 80052d0:	2001      	movne	r0, #1
 80052d2:	4770      	bx	lr

080052d4 <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 80052d4:	43c9      	mvns	r1, r1
 80052d6:	b289      	uxth	r1, r1
 80052d8:	8001      	strh	r1, [r0, #0]
 80052da:	4770      	bx	lr

080052dc <USART_GetITStatus>:
*                       - USART_IT_PE:   Parity Error interrupt
* Output         : None
* Return         : The new state of USART_IT (SET or RESET).
*******************************************************************************/
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, u16 USART_IT)
{
 80052dc:	b510      	push	{r4, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 80052de:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 80052e2:	f001 031f 	and.w	r3, r1, #31
 80052e6:	2201      	movs	r2, #1
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80052e8:	2c01      	cmp	r4, #1
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 80052ea:	fa02 f203 	lsl.w	r2, r2, r3
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80052ee:	d101      	bne.n	80052f4 <USART_GetITStatus+0x18>
  {
    itmask &= USARTx->CR1;
 80052f0:	8983      	ldrh	r3, [r0, #12]
 80052f2:	e003      	b.n	80052fc <USART_GetITStatus+0x20>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 80052f4:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 80052f6:	bf0c      	ite	eq
 80052f8:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 80052fa:	8a83      	ldrhne	r3, [r0, #20]
 80052fc:	b29b      	uxth	r3, r3
 80052fe:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
  bitpos &= USARTx->SR;
 8005300:	8802      	ldrh	r2, [r0, #0]
 8005302:	b292      	uxth	r2, r2

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 8005304:	b143      	cbz	r3, 8005318 <USART_GetITStatus+0x3c>
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 8005306:	2301      	movs	r3, #1
 8005308:	0a09      	lsrs	r1, r1, #8
 800530a:	fa03 f101 	lsl.w	r1, r3, r1
  bitpos &= USARTx->SR;

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 800530e:	4211      	tst	r1, r2
  {
    bitstatus = SET;
 8005310:	bf0c      	ite	eq
 8005312:	2000      	moveq	r0, #0
 8005314:	2001      	movne	r0, #1
 8005316:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 8005318:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 800531a:	bd10      	pop	{r4, pc}

0800531c <USART_ClearITPendingBit>:
  assert_param(IS_USART_CLEAR_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  
  bitpos = USART_IT >> 0x08;

  itmask = (u16)((u16)0x01 << bitpos);
 800531c:	0a09      	lsrs	r1, r1, #8
 800531e:	2301      	movs	r3, #1
 8005320:	408b      	lsls	r3, r1
  USARTx->SR = (u16)~itmask;
 8005322:	43db      	mvns	r3, r3
 8005324:	b29b      	uxth	r3, r3
 8005326:	8003      	strh	r3, [r0, #0]
 8005328:	4770      	bx	lr
 800532a:	bf00      	nop

0800532c <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 800532c:	bf30      	wfi
    BX r14
 800532e:	4770      	bx	lr

08005330 <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 8005330:	bf20      	wfe
    BX r14
 8005332:	4770      	bx	lr

08005334 <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 8005334:	bf40      	sev
    BX r14
 8005336:	4770      	bx	lr

08005338 <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 8005338:	f3bf 8f6f 	isb	sy
    BX r14
 800533c:	4770      	bx	lr

0800533e <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 800533e:	f3bf 8f4f 	dsb	sy
    BX r14
 8005342:	4770      	bx	lr

08005344 <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 8005344:	f3bf 8f5f 	dmb	sy
    BX r14
 8005348:	4770      	bx	lr

0800534a <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 800534a:	df01      	svc	1
    BX r14
 800534c:	4770      	bx	lr

0800534e <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 800534e:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 8005352:	4770      	bx	lr

08005354 <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 8005354:	f380 8814 	msr	CONTROL, r0
  ISB
 8005358:	f3bf 8f6f 	isb	sy
  BX r14
 800535c:	4770      	bx	lr

0800535e <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 800535e:	f3ef 8009 	mrs	r0, PSP
  BX r14
 8005362:	4770      	bx	lr

08005364 <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 8005364:	f380 8809 	msr	PSP, r0
    BX r14
 8005368:	4770      	bx	lr

0800536a <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 800536a:	f3ef 8008 	mrs	r0, MSP
  BX r14
 800536e:	4770      	bx	lr

08005370 <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 8005370:	f380 8808 	msr	MSP, r0
    BX r14
 8005374:	4770      	bx	lr

08005376 <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 8005376:	b672      	cpsid	i
  BX r14
 8005378:	4770      	bx	lr

0800537a <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 800537a:	b662      	cpsie	i
  BX r14
 800537c:	4770      	bx	lr

0800537e <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 800537e:	b671      	cpsid	f
  BX r14
 8005380:	4770      	bx	lr

08005382 <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 8005382:	b661      	cpsie	f
  BX r14
 8005384:	4770      	bx	lr

08005386 <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 8005386:	f380 8811 	msr	BASEPRI, r0
  BX r14
 800538a:	4770      	bx	lr

0800538c <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 800538c:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  BX r14
 8005390:	4770      	bx	lr

08005392 <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 8005392:	ba40      	rev16	r0, r0
  BX r14
 8005394:	4770      	bx	lr

08005396 <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 8005396:	ba00      	rev	r0, r0
  BX r14
 8005398:	4770      	bx	lr
	...

0800539c <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 800539c:	4668      	mov	r0, sp
 800539e:	f020 0107 	bic.w	r1, r0, #7
 80053a2:	468d      	mov	sp, r1
 80053a4:	b501      	push	{r0, lr}

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 80053a6:	2300      	movs	r3, #0
 80053a8:	4a0b      	ldr	r2, [pc, #44]	; (80053d8 <Reset_Handler+0x3c>)
 80053aa:	490c      	ldr	r1, [pc, #48]	; (80053dc <Reset_Handler+0x40>)
 80053ac:	1898      	adds	r0, r3, r2
 80053ae:	4288      	cmp	r0, r1
 80053b0:	d204      	bcs.n	80053bc <Reset_Handler+0x20>
    {
        *(pulDest++) = *(pulSrc++);
 80053b2:	490b      	ldr	r1, [pc, #44]	; (80053e0 <Reset_Handler+0x44>)
 80053b4:	5859      	ldr	r1, [r3, r1]
 80053b6:	5099      	str	r1, [r3, r2]
 80053b8:	3304      	adds	r3, #4
 80053ba:	e7f5      	b.n	80053a8 <Reset_Handler+0xc>

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 80053bc:	4b09      	ldr	r3, [pc, #36]	; (80053e4 <Reset_Handler+0x48>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 80053be:	4a0a      	ldr	r2, [pc, #40]	; (80053e8 <Reset_Handler+0x4c>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d203      	bcs.n	80053cc <Reset_Handler+0x30>
    {
        *(pulDest++) = 0;
 80053c4:	2200      	movs	r2, #0
 80053c6:	f843 2b04 	str.w	r2, [r3], #4
 80053ca:	e7f8      	b.n	80053be <Reset_Handler+0x22>
    }

    //
    // Call the application's entry point.
    //
    main();
 80053cc:	f000 f80e 	bl	80053ec <main>
}
 80053d0:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 80053d4:	4685      	mov	sp, r0
 80053d6:	4770      	bx	lr
 80053d8:	20000000 	andcs	r0, r0, r0
 80053dc:	20000010 	andcs	r0, r0, r0, lsl r0
 80053e0:	080054bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, ip, lr}
 80053e4:	20000010 	andcs	r0, r0, r0, lsl r0
 80053e8:	20000058 	andcs	r0, r0, r8, asr r0

080053ec <main>:




int main(void)
{
 80053ec:	b508      	push	{r3, lr}
    /* System Clocks Configuration */
	RCC_Configuration();
 80053ee:	f7fd ff0b 	bl	8003208 <RCC_Configuration>

	/* NVIC configuration */
	NVIC_Configuration();
 80053f2:	f7fd ff4b 	bl	800328c <NVIC_Configuration>

	/* GPIO configuration */
	GPIO_Configuration(); // Setup of IOs
 80053f6:	f7fd ff70 	bl	80032da <GPIO_Configuration>

	SysTick_Configuration(); // used for delay function (PC_Com.c)
 80053fa:	f7fd ffb1 	bl	8003360 <SysTick_Configuration>

	DXL_init(1000000);
 80053fe:	481e      	ldr	r0, [pc, #120]	; (8005478 <main+0x8c>)
 8005400:	f7fe f920 	bl	8003644 <DXL_init>

	USART_Configuration(USART_PC, Baudrate_PC);
 8005404:	4b1d      	ldr	r3, [pc, #116]	; (800547c <main+0x90>)
 8005406:	2002      	movs	r0, #2
 8005408:	6819      	ldr	r1, [r3, #0]
 800540a:	f7fe f802 	bl	8003412 <USART_Configuration>

	Init_Timer2();
 800540e:	f7fd ffb0 	bl	8003372 <Init_Timer2>

	TxDString(" HELLO :)\n\r");
 8005412:	481b      	ldr	r0, [pc, #108]	; (8005480 <main+0x94>)
 8005414:	f7fd ffce 	bl	80033b4 <TxDString>
	DXL_RX_com_buf[14] = 0;
 8005418:	4b1a      	ldr	r3, [pc, #104]	; (8005484 <main+0x98>)
 800541a:	2200      	movs	r2, #0
 800541c:	739a      	strb	r2, [r3, #14]

	while(1)
	{

		if(PC_data_rdy == 1)
 800541e:	4b1a      	ldr	r3, [pc, #104]	; (8005488 <main+0x9c>)
 8005420:	781a      	ldrb	r2, [r3, #0]
 8005422:	2a01      	cmp	r2, #1
 8005424:	d120      	bne.n	8005468 <main+0x7c>
		{
			PC_data_rdy = 0;
 8005426:	2200      	movs	r2, #0
 8005428:	701a      	strb	r2, [r3, #0]

			if(PC_RX_com_buf[0]=='i')
 800542a:	4b18      	ldr	r3, [pc, #96]	; (800548c <main+0xa0>)
 800542c:	781a      	ldrb	r2, [r3, #0]
 800542e:	2a69      	cmp	r2, #105	; 0x69
 8005430:	d104      	bne.n	800543c <main+0x50>
			{
				move_forward(700);
 8005432:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8005436:	f7fe f907 	bl	8003648 <move_forward>
 800543a:	e7f0      	b.n	800541e <main+0x32>
			}
			else if(PC_RX_com_buf[0]=='j')
 800543c:	781a      	ldrb	r2, [r3, #0]
 800543e:	2a6a      	cmp	r2, #106	; 0x6a
 8005440:	d104      	bne.n	800544c <main+0x60>
			{
				move_left(400);
 8005442:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8005446:	f7fe f92f 	bl	80036a8 <move_left>
 800544a:	e7e8      	b.n	800541e <main+0x32>
			}
			else if(PC_RX_com_buf[0]=='k')
 800544c:	781a      	ldrb	r2, [r3, #0]
 800544e:	2a6b      	cmp	r2, #107	; 0x6b
 8005450:	d102      	bne.n	8005458 <main+0x6c>
			{
				move_backward(700);
 8005452:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8005456:	e00b      	b.n	8005470 <main+0x84>
			}
			else if(PC_RX_com_buf[0]=='l')
 8005458:	781b      	ldrb	r3, [r3, #0]
 800545a:	2b6c      	cmp	r3, #108	; 0x6c
 800545c:	d1df      	bne.n	800541e <main+0x32>
			{
				move_right(400);
 800545e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8005462:	f7fe f93d 	bl	80036e0 <move_right>
 8005466:	e7da      	b.n	800541e <main+0x32>
			}
			//move_right(400);
		}
		else
		{
			mDelay(100);
 8005468:	2064      	movs	r0, #100	; 0x64
 800546a:	f7fd ffcd 	bl	8003408 <mDelay>
			move_backward(0);
 800546e:	2000      	movs	r0, #0
 8005470:	f7fe f902 	bl	8003678 <move_backward>
 8005474:	e7d3      	b.n	800541e <main+0x32>
 8005476:	bf00      	nop
 8005478:	000f4240 	andeq	r4, pc, r0, asr #4
 800547c:	20000000 	andcs	r0, r0, r0
 8005480:	080054a4 	stmdaeq	r0, {r2, r5, r7, sl, ip, lr}
 8005484:	20000040 	andcs	r0, r0, r0, asr #32
 8005488:	20000027 	andcs	r0, r0, r7, lsr #32
 800548c:	20000018 	andcs	r0, r0, r8, lsl r0

08005490 <APBAHBPrescTable>:
 8005490:	00000000 	andeq	r0, r0, r0
 8005494:	04030201 	streq	r0, [r3], #-513	; 0x201
 8005498:	04030201 	streq	r0, [r3], #-513	; 0x201
 800549c:	09080706 	stmdbeq	r8, {r1, r2, r8, r9, sl}

080054a0 <ADCPrescTable>:
 80054a0:	08060402 	stmdaeq	r6, {r1, sl}
 80054a4:	4c454820 	mcrrmi	8, 2, r4, r5, cr0
 80054a8:	3a204f4c 	bcc	88191e0 <_etext+0x813d24>
 80054ac:	000d0a29 	andeq	r0, sp, r9, lsr #20
 80054b0:	4f4c4f4c 	svcmi	0x004c4f4c
 80054b4:	0d200a20 	vstmdbeq	r0!, {s0-s31}
 80054b8:	00000000 	andeq	r0, r0, r0

Disassembly of section .data:

20000000 <Baudrate_PC>:
20000000:	0000e100 	andeq	lr, r0, r0, lsl #2

20000004 <id>:
20000004:	00000001 	andeq	r0, r0, r1

20000006 <GoalPos>:
20000006:	03ff0000 	mvnseq	r0, #0
	...

2000000c <Baudrate_DXL>:
2000000c:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .bss:

20000010 <_sbss>:
20000010:	00000000 	andeq	r0, r0, r0

20000014 <PC_RX_buff_index>:
20000014:	00000000 	andeq	r0, r0, r0

20000018 <PC_RX_com_buf>:
	...

20000027 <PC_data_rdy>:
	...

20000028 <gw1msCounter>:
20000028:	00000000 	andeq	r0, r0, r0

2000002c <DXL_TX_com_buf>:
	...

2000003c <DXL_RX_buff_index>:
2000003c:	00000000 	andeq	r0, r0, r0

20000040 <DXL_RX_com_buf>:
	...

20000050 <DXL_TX_buff_index>:
20000050:	00000000 	andeq	r0, r0, r0

20000054 <old_speed>:
20000054:	00000000 	andeq	r0, r0, r0

Disassembly of section ._usrstack:

20000058 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__Stack_Size+0x10d0924>
   4:	2e342820 	cdpcs	8, 3, cr2, cr4, cr0, {1}
   8:	2d322e38 	ldccs	14, cr2, [r2, #-224]!	; 0xffffff20
   c:	62753431 	rsbsvs	r3, r5, #822083584	; 0x31000000
  10:	75746e75 	ldrbvc	r6, [r4, #-3701]!	; 0xe75
  14:	29362b31 	ldmdbcs	r6!, {r0, r4, r5, r8, r9, fp, sp}
  18:	382e3420 	stmdacc	lr!, {r5, sl, ip, sp}
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
  20:	12020901 	andne	r0, r2, #16384	; 0x4000
  24:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  2c:	22011a01 	andcs	r1, r1, #4096	; 0x1000
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000024 	andeq	r0, r0, r4, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
  14:	00000040 	andeq	r0, r0, r0, asr #32
  18:	080053ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, ip, lr}
  1c:	000000a4 	andeq	r0, r0, r4, lsr #1
	...
  28:	0000001c 	andeq	r0, r0, ip, lsl r0
  2c:	065d0002 	ldrbeq	r0, [sp], -r2
  30:	00040000 	andeq	r0, r4, r0
  34:	00000000 	andeq	r0, r0, r0
  38:	08003174 	stmdaeq	r0, {r2, r4, r5, r6, r8, ip, sp}
  3c:	00000092 	muleq	r0, r2, r0
	...
  48:	0000001c 	andeq	r0, r0, ip, lsl r0
  4c:	0c270002 	stceq	0, cr0, [r7], #-8
  50:	00040000 	andeq	r0, r4, r0
  54:	00000000 	andeq	r0, r0, r0
  58:	08003208 	stmdaeq	r0, {r3, r9, ip, sp}
  5c:	0000018e 	andeq	r0, r0, lr, lsl #3
	...
  68:	0000001c 	andeq	r0, r0, ip, lsl r0
  6c:	15860002 	strne	r0, [r6, #2]
  70:	00040000 	andeq	r0, r4, r0
  74:	00000000 	andeq	r0, r0, r0
  78:	08003398 	stmdaeq	r0, {r3, r4, r7, r8, r9, ip, sp}
  7c:	00000130 	andeq	r0, r0, r0, lsr r1
	...
  88:	0000001c 	andeq	r0, r0, ip, lsl r0
  8c:	1c180002 	ldcne	0, cr0, [r8], {2}
  90:	00040000 	andeq	r0, r4, r0
  94:	00000000 	andeq	r0, r0, r0
  98:	080034c8 	stmdaeq	r0, {r3, r6, r7, sl, ip, sp}
  9c:	00000180 	andeq	r0, r0, r0, lsl #3
	...
  a8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ac:	22f40002 	rscscs	r0, r4, #2
  b0:	00040000 	andeq	r0, r4, r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	08003648 	stmdaeq	r0, {r3, r6, r9, sl, ip, sp}
  bc:	000000d2 	ldrdeq	r0, [r0], -r2
	...
  c8:	0000001c 	andeq	r0, r0, ip, lsl r0
  cc:	25160002 	ldrcs	r0, [r6, #-2]
  d0:	00040000 	andeq	r0, r4, r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	0800371c 	stmdaeq	r0, {r2, r3, r4, r8, r9, sl, ip, sp}
  dc:	00000478 	andeq	r0, r0, r8, ror r4
	...
  e8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ec:	2dd10002 	ldclcs	0, cr0, [r1, #8]
  f0:	00040000 	andeq	r0, r4, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	08003b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp, ip, sp}
  fc:	00000256 	andeq	r0, r0, r6, asr r2
	...
 108:	0000001c 	andeq	r0, r0, ip, lsl r0
 10c:	35180002 	ldrcc	r0, [r8, #-2]
 110:	00040000 	andeq	r0, r4, r0
 114:	00000000 	andeq	r0, r0, r0
 118:	08003dec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, fp, ip, sp}
 11c:	00000324 	andeq	r0, r0, r4, lsr #6
	...
 128:	0000001c 	andeq	r0, r0, ip, lsl r0
 12c:	3e7e0002 	cdpcc	0, 7, cr0, cr14, cr2, {0}
 130:	00040000 	andeq	r0, r4, r0
 134:	00000000 	andeq	r0, r0, r0
 138:	08004110 	stmdaeq	r0, {r4, r8, lr}
 13c:	000000c8 	andeq	r0, r0, r8, asr #1
	...
 148:	0000001c 	andeq	r0, r0, ip, lsl r0
 14c:	41440002 	cmpmi	r4, r2
 150:	00040000 	andeq	r0, r4, r0
 154:	00000000 	andeq	r0, r0, r0
 158:	080041d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, lr}
 15c:	00000340 	andeq	r0, r0, r0, asr #6
	...
 168:	0000001c 	andeq	r0, r0, ip, lsl r0
 16c:	49b50002 	ldmibmi	r5!, {r1}
 170:	00040000 	andeq	r0, r4, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	08004518 	stmdaeq	r0, {r3, r4, r8, sl, lr}
 17c:	0000008c 	andeq	r0, r0, ip, lsl #1
	...
 188:	0000001c 	andeq	r0, r0, ip, lsl r0
 18c:	4bc00002 	blmi	ff00019c <SCS_BASE+0x1eff219c>
 190:	00040000 	andeq	r0, r4, r0
 194:	00000000 	andeq	r0, r0, r0
 198:	080045a4 	stmdaeq	r0, {r2, r5, r7, r8, sl, lr}
 19c:	00000a42 	andeq	r0, r0, r2, asr #20
	...
 1a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ac:	6b080002 	blvs	2001bc <__Stack_Size+0x1ffdbc>
 1b0:	00040000 	andeq	r0, r4, r0
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	08004fe8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl, fp, lr}
 1bc:	00000342 	andeq	r0, r0, r2, asr #6
	...
 1c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1cc:	75320002 	ldrvc	r0, [r2, #-2]!
 1d0:	00040000 	andeq	r0, r4, r0
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	0800532c 	stmdaeq	r0, {r2, r3, r5, r8, r9, ip, lr}
 1dc:	0000006e 	andeq	r0, r0, lr, rrx
	...
 1e8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ec:	75cc0002 	strbvc	r0, [ip, #2]
 1f0:	00040000 	andeq	r0, r4, r0
 1f4:	00000000 	andeq	r0, r0, r0
 1f8:	0800539c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, ip, lr}
 1fc:	00000050 	andeq	r0, r0, r0, asr r0
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000659 	andeq	r0, r0, r9, asr r6
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000038 	andeq	r0, r0, r8, lsr r0
      10:	00036301 	andeq	r6, r3, r1, lsl #6
      14:	00037200 	andeq	r7, r3, r0, lsl #4
	...
      24:	05040200 	streq	r0, [r4, #-512]	; 0x200
      28:	00000265 	andeq	r0, r0, r5, ror #4
      2c:	82050202 	andhi	r0, r5, #536870912	; 0x20000000
      30:	02000000 	andeq	r0, r0, #0
      34:	01960601 	orrseq	r0, r6, r1, lsl #12
      38:	75030000 	strvc	r0, [r3, #-0]
      3c:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
      40:	00004527 	andeq	r4, r0, r7, lsr #10
      44:	07040200 	streq	r0, [r4, -r0, lsl #4]
      48:	00000227 	andeq	r0, r0, r7, lsr #4
      4c:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
      50:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
      54:	02000000 	andeq	r0, r0, #0
      58:	02520702 	subseq	r0, r2, #524288	; 0x80000
      5c:	75030000 	strvc	r0, [r3, #-0]
      60:	29020038 	stmdbcs	r2, {r3, r4, r5}
      64:	00000068 	andeq	r0, r0, r8, rrx
      68:	94080102 	strls	r0, [r8], #-258	; 0x102
      6c:	04000001 	streq	r0, [r0], #-1
      70:	0000000d 	andeq	r0, r0, sp
      74:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
      78:	45050000 	strmi	r0, [r5, #-0]
      7c:	04000000 	streq	r0, [r0], #-0
      80:	000001d9 	ldrdeq	r0, [r0], -r9
      84:	008a3002 	addeq	r3, sl, r2
      88:	57050000 	strpl	r0, [r5, -r0]
      8c:	03000000 	movweq	r0, #0
      90:	00387576 	eorseq	r7, r8, r6, ror r5
      94:	009a3102 	addseq	r3, sl, r2, lsl #2
      98:	68050000 	stmdavs	r5, {}	; <UNPREDICTABLE>
      9c:	06000000 	streq	r0, [r0], -r0
      a0:	b4390201 	ldrtlt	r0, [r9], #-513	; 0x201
      a4:	07000000 	streq	r0, [r0, -r0]
      a8:	00001305 	andeq	r1, r0, r5, lsl #6
      ac:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
      b0:	00010054 	andeq	r0, r1, r4, asr r0
      b4:	001a8d04 	andseq	r8, sl, r4, lsl #26
      b8:	9f390200 	svcls	0x00390200
      bc:	02000000 	andeq	r0, r0, #0
      c0:	033b0704 	teqeq	fp, #4, 14	; 0x100000
      c4:	50090000 	andpl	r0, r9, r0
      c8:	d7020b03 	strle	r0, [r2, -r3, lsl #22]
      cc:	0a000002 	beq	dc <_Minimum_Stack_Size-0x24>
      d0:	00315243 	eorseq	r5, r1, r3, asr #4
      d4:	7f020d03 	svcvc	0x00020d03
      d8:	00000000 	andeq	r0, r0, r0
      dc:	0002a90b 	andeq	sl, r2, fp, lsl #18
      e0:	020e0300 	andeq	r0, lr, #0, 6
      e4:	0000004c 	andeq	r0, r0, ip, asr #32
      e8:	52430a02 	subpl	r0, r3, #8192	; 0x2000
      ec:	0f030032 	svceq	0x00030032
      f0:	00007f02 	andeq	r7, r0, r2, lsl #30
      f4:	b30b0400 	movwlt	r0, #46080	; 0xb400
      f8:	03000002 	movweq	r0, #2
      fc:	004c0210 	subeq	r0, ip, r0, lsl r2
     100:	0b060000 	bleq	180108 <__Stack_Size+0x17fd08>
     104:	0000018f 	andeq	r0, r0, pc, lsl #3
     108:	7f021103 	svcvc	0x00021103
     10c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     110:	00008c0b 	andeq	r8, r0, fp, lsl #24
     114:	02120300 	andseq	r0, r2, #0, 6
     118:	0000004c 	andeq	r0, r0, ip, asr #32
     11c:	02450b0a 	subeq	r0, r5, #10240	; 0x2800
     120:	13030000 	movwne	r0, #12288	; 0x3000
     124:	00007f02 	andeq	r7, r0, r2, lsl #30
     128:	960b0c00 	strls	r0, [fp], -r0, lsl #24
     12c:	03000000 	movweq	r0, #0
     130:	004c0214 	subeq	r0, ip, r4, lsl r2
     134:	0a0e0000 	beq	38013c <__Stack_Size+0x37fd3c>
     138:	03005253 	movweq	r5, #595	; 0x253
     13c:	007f0215 	rsbseq	r0, pc, r5, lsl r2	; <UNPREDICTABLE>
     140:	0b100000 	bleq	400148 <__Stack_Size+0x3ffd48>
     144:	000000a0 	andeq	r0, r0, r0, lsr #1
     148:	4c021603 	stcmi	6, cr1, [r2], {3}
     14c:	12000000 	andne	r0, r0, #0
     150:	5247450a 	subpl	r4, r7, #41943040	; 0x2800000
     154:	02170300 	andseq	r0, r7, #0, 6
     158:	0000007f 	andeq	r0, r0, pc, ror r0
     15c:	02e10b14 	rsceq	r0, r1, #20, 22	; 0x5000
     160:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
     164:	00004c02 	andeq	r4, r0, r2, lsl #24
     168:	2c0b1600 	stccs	6, cr1, [fp], {-0}
     16c:	03000000 	movweq	r0, #0
     170:	007f0219 	rsbseq	r0, pc, r9, lsl r2	; <UNPREDICTABLE>
     174:	0b180000 	bleq	60017c <__Stack_Size+0x5ffd7c>
     178:	000000b5 	strheq	r0, [r0], -r5
     17c:	4c021a03 	stcmi	10, cr1, [r2], {3}
     180:	1a000000 	bne	188 <_Minimum_Stack_Size+0x88>
     184:	0000320b 	andeq	r3, r0, fp, lsl #4
     188:	021b0300 	andseq	r0, fp, #0, 6
     18c:	0000007f 	andeq	r0, r0, pc, ror r0
     190:	03110b1c 	tsteq	r1, #28, 22	; 0x7000
     194:	1c030000 	stcne	0, cr0, [r3], {-0}
     198:	00004c02 	andeq	r4, r0, r2, lsl #24
     19c:	080b1e00 	stmdaeq	fp, {r9, sl, fp, ip}
     1a0:	03000000 	movweq	r0, #0
     1a4:	007f021d 	rsbseq	r0, pc, sp, lsl r2	; <UNPREDICTABLE>
     1a8:	0b200000 	bleq	8001b0 <__Stack_Size+0x7ffdb0>
     1ac:	000002fd 	strdeq	r0, [r0], -sp
     1b0:	4c021e03 	stcmi	14, cr1, [r2], {3}
     1b4:	22000000 	andcs	r0, r0, #0
     1b8:	544e430a 	strbpl	r4, [lr], #-778	; 0x30a
     1bc:	021f0300 	andseq	r0, pc, #0, 6
     1c0:	0000007f 	andeq	r0, r0, pc, ror r0
     1c4:	03070b24 	movweq	r0, #31524	; 0x7b24
     1c8:	20030000 	andcs	r0, r3, r0
     1cc:	00004c02 	andeq	r4, r0, r2, lsl #24
     1d0:	500a2600 	andpl	r2, sl, r0, lsl #12
     1d4:	03004353 	movweq	r4, #851	; 0x353
     1d8:	007f0221 	rsbseq	r0, pc, r1, lsr #4
     1dc:	0b280000 	bleq	a001e4 <__Stack_Size+0x9ffde4>
     1e0:	000001a2 	andeq	r0, r0, r2, lsr #3
     1e4:	4c022203 	sfmmi	f2, 4, [r2], {3}
     1e8:	2a000000 	bcs	1f0 <_Minimum_Stack_Size+0xf0>
     1ec:	5252410a 	subspl	r4, r2, #-2147483646	; 0x80000002
     1f0:	02230300 	eoreq	r0, r3, #0, 6
     1f4:	0000007f 	andeq	r0, r0, pc, ror r0
     1f8:	01ad0b2c 			; <UNDEFINED> instruction: 0x01ad0b2c
     1fc:	24030000 	strcs	r0, [r3], #-0
     200:	00004c02 	andeq	r4, r0, r2, lsl #24
     204:	520a2e00 	andpl	r2, sl, #0, 28
     208:	03005243 	movweq	r5, #579	; 0x243
     20c:	007f0225 	rsbseq	r0, pc, r5, lsr #4
     210:	0b300000 	bleq	c00218 <__Stack_Size+0xbffe18>
     214:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
     218:	4c022603 	stcmi	6, cr2, [r2], {3}
     21c:	32000000 	andcc	r0, r0, #0
     220:	0000f30b 	andeq	pc, r0, fp, lsl #6
     224:	02270300 	eoreq	r0, r7, #0, 6
     228:	0000007f 	andeq	r0, r0, pc, ror r0
     22c:	01c30b34 	biceq	r0, r3, r4, lsr fp
     230:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
     234:	00004c02 	andeq	r4, r0, r2, lsl #24
     238:	f80b3600 			; <UNDEFINED> instruction: 0xf80b3600
     23c:	03000000 	movweq	r0, #0
     240:	007f0229 	rsbseq	r0, pc, r9, lsr #4
     244:	0b380000 	bleq	e0024c <__Stack_Size+0xdffe4c>
     248:	000001ce 	andeq	r0, r0, lr, asr #3
     24c:	4c022a03 	stcmi	10, cr2, [r2], {3}
     250:	3a000000 	bcc	258 <_Minimum_Stack_Size+0x158>
     254:	0000fd0b 	andeq	pc, r0, fp, lsl #26
     258:	022b0300 	eoreq	r0, fp, #0, 6
     25c:	0000007f 	andeq	r0, r0, pc, ror r0
     260:	01480b3c 	cmpeq	r8, ip, lsr fp
     264:	2c030000 	stccs	0, cr0, [r3], {-0}
     268:	00004c02 	andeq	r4, r0, r2, lsl #24
     26c:	020b3e00 	andeq	r3, fp, #0, 28
     270:	03000001 	movweq	r0, #1
     274:	007f022d 	rsbseq	r0, pc, sp, lsr #4
     278:	0b400000 	bleq	1000280 <__Stack_Size+0xfffe80>
     27c:	000001de 	ldrdeq	r0, [r0], -lr
     280:	4c022e03 	stcmi	14, cr2, [r2], {3}
     284:	42000000 	andmi	r0, r0, #0
     288:	00026e0b 	andeq	r6, r2, fp, lsl #28
     28c:	022f0300 	eoreq	r0, pc, #0, 6
     290:	0000007f 	andeq	r0, r0, pc, ror r0
     294:	01e90b44 	mvneq	r0, r4, asr #22
     298:	30030000 	andcc	r0, r3, r0
     29c:	00004c02 	andeq	r4, r0, r2, lsl #24
     2a0:	440a4600 	strmi	r4, [sl], #-1536	; 0x600
     2a4:	03005243 	movweq	r5, #579	; 0x243
     2a8:	007f0231 	rsbseq	r0, pc, r1, lsr r2	; <UNPREDICTABLE>
     2ac:	0b480000 	bleq	12002b4 <__Stack_Size+0x11ffeb4>
     2b0:	000001f4 	strdeq	r0, [r0], -r4
     2b4:	4c023203 	sfmmi	f3, 4, [r2], {3}
     2b8:	4a000000 	bmi	2c0 <_Minimum_Stack_Size+0x1c0>
     2bc:	0000270b 	andeq	r2, r0, fp, lsl #14
     2c0:	02330300 	eorseq	r0, r3, #0, 6
     2c4:	0000007f 	andeq	r0, r0, pc, ror r0
     2c8:	01ff0b4c 	mvnseq	r0, ip, asr #22
     2cc:	34030000 	strcc	r0, [r3], #-0
     2d0:	00004c02 	andeq	r4, r0, r2, lsl #24
     2d4:	0c004e00 	stceq	14, cr4, [r0], {-0}
     2d8:	00000012 	andeq	r0, r0, r2, lsl r0
     2dc:	c6023503 	strgt	r3, [r2], -r3, lsl #10
     2e0:	0d000000 	stceq	0, cr0, [r0, #-0]
     2e4:	0000007d 	andeq	r0, r0, sp, ror r0
     2e8:	03c73101 	biceq	r3, r7, #1073741824	; 0x40000000
     2ec:	53ec0000 	mvnpl	r0, #0
     2f0:	00a40800 	adceq	r0, r4, r0, lsl #16
     2f4:	9c010000 	stcls	0, cr0, [r1], {-0}
     2f8:	000003c7 	andeq	r0, r0, r7, asr #7
     2fc:	0053f20e 	subseq	pc, r3, lr, lsl #4
     300:	00057f08 	andeq	r7, r5, r8, lsl #30
     304:	53f60e00 	mvnspl	r0, #0, 28
     308:	05860800 	streq	r0, [r6, #2048]	; 0x800
     30c:	fa0e0000 	blx	380314 <__Stack_Size+0x37ff14>
     310:	8d080053 	stchi	0, cr0, [r8, #-332]	; 0xfffffeb4
     314:	0e000005 	cdpeq	0, 0, cr0, cr0, cr5, {0}
     318:	080053fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, lr}
     31c:	00000594 	muleq	r0, r4, r5
     320:	0054040f 	subseq	r0, r4, pc, lsl #8
     324:	00059b08 	andeq	r9, r5, r8, lsl #22
     328:	00033700 	andeq	r3, r3, r0, lsl #14
     32c:	50011000 	andpl	r1, r1, r0
     330:	42400c05 	submi	r0, r0, #1280	; 0x500
     334:	0f00000f 	svceq	0x0000000f
     338:	0800540e 	stmdaeq	r0, {r1, r2, r3, sl, ip, lr}
     33c:	000005ac 	andeq	r0, r0, ip, lsr #11
     340:	0000034a 	andeq	r0, r0, sl, asr #6
     344:	01500110 	cmpeq	r0, r0, lsl r1
     348:	120e0032 	andne	r0, lr, #50	; 0x32
     34c:	c2080054 	andgt	r0, r8, #84	; 0x54
     350:	0f000005 	svceq	0x00000005
     354:	08005418 	stmdaeq	r0, {r3, r4, sl, ip, lr}
     358:	000005cf 	andeq	r0, r0, pc, asr #11
     35c:	0000036a 	andeq	r0, r0, sl, ror #6
     360:	05500110 	ldrbeq	r0, [r0, #-272]	; 0x110
     364:	0054a403 	subseq	sl, r4, r3, lsl #8
     368:	3a0f0008 	bcc	3c0390 <__Stack_Size+0x3bff90>
     36c:	e6080054 			; <UNDEFINED> instruction: 0xe6080054
     370:	7f000005 	svcvc	0x00000005
     374:	10000003 	andne	r0, r0, r3
     378:	0a035001 	beq	d4384 <__Stack_Size+0xd3f84>
     37c:	0f0002bc 	svceq	0x000002bc
     380:	0800544a 	stmdaeq	r0, {r1, r3, r6, sl, ip, lr}
     384:	000005f7 	strdeq	r0, [r0], -r7
     388:	00000394 	muleq	r0, r4, r3
     38c:	03500110 	cmpeq	r0, #16, 2
     390:	0001900a 	andeq	r9, r1, sl
     394:	0054660f 	subseq	r6, r4, pc, lsl #12
     398:	00060808 	andeq	r0, r6, r8, lsl #16
     39c:	0003a900 	andeq	sl, r3, r0, lsl #18
     3a0:	50011000 	andpl	r1, r1, r0
     3a4:	01900a03 	orrseq	r0, r0, r3, lsl #20
     3a8:	546e0f00 	strbtpl	r0, [lr], #-3840	; 0xf00
     3ac:	06190800 	ldreq	r0, [r9], -r0, lsl #16
     3b0:	03bd0000 			; <UNDEFINED> instruction: 0x03bd0000
     3b4:	01100000 	tsteq	r0, r0
     3b8:	64080250 	strvs	r0, [r8], #-592	; 0x250
     3bc:	54740e00 	ldrbtpl	r0, [r4], #-3584	; 0xe00
     3c0:	062a0800 	strteq	r0, [sl], -r0, lsl #16
     3c4:	11000000 	mrsne	r0, (UNDEF: 0)
     3c8:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     3cc:	53120074 	tstpl	r2, #116	; 0x74
     3d0:	01000001 	tsteq	r0, r1
     3d4:	00313484 	eorseq	r3, r1, r4, lsl #9
     3d8:	00002c08 	andeq	r2, r0, r8, lsl #24
     3dc:	119c0100 	orrsne	r0, ip, r0, lsl #2
     3e0:	0f000004 	svceq	0x00000004
     3e4:	08003140 	stmdaeq	r0, {r6, r8, ip, sp}
     3e8:	0000063b 	andeq	r0, r0, fp, lsr r6
     3ec:	000003fd 	strdeq	r0, [r0], -sp
     3f0:	01510110 	cmpeq	r1, r0, lsl r1
     3f4:	50011032 	andpl	r1, r1, r2, lsr r0
     3f8:	244a4003 	strbcs	r4, [sl], #-3
     3fc:	31481300 	mrscc	r1, (UNDEF: 120)
     400:	05cf0800 	strbeq	r0, [pc, #2048]	; c08 <__Stack_Size+0x808>
     404:	01100000 	tsteq	r0, r0
     408:	b0030550 	andlt	r0, r3, r0, asr r5
     40c:	00080054 	andeq	r0, r8, r4, asr r0
     410:	00bf1400 	adcseq	r1, pc, r0, lsl #8
     414:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
     418:	08003160 	stmdaeq	r0, {r5, r6, r8, ip, sp}
     41c:	00000014 	andeq	r0, r0, r4, lsl r0
     420:	6f159c01 	svcvs	0x00159c01
     424:	04000000 	streq	r0, [r0], #-0
     428:	00006f19 	andeq	r6, r0, r9, lsl pc
     42c:	008f1600 	addeq	r1, pc, r0, lsl #12
     430:	043d0000 	ldrteq	r0, [sp], #-0
     434:	bf170000 	svclt	0x00170000
     438:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     43c:	017a1500 	cmneq	sl, r0, lsl #10
     440:	1a040000 	bne	100448 <__Stack_Size+0x100048>
     444:	00000448 	andeq	r0, r0, r8, asr #8
     448:	00042d05 	andeq	r2, r4, r5, lsl #26
     44c:	02391500 	eorseq	r1, r9, #0, 10
     450:	1b040000 	blne	100458 <__Stack_Size+0x100058>
     454:	0000008f 	andeq	r0, r0, pc, lsl #1
     458:	00015e15 	andeq	r5, r1, r5, lsl lr
     45c:	63140500 	tstvs	r4, #0, 10
     460:	05000004 	streq	r0, [r0, #-4]
     464:	0000042d 	andeq	r0, r0, sp, lsr #8
     468:	00005e16 	andeq	r5, r0, r6, lsl lr
     46c:	00047800 	andeq	r7, r4, r0, lsl #16
     470:	00bf1700 	adcseq	r1, pc, r0, lsl #14
     474:	00ff0000 	rscseq	r0, pc, r0
     478:	00029418 	andeq	r9, r2, r8, lsl r4
     47c:	89180100 	ldmdbhi	r8, {r8}
     480:	05000004 	streq	r0, [r0, #-4]
     484:	00000003 	andeq	r0, r0, r3
     488:	04680500 	strbteq	r0, [r8], #-1280	; 0x500
     48c:	bd180000 	ldclt	0, cr0, [r8, #-0]
     490:	01000002 	tsteq	r0, r2
     494:	00049f19 	andeq	r9, r4, r9, lsl pc
     498:	00030500 	andeq	r0, r3, r0, lsl #10
     49c:	05000000 	streq	r0, [r0, #-0]
     4a0:	0000005e 	andeq	r0, r0, lr, asr r0
     4a4:	00031b18 	andeq	r1, r3, r8, lsl fp
     4a8:	9f190100 	svcls	0x00190100
     4ac:	05000004 	streq	r0, [r0, #-4]
     4b0:	00000003 	andeq	r0, r0, r3
     4b4:	02d41800 	sbcseq	r1, r4, #0, 16
     4b8:	1b010000 	blne	404c0 <__Stack_Size+0x400c0>
     4bc:	0000003a 	andeq	r0, r0, sl, lsr r0
     4c0:	000c0305 	andeq	r0, ip, r5, lsl #6
     4c4:	e7182000 	ldr	r2, [r8, -r0]
     4c8:	01000000 	mrseq	r0, (UNDEF: 0)
     4cc:	00003a1c 	andeq	r3, r0, ip, lsl sl
     4d0:	00030500 	andeq	r0, r3, r0, lsl #10
     4d4:	18200000 	stmdane	r0!, {}	; <UNPREDICTABLE>
     4d8:	0000028c 	andeq	r0, r0, ip, lsl #5
     4dc:	006f1d01 	rsbeq	r1, pc, r1, lsl #26
     4e0:	03050000 	movweq	r0, #20480	; 0x5000
     4e4:	00000000 	andeq	r0, r0, r0
     4e8:	00004c16 	andeq	r4, r0, r6, lsl ip
     4ec:	0004f800 	andeq	pc, r4, r0, lsl #16
     4f0:	00bf1700 	adcseq	r1, pc, r0, lsl #14
     4f4:	00010000 	andeq	r0, r1, r0
     4f8:	00024a18 	andeq	r4, r2, r8, lsl sl
     4fc:	e81e0100 	ldmda	lr, {r8}
     500:	05000004 	streq	r0, [r0, #-4]
     504:	00000603 	andeq	r0, r0, r3, lsl #12
     508:	035a1820 	cmpeq	sl, #32, 16	; 0x200000
     50c:	20010000 	andcs	r0, r1, r0
     510:	0000004c 	andeq	r0, r0, ip, asr #32
     514:	00000305 	andeq	r0, r0, r5, lsl #6
     518:	eb180000 	bl	600520 <__Stack_Size+0x600120>
     51c:	01000002 	tsteq	r0, r2
     520:	00004c21 	andeq	r4, r0, r1, lsr #24
     524:	00030500 	andeq	r0, r3, r0, lsl #10
     528:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     52c:	000002f7 	strdeq	r0, [r0], -r7
     530:	005e2201 	subseq	r2, lr, r1, lsl #4
     534:	03050000 	movweq	r0, #20480	; 0x5000
     538:	00000000 	andeq	r0, r0, r0
     53c:	00000018 	andeq	r0, r0, r8, lsl r0
     540:	5e230100 	sufpls	f0, f3, f0
     544:	05000000 	streq	r0, [r0, #-0]
     548:	00000003 	andeq	r0, r0, r3
     54c:	64691900 	strbtvs	r1, [r9], #-2304	; 0x900
     550:	5e240100 	sufpls	f0, f4, f0
     554:	05000000 	streq	r0, [r0, #-0]
     558:	00000403 	andeq	r0, r0, r3, lsl #8
     55c:	00cb1820 	sbceq	r1, fp, r0, lsr #16
     560:	25010000 	strcs	r0, [r1, #-0]
     564:	0000005e 	andeq	r0, r0, lr, asr r0
     568:	00000305 	andeq	r0, r0, r5, lsl #6
     56c:	aa180000 	bge	600574 <__Stack_Size+0x600174>
     570:	01000000 	mrseq	r0, (UNDEF: 0)
     574:	00005e25 	andeq	r5, r0, r5, lsr #28
     578:	00030500 	andeq	r0, r3, r0, lsl #10
     57c:	1a000000 	bne	584 <__Stack_Size+0x184>
     580:	00000126 	andeq	r0, r0, r6, lsr #2
     584:	071a0c06 	ldreq	r0, [sl, -r6, lsl #24]
     588:	06000001 	streq	r0, [r0], -r1
     58c:	020a1a0d 	andeq	r1, sl, #53248	; 0xd000
     590:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
     594:	0003441a 	andeq	r4, r3, sl, lsl r4
     598:	1b0f0600 	blne	3c1da0 <__Stack_Size+0x3c19a0>
     59c:	0000001e 	andeq	r0, r0, lr, lsl r0
     5a0:	05ac0a05 	streq	r0, [ip, #2565]!	; 0xa05
     5a4:	3a1c0000 	bcc	7005ac <__Stack_Size+0x7001ac>
     5a8:	00000000 	andeq	r0, r0, r0
     5ac:	0000d31b 	andeq	sp, r0, fp, lsl r3
     5b0:	c2130400 	andsgt	r0, r3, #0, 8
     5b4:	1c000005 	stcne	0, cr0, [r0], {5}
     5b8:	0000005e 	andeq	r0, r0, lr, asr r0
     5bc:	00003a1c 	andeq	r3, r0, ip, lsl sl
     5c0:	1a1d0000 	bne	7405c8 <__Stack_Size+0x7401c8>
     5c4:	06000001 	streq	r0, [r0], -r1
     5c8:	0005cf10 	andeq	ip, r5, r0, lsl pc
     5cc:	1b001e00 	blne	7dd4 <__Stack_Size+0x79d4>
     5d0:	0000021d 	andeq	r0, r0, sp, lsl r2
     5d4:	05e00f04 	strbeq	r0, [r0, #3844]!	; 0xf04
     5d8:	e01c0000 	ands	r0, ip, r0
     5dc:	00000005 	andeq	r0, r0, r5
     5e0:	005e041f 	subseq	r0, lr, pc, lsl r4
     5e4:	6d1b0000 	ldcvs	0, cr0, [fp, #-0]
     5e8:	07000001 	streq	r0, [r0, -r1]
     5ec:	0005f70d 	andeq	pc, r5, sp, lsl #14
     5f0:	003a1c00 	eorseq	r1, sl, r0, lsl #24
     5f4:	1b000000 	blne	5fc <__Stack_Size+0x1fc>
     5f8:	00000331 	andeq	r0, r0, r1, lsr r3
     5fc:	06080f07 	streq	r0, [r8], -r7, lsl #30
     600:	3a1c0000 	bcc	700608 <__Stack_Size+0x700208>
     604:	00000000 	andeq	r0, r0, r0
     608:	0002811b 	andeq	r8, r2, fp, lsl r1
     60c:	19100700 	ldmdbne	r0, {r8, r9, sl}
     610:	1c000006 	stcne	0, cr0, [r0], {6}
     614:	0000003a 	andeq	r0, r0, sl, lsr r0
     618:	01881b00 	orreq	r1, r8, r0, lsl #22
     61c:	16040000 	strne	r0, [r4], -r0
     620:	0000062a 	andeq	r0, r0, sl, lsr #12
     624:	00003a1c 	andeq	r3, r0, ip, lsl sl
     628:	731b0000 	tstvc	fp, #0
     62c:	07000002 	streq	r0, [r0, -r2]
     630:	00063b0e 	andeq	r3, r6, lr, lsl #22
     634:	003a1c00 	eorseq	r1, sl, r0, lsl #24
     638:	20000000 	andcs	r0, r0, r0
     63c:	00000138 	andeq	r0, r0, r8, lsr r1
     640:	b402fd08 	strlt	pc, [r2], #-3336	; 0xd08
     644:	56000000 	strpl	r0, [r0], -r0
     648:	1c000006 	stcne	0, cr0, [r0], {6}
     64c:	00000656 	andeq	r0, r0, r6, asr r6
     650:	00004c1c 	andeq	r4, r0, ip, lsl ip
     654:	041f0000 	ldreq	r0, [pc], #-0	; 65c <__Stack_Size+0x25c>
     658:	000002d7 	ldrdeq	r0, [r0], -r7
     65c:	0005c600 	andeq	ip, r5, r0, lsl #12
     660:	c1000400 	tstgt	r0, r0, lsl #8
     664:	04000001 	streq	r0, [r0], #-1
     668:	00003801 	andeq	r3, r0, r1, lsl #16
     66c:	03d60100 	bicseq	r0, r6, #0, 2
     670:	03720000 	cmneq	r2, #0
     674:	31740000 	cmncc	r4, r0
     678:	00920800 	addseq	r0, r2, r0, lsl #16
     67c:	00f10000 	rscseq	r0, r1, r0
     680:	04020000 	streq	r0, [r2], #-0
     684:	00026505 	andeq	r6, r2, r5, lsl #10
     688:	05020200 	streq	r0, [r2, #-512]	; 0x200
     68c:	00000082 	andeq	r0, r0, r2, lsl #1
     690:	96060102 	strls	r0, [r6], -r2, lsl #2
     694:	02000001 	andeq	r0, r0, #1
     698:	02270704 	eoreq	r0, r7, #4, 14	; 0x100000
     69c:	02020000 	andeq	r0, r2, #0
     6a0:	00025207 	andeq	r5, r2, r7, lsl #4
     6a4:	08010200 	stmdaeq	r1, {r9}
     6a8:	00000194 	muleq	r0, r4, r1
     6ac:	3b070402 	blcc	1c16bc <__Stack_Size+0x1c12bc>
     6b0:	03000003 	movweq	r0, #3
     6b4:	0000081d 	andeq	r0, r0, sp, lsl r8
     6b8:	31742401 	cmncc	r4, r1, lsl #8
     6bc:	00020800 	andeq	r0, r2, r0, lsl #16
     6c0:	9c010000 	stcls	0, cr0, [r1], {-0}
     6c4:	0006dc03 	andeq	sp, r6, r3, lsl #24
     6c8:	762f0100 	strtvc	r0, [pc], -r0, lsl #2
     6cc:	02080031 	andeq	r0, r8, #49	; 0x31
     6d0:	01000000 	mrseq	r0, (UNDEF: 0)
     6d4:	08fe039c 	ldmeq	lr!, {r2, r3, r4, r7, r8, r9}^
     6d8:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
     6dc:	08003178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip, sp}
     6e0:	00000002 	andeq	r0, r0, r2
     6e4:	ea039c01 	b	e76f0 <__Stack_Size+0xe72f0>
     6e8:	01000004 	tsteq	r0, r4
     6ec:	00317a4d 	eorseq	r7, r1, sp, asr #20
     6f0:	00000208 	andeq	r0, r0, r8, lsl #4
     6f4:	039c0100 	orrseq	r0, ip, #0, 2
     6f8:	0000042a 	andeq	r0, r0, sl, lsr #8
     6fc:	317c5c01 	cmncc	ip, r1, lsl #24
     700:	00020800 	andeq	r0, r2, r0, lsl #16
     704:	9c010000 	stcls	0, cr0, [r1], {-0}
     708:	0007db03 	andeq	sp, r7, r3, lsl #22
     70c:	7e6b0100 	powvce	f0, f3, f0
     710:	02080031 	andeq	r0, r8, #49	; 0x31
     714:	01000000 	mrseq	r0, (UNDEF: 0)
     718:	065e039c 			; <UNDEFINED> instruction: 0x065e039c
     71c:	76010000 	strvc	r0, [r1], -r0
     720:	08003180 	stmdaeq	r0, {r7, r8, ip, sp}
     724:	00000002 	andeq	r0, r0, r2
     728:	15039c01 	strne	r9, [r3, #-3073]	; 0xc01
     72c:	01000008 	tsteq	r0, r8
     730:	00318281 	eorseq	r8, r1, r1, lsl #5
     734:	00000208 	andeq	r0, r0, r8, lsl #4
     738:	049c0100 	ldreq	r0, [ip], #256	; 0x100
     73c:	00000496 	muleq	r0, r6, r4
     740:	31848c01 	orrcc	r8, r4, r1, lsl #24
     744:	00040800 	andeq	r0, r4, r0, lsl #16
     748:	9c010000 	stcls	0, cr0, [r1], {-0}
     74c:	0000010e 	andeq	r0, r0, lr, lsl #2
     750:	0000bf05 	andeq	fp, r0, r5, lsl #30
     754:	0e8e0100 	rmfeqe	f0, f6, f0
     758:	04000001 	streq	r0, [r0], #-1
     75c:	06000001 	streq	r0, [r0], -r1
     760:	31880700 	orrcc	r0, r8, r0, lsl #14
     764:	05910800 	ldreq	r0, [r1, #2048]	; 0x800
     768:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     76c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     770:	2a030074 	bcs	c0948 <__Stack_Size+0xc0548>
     774:	01000007 	tsteq	r0, r7
     778:	00318898 	mlaseq	r1, r8, r8, r8
     77c:	00000208 	andeq	r0, r0, r8, lsl #4
     780:	039c0100 	orrseq	r0, ip, #0, 2
     784:	00000535 	andeq	r0, r0, r5, lsr r5
     788:	318aa301 	orrcc	sl, sl, r1, lsl #6
     78c:	00020800 	andeq	r0, r2, r0, lsl #16
     790:	9c010000 	stcls	0, cr0, [r1], {-0}
     794:	00073a03 	andeq	r3, r7, r3, lsl #20
     798:	8cae0100 	stfhis	f0, [lr]
     79c:	02080031 	andeq	r0, r8, #49	; 0x31
     7a0:	01000000 	mrseq	r0, (UNDEF: 0)
     7a4:	0467039c 	strbteq	r0, [r7], #-924	; 0x39c
     7a8:	b9010000 	stmdblt	r1, {}	; <UNPREDICTABLE>
     7ac:	0800318e 	stmdaeq	r0, {r1, r2, r3, r7, r8, ip, sp}
     7b0:	00000002 	andeq	r0, r0, r2
     7b4:	73039c01 	movwvc	r9, #15361	; 0x3c01
     7b8:	01000007 	tsteq	r0, r7
     7bc:	003190c4 	eorseq	r9, r1, r4, asr #1
     7c0:	00000208 	andeq	r0, r0, r8, lsl #4
     7c4:	039c0100 	orrseq	r0, ip, #0, 2
     7c8:	000006ef 	andeq	r0, r0, pc, ror #13
     7cc:	3192cf01 	orrscc	ip, r2, r1, lsl #30
     7d0:	00020800 	andeq	r0, r2, r0, lsl #16
     7d4:	9c010000 	stcls	0, cr0, [r1], {-0}
     7d8:	00087a03 	andeq	r7, r8, r3, lsl #20
     7dc:	94da0100 	ldrbls	r0, [sl], #256	; 0x100
     7e0:	02080031 	andeq	r0, r8, #49	; 0x31
     7e4:	01000000 	mrseq	r0, (UNDEF: 0)
     7e8:	05e0039c 	strbeq	r0, [r0, #924]!	; 0x39c
     7ec:	e5010000 	str	r0, [r1, #-0]
     7f0:	08003196 	stmdaeq	r0, {r1, r2, r4, r7, r8, ip, sp}
     7f4:	00000002 	andeq	r0, r0, r2
     7f8:	0a039c01 	beq	e7804 <__Stack_Size+0xe7404>
     7fc:	01000006 	tsteq	r0, r6
     800:	003198f0 	ldrshteq	r9, [r1], -r0
     804:	00000208 	andeq	r0, r0, r8, lsl #4
     808:	039c0100 	orrseq	r0, ip, #0, 2
     80c:	00000669 	andeq	r0, r0, r9, ror #12
     810:	319afb01 	orrscc	pc, sl, r1, lsl #22
     814:	00020800 	andeq	r0, r2, r0, lsl #16
     818:	9c010000 	stcls	0, cr0, [r1], {-0}
     81c:	0006b809 	andeq	fp, r6, r9, lsl #16
     820:	01060100 	mrseq	r0, (UNDEF: 22)
     824:	0800319c 	stmdaeq	r0, {r2, r3, r4, r7, r8, ip, sp}
     828:	00000002 	andeq	r0, r0, r2
     82c:	a0099c01 	andge	r9, r9, r1, lsl #24
     830:	01000008 	tsteq	r0, r8
     834:	319e0111 	orrscc	r0, lr, r1, lsl r1
     838:	00020800 	andeq	r0, r2, r0, lsl #16
     83c:	9c010000 	stcls	0, cr0, [r1], {-0}
     840:	0008b909 	andeq	fp, r8, r9, lsl #18
     844:	011c0100 	tsteq	ip, r0, lsl #2
     848:	080031a0 	stmdaeq	r0, {r5, r7, r8, ip, sp}
     84c:	00000002 	andeq	r0, r0, r2
     850:	e5099c01 	str	r9, [r9, #-3073]	; 0xc01
     854:	01000008 	tsteq	r0, r8
     858:	31a20127 			; <UNDEFINED> instruction: 0x31a20127
     85c:	00020800 	andeq	r0, r2, r0, lsl #16
     860:	9c010000 	stcls	0, cr0, [r1], {-0}
     864:	00084f09 	andeq	r4, r8, r9, lsl #30
     868:	01320100 	teqeq	r2, r0, lsl #2
     86c:	080031a4 	stmdaeq	r0, {r2, r5, r7, r8, ip, sp}
     870:	00000002 	andeq	r0, r0, r2
     874:	3e099c01 	cdpcc	12, 0, cr9, cr9, cr1, {0}
     878:	01000004 	tsteq	r0, r4
     87c:	31a6013d 			; <UNDEFINED> instruction: 0x31a6013d
     880:	00020800 	andeq	r0, r2, r0, lsl #16
     884:	9c010000 	stcls	0, cr0, [r1], {-0}
     888:	0006fe09 	andeq	pc, r6, r9, lsl #28
     88c:	01480100 	mrseq	r0, (UNDEF: 88)
     890:	080031a8 	stmdaeq	r0, {r3, r5, r7, r8, ip, sp}
     894:	00000002 	andeq	r0, r0, r2
     898:	1b099c01 	blne	2678a4 <__Stack_Size+0x2674a4>
     89c:	01000006 	tsteq	r0, r6
     8a0:	31aa0153 			; <UNDEFINED> instruction: 0x31aa0153
     8a4:	00020800 	andeq	r0, r2, r0, lsl #16
     8a8:	9c010000 	stcls	0, cr0, [r1], {-0}
     8ac:	00057809 	andeq	r7, r5, r9, lsl #16
     8b0:	015f0100 	cmpeq	pc, r0, lsl #2
     8b4:	080031ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, ip, sp}
     8b8:	00000002 	andeq	r0, r0, r2
     8bc:	0c099c01 	stceq	12, cr9, [r9], {1}
     8c0:	01000005 	tsteq	r0, r5
     8c4:	31ae016b 			; <UNDEFINED> instruction: 0x31ae016b
     8c8:	00020800 	andeq	r0, r2, r0, lsl #16
     8cc:	9c010000 	stcls	0, cr0, [r1], {-0}
     8d0:	00064409 	andeq	r4, r6, r9, lsl #8
     8d4:	01770100 	cmneq	r7, r0, lsl #2
     8d8:	080031b0 	stmdaeq	r0, {r4, r5, r7, r8, ip, sp}
     8dc:	00000002 	andeq	r0, r0, r2
     8e0:	a5099c01 	strge	r9, [r9, #-3073]	; 0xc01
     8e4:	01000006 	tsteq	r0, r6
     8e8:	31b20182 			; <UNDEFINED> instruction: 0x31b20182
     8ec:	00020800 	andeq	r0, r2, r0, lsl #16
     8f0:	9c010000 	stcls	0, cr0, [r1], {-0}
     8f4:	0008d209 	andeq	sp, r8, r9, lsl #4
     8f8:	018d0100 	orreq	r0, sp, r0, lsl #2
     8fc:	080031b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, ip, sp}
     900:	00000002 	andeq	r0, r0, r2
     904:	7a099c01 	bvc	267910 <__Stack_Size+0x267510>
     908:	01000006 	tsteq	r0, r6
     90c:	31b60198 			; <UNDEFINED> instruction: 0x31b60198
     910:	00020800 	andeq	r0, r2, r0, lsl #16
     914:	9c010000 	stcls	0, cr0, [r1], {-0}
     918:	0003fe09 	andeq	pc, r3, r9, lsl #28
     91c:	01a30100 			; <UNDEFINED> instruction: 0x01a30100
     920:	080031b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, ip, sp}
     924:	00000002 	andeq	r0, r0, r2
     928:	c9099c01 	stmdbgt	r9, {r0, sl, fp, ip, pc}
     92c:	01000006 	tsteq	r0, r6
     930:	31ba01af 			; <UNDEFINED> instruction: 0x31ba01af
     934:	00020800 	andeq	r0, r2, r0, lsl #16
     938:	9c010000 	stcls	0, cr0, [r1], {-0}
     93c:	00041209 	andeq	r1, r4, r9, lsl #4
     940:	01bb0100 			; <UNDEFINED> instruction: 0x01bb0100
     944:	080031bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip, sp}
     948:	00000002 	andeq	r0, r0, r2
     94c:	44099c01 	strmi	r9, [r9], #-3073	; 0xc01
     950:	01000005 	tsteq	r0, r5
     954:	31be01c6 			; <UNDEFINED> instruction: 0x31be01c6
     958:	00020800 	andeq	r0, r2, r0, lsl #16
     95c:	9c010000 	stcls	0, cr0, [r1], {-0}
     960:	0004570a 	andeq	r5, r4, sl, lsl #14
     964:	01d10100 	bicseq	r0, r1, r0, lsl #2
     968:	080031c0 	stmdaeq	r0, {r6, r7, r8, ip, sp}
     96c:	00000004 	andeq	r0, r0, r4
     970:	03359c01 	teqeq	r5, #256	; 0x100
     974:	530b0000 	movwpl	r0, #45056	; 0xb000
     978:	01000001 	tsteq	r0, r1
     97c:	010e01d3 	ldrdeq	r0, [lr, -r3]
     980:	032b0000 	teqeq	fp, #0
     984:	00060000 	andeq	r0, r6, r0
     988:	0031c407 	eorseq	ip, r1, r7, lsl #8
     98c:	0005a208 	andeq	sl, r5, r8, lsl #4
     990:	76090000 	strvc	r0, [r9], -r0
     994:	01000004 	tsteq	r0, r4
     998:	31c401dd 	ldrdcc	r0, [r4, #29]
     99c:	00020800 	andeq	r0, r2, r0, lsl #16
     9a0:	9c010000 	stcls	0, cr0, [r1], {-0}
     9a4:	0004a509 	andeq	sl, r4, r9, lsl #10
     9a8:	01e80100 	mvneq	r0, r0, lsl #2
     9ac:	080031c6 	stmdaeq	r0, {r1, r2, r6, r7, r8, ip, sp}
     9b0:	00000002 	andeq	r0, r0, r2
     9b4:	4c099c01 	stcmi	12, cr9, [r9], {1}
     9b8:	01000007 	tsteq	r0, r7
     9bc:	31c801f3 	strdcc	r0, [r8, #19]
     9c0:	00020800 	andeq	r0, r2, r0, lsl #16
     9c4:	9c010000 	stcls	0, cr0, [r1], {-0}
     9c8:	0003c309 	andeq	ip, r3, r9, lsl #6
     9cc:	01fe0100 	mvnseq	r0, r0, lsl #2
     9d0:	080031ca 	stmdaeq	r0, {r1, r3, r6, r7, r8, ip, sp}
     9d4:	00000002 	andeq	r0, r0, r2
     9d8:	b4099c01 	strlt	r9, [r9], #-3073	; 0xc01
     9dc:	01000005 	tsteq	r0, r5
     9e0:	31cc0209 	biccc	r0, ip, r9, lsl #4
     9e4:	00020800 	andeq	r0, r2, r0, lsl #16
     9e8:	9c010000 	stcls	0, cr0, [r1], {-0}
     9ec:	0007b809 	andeq	fp, r7, r9, lsl #16
     9f0:	02140100 	andseq	r0, r4, #0, 2
     9f4:	080031ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, ip, sp}
     9f8:	00000002 	andeq	r0, r0, r2
     9fc:	da099c01 	ble	267a08 <__Stack_Size+0x267608>
     a00:	01000004 	tsteq	r0, r4
     a04:	31d0021f 	bicscc	r0, r0, pc, lsl r2
     a08:	00020800 	andeq	r0, r2, r0, lsl #16
     a0c:	9c010000 	stcls	0, cr0, [r1], {-0}
     a10:	0004fc09 	andeq	pc, r4, r9, lsl #24
     a14:	022a0100 	eoreq	r0, sl, #0, 2
     a18:	080031d2 	stmdaeq	r0, {r1, r4, r6, r7, r8, ip, sp}
     a1c:	00000002 	andeq	r0, r0, r2
     a20:	e80a9c01 	stmda	sl, {r0, sl, fp, ip, pc}
     a24:	01000007 	tsteq	r0, r7
     a28:	31d40235 	bicscc	r0, r4, r5, lsr r2
     a2c:	00040800 	andeq	r0, r4, r0, lsl #16
     a30:	9c010000 	stcls	0, cr0, [r1], {-0}
     a34:	000003e5 	andeq	r0, r0, r5, ror #7
     a38:	0031d807 	eorseq	sp, r1, r7, lsl #16
     a3c:	0005b408 	andeq	fp, r5, r8, lsl #8
     a40:	3d090000 	stccc	0, cr0, [r9, #-0]
     a44:	01000008 	tsteq	r0, r8
     a48:	31d80242 	bicscc	r0, r8, r2, asr #4
     a4c:	00020800 	andeq	r0, r2, r0, lsl #16
     a50:	9c010000 	stcls	0, cr0, [r1], {-0}
     a54:	0008680a 	andeq	r6, r8, sl, lsl #16
     a58:	024d0100 	subeq	r0, sp, #0, 2
     a5c:	080031da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, ip, sp}
     a60:	00000004 	andeq	r0, r0, r4
     a64:	04299c01 	strteq	r9, [r9], #-3073	; 0xc01
     a68:	680b0000 	stmdavs	fp, {}	; <UNPREDICTABLE>
     a6c:	01000005 	tsteq	r0, r5
     a70:	010e024f 	tsteq	lr, pc, asr #4
     a74:	041f0000 	ldreq	r0, [pc], #-0	; a7c <__Stack_Size+0x67c>
     a78:	00060000 	andeq	r0, r6, r0
     a7c:	0031de07 	eorseq	sp, r1, r7, lsl #28
     a80:	0005bb08 	andeq	fp, r5, r8, lsl #22
     a84:	8b090000 	blhi	240a8c <__Stack_Size+0x24068c>
     a88:	01000008 	tsteq	r0, r8
     a8c:	31de0259 	bicscc	r0, lr, r9, asr r2
     a90:	00020800 	andeq	r0, r2, r0, lsl #16
     a94:	9c010000 	stcls	0, cr0, [r1], {-0}
     a98:	00079409 	andeq	r9, r7, r9, lsl #8
     a9c:	02640100 	rsbeq	r0, r4, #0, 2
     aa0:	080031e0 	stmdaeq	r0, {r5, r6, r7, r8, ip, sp}
     aa4:	00000002 	andeq	r0, r0, r2
     aa8:	b5099c01 	strlt	r9, [r9, #-3073]	; 0xc01
     aac:	01000004 	tsteq	r0, r4
     ab0:	31e2026f 	mvncc	r0, pc, ror #4
     ab4:	00020800 	andeq	r0, r2, r0, lsl #16
     ab8:	9c010000 	stcls	0, cr0, [r1], {-0}
     abc:	00075f09 	andeq	r5, r7, r9, lsl #30
     ac0:	027a0100 	rsbseq	r0, sl, #0, 2
     ac4:	080031e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip, sp}
     ac8:	00000002 	andeq	r0, r0, r2
     acc:	2a099c01 	bcs	267ad8 <__Stack_Size+0x2676d8>
     ad0:	01000008 	tsteq	r0, r8
     ad4:	31e60286 	mvncc	r0, r6, lsl #5
     ad8:	00020800 	andeq	r0, r2, r0, lsl #16
     adc:	9c010000 	stcls	0, cr0, [r1], {-0}
     ae0:	00068d09 	andeq	r8, r6, r9, lsl #26
     ae4:	02920100 	addseq	r0, r2, #0, 2
     ae8:	080031e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, ip, sp}
     aec:	00000002 	andeq	r0, r0, r2
     af0:	17099c01 	strne	r9, [r9, -r1, lsl #24]
     af4:	01000007 	tsteq	r0, r7
     af8:	31ea029d 			; <UNDEFINED> instruction: 0x31ea029d
     afc:	00020800 	andeq	r0, r2, r0, lsl #16
     b00:	9c010000 	stcls	0, cr0, [r1], {-0}
     b04:	0007cb09 	andeq	ip, r7, r9, lsl #22
     b08:	02a80100 	adceq	r0, r8, #0, 2
     b0c:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
     b10:	00000002 	andeq	r0, r0, r2
     b14:	86099c01 	strhi	r9, [r9], -r1, lsl #24
     b18:	01000004 	tsteq	r0, r4
     b1c:	31ee02b3 	strhcc	r0, [lr, #35]!	; 0x23
     b20:	00020800 	andeq	r0, r2, r0, lsl #16
     b24:	9c010000 	stcls	0, cr0, [r1], {-0}
     b28:	00063409 	andeq	r3, r6, r9, lsl #8
     b2c:	02be0100 	adcseq	r0, lr, #0, 2
     b30:	080031f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, ip, sp}
     b34:	00000002 	andeq	r0, r0, r2
     b38:	ca099c01 	bgt	267b44 <__Stack_Size+0x267744>
     b3c:	01000004 	tsteq	r0, r4
     b40:	31f202c9 	mvnscc	r0, r9, asr #5
     b44:	00020800 	andeq	r0, r2, r0, lsl #16
     b48:	9c010000 	stcls	0, cr0, [r1], {-0}
     b4c:	00052509 	andeq	r2, r5, r9, lsl #10
     b50:	02d40100 	sbcseq	r0, r4, #0, 2
     b54:	080031f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip, sp}
     b58:	00000002 	andeq	r0, r0, r2
     b5c:	57099c01 	strpl	r9, [r9, -r1, lsl #24]
     b60:	01000005 	tsteq	r0, r5
     b64:	31f602df 	ldrsbcc	r0, [r6, #47]!	; 0x2f
     b68:	00020800 	andeq	r0, r2, r0, lsl #16
     b6c:	9c010000 	stcls	0, cr0, [r1], {-0}
     b70:	00058a09 	andeq	r8, r5, r9, lsl #20
     b74:	02ea0100 	rsceq	r0, sl, #0, 2
     b78:	080031f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, ip, sp}
     b7c:	00000002 	andeq	r0, r0, r2
     b80:	84099c01 	strhi	r9, [r9], #-3073	; 0xc01
     b84:	01000007 	tsteq	r0, r7
     b88:	31fa02f5 	ldrshcc	r0, [sl, #37]!	; 0x25
     b8c:	00020800 	andeq	r0, r2, r0, lsl #16
     b90:	9c010000 	stcls	0, cr0, [r1], {-0}
     b94:	0007a809 	andeq	sl, r7, r9, lsl #16
     b98:	03000100 	movweq	r0, #256	; 0x100
     b9c:	080031fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, ip, sp}
     ba0:	00000002 	andeq	r0, r0, r2
     ba4:	9b099c01 	blls	267bb0 <__Stack_Size+0x2677b0>
     ba8:	01000005 	tsteq	r0, r5
     bac:	31fe030b 	mvnscc	r0, fp, lsl #6
     bb0:	00020800 	andeq	r0, r2, r0, lsl #16
     bb4:	9c010000 	stcls	0, cr0, [r1], {-0}
     bb8:	0005c709 	andeq	ip, r5, r9, lsl #14
     bbc:	03160100 	tsteq	r6, #0, 2
     bc0:	08003200 	stmdaeq	r0, {r9, ip, sp}
     bc4:	00000002 	andeq	r0, r0, r2
     bc8:	f1099c01 			; <UNDEFINED> instruction: 0xf1099c01
     bcc:	01000005 	tsteq	r0, r5
     bd0:	32020321 	andcc	r0, r2, #-2080374784	; 0x84000000
     bd4:	00020800 	andeq	r0, r2, r0, lsl #16
     bd8:	9c010000 	stcls	0, cr0, [r1], {-0}
     bdc:	0007fa09 	andeq	pc, r7, r9, lsl #20
     be0:	032d0100 	teqeq	sp, #0, 2
     be4:	08003204 	stmdaeq	r0, {r2, r9, ip, sp}
     be8:	00000002 	andeq	r0, r0, r2
     bec:	bf059c01 	svclt	0x00059c01
     bf0:	01000000 	mrseq	r0, (UNDEF: 0)
     bf4:	00010e8e 	andeq	r0, r1, lr, lsl #29
     bf8:	0005a200 	andeq	sl, r5, r0, lsl #4
     bfc:	0b000600 	bleq	2404 <__Stack_Size+0x2004>
     c00:	00000153 	andeq	r0, r0, r3, asr r1
     c04:	0e01d301 	cdpeq	3, 0, cr13, cr1, cr1, {0}
     c08:	b4000001 	strlt	r0, [r0], #-1
     c0c:	06000005 	streq	r0, [r0], -r5
     c10:	03ed0c00 	mvneq	r0, #0, 24
     c14:	0f020000 	svceq	0x00020000
     c18:	0005680d 	andeq	r6, r5, sp, lsl #16
     c1c:	024f0100 	subeq	r0, pc, #0, 2
     c20:	0000010e 	andeq	r0, r0, lr, lsl #2
     c24:	5b000006 	blpl	c44 <__Stack_Size+0x844>
     c28:	04000009 	streq	r0, [r0], #-9
     c2c:	0002aa00 	andeq	sl, r2, r0, lsl #20
     c30:	38010400 	stmdacc	r1, {sl}
     c34:	01000000 	mrseq	r0, (UNDEF: 0)
     c38:	00000bcd 	andeq	r0, r0, sp, asr #23
     c3c:	00000372 	andeq	r0, r0, r2, ror r3
     c40:	08003208 	stmdaeq	r0, {r3, r9, ip, sp}
     c44:	0000018e 	andeq	r0, r0, lr, lsl #3
     c48:	00000218 	andeq	r0, r0, r8, lsl r2
     c4c:	65050402 	strvs	r0, [r5, #-1026]	; 0x402
     c50:	02000002 	andeq	r0, r0, #2
     c54:	00820502 	addeq	r0, r2, r2, lsl #10
     c58:	01020000 	mrseq	r0, (UNDEF: 2)
     c5c:	00019606 	andeq	r9, r1, r6, lsl #12
     c60:	33750300 	cmncc	r5, #0, 6
     c64:	27020032 	smladxcs	r2, r2, r0, r0
     c68:	00000045 	andeq	r0, r0, r5, asr #32
     c6c:	27070402 	strcs	r0, [r7, -r2, lsl #8]
     c70:	03000002 	movweq	r0, #2
     c74:	00363175 	eorseq	r3, r6, r5, ror r1
     c78:	00572802 	subseq	r2, r7, r2, lsl #16
     c7c:	02020000 	andeq	r0, r2, #0
     c80:	00025207 	andeq	r5, r2, r7, lsl #4
     c84:	38750300 	ldmdacc	r5!, {r8, r9}^
     c88:	68290200 	stmdavs	r9!, {r9}
     c8c:	02000000 	andeq	r0, r0, #0
     c90:	01940801 	orrseq	r0, r4, r1, lsl #16
     c94:	0d040000 	stceq	0, cr0, [r4, #-0]
     c98:	02000000 	andeq	r0, r0, #0
     c9c:	00007a2f 	andeq	r7, r0, pc, lsr #20
     ca0:	00450500 	subeq	r0, r5, r0, lsl #10
     ca4:	d9040000 	stmdble	r4, {}	; <UNPREDICTABLE>
     ca8:	02000001 	andeq	r0, r0, #1
     cac:	00008a30 	andeq	r8, r0, r0, lsr sl
     cb0:	00570500 	subseq	r0, r7, r0, lsl #10
     cb4:	01060000 	mrseq	r0, (UNDEF: 6)
     cb8:	00a43902 	adceq	r3, r4, r2, lsl #18
     cbc:	05070000 	streq	r0, [r7, #-0]
     cc0:	00000013 	andeq	r0, r0, r3, lsl r0
     cc4:	54455308 	strbpl	r5, [r5], #-776	; 0x308
     cc8:	04000100 	streq	r0, [r0], #-256	; 0x100
     ccc:	00000b87 	andeq	r0, r0, r7, lsl #23
     cd0:	008f3902 	addeq	r3, pc, r2, lsl #18
     cd4:	01060000 	mrseq	r0, (UNDEF: 6)
     cd8:	00c43b02 	sbceq	r3, r4, r2, lsl #22
     cdc:	8e070000 	cdphi	0, 0, cr0, cr7, cr0, {0}
     ce0:	0000000a 	andeq	r0, r0, sl
     ce4:	000c1207 	andeq	r1, ip, r7, lsl #4
     ce8:	04000100 	streq	r0, [r0], #-256	; 0x100
     cec:	0000095c 	andeq	r0, r0, ip, asr r9
     cf0:	00af3b02 	adceq	r3, pc, r2, lsl #22
     cf4:	01060000 	mrseq	r0, (UNDEF: 6)
     cf8:	00e43e02 	rsceq	r3, r4, r2, lsl #28
     cfc:	22070000 	andcs	r0, r7, #0
     d00:	00000009 	andeq	r0, r0, r9
     d04:	000a7307 	andeq	r7, sl, r7, lsl #6
     d08:	04000100 	streq	r0, [r0], #-256	; 0x100
     d0c:	0000096c 	andeq	r0, r0, ip, ror #18
     d10:	00cf3e02 	sbceq	r3, pc, r2, lsl #28
     d14:	04020000 	streq	r0, [r2], #-0
     d18:	00033b07 	andeq	r3, r3, r7, lsl #22
     d1c:	031c0900 	tsteq	ip, #0, 18
     d20:	015b014e 	cmpeq	fp, lr, asr #2
     d24:	430a0000 	movwmi	r0, #40960	; 0xa000
     d28:	03004c52 	movweq	r4, #3154	; 0xc52
     d2c:	006f0150 	rsbeq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
     d30:	0a000000 	beq	d38 <__Stack_Size+0x938>
     d34:	00485243 	subeq	r5, r8, r3, asr #4
     d38:	6f015103 	svcvs	0x00015103
     d3c:	04000000 	streq	r0, [r0], #-0
     d40:	5244490a 	subpl	r4, r4, #163840	; 0x28000
     d44:	01520300 	cmpeq	r2, r0, lsl #6
     d48:	0000006f 	andeq	r0, r0, pc, rrx
     d4c:	444f0a08 	strbmi	r0, [pc], #-2568	; d54 <__Stack_Size+0x954>
     d50:	53030052 	movwpl	r0, #12370	; 0x3052
     d54:	00006f01 	andeq	r6, r0, r1, lsl #30
     d58:	440b0c00 	strmi	r0, [fp], #-3072	; 0xc00
     d5c:	03000009 	movweq	r0, #9
     d60:	006f0154 	rsbeq	r0, pc, r4, asr r1	; <UNPREDICTABLE>
     d64:	0a100000 	beq	400d6c <__Stack_Size+0x40096c>
     d68:	00525242 	subseq	r5, r2, r2, asr #4
     d6c:	6f015503 	svcvs	0x00015503
     d70:	14000000 	strne	r0, [r0], #-0
     d74:	000cda0b 	andeq	sp, ip, fp, lsl #20
     d78:	01560300 	cmpeq	r6, r0, lsl #6
     d7c:	0000006f 	andeq	r0, r0, pc, rrx
     d80:	e00c0018 	and	r0, ip, r8, lsl r0
     d84:	0300000b 	movweq	r0, #11
     d88:	00f60157 	rscseq	r0, r6, r7, asr r1
     d8c:	50090000 	andpl	r0, r9, r0
     d90:	78020b03 	stmdavc	r2, {r0, r1, r8, r9, fp}
     d94:	0a000003 	beq	da8 <__Stack_Size+0x9a8>
     d98:	00315243 	eorseq	r5, r1, r3, asr #4
     d9c:	7f020d03 	svcvc	0x00020d03
     da0:	00000000 	andeq	r0, r0, r0
     da4:	0002a90b 	andeq	sl, r2, fp, lsl #18
     da8:	020e0300 	andeq	r0, lr, #0, 6
     dac:	0000004c 	andeq	r0, r0, ip, asr #32
     db0:	52430a02 	subpl	r0, r3, #8192	; 0x2000
     db4:	0f030032 	svceq	0x00030032
     db8:	00007f02 	andeq	r7, r0, r2, lsl #30
     dbc:	b30b0400 	movwlt	r0, #46080	; 0xb400
     dc0:	03000002 	movweq	r0, #2
     dc4:	004c0210 	subeq	r0, ip, r0, lsl r2
     dc8:	0b060000 	bleq	180dd0 <__Stack_Size+0x1809d0>
     dcc:	0000018f 	andeq	r0, r0, pc, lsl #3
     dd0:	7f021103 	svcvc	0x00021103
     dd4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     dd8:	00008c0b 	andeq	r8, r0, fp, lsl #24
     ddc:	02120300 	andseq	r0, r2, #0, 6
     de0:	0000004c 	andeq	r0, r0, ip, asr #32
     de4:	02450b0a 	subeq	r0, r5, #10240	; 0x2800
     de8:	13030000 	movwne	r0, #12288	; 0x3000
     dec:	00007f02 	andeq	r7, r0, r2, lsl #30
     df0:	960b0c00 	strls	r0, [fp], -r0, lsl #24
     df4:	03000000 	movweq	r0, #0
     df8:	004c0214 	subeq	r0, ip, r4, lsl r2
     dfc:	0a0e0000 	beq	380e04 <__Stack_Size+0x380a04>
     e00:	03005253 	movweq	r5, #595	; 0x253
     e04:	007f0215 	rsbseq	r0, pc, r5, lsl r2	; <UNPREDICTABLE>
     e08:	0b100000 	bleq	400e10 <__Stack_Size+0x400a10>
     e0c:	000000a0 	andeq	r0, r0, r0, lsr #1
     e10:	4c021603 	stcmi	6, cr1, [r2], {3}
     e14:	12000000 	andne	r0, r0, #0
     e18:	5247450a 	subpl	r4, r7, #41943040	; 0x2800000
     e1c:	02170300 	andseq	r0, r7, #0, 6
     e20:	0000007f 	andeq	r0, r0, pc, ror r0
     e24:	02e10b14 	rsceq	r0, r1, #20, 22	; 0x5000
     e28:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
     e2c:	00004c02 	andeq	r4, r0, r2, lsl #24
     e30:	2c0b1600 	stccs	6, cr1, [fp], {-0}
     e34:	03000000 	movweq	r0, #0
     e38:	007f0219 	rsbseq	r0, pc, r9, lsl r2	; <UNPREDICTABLE>
     e3c:	0b180000 	bleq	600e44 <__Stack_Size+0x600a44>
     e40:	000000b5 	strheq	r0, [r0], -r5
     e44:	4c021a03 	stcmi	10, cr1, [r2], {3}
     e48:	1a000000 	bne	e50 <__Stack_Size+0xa50>
     e4c:	0000320b 	andeq	r3, r0, fp, lsl #4
     e50:	021b0300 	andseq	r0, fp, #0, 6
     e54:	0000007f 	andeq	r0, r0, pc, ror r0
     e58:	03110b1c 	tsteq	r1, #28, 22	; 0x7000
     e5c:	1c030000 	stcne	0, cr0, [r3], {-0}
     e60:	00004c02 	andeq	r4, r0, r2, lsl #24
     e64:	080b1e00 	stmdaeq	fp, {r9, sl, fp, ip}
     e68:	03000000 	movweq	r0, #0
     e6c:	007f021d 	rsbseq	r0, pc, sp, lsl r2	; <UNPREDICTABLE>
     e70:	0b200000 	bleq	800e78 <__Stack_Size+0x800a78>
     e74:	000002fd 	strdeq	r0, [r0], -sp
     e78:	4c021e03 	stcmi	14, cr1, [r2], {3}
     e7c:	22000000 	andcs	r0, r0, #0
     e80:	544e430a 	strbpl	r4, [lr], #-778	; 0x30a
     e84:	021f0300 	andseq	r0, pc, #0, 6
     e88:	0000007f 	andeq	r0, r0, pc, ror r0
     e8c:	03070b24 	movweq	r0, #31524	; 0x7b24
     e90:	20030000 	andcs	r0, r3, r0
     e94:	00004c02 	andeq	r4, r0, r2, lsl #24
     e98:	500a2600 	andpl	r2, sl, r0, lsl #12
     e9c:	03004353 	movweq	r4, #851	; 0x353
     ea0:	007f0221 	rsbseq	r0, pc, r1, lsr #4
     ea4:	0b280000 	bleq	a00eac <__Stack_Size+0xa00aac>
     ea8:	000001a2 	andeq	r0, r0, r2, lsr #3
     eac:	4c022203 	sfmmi	f2, 4, [r2], {3}
     eb0:	2a000000 	bcs	eb8 <__Stack_Size+0xab8>
     eb4:	5252410a 	subspl	r4, r2, #-2147483646	; 0x80000002
     eb8:	02230300 	eoreq	r0, r3, #0, 6
     ebc:	0000007f 	andeq	r0, r0, pc, ror r0
     ec0:	01ad0b2c 			; <UNDEFINED> instruction: 0x01ad0b2c
     ec4:	24030000 	strcs	r0, [r3], #-0
     ec8:	00004c02 	andeq	r4, r0, r2, lsl #24
     ecc:	520a2e00 	andpl	r2, sl, #0, 28
     ed0:	03005243 	movweq	r5, #579	; 0x243
     ed4:	007f0225 	rsbseq	r0, pc, r5, lsr #4
     ed8:	0b300000 	bleq	c00ee0 <__Stack_Size+0xc00ae0>
     edc:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
     ee0:	4c022603 	stcmi	6, cr2, [r2], {3}
     ee4:	32000000 	andcc	r0, r0, #0
     ee8:	0000f30b 	andeq	pc, r0, fp, lsl #6
     eec:	02270300 	eoreq	r0, r7, #0, 6
     ef0:	0000007f 	andeq	r0, r0, pc, ror r0
     ef4:	01c30b34 	biceq	r0, r3, r4, lsr fp
     ef8:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
     efc:	00004c02 	andeq	r4, r0, r2, lsl #24
     f00:	f80b3600 			; <UNDEFINED> instruction: 0xf80b3600
     f04:	03000000 	movweq	r0, #0
     f08:	007f0229 	rsbseq	r0, pc, r9, lsr #4
     f0c:	0b380000 	bleq	e00f14 <__Stack_Size+0xe00b14>
     f10:	000001ce 	andeq	r0, r0, lr, asr #3
     f14:	4c022a03 	stcmi	10, cr2, [r2], {3}
     f18:	3a000000 	bcc	f20 <__Stack_Size+0xb20>
     f1c:	0000fd0b 	andeq	pc, r0, fp, lsl #26
     f20:	022b0300 	eoreq	r0, fp, #0, 6
     f24:	0000007f 	andeq	r0, r0, pc, ror r0
     f28:	01480b3c 	cmpeq	r8, ip, lsr fp
     f2c:	2c030000 	stccs	0, cr0, [r3], {-0}
     f30:	00004c02 	andeq	r4, r0, r2, lsl #24
     f34:	020b3e00 	andeq	r3, fp, #0, 28
     f38:	03000001 	movweq	r0, #1
     f3c:	007f022d 	rsbseq	r0, pc, sp, lsr #4
     f40:	0b400000 	bleq	1000f48 <__Stack_Size+0x1000b48>
     f44:	000001de 	ldrdeq	r0, [r0], -lr
     f48:	4c022e03 	stcmi	14, cr2, [r2], {3}
     f4c:	42000000 	andmi	r0, r0, #0
     f50:	00026e0b 	andeq	r6, r2, fp, lsl #28
     f54:	022f0300 	eoreq	r0, pc, #0, 6
     f58:	0000007f 	andeq	r0, r0, pc, ror r0
     f5c:	01e90b44 	mvneq	r0, r4, asr #22
     f60:	30030000 	andcc	r0, r3, r0
     f64:	00004c02 	andeq	r4, r0, r2, lsl #24
     f68:	440a4600 	strmi	r4, [sl], #-1536	; 0x600
     f6c:	03005243 	movweq	r5, #579	; 0x243
     f70:	007f0231 	rsbseq	r0, pc, r1, lsr r2	; <UNPREDICTABLE>
     f74:	0b480000 	bleq	1200f7c <__Stack_Size+0x1200b7c>
     f78:	000001f4 	strdeq	r0, [r0], -r4
     f7c:	4c023203 	sfmmi	f3, 4, [r2], {3}
     f80:	4a000000 	bmi	f88 <__Stack_Size+0xb88>
     f84:	0000270b 	andeq	r2, r0, fp, lsl #14
     f88:	02330300 	eorseq	r0, r3, #0, 6
     f8c:	0000007f 	andeq	r0, r0, pc, ror r0
     f90:	01ff0b4c 	mvnseq	r0, ip, asr #22
     f94:	34030000 	strcc	r0, [r3], #-0
     f98:	00004c02 	andeq	r4, r0, r2, lsl #24
     f9c:	0c004e00 	stceq	14, cr4, [r0], {-0}
     fa0:	00000012 	andeq	r0, r0, r2, lsl r0
     fa4:	67023503 	strvs	r3, [r2, -r3, lsl #10]
     fa8:	06000001 	streq	r0, [r0], -r1
     fac:	9f230401 	svcls	0x00230401
     fb0:	07000003 	streq	r0, [r0, -r3]
     fb4:	00000a15 	andeq	r0, r0, r5, lsl sl
     fb8:	09de0701 	ldmibeq	lr, {r0, r8, r9, sl}^
     fbc:	07020000 	streq	r0, [r2, -r0]
     fc0:	00000c2a 	andeq	r0, r0, sl, lsr #24
     fc4:	92040003 	andls	r0, r4, #3
     fc8:	0400000b 	streq	r0, [r0], #-11
     fcc:	00038427 	andeq	r8, r3, r7, lsr #8
     fd0:	04010600 	streq	r0, [r1], #-1536	; 0x600
     fd4:	0003e42e 	andeq	lr, r3, lr, lsr #8
     fd8:	0ba40700 	bleq	fe902be0 <SCS_BASE+0x1e8f4be0>
     fdc:	07000000 	streq	r0, [r0, -r0]
     fe0:	00000cb3 			; <UNDEFINED> instruction: 0x00000cb3
     fe4:	0a330704 	beq	cc2bfc <__Stack_Size+0xcc27fc>
     fe8:	07280000 	streq	r0, [r8, -r0]!
     fec:	00000a41 	andeq	r0, r0, r1, asr #20
     ff0:	4f0700c8 	svcmi	0x000700c8
     ff4:	1400000a 	strne	r0, [r0], #-10
     ff8:	00091107 	andeq	r1, r9, r7, lsl #2
     ffc:	3f071000 	svccc	0x00071000
    1000:	1c00000b 	stcne	0, cr0, [r0], {11}
    1004:	000bb207 	andeq	fp, fp, r7, lsl #4
    1008:	04001800 	streq	r1, [r0], #-2048	; 0x800
    100c:	00000bed 	andeq	r0, r0, sp, ror #23
    1010:	03aa3604 			; <UNDEFINED> instruction: 0x03aa3604
    1014:	040d0000 	streq	r0, [sp], #-0
    1018:	041c3e04 	ldreq	r3, [ip], #-3588	; 0xe04
    101c:	530e0000 	movwpl	r0, #57344	; 0xe000
    1020:	04000009 	streq	r0, [r0], #-9
    1024:	00004c40 	andeq	r4, r0, r0, asr #24
    1028:	c20e0000 	andgt	r0, lr, #0
    102c:	0400000b 	streq	r0, [r0], #-11
    1030:	00039f41 	andeq	r9, r3, r1, asr #30
    1034:	490e0200 	stmdbmi	lr, {r9}
    1038:	04000009 	streq	r0, [r0], #-9
    103c:	0003e442 	andeq	lr, r3, r2, asr #8
    1040:	04000300 	streq	r0, [r0], #-768	; 0x300
    1044:	00000c19 	andeq	r0, r0, r9, lsl ip
    1048:	03ef4304 	mvneq	r4, #4, 6	; 0x10000000
    104c:	040d0000 	streq	r0, [sp], #-0
    1050:	04601a05 	strbteq	r1, [r0], #-2565	; 0xa05
    1054:	150e0000 	strne	r0, [lr, #-0]
    1058:	0500000b 	streq	r0, [r0, #-11]
    105c:	00005e1c 	andeq	r5, r0, ip, lsl lr
    1060:	910e0000 	mrsls	r0, (UNDEF: 14)
    1064:	0500000c 	streq	r0, [r0, #-12]
    1068:	00005e1d 	andeq	r5, r0, sp, lsl lr
    106c:	3b0e0100 	blcc	381474 <__Stack_Size+0x381074>
    1070:	0500000c 	streq	r0, [r0, #-12]
    1074:	00005e1e 	andeq	r5, r0, lr, lsl lr
    1078:	600e0200 	andvs	r0, lr, r0, lsl #4
    107c:	0500000a 	streq	r0, [r0, #-10]
    1080:	0000c41f 	andeq	ip, r0, pc, lsl r4
    1084:	04000300 	streq	r0, [r0], #-768	; 0x300
    1088:	00000a04 	andeq	r0, r0, r4, lsl #20
    108c:	04272005 	strteq	r2, [r7], #-5
    1090:	260f0000 	strcs	r0, [pc], -r0
    1094:	01000001 	tsteq	r0, r1
    1098:	0032081c 	eorseq	r0, r2, ip, lsl r8
    109c:	00008408 	andeq	r8, r0, r8, lsl #8
    10a0:	c19c0100 	orrsgt	r0, ip, r0, lsl #2
    10a4:	10000005 	andne	r0, r0, r5
    10a8:	00000cc9 	andeq	r0, r0, r9, asr #25
    10ac:	00e41e01 	rsceq	r1, r4, r1, lsl #28
    10b0:	00000000 	andeq	r0, r0, r0
    10b4:	0e110000 	cdpeq	0, 1, cr0, cr1, cr0, {0}
    10b8:	74080032 	strvc	r0, [r8], #-50	; 0x32
    10bc:	12000007 	andne	r0, r0, #7
    10c0:	08003216 	stmdaeq	r0, {r1, r2, r4, r9, ip, sp}
    10c4:	0000077b 	andeq	r0, r0, fp, ror r7
    10c8:	000004ad 	andeq	r0, r0, sp, lsr #9
    10cc:	03500113 	cmpeq	r0, #-1073741820	; 0xc0000004
    10d0:	00243c40 	eoreq	r3, r4, r0, asr #24
    10d4:	00321a11 	eorseq	r1, r2, r1, lsl sl
    10d8:	00078c08 	andeq	r8, r7, r8, lsl #24
    10dc:	322a1200 	eorcc	r1, sl, #0, 4
    10e0:	07970800 	ldreq	r0, [r7, r0, lsl #16]
    10e4:	04d00000 	ldrbeq	r0, [r0], #0
    10e8:	01130000 	tsteq	r3, r0
    10ec:	13310151 	teqne	r1, #1073741844	; 0x40000014
    10f0:	0a035001 	beq	d50fc <__Stack_Size+0xd4cfc>
    10f4:	12004008 	andne	r4, r0, #8
    10f8:	08003232 	stmdaeq	r0, {r1, r4, r5, r9, ip, sp}
    10fc:	000007ae 	andeq	r0, r0, lr, lsr #15
    1100:	000004ec 	andeq	r0, r0, ip, ror #9
    1104:	01510113 	cmpeq	r1, r3, lsl r1
    1108:	50011331 	andpl	r1, r1, r1, lsr r3
    110c:	00010c05 	andeq	r0, r1, r5, lsl #24
    1110:	14000004 	strne	r0, [r0], #-4
    1114:	0800323c 	stmdaeq	r0, {r2, r3, r4, r5, r9, ip, sp}
    1118:	000007c5 	andeq	r0, r0, r5, asr #15
    111c:	000004ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1120:	01500113 	cmpeq	r0, r3, lsl r1
    1124:	42120031 	andsmi	r0, r2, #49	; 0x31
    1128:	d6080032 			; <UNDEFINED> instruction: 0xd6080032
    112c:	12000007 	andne	r0, r0, #7
    1130:	13000005 	movwne	r0, #5
    1134:	40015001 	andmi	r5, r1, r1
    1138:	32481200 	subcc	r1, r8, #0, 4
    113c:	07e70800 	strbeq	r0, [r7, r0, lsl #16]!
    1140:	05250000 	streq	r0, [r5, #-0]!
    1144:	01130000 	tsteq	r3, r0
    1148:	00320150 	eorseq	r0, r2, r0, asr r1
    114c:	00324e12 	eorseq	r4, r2, r2, lsl lr
    1150:	0007f808 	andeq	pc, r7, r8, lsl #16
    1154:	00053800 	andeq	r3, r5, r0, lsl #16
    1158:	50011300 	andpl	r1, r1, r0, lsl #6
    115c:	12003001 	andne	r3, r0, #1
    1160:	08003254 	stmdaeq	r0, {r2, r4, r6, r9, ip, sp}
    1164:	0000080a 	andeq	r0, r0, sl, lsl #16
    1168:	0000054b 	andeq	r0, r0, fp, asr #10
    116c:	01500113 	cmpeq	r0, r3, lsl r1
    1170:	5c120030 	ldcpl	0, cr0, [r2], {48}	; 0x30
    1174:	1c080032 	stcne	0, cr0, [r8], {50}	; 0x32
    1178:	60000008 	andvs	r0, r0, r8
    117c:	13000005 	movwne	r0, #5
    1180:	0a035001 	beq	d518c <__Stack_Size+0xd4d8c>
    1184:	12000400 	andne	r0, r0, #0, 8
    1188:	08003268 	stmdaeq	r0, {r3, r5, r6, r9, ip, sp}
    118c:	0000082e 	andeq	r0, r0, lr, lsr #16
    1190:	0000057c 	andeq	r0, r0, ip, ror r5
    1194:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    1198:	1324404c 	teqne	r4, #76	; 0x4c
    119c:	40035001 	andmi	r5, r3, r1
    11a0:	1200243c 	andne	r2, r0, #60, 8	; 0x3c000000
    11a4:	0800326e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r9, ip, sp}
    11a8:	00000845 	andeq	r0, r0, r5, asr #16
    11ac:	00000590 	muleq	r0, r0, r5
    11b0:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    11b4:	12000074 	andne	r0, r0, #116	; 0x74
    11b8:	08003274 	stmdaeq	r0, {r2, r4, r5, r6, r9, ip, sp}
    11bc:	00000857 	andeq	r0, r0, r7, asr r8
    11c0:	000005a4 	andeq	r0, r0, r4, lsr #11
    11c4:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    11c8:	12003908 	andne	r3, r0, #8, 18	; 0x20000
    11cc:	0800327e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, ip, sp}
    11d0:	0000086d 	andeq	r0, r0, sp, ror #16
    11d4:	000005b7 			; <UNDEFINED> instruction: 0x000005b7
    11d8:	01500113 	cmpeq	r0, r3, lsl r1
    11dc:	82110032 	andshi	r0, r1, #50	; 0x32
    11e0:	7f080032 	svcvc	0x00080032
    11e4:	00000008 	andeq	r0, r0, r8
    11e8:	0001070f 	andeq	r0, r1, pc, lsl #14
    11ec:	8c5f0100 	ldfhie	f0, [pc], {-0}
    11f0:	4e080032 	mcrmi	0, 0, r0, cr8, cr2, {1}
    11f4:	01000000 	mrseq	r0, (UNDEF: 0)
    11f8:	00063a9c 	muleq	r6, ip, sl
    11fc:	0a7b1500 	beq	1ec6604 <__Stack_Size+0x1ec6204>
    1200:	61010000 	mrsvs	r0, (UNDEF: 1)
    1204:	00000460 	andeq	r0, r0, r0, ror #8
    1208:	126c9102 	rsbne	r9, ip, #-2147483648	; 0x80000000
    120c:	0800329a 	stmdaeq	r0, {r1, r3, r4, r7, r9, ip, sp}
    1210:	0000088b 	andeq	r0, r0, fp, lsl #17
    1214:	00000600 	andeq	r0, r0, r0, lsl #12
    1218:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    121c:	1330000a 	teqne	r0, #10
    1220:	40035001 	andmi	r5, r3, r1
    1224:	12002447 	andne	r2, r0, #1191182336	; 0x47000000
    1228:	080032a2 	stmdaeq	r0, {r1, r5, r7, r9, ip, sp}
    122c:	000008a2 	andeq	r0, r0, r2, lsr #17
    1230:	00000615 	andeq	r0, r0, r5, lsl r6
    1234:	03500113 	cmpeq	r0, #-1073741820	; 0xc0000004
    1238:	0005000a 	andeq	r0, r5, sl
    123c:	0032be12 	eorseq	fp, r2, r2, lsl lr
    1240:	0008b308 	andeq	fp, r8, r8, lsl #6
    1244:	00062900 	andeq	r2, r6, r0, lsl #18
    1248:	50011300 	andpl	r1, r1, r0, lsl #6
    124c:	00047d02 	andeq	r7, r4, r2, lsl #26
    1250:	0032d616 	eorseq	sp, r2, r6, lsl r6
    1254:	0008b308 	andeq	fp, r8, r8, lsl #6
    1258:	50011300 	andpl	r1, r1, r0, lsl #6
    125c:	00047d02 	andeq	r7, r4, r2, lsl #26
    1260:	020a0f00 	andeq	r0, sl, #0, 30
    1264:	84010000 	strhi	r0, [r1], #-0
    1268:	080032da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, ip, sp}
    126c:	00000086 	andeq	r0, r0, r6, lsl #1
    1270:	072b9c01 	streq	r9, [fp, -r1, lsl #24]!
    1274:	f3150000 	vhadd.u16	d0, d5, d0
    1278:	0100000a 	tsteq	r0, sl
    127c:	00041c86 	andeq	r1, r4, r6, lsl #25
    1280:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    1284:	0032e412 	eorseq	lr, r2, r2, lsl r4
    1288:	0008cb08 	andeq	ip, r8, r8, lsl #22
    128c:	00067100 	andeq	r7, r6, r0, lsl #2
    1290:	50011300 	andpl	r1, r1, r0, lsl #6
    1294:	00047d02 	andeq	r7, r4, r2, lsl #26
    1298:	00330012 	eorseq	r0, r3, r2, lsl r0
    129c:	0008e208 	andeq	lr, r8, r8, lsl #4
    12a0:	00068b00 	andeq	r8, r6, r0, lsl #22
    12a4:	51011300 	mrspl	r1, SP_irq
    12a8:	13047d02 	movwne	r7, #19714	; 0x4d02
    12ac:	74025001 	strvc	r5, [r2], #-1
    12b0:	16120000 	ldrne	r0, [r2], -r0
    12b4:	e2080033 	and	r0, r8, #51	; 0x33
    12b8:	a8000008 	stmdage	r0, {r3}
    12bc:	13000006 	movwne	r0, #6
    12c0:	7d055101 	stfvcs	f5, [r5, #-4]
    12c4:	22007600 	andcs	r7, r0, #0, 12
    12c8:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    12cc:	12000074 	andne	r0, r0, #116	; 0x74
    12d0:	08003332 	stmdaeq	r0, {r1, r4, r5, r8, r9, ip, sp}
    12d4:	000008e2 	andeq	r0, r0, r2, ror #17
    12d8:	000006c5 	andeq	r0, r0, r5, asr #13
    12dc:	05510113 	ldrbeq	r0, [r1, #-275]	; 0x113
    12e0:	0076007d 	rsbseq	r0, r6, sp, ror r0
    12e4:	50011322 	andpl	r1, r1, r2, lsr #6
    12e8:	00007402 	andeq	r7, r0, r2, lsl #8
    12ec:	00333a12 	eorseq	r3, r3, r2, lsl sl
    12f0:	0008fe08 	andeq	pc, r8, r8, lsl #28
    12f4:	0006de00 	andeq	sp, r6, r0, lsl #28
    12f8:	51011300 	mrspl	r1, SP_irq
    12fc:	01133101 	tsteq	r3, r1, lsl #2
    1300:	00760250 	rsbseq	r0, r6, r0, asr r2
    1304:	33421200 	movtcc	r1, #8704	; 0x2200
    1308:	08fe0800 	ldmeq	lr!, {fp}^
    130c:	06fa0000 	ldrbteq	r0, [sl], r0
    1310:	01130000 	tsteq	r3, r0
    1314:	13310151 	teqne	r1, #1073741844	; 0x40000014
    1318:	0c055001 	stceq	0, cr5, [r5], {1}
    131c:	00300400 	eorseq	r0, r0, r0, lsl #8
    1320:	334a1200 	movtcc	r1, #41472	; 0xa200
    1324:	09140800 	ldmdbeq	r4, {fp}
    1328:	07140000 	ldreq	r0, [r4, -r0]
    132c:	01130000 	tsteq	r3, r0
    1330:	00750251 	rsbseq	r0, r5, r1, asr r2
    1334:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    1338:	16000074 			; <UNDEFINED> instruction: 0x16000074
    133c:	08003352 	stmdaeq	r0, {r1, r4, r6, r8, r9, ip, sp}
    1340:	0000092a 	andeq	r0, r0, sl, lsr #18
    1344:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    1348:	01132008 	tsteq	r3, r8
    134c:	00740250 	rsbseq	r0, r4, r0, asr r2
    1350:	440f0000 	strmi	r0, [pc], #-0	; 1358 <__Stack_Size+0xf58>
    1354:	01000003 	tsteq	r0, r3
    1358:	003360a0 	eorseq	r6, r3, r0, lsr #1
    135c:	00001208 	andeq	r1, r0, r8, lsl #4
    1360:	639c0100 	orrsvs	r0, ip, #0, 2
    1364:	12000007 	andne	r0, r0, #7
    1368:	08003368 	stmdaeq	r0, {r3, r5, r6, r8, r9, ip, sp}
    136c:	00000940 	andeq	r0, r0, r0, asr #18
    1370:	00000753 	andeq	r0, r0, r3, asr r7
    1374:	01500113 	cmpeq	r0, r3, lsl r1
    1378:	72170039 	andsvc	r0, r7, #57	; 0x39
    137c:	51080033 	tstpl	r8, r3, lsr r0
    1380:	13000009 	movwne	r0, #9
    1384:	31015001 	tstcc	r1, r1
    1388:	1a180000 	bne	601390 <__Stack_Size+0x600f90>
    138c:	01000001 	tsteq	r0, r1
    1390:	003372a9 	eorseq	r7, r3, r9, lsr #5
    1394:	00002408 	andeq	r2, r0, r8, lsl #8
    1398:	199c0100 	ldmibne	ip, {r8}
    139c:	00000939 	andeq	r0, r0, r9, lsr r9
    13a0:	d11afd06 	tstle	sl, r6, lsl #26
    13a4:	0600000a 	streq	r0, [r0], -sl
    13a8:	00078cfe 	strdeq	r8, [r7], -lr
    13ac:	003a1b00 	eorseq	r1, sl, r0, lsl #22
    13b0:	1c000000 	stcne	0, cr0, [r0], {-0}
    13b4:	000009ee 	andeq	r0, r0, lr, ror #19
    13b8:	00e4ff06 	rsceq	pc, r4, r6, lsl #30
    13bc:	561d0000 	ldrpl	r0, [sp], -r0
    13c0:	0600000c 	streq	r0, [r0], -ip
    13c4:	07ae0112 			; <UNDEFINED> instruction: 0x07ae0112
    13c8:	3a1b0000 	bcc	6c13d0 <__Stack_Size+0x6c0fd0>
    13cc:	1b000000 	blne	13d4 <__Stack_Size+0xfd4>
    13d0:	000000c4 	andeq	r0, r0, r4, asr #1
    13d4:	0a961d00 	beq	fe5887dc <SCS_BASE+0x1e57a7dc>
    13d8:	13060000 	movwne	r0, #24576	; 0x6000
    13dc:	0007c501 	andeq	ip, r7, r1, lsl #10
    13e0:	003a1b00 	eorseq	r1, sl, r0, lsl #22
    13e4:	c41b0000 	ldrgt	r0, [fp], #-0
    13e8:	00000000 	andeq	r0, r0, r0
    13ec:	000adf1a 	andeq	sp, sl, sl, lsl pc
    13f0:	d6420700 	strble	r0, [r2], -r0, lsl #14
    13f4:	1b000007 	blne	1418 <__Stack_Size+0x1018>
    13f8:	000000c4 	andeq	r0, r0, r4, asr #1
    13fc:	099a1a00 	ldmibeq	sl, {r9, fp, ip}
    1400:	b6080000 	strlt	r0, [r8], -r0
    1404:	000007e7 	andeq	r0, r0, r7, ror #15
    1408:	00003a1b 	andeq	r3, r0, fp, lsl sl
    140c:	5e1a0000 	cdppl	0, 1, cr0, cr10, cr0, {0}
    1410:	0800000b 	stmdaeq	r0, {r0, r1, r3}
    1414:	0007f8b4 			; <UNDEFINED> instruction: 0x0007f8b4
    1418:	003a1b00 	eorseq	r1, sl, r0, lsl #22
    141c:	1d000000 	stcne	0, cr0, [r0, #-0]
    1420:	00000b06 	andeq	r0, r0, r6, lsl #22
    1424:	0a010606 	beq	42c44 <__Stack_Size+0x42844>
    1428:	1b000008 	blne	1450 <__Stack_Size+0x1050>
    142c:	0000003a 	andeq	r0, r0, sl, lsr r0
    1430:	09ce1d00 	stmibeq	lr, {r8, sl, fp, ip}^
    1434:	08060000 	stmdaeq	r6, {}	; <UNPREDICTABLE>
    1438:	00081c01 	andeq	r1, r8, r1, lsl #24
    143c:	003a1b00 	eorseq	r1, sl, r0, lsl #22
    1440:	1d000000 	stcne	0, cr0, [r0, #-0]
    1444:	00000b25 	andeq	r0, r0, r5, lsr #22
    1448:	2e010706 	cdpcs	7, 0, cr0, cr1, cr6, {0}
    144c:	1b000008 	blne	1474 <__Stack_Size+0x1074>
    1450:	0000003a 	andeq	r0, r0, sl, lsr r0
    1454:	09781d00 	ldmdbeq	r8!, {r8, sl, fp, ip}^
    1458:	02060000 	andeq	r0, r6, #0
    145c:	00084501 	andeq	r4, r8, r1, lsl #10
    1460:	003a1b00 	eorseq	r1, sl, r0, lsl #22
    1464:	3a1b0000 	bcc	6c146c <__Stack_Size+0x6c106c>
    1468:	00000000 	andeq	r0, r0, r0
    146c:	000c6d1d 	andeq	r6, ip, sp, lsl sp
    1470:	01030600 	tsteq	r3, r0, lsl #12
    1474:	00000857 	andeq	r0, r0, r7, asr r8
    1478:	0000c41b 	andeq	ip, r0, fp, lsl r4
    147c:	801e0000 	andshi	r0, lr, r0
    1480:	0600000b 	streq	r0, [r0], -fp
    1484:	00a40119 	adceq	r0, r4, r9, lsl r1
    1488:	086d0000 	stmdaeq	sp!, {}^	; <UNPREDICTABLE>
    148c:	5e1b0000 	cdppl	0, 1, cr0, cr11, cr0, {0}
    1490:	00000000 	andeq	r0, r0, r0
    1494:	0009281d 	andeq	r2, r9, sp, lsl r8
    1498:	01040600 	tsteq	r4, r0, lsl #12
    149c:	0000087f 	andeq	r0, r0, pc, ror r8
    14a0:	00003a1b 	andeq	r3, r0, fp, lsl sl
    14a4:	fe1f0000 	cdp2	0, 1, cr0, cr15, cr0, {0}
    14a8:	0600000b 	streq	r0, [r0], -fp
    14ac:	005e0105 	subseq	r0, lr, r5, lsl #2
    14b0:	ad1d0000 	ldcge	0, cr0, [sp, #-0]
    14b4:	0500000a 	streq	r0, [r0, #-10]
    14b8:	08a2010f 	stmiaeq	r2!, {r0, r1, r2, r3, r8}
    14bc:	3a1b0000 	bcc	6c14c4 <__Stack_Size+0x6c10c4>
    14c0:	1b000000 	blne	14c8 <__Stack_Size+0x10c8>
    14c4:	0000003a 	andeq	r0, r0, sl, lsr r0
    14c8:	0c781a00 	ldcleq	10, cr1, [r8], #-0
    14cc:	ff050000 			; <UNDEFINED> instruction: 0xff050000
    14d0:	000008b3 			; <UNDEFINED> instruction: 0x000008b3
    14d4:	00003a1b 	andeq	r3, r0, fp, lsl sl
    14d8:	351d0000 	ldrcc	r0, [sp, #-0]
    14dc:	0500000b 	streq	r0, [r0, #-11]
    14e0:	08c50100 	stmiaeq	r5, {r8}^
    14e4:	c51b0000 	ldrgt	r0, [fp, #-0]
    14e8:	00000008 	andeq	r0, r0, r8
    14ec:	04600420 	strbteq	r0, [r0], #-1056	; 0x420
    14f0:	c11a0000 	tstgt	sl, r0
    14f4:	0400000a 	streq	r0, [r0], #-10
    14f8:	0008dcdc 	ldrdeq	sp, [r8], -ip
    14fc:	08dc1b00 	ldmeq	ip, {r8, r9, fp, ip}^
    1500:	20000000 	andcs	r0, r0, r0
    1504:	00041c04 	andeq	r1, r4, r4, lsl #24
    1508:	09c41a00 	stmibeq	r4, {r9, fp, ip}^
    150c:	db040000 	blle	101514 <__Stack_Size+0x101114>
    1510:	000008f8 	strdeq	r0, [r0], -r8
    1514:	0008f81b 	andeq	pc, r8, fp, lsl r8	; <UNPREDICTABLE>
    1518:	08dc1b00 	ldmeq	ip, {r8, r9, fp, ip}^
    151c:	20000000 	andcs	r0, r0, r0
    1520:	00015b04 	andeq	r5, r1, r4, lsl #22
    1524:	09861a00 	stmibeq	r6, {r9, fp, ip}
    1528:	e8040000 	stmda	r4, {}	; <UNPREDICTABLE>
    152c:	00000914 	andeq	r0, r0, r4, lsl r9
    1530:	00003a1b 	andeq	r3, r0, fp, lsl sl
    1534:	00c41b00 	sbceq	r1, r4, r0, lsl #22
    1538:	1a000000 	bne	1540 <__Stack_Size+0x1140>
    153c:	00000b4f 	andeq	r0, r0, pc, asr #22
    1540:	092ae204 	stmdbeq	sl!, {r2, r9, sp, lr, pc}
    1544:	f81b0000 			; <UNDEFINED> instruction: 0xf81b0000
    1548:	1b000008 	blne	1570 <__Stack_Size+0x1170>
    154c:	0000004c 	andeq	r0, r0, ip, asr #32
    1550:	0a261a00 	beq	987d58 <__Stack_Size+0x987958>
    1554:	e1040000 	mrs	r0, (UNDEF: 4)
    1558:	00000940 	andeq	r0, r0, r0, asr #18
    155c:	0008f81b 	andeq	pc, r8, fp, lsl r8	; <UNPREDICTABLE>
    1560:	004c1b00 	subeq	r1, ip, r0, lsl #22
    1564:	1a000000 	bne	156c <__Stack_Size+0x116c>
    1568:	000009b2 			; <UNDEFINED> instruction: 0x000009b2
    156c:	09513809 	ldmdbeq	r1, {r0, r3, fp, ip, sp}^
    1570:	3a1b0000 	bcc	6c1578 <__Stack_Size+0x6c1178>
    1574:	00000000 	andeq	r0, r0, r0
    1578:	000b6f21 	andeq	r6, fp, r1, lsr #30
    157c:	1b3a0900 	blne	e83984 <__Stack_Size+0xe83584>
    1580:	000000c4 	andeq	r0, r0, r4, asr #1
    1584:	068e0000 	streq	r0, [lr], r0
    1588:	00040000 	andeq	r0, r4, r0
    158c:	0000048b 	andeq	r0, r0, fp, lsl #9
    1590:	00380104 	eorseq	r0, r8, r4, lsl #2
    1594:	0f010000 	svceq	0x00010000
    1598:	7200000d 	andvc	r0, r0, #13
    159c:	98000003 	stmdals	r0, {r0, r1}
    15a0:	30080033 	andcc	r0, r8, r3, lsr r0
    15a4:	77000001 	strvc	r0, [r0, -r1]
    15a8:	02000003 	andeq	r0, r0, #3
    15ac:	02650504 	rsbeq	r0, r5, #4, 10	; 0x1000000
    15b0:	02020000 	andeq	r0, r2, #0
    15b4:	00008205 	andeq	r8, r0, r5, lsl #4
    15b8:	06010200 	streq	r0, [r1], -r0, lsl #4
    15bc:	00000196 	muleq	r0, r6, r1
    15c0:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    15c4:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    15c8:	02000000 	andeq	r0, r0, #0
    15cc:	02270704 	eoreq	r0, r7, #4, 14	; 0x100000
    15d0:	75030000 	strvc	r0, [r3, #-0]
    15d4:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    15d8:	00005728 	andeq	r5, r0, r8, lsr #14
    15dc:	07020200 	streq	r0, [r2, -r0, lsl #4]
    15e0:	00000252 	andeq	r0, r0, r2, asr r2
    15e4:	00387503 	eorseq	r7, r8, r3, lsl #10
    15e8:	00682902 	rsbeq	r2, r8, r2, lsl #18
    15ec:	01020000 	mrseq	r0, (UNDEF: 2)
    15f0:	00019408 	andeq	r9, r1, r8, lsl #8
    15f4:	000d0400 	andeq	r0, sp, r0, lsl #8
    15f8:	2f020000 	svccs	0x00020000
    15fc:	0000007a 	andeq	r0, r0, sl, ror r0
    1600:	00004505 	andeq	r4, r0, r5, lsl #10
    1604:	01d90400 	bicseq	r0, r9, r0, lsl #8
    1608:	30020000 	andcc	r0, r2, r0
    160c:	0000008a 	andeq	r0, r0, sl, lsl #1
    1610:	00005705 	andeq	r5, r0, r5, lsl #14
    1614:	75760300 	ldrbvc	r0, [r6, #-768]!	; 0x300
    1618:	31020038 	tstcc	r2, r8, lsr r0
    161c:	0000009a 	muleq	r0, sl, r0
    1620:	00006805 	andeq	r6, r0, r5, lsl #16
    1624:	02010600 	andeq	r0, r1, #0, 12
    1628:	0000b439 	andeq	fp, r0, r9, lsr r4
    162c:	13050700 	movwne	r0, #22272	; 0x5700
    1630:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1634:	00544553 	subseq	r4, r4, r3, asr r5
    1638:	87040001 	strhi	r0, [r4, -r1]
    163c:	0200000b 	andeq	r0, r0, #11
    1640:	00009f39 	andeq	r9, r0, r9, lsr pc
    1644:	1a8d0400 	bne	fe34264c <SCS_BASE+0x1e33464c>
    1648:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    164c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1650:	3b020106 	blcc	81a70 <__Stack_Size+0x81670>
    1654:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1658:	000a8e07 	andeq	r8, sl, r7, lsl #28
    165c:	12070000 	andne	r0, r7, #0
    1660:	0100000c 	tsteq	r0, ip
    1664:	095c0400 	ldmdbeq	ip, {sl}^
    1668:	3b020000 	blcc	81670 <__Stack_Size+0x81270>
    166c:	000000ca 	andeq	r0, r0, sl, asr #1
    1670:	3b070402 	blcc	1c2680 <__Stack_Size+0x1c2280>
    1674:	09000003 	stmdbeq	r0, {r0, r1}
    1678:	0238031c 	eorseq	r0, r8, #28, 6	; 0x70000000
    167c:	000001af 	andeq	r0, r0, pc, lsr #3
    1680:	0052530a 	subseq	r5, r2, sl, lsl #6
    1684:	7f023a03 	svcvc	0x00023a03
    1688:	00000000 	andeq	r0, r0, r0
    168c:	0002a90b 	andeq	sl, r2, fp, lsl #18
    1690:	023b0300 	eorseq	r0, fp, #0, 6
    1694:	0000004c 	andeq	r0, r0, ip, asr #32
    1698:	52440a02 	subpl	r0, r4, #8192	; 0x2000
    169c:	023c0300 	eorseq	r0, ip, #0, 6
    16a0:	0000007f 	andeq	r0, r0, pc, ror r0
    16a4:	02b30b04 	adcseq	r0, r3, #4, 22	; 0x1000
    16a8:	3d030000 	stccc	0, cr0, [r3, #-0]
    16ac:	00004c02 	andeq	r4, r0, r2, lsl #24
    16b0:	420a0600 	andmi	r0, sl, #0, 12
    16b4:	03005252 	movweq	r5, #594	; 0x252
    16b8:	007f023e 	rsbseq	r0, pc, lr, lsr r2	; <UNPREDICTABLE>
    16bc:	0b080000 	bleq	2016c4 <__Stack_Size+0x2012c4>
    16c0:	0000008c 	andeq	r0, r0, ip, lsl #1
    16c4:	4c023f03 	stcmi	15, cr3, [r2], {3}
    16c8:	0a000000 	beq	16d0 <__Stack_Size+0x12d0>
    16cc:	3152430a 	cmpcc	r2, sl, lsl #6
    16d0:	02400300 	subeq	r0, r0, #0, 6
    16d4:	0000007f 	andeq	r0, r0, pc, ror r0
    16d8:	00960b0c 	addseq	r0, r6, ip, lsl #22
    16dc:	41030000 	mrsmi	r0, (UNDEF: 3)
    16e0:	00004c02 	andeq	r4, r0, r2, lsl #24
    16e4:	430a0e00 	movwmi	r0, #44544	; 0xae00
    16e8:	03003252 	movweq	r3, #594	; 0x252
    16ec:	007f0242 	rsbseq	r0, pc, r2, asr #4
    16f0:	0b100000 	bleq	4016f8 <__Stack_Size+0x4012f8>
    16f4:	000000a0 	andeq	r0, r0, r0, lsr #1
    16f8:	4c024303 	stcmi	3, cr4, [r2], {3}
    16fc:	12000000 	andne	r0, r0, #0
    1700:	3352430a 	cmpcc	r2, #671088640	; 0x28000000
    1704:	02440300 	subeq	r0, r4, #0, 6
    1708:	0000007f 	andeq	r0, r0, pc, ror r0
    170c:	02e10b14 	rsceq	r0, r1, #20, 22	; 0x5000
    1710:	45030000 	strmi	r0, [r3, #-0]
    1714:	00004c02 	andeq	r4, r0, r2, lsl #24
    1718:	df0b1600 	svcle	0x000b1600
    171c:	0300000c 	movweq	r0, #12
    1720:	007f0246 	rsbseq	r0, pc, r6, asr #4
    1724:	0b180000 	bleq	60172c <__Stack_Size+0x60132c>
    1728:	000000b5 	strheq	r0, [r0], -r5
    172c:	4c024703 	stcmi	7, cr4, [r2], {3}
    1730:	1a000000 	bne	1738 <__Stack_Size+0x1338>
    1734:	0d260c00 	stceq	12, cr0, [r6, #-0]
    1738:	48030000 	stmdami	r3, {}	; <UNPREDICTABLE>
    173c:	0000f102 	andeq	pc, r0, r2, lsl #2
    1740:	04100d00 	ldreq	r0, [r0], #-3328	; 0xd00
    1744:	00020c1a 	andeq	r0, r2, sl, lsl ip
    1748:	0d6d0e00 	stcleq	14, cr0, [sp, #-0]
    174c:	1c040000 	stcne	0, cr0, [r4], {-0}
    1750:	0000003a 	andeq	r0, r0, sl, lsr r0
    1754:	0d5c0e00 	ldcleq	14, cr0, [ip, #-0]
    1758:	1d040000 	stcne	0, cr0, [r4, #-0]
    175c:	0000004c 	andeq	r0, r0, ip, asr #32
    1760:	0d340e04 	ldceq	14, cr0, [r4, #-16]!
    1764:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    1768:	0000004c 	andeq	r0, r0, ip, asr #32
    176c:	0d850e06 	stceq	14, cr0, [r5, #24]
    1770:	1f040000 	svcne	0x00040000
    1774:	0000004c 	andeq	r0, r0, ip, asr #32
    1778:	0ddd0e08 	ldcleq	14, cr0, [sp, #32]
    177c:	20040000 	andcs	r0, r4, r0
    1780:	0000004c 	andeq	r0, r0, ip, asr #32
    1784:	0dc30e0a 	stcleq	14, cr0, [r3, #40]	; 0x28
    1788:	21040000 	mrscs	r0, (UNDEF: 4)
    178c:	0000004c 	andeq	r0, r0, ip, asr #32
    1790:	9704000c 	strls	r0, [r4, -ip]
    1794:	0400000d 	streq	r0, [r0], #-13
    1798:	0001bb22 	andeq	fp, r1, r2, lsr #22
    179c:	0db80f00 	ldceq	15, cr0, [r8]
    17a0:	57010000 	strpl	r0, [r1, -r0]
    17a4:	08003398 	stmdaeq	r0, {r3, r4, r7, r8, r9, ip, sp}
    17a8:	0000001c 	andeq	r0, r0, ip, lsl r0
    17ac:	026c9c01 	rsbeq	r9, ip, #256	; 0x100
    17b0:	78100000 	ldmdavc	r0, {}	; <UNPREDICTABLE>
    17b4:	0100000e 	tsteq	r0, lr
    17b8:	00005e57 	andeq	r5, r0, r7, asr lr
    17bc:	00003400 	andeq	r3, r0, r0, lsl #8
    17c0:	33a21100 			; <UNDEFINED> instruction: 0x33a21100
    17c4:	05b00800 	ldreq	r0, [r0, #2048]!	; 0x800
    17c8:	02520000 	subseq	r0, r2, #0
    17cc:	01120000 	tsteq	r2, r0
    17d0:	000c0550 	andeq	r0, ip, r0, asr r5
    17d4:	00400048 	subeq	r0, r0, r8, asr #32
    17d8:	0033aa13 	eorseq	sl, r3, r3, lsl sl
    17dc:	0005cc08 	andeq	ip, r5, r8, lsl #24
    17e0:	51011200 	mrspl	r1, R9_usr
    17e4:	12400802 	subne	r0, r0, #131072	; 0x20000
    17e8:	0c055001 	stceq	0, cr5, [r5], {1}
    17ec:	40004800 	andmi	r4, r0, r0, lsl #16
    17f0:	1d0f0000 	stcne	0, cr0, [pc, #-0]	; 17f8 <__Stack_Size+0x13f8>
    17f4:	01000002 	tsteq	r0, r2
    17f8:	0033b449 	eorseq	fp, r3, r9, asr #8
    17fc:	00001208 	andeq	r1, r0, r8, lsl #4
    1800:	9a9c0100 	bls	fe701c08 <SCS_BASE+0x1e6f3c08>
    1804:	10000002 	andne	r0, r0, r2
    1808:	00000d20 	andeq	r0, r0, r0, lsr #26
    180c:	029a4901 	addseq	r4, sl, #16384	; 0x4000
    1810:	00550000 	subseq	r0, r5, r0
    1814:	c2140000 	andsgt	r0, r4, #0
    1818:	17080033 	smladxne	r8, r3, r0, r0
    181c:	00000002 	andeq	r0, r0, r2
    1820:	005e0415 	subseq	r0, lr, r5, lsl r4
    1824:	180f0000 	stmdane	pc, {}	; <UNPREDICTABLE>
    1828:	0100000e 	tsteq	r0, lr
    182c:	0033c64e 	eorseq	ip, r3, lr, asr #12
    1830:	00001808 	andeq	r1, r0, r8, lsl #16
    1834:	ea9c0100 	b	fe701c3c <SCS_BASE+0x1e6f3c3c>
    1838:	10000002 	andne	r0, r0, r2
    183c:	00000d20 	andeq	r0, r0, r0, lsr #26
    1840:	029a4e01 	addseq	r4, sl, #1, 28
    1844:	00980000 	addseq	r0, r8, r0
    1848:	6c160000 	ldcvs	0, cr0, [r6], {-0}
    184c:	01006e65 	tsteq	r0, r5, ror #28
    1850:	00005e4e 	andeq	r5, r0, lr, asr #28
    1854:	0000cd00 	andeq	ip, r0, r0, lsl #26
    1858:	00691700 	rsbeq	r1, r9, r0, lsl #14
    185c:	02ea5001 	rsceq	r5, sl, #1
    1860:	00ee0000 	rsceq	r0, lr, r0
    1864:	d8140000 	ldmdale	r4, {}	; <UNPREDICTABLE>
    1868:	17080033 	smladxne	r8, r3, r0, r0
    186c:	00000002 	andeq	r0, r0, r2
    1870:	69050418 	stmdbvs	r5, {r3, r4, sl}
    1874:	0f00746e 	svceq	0x0000746e
    1878:	00000e71 	andeq	r0, r0, r1, ror lr
    187c:	33de6201 	bicscc	r6, lr, #268435456	; 0x10000000
    1880:	002a0800 	eoreq	r0, sl, r0, lsl #16
    1884:	9c010000 	stcls	0, cr0, [r1], {-0}
    1888:	00000346 	andeq	r0, r0, r6, asr #6
    188c:	000e6b10 	andeq	r6, lr, r0, lsl fp
    1890:	3a620100 	bcc	1881c98 <__Stack_Size+0x1881898>
    1894:	0d000000 	stceq	0, cr0, [r0, #-0]
    1898:	11000001 	tstne	r0, r1
    189c:	080033e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, ip, sp}
    18a0:	000005e6 	andeq	r0, r0, r6, ror #11
    18a4:	00000328 	andeq	r0, r0, r8, lsr #6
    18a8:	01500112 	cmpeq	r0, r2, lsl r1
    18ac:	fa110031 	blx	441978 <__Stack_Size+0x441578>
    18b0:	e6080033 			; <UNDEFINED> instruction: 0xe6080033
    18b4:	3c000005 	stccc	0, cr0, [r0], {5}
    18b8:	12000003 	andne	r0, r0, #3
    18bc:	09025001 	stmdbeq	r2, {r0, ip, lr}
    18c0:	041900fe 	ldreq	r0, [r9], #-254	; 0xfe
    18c4:	e6080034 			; <UNDEFINED> instruction: 0xe6080034
    18c8:	00000005 	andeq	r0, r0, r5
    18cc:	0001881a 	andeq	r8, r1, sl, lsl r8
    18d0:	015d0100 	cmpeq	sp, r0, lsl #2
    18d4:	0000035e 	andeq	r0, r0, lr, asr r3
    18d8:	000e6b1b 	andeq	r6, lr, fp, lsl fp
    18dc:	3a5d0100 	bcc	1741ce4 <__Stack_Size+0x17418e4>
    18e0:	00000000 	andeq	r0, r0, r0
    18e4:	0003461c 	andeq	r4, r3, ip, lsl r6
    18e8:	00340800 	eorseq	r0, r4, r0, lsl #16
    18ec:	00000a08 	andeq	r0, r0, r8, lsl #20
    18f0:	909c0100 	addsls	r0, ip, r0, lsl #2
    18f4:	1d000003 	stcne	0, cr0, [r0, #-12]
    18f8:	00000352 	andeq	r0, r0, r2, asr r3
    18fc:	00000148 	andeq	r0, r0, r8, asr #2
    1900:	0034121e 	eorseq	r1, r4, lr, lsl r2
    1904:	0002f108 	andeq	pc, r2, r8, lsl #2
    1908:	50011200 	andpl	r1, r1, r0, lsl #4
    190c:	5001f307 	andpl	pc, r1, r7, lsl #6
    1910:	1e03e80a 	cdpne	8, 0, cr14, cr3, cr10, {0}
    1914:	d30f0000 	movwle	r0, #61440	; 0xf000
    1918:	01000000 	mrseq	r0, (UNDEF: 0)
    191c:	00341219 	eorseq	r1, r4, r9, lsl r2
    1920:	00008a08 	andeq	r8, r0, r8, lsl #20
    1924:	ff9c0100 			; <UNDEFINED> instruction: 0xff9c0100
    1928:	10000004 	andne	r0, r0, r4
    192c:	00000d92 	muleq	r0, r2, sp
    1930:	005e1901 	subseq	r1, lr, r1, lsl #18
    1934:	01690000 	cmneq	r9, r0
    1938:	7c100000 	ldcvc	0, cr0, [r0], {-0}
    193c:	0100000d 	tsteq	r0, sp
    1940:	00003a19 	andeq	r3, r0, r9, lsl sl
    1944:	00018a00 	andeq	r8, r1, r0, lsl #20
    1948:	0e341f00 	cdpeq	15, 3, cr1, cr4, cr0, {0}
    194c:	1c010000 	stcne	0, cr0, [r1], {-0}
    1950:	0000020c 	andeq	r0, r0, ip, lsl #4
    1954:	20609102 	rsbcs	r9, r0, r2, lsl #2
    1958:	00000346 	andeq	r0, r0, r6, asr #6
    195c:	08003442 	stmdaeq	r0, {r1, r6, sl, ip, sp}
    1960:	00000008 	andeq	r0, r0, r8
    1964:	03ff2c01 	mvnseq	r2, #256	; 0x100
    1968:	521d0000 	andspl	r0, sp, #0
    196c:	b6000003 	strlt	r0, [r0], -r3
    1970:	13000001 	movwne	r0, #1
    1974:	0800344a 	stmdaeq	r0, {r1, r3, r6, sl, ip, sp}
    1978:	000002f1 	strdeq	r0, [r0], -r1
    197c:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    1980:	0027100a 	eoreq	r1, r7, sl
    1984:	03462000 	movteq	r2, #24576	; 0x6000
    1988:	346c0000 	strbtcc	r0, [ip], #-0
    198c:	00080800 	andeq	r0, r8, r0, lsl #16
    1990:	3b010000 	blcc	41998 <__Stack_Size+0x41598>
    1994:	0000042d 	andeq	r0, r0, sp, lsr #8
    1998:	0003521d 	andeq	r5, r3, sp, lsl r2
    199c:	0001ca00 	andeq	ip, r1, r0, lsl #20
    19a0:	34741300 	ldrbtcc	r1, [r4], #-768	; 0x300
    19a4:	02f10800 	rscseq	r0, r1, #0, 16
    19a8:	01120000 	tsteq	r2, r0
    19ac:	100a0350 	andne	r0, sl, r0, asr r3
    19b0:	11000027 	tstne	r0, r7, lsr #32
    19b4:	08003420 	stmdaeq	r0, {r5, sl, ip, sp}
    19b8:	000005f7 	strdeq	r0, [r0], -r7
    19bc:	00000441 	andeq	r0, r0, r1, asr #8
    19c0:	02500112 	subseq	r0, r0, #-2147483644	; 0x80000004
    19c4:	1100007d 	tstne	r0, sp, ror r0
    19c8:	08003442 	stmdaeq	r0, {r1, r6, sl, ip, sp}
    19cc:	0000060e 	andeq	r0, r0, lr, lsl #12
    19d0:	00000458 	andeq	r0, r0, r8, asr r4
    19d4:	05500112 	ldrbeq	r0, [r0, #-274]	; 0x112
    19d8:	0138000c 	teqeq	r8, ip
    19dc:	52110040 	andspl	r0, r1, #64	; 0x40
    19e0:	1f080034 	svcne	0x00080034
    19e4:	75000006 	strvc	r0, [r0, #-6]
    19e8:	12000004 	andne	r0, r0, #4
    19ec:	7d025101 	stfvcs	f5, [r2, #-4]
    19f0:	50011200 	andpl	r1, r1, r0, lsl #4
    19f4:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    19f8:	11004001 	tstne	r0, r1
    19fc:	0800345e 	stmdaeq	r0, {r1, r2, r3, r4, r6, sl, ip, sp}
    1a00:	00000635 	andeq	r0, r0, r5, lsr r6
    1a04:	00000498 	muleq	r0, r8, r4
    1a08:	01520112 	cmpeq	r2, r2, lsl r1
    1a0c:	51011231 	tstpl	r1, r1, lsr r2
    1a10:	05250a03 	streq	r0, [r5, #-2563]!	; 0xa03
    1a14:	05500112 	ldrbeq	r0, [r0, #-274]	; 0x112
    1a18:	0138000c 	teqeq	r8, ip
    1a1c:	6c110040 	ldcvs	0, cr0, [r1], {64}	; 0x40
    1a20:	0e080034 	mcreq	0, 0, r0, cr8, cr4, {1}
    1a24:	af000006 	svcge	0x00000006
    1a28:	12000004 	andne	r0, r0, #4
    1a2c:	0c055001 	stceq	0, cr5, [r5], {1}
    1a30:	40004800 	andmi	r4, r0, r0, lsl #16
    1a34:	347c1100 	ldrbtcc	r1, [ip], #-256	; 0x100
    1a38:	061f0800 	ldreq	r0, [pc], -r0, lsl #16
    1a3c:	04cc0000 	strbeq	r0, [ip], #0
    1a40:	01120000 	tsteq	r2, r0
    1a44:	007d0251 	rsbseq	r0, sp, r1, asr r2
    1a48:	05500112 	ldrbeq	r0, [r0, #-274]	; 0x112
    1a4c:	0048000c 	subeq	r0, r8, ip
    1a50:	88110040 	ldmdahi	r1, {r6}
    1a54:	35080034 	strcc	r0, [r8, #-52]	; 0x34
    1a58:	ef000006 	svc	0x00000006
    1a5c:	12000004 	andne	r0, r0, #4
    1a60:	31015201 	tstcc	r1, r1, lsl #4
    1a64:	03510112 	cmpeq	r1, #-2147483644	; 0x80000004
    1a68:	1205250a 	andne	r2, r5, #41943040	; 0x2800000
    1a6c:	0c055001 	stceq	0, cr5, [r5], {1}
    1a70:	40004800 	andmi	r4, r0, r0, lsl #16
    1a74:	34901300 	ldrcc	r1, [r0], #768	; 0x300
    1a78:	06500800 	ldrbeq	r0, [r0], -r0, lsl #16
    1a7c:	01120000 	tsteq	r2, r0
    1a80:	00310151 	eorseq	r0, r1, r1, asr r1
    1a84:	05682100 	strbeq	r2, [r8, #-256]!	; 0x100
    1a88:	71010000 	mrsvc	r0, (UNDEF: 1)
    1a8c:	0800349c 	stmdaeq	r0, {r2, r3, r4, r7, sl, ip, sp}
    1a90:	0000002c 	andeq	r0, r0, ip, lsr #32
    1a94:	05469c01 	strbeq	r9, [r6, #-3073]	; 0xc01
    1a98:	a8110000 	ldmdage	r1, {}	; <UNPREDICTABLE>
    1a9c:	66080034 			; <UNDEFINED> instruction: 0x66080034
    1aa0:	32000006 	andcc	r0, r0, #6
    1aa4:	12000005 	andne	r0, r0, #5
    1aa8:	0a035101 	beq	d5eb4 <__Stack_Size+0xd5ab4>
    1aac:	01120525 	tsteq	r2, r5, lsr #10
    1ab0:	000c0550 	andeq	r0, ip, r0, asr r5
    1ab4:	00400048 	subeq	r0, r0, r8, asr #32
    1ab8:	0034b413 	eorseq	fp, r4, r3, lsl r4
    1abc:	00068008 	andeq	r8, r6, r8
    1ac0:	50011200 	andpl	r1, r1, r0, lsl #4
    1ac4:	48000c05 	stmdami	r0, {r0, r2, sl, fp}
    1ac8:	00004000 	andeq	r4, r0, r0
    1acc:	00006f22 	andeq	r6, r0, r2, lsr #30
    1ad0:	6f0c0100 	svcvs	0x000c0100
    1ad4:	05000000 	streq	r0, [r0, #-0]
    1ad8:	00001003 	andeq	r1, r0, r3
    1adc:	0cf72220 	lfmeq	f2, 2, [r7], #128	; 0x80
    1ae0:	0c010000 	stceq	0, cr0, [r1], {-0}
    1ae4:	0000006f 	andeq	r0, r0, pc, rrx
    1ae8:	00280305 	eoreq	r0, r8, r5, lsl #6
    1aec:	8f232000 	svchi	0x00232000
    1af0:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    1af4:	24000005 	strcs	r0, [r0], #-5
    1af8:	000000ea 	andeq	r0, r0, sl, ror #1
    1afc:	7a22000e 	bvc	881b3c <__Stack_Size+0x88173c>
    1b00:	01000001 	tsteq	r0, r1
    1b04:	0005890f 	andeq	r8, r5, pc, lsl #18
    1b08:	18030500 	stmdane	r3, {r8, sl}
    1b0c:	05200000 	streq	r0, [r0, #-0]!
    1b10:	00000568 	andeq	r0, r0, r8, ror #10
    1b14:	00023922 	andeq	r3, r2, r2, lsr #18
    1b18:	8f130100 	svchi	0x00130100
    1b1c:	05000000 	streq	r0, [r0, #-0]
    1b20:	00002703 	andeq	r2, r0, r3, lsl #14
    1b24:	0dfa2220 	lfmeq	f2, 2, [sl, #128]!	; 0x80
    1b28:	12010000 	andne	r0, r1, #0
    1b2c:	0000006f 	andeq	r0, r0, pc, rrx
    1b30:	00140305 	andseq	r0, r4, r5, lsl #6
    1b34:	4d252000 	stcmi	0, cr2, [r5, #-0]
    1b38:	0400000d 	streq	r0, [r0], #-13
    1b3c:	0005c6ec 	andeq	ip, r5, ip, ror #13
    1b40:	05c62600 	strbeq	r2, [r6, #1536]	; 0x600
    1b44:	4c260000 	stcmi	0, cr0, [r6], #-0
    1b48:	00000000 	andeq	r0, r0, r0
    1b4c:	01af0415 			; <UNDEFINED> instruction: 0x01af0415
    1b50:	20270000 	eorcs	r0, r7, r0
    1b54:	0400000e 	streq	r0, [r0], #-14
    1b58:	0000b4f6 	strdeq	fp, [r0], -r6
    1b5c:	0005e600 	andeq	lr, r5, r0, lsl #12
    1b60:	05c62600 	strbeq	r2, [r6, #1536]	; 0x600
    1b64:	4c260000 	stcmi	0, cr0, [r6], #-0
    1b68:	00000000 	andeq	r0, r0, r0
    1b6c:	000ce425 	andeq	lr, ip, r5, lsr #8
    1b70:	f7390500 			; <UNDEFINED> instruction: 0xf7390500
    1b74:	26000005 	strcs	r0, [r0], -r5
    1b78:	0000003a 	andeq	r0, r0, sl, lsr r0
    1b7c:	0e5a2500 	cdpeq	5, 5, cr2, cr10, cr0, {0}
    1b80:	e1040000 	mrs	r0, (UNDEF: 4)
    1b84:	00000608 	andeq	r0, r0, r8, lsl #12
    1b88:	00060826 	andeq	r0, r6, r6, lsr #16
    1b8c:	04150000 	ldreq	r0, [r5], #-0
    1b90:	0000020c 	andeq	r0, r0, ip, lsl #4
    1b94:	000e0b25 	andeq	r0, lr, r5, lsr #22
    1b98:	1fdf0400 	svcne	0x00df0400
    1b9c:	26000006 	strcs	r0, [r0], -r6
    1ba0:	000005c6 	andeq	r0, r0, r6, asr #11
    1ba4:	0d042500 	cfstr32eq	mvfx2, [r4, #-0]
    1ba8:	e0040000 	and	r0, r4, r0
    1bac:	00000635 	andeq	r0, r0, r5, lsr r6
    1bb0:	0005c626 	andeq	ip, r5, r6, lsr #12
    1bb4:	06082600 	streq	r2, [r8], -r0, lsl #12
    1bb8:	25000000 	strcs	r0, [r0, #-0]
    1bbc:	00000da9 	andeq	r0, r0, r9, lsr #27
    1bc0:	0650e504 	ldrbeq	lr, [r0], -r4, lsl #10
    1bc4:	c6260000 	strtgt	r0, [r6], -r0
    1bc8:	26000005 	strcs	r0, [r0], -r5
    1bcc:	0000004c 	andeq	r0, r0, ip, asr #32
    1bd0:	0000df26 	andeq	sp, r0, r6, lsr #30
    1bd4:	43250000 	teqmi	r5, #0
    1bd8:	0400000d 	streq	r0, [r0], #-13
    1bdc:	000666e4 	andeq	r6, r6, r4, ror #13
    1be0:	05c62600 	strbeq	r2, [r6, #1536]	; 0x600
    1be4:	df260000 	svcle	0x00260000
    1be8:	00000000 	andeq	r0, r0, r0
    1bec:	000de827 	andeq	lr, sp, r7, lsr #16
    1bf0:	bff80400 	svclt	0x00f80400
    1bf4:	80000000 	andhi	r0, r0, r0
    1bf8:	26000006 	strcs	r0, [r0], -r6
    1bfc:	000005c6 	andeq	r0, r0, r6, asr #11
    1c00:	00004c26 	andeq	r4, r0, r6, lsr #24
    1c04:	48280000 	stmdami	r8!, {}	; <UNPREDICTABLE>
    1c08:	0400000e 	streq	r0, [r0], #-14
    1c0c:	00004ced 	andeq	r4, r0, sp, ror #25
    1c10:	05c62600 	strbeq	r2, [r6, #1536]	; 0x600
    1c14:	00000000 	andeq	r0, r0, r0
    1c18:	000006d8 	ldrdeq	r0, [r0], -r8
    1c1c:	06bc0004 	ldrteq	r0, [ip], r4
    1c20:	01040000 	mrseq	r0, (UNDEF: 4)
    1c24:	00000038 	andeq	r0, r0, r8, lsr r0
    1c28:	000ec501 	andeq	ip, lr, r1, lsl #10
    1c2c:	00037200 	andeq	r7, r3, r0, lsl #4
    1c30:	0034c800 	eorseq	ip, r4, r0, lsl #16
    1c34:	00018008 	andeq	r8, r1, r8
    1c38:	00048200 	andeq	r8, r4, r0, lsl #4
    1c3c:	05040200 	streq	r0, [r4, #-512]	; 0x200
    1c40:	00000265 	andeq	r0, r0, r5, ror #4
    1c44:	82050202 	andhi	r0, r5, #536870912	; 0x20000000
    1c48:	02000000 	andeq	r0, r0, #0
    1c4c:	01960601 	orrseq	r0, r6, r1, lsl #12
    1c50:	75030000 	strvc	r0, [r3, #-0]
    1c54:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    1c58:	00004527 	andeq	r4, r0, r7, lsr #10
    1c5c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1c60:	00000227 	andeq	r0, r0, r7, lsr #4
    1c64:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    1c68:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    1c6c:	02000000 	andeq	r0, r0, #0
    1c70:	02520702 	subseq	r0, r2, #524288	; 0x80000
    1c74:	75030000 	strvc	r0, [r3, #-0]
    1c78:	29020038 	stmdbcs	r2, {r3, r4, r5}
    1c7c:	00000068 	andeq	r0, r0, r8, rrx
    1c80:	94080102 	strls	r0, [r8], #-258	; 0x102
    1c84:	04000001 	streq	r0, [r0], #-1
    1c88:	0000000d 	andeq	r0, r0, sp
    1c8c:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    1c90:	45050000 	strmi	r0, [r5, #-0]
    1c94:	04000000 	streq	r0, [r0], #-0
    1c98:	000001d9 	ldrdeq	r0, [r0], -r9
    1c9c:	008a3002 	addeq	r3, sl, r2
    1ca0:	57050000 	strpl	r0, [r5, -r0]
    1ca4:	03000000 	movweq	r0, #0
    1ca8:	00387576 	eorseq	r7, r8, r6, ror r5
    1cac:	009a3102 	addseq	r3, sl, r2, lsl #2
    1cb0:	68050000 	stmdavs	r5, {}	; <UNPREDICTABLE>
    1cb4:	06000000 	streq	r0, [r0], -r0
    1cb8:	b4390201 	ldrtlt	r0, [r9], #-513	; 0x201
    1cbc:	07000000 	streq	r0, [r0, -r0]
    1cc0:	00001305 	andeq	r1, r0, r5, lsl #6
    1cc4:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
    1cc8:	00010054 	andeq	r0, r1, r4, asr r0
    1ccc:	000b8704 	andeq	r8, fp, r4, lsl #14
    1cd0:	9f390200 	svcls	0x00390200
    1cd4:	04000000 	streq	r0, [r0], #-0
    1cd8:	00001a8d 	andeq	r1, r0, sp, lsl #21
    1cdc:	009f3902 	addseq	r3, pc, r2, lsl #18
    1ce0:	01060000 	mrseq	r0, (UNDEF: 6)
    1ce4:	00df3b02 	sbcseq	r3, pc, r2, lsl #22
    1ce8:	8e070000 	cdphi	0, 0, cr0, cr7, cr0, {0}
    1cec:	0000000a 	andeq	r0, r0, sl
    1cf0:	000c1207 	andeq	r1, ip, r7, lsl #4
    1cf4:	04000100 	streq	r0, [r0], #-256	; 0x100
    1cf8:	0000095c 	andeq	r0, r0, ip, asr r9
    1cfc:	00ca3b02 	sbceq	r3, sl, r2, lsl #22
    1d00:	04020000 	streq	r0, [r2], #-0
    1d04:	00033b07 	andeq	r3, r3, r7, lsl #22
    1d08:	031c0900 	tsteq	ip, #0, 18
    1d0c:	0156014e 	cmpeq	r6, lr, asr #2
    1d10:	430a0000 	movwmi	r0, #40960	; 0xa000
    1d14:	03004c52 	movweq	r4, #3154	; 0xc52
    1d18:	006f0150 	rsbeq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    1d1c:	0a000000 	beq	1d24 <__Stack_Size+0x1924>
    1d20:	00485243 	subeq	r5, r8, r3, asr #4
    1d24:	6f015103 	svcvs	0x00015103
    1d28:	04000000 	streq	r0, [r0], #-0
    1d2c:	5244490a 	subpl	r4, r4, #163840	; 0x28000
    1d30:	01520300 	cmpeq	r2, r0, lsl #6
    1d34:	0000006f 	andeq	r0, r0, pc, rrx
    1d38:	444f0a08 	strbmi	r0, [pc], #-2568	; 1d40 <__Stack_Size+0x1940>
    1d3c:	53030052 	movwpl	r0, #12370	; 0x3052
    1d40:	00006f01 	andeq	r6, r0, r1, lsl #30
    1d44:	440b0c00 	strmi	r0, [fp], #-3072	; 0xc00
    1d48:	03000009 	movweq	r0, #9
    1d4c:	006f0154 	rsbeq	r0, pc, r4, asr r1	; <UNPREDICTABLE>
    1d50:	0a100000 	beq	401d58 <__Stack_Size+0x401958>
    1d54:	00525242 	subseq	r5, r2, r2, asr #4
    1d58:	6f015503 	svcvs	0x00015503
    1d5c:	14000000 	strne	r0, [r0], #-0
    1d60:	000cda0b 	andeq	sp, ip, fp, lsl #20
    1d64:	01560300 	cmpeq	r6, r0, lsl #6
    1d68:	0000006f 	andeq	r0, r0, pc, rrx
    1d6c:	e00c0018 	and	r0, ip, r8, lsl r0
    1d70:	0300000b 	movweq	r0, #11
    1d74:	00f10157 	rscseq	r0, r1, r7, asr r1
    1d78:	1c090000 	stcne	0, cr0, [r9], {-0}
    1d7c:	20023803 	andcs	r3, r2, r3, lsl #16
    1d80:	0a000002 	beq	1d90 <__Stack_Size+0x1990>
    1d84:	03005253 	movweq	r5, #595	; 0x253
    1d88:	007f023a 	rsbseq	r0, pc, sl, lsr r2	; <UNPREDICTABLE>
    1d8c:	0b000000 	bleq	1d94 <__Stack_Size+0x1994>
    1d90:	000002a9 	andeq	r0, r0, r9, lsr #5
    1d94:	4c023b03 	stcmi	11, cr3, [r2], {3}
    1d98:	02000000 	andeq	r0, r0, #0
    1d9c:	0052440a 	subseq	r4, r2, sl, lsl #8
    1da0:	7f023c03 	svcvc	0x00023c03
    1da4:	04000000 	streq	r0, [r0], #-0
    1da8:	0002b30b 	andeq	fp, r2, fp, lsl #6
    1dac:	023d0300 	eorseq	r0, sp, #0, 6
    1db0:	0000004c 	andeq	r0, r0, ip, asr #32
    1db4:	52420a06 	subpl	r0, r2, #24576	; 0x6000
    1db8:	3e030052 	mcrcc	0, 0, r0, cr3, cr2, {2}
    1dbc:	00007f02 	andeq	r7, r0, r2, lsl #30
    1dc0:	8c0b0800 	stchi	8, cr0, [fp], {-0}
    1dc4:	03000000 	movweq	r0, #0
    1dc8:	004c023f 	subeq	r0, ip, pc, lsr r2
    1dcc:	0a0a0000 	beq	281dd4 <__Stack_Size+0x2819d4>
    1dd0:	00315243 	eorseq	r5, r1, r3, asr #4
    1dd4:	7f024003 	svcvc	0x00024003
    1dd8:	0c000000 	stceq	0, cr0, [r0], {-0}
    1ddc:	0000960b 	andeq	r9, r0, fp, lsl #12
    1de0:	02410300 	subeq	r0, r1, #0, 6
    1de4:	0000004c 	andeq	r0, r0, ip, asr #32
    1de8:	52430a0e 	subpl	r0, r3, #57344	; 0xe000
    1dec:	42030032 	andmi	r0, r3, #50	; 0x32
    1df0:	00007f02 	andeq	r7, r0, r2, lsl #30
    1df4:	a00b1000 	andge	r1, fp, r0
    1df8:	03000000 	movweq	r0, #0
    1dfc:	004c0243 	subeq	r0, ip, r3, asr #4
    1e00:	0a120000 	beq	481e08 <__Stack_Size+0x481a08>
    1e04:	00335243 	eorseq	r5, r3, r3, asr #4
    1e08:	7f024403 	svcvc	0x00024403
    1e0c:	14000000 	strne	r0, [r0], #-0
    1e10:	0002e10b 	andeq	lr, r2, fp, lsl #2
    1e14:	02450300 	subeq	r0, r5, #0, 6
    1e18:	0000004c 	andeq	r0, r0, ip, asr #32
    1e1c:	0cdf0b16 	vldmiaeq	pc, {d16-d26}
    1e20:	46030000 	strmi	r0, [r3], -r0
    1e24:	00007f02 	andeq	r7, r0, r2, lsl #30
    1e28:	b50b1800 	strlt	r1, [fp, #-2048]	; 0x800
    1e2c:	03000000 	movweq	r0, #0
    1e30:	004c0247 	subeq	r0, ip, r7, asr #4
    1e34:	001a0000 	andseq	r0, sl, r0
    1e38:	000d260c 	andeq	r2, sp, ip, lsl #12
    1e3c:	02480300 	subeq	r0, r8, #0, 6
    1e40:	00000162 	andeq	r0, r0, r2, ror #2
    1e44:	1a04100d 	bne	105e80 <__Stack_Size+0x105a80>
    1e48:	0000027d 	andeq	r0, r0, sp, ror r2
    1e4c:	000d6d0e 	andeq	r6, sp, lr, lsl #26
    1e50:	3a1c0400 	bcc	702e58 <__Stack_Size+0x702a58>
    1e54:	00000000 	andeq	r0, r0, r0
    1e58:	000d5c0e 	andeq	r5, sp, lr, lsl #24
    1e5c:	4c1d0400 	cfldrsmi	mvf0, [sp], {-0}
    1e60:	04000000 	streq	r0, [r0], #-0
    1e64:	000d340e 	andeq	r3, sp, lr, lsl #8
    1e68:	4c1e0400 	cfldrsmi	mvf0, [lr], {-0}
    1e6c:	06000000 	streq	r0, [r0], -r0
    1e70:	000d850e 	andeq	r8, sp, lr, lsl #10
    1e74:	4c1f0400 	cfldrsmi	mvf0, [pc], {-0}
    1e78:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1e7c:	000ddd0e 	andeq	sp, sp, lr, lsl #26
    1e80:	4c200400 	cfstrsmi	mvf0, [r0], #-0
    1e84:	0a000000 	beq	1e8c <__Stack_Size+0x1a8c>
    1e88:	000dc30e 	andeq	ip, sp, lr, lsl #6
    1e8c:	4c210400 	cfstrsmi	mvf0, [r1], #-0
    1e90:	0c000000 	stceq	0, cr0, [r0], {-0}
    1e94:	0d970400 	cfldrseq	mvf0, [r7]
    1e98:	22040000 	andcs	r0, r4, #0
    1e9c:	0000022c 	andeq	r0, r0, ip, lsr #4
    1ea0:	000e810f 	andeq	r8, lr, pc, lsl #2
    1ea4:	c8630100 	stmdagt	r3!, {r8}^
    1ea8:	44080034 	strmi	r0, [r8], #-52	; 0x34
    1eac:	01000000 	mrseq	r0, (UNDEF: 0)
    1eb0:	0003559c 	muleq	r3, ip, r5
    1eb4:	2ba01000 	blcs	fe805ebc <SCS_BASE+0x1e7f7ebc>
    1eb8:	63010000 	movwvs	r0, #4096	; 0x1000
    1ebc:	0000005e 	andeq	r0, r0, lr, asr r0
    1ec0:	000001de 	ldrdeq	r0, [r0], -lr
    1ec4:	0034d411 	eorseq	sp, r4, r1, lsl r4
    1ec8:	0005c808 	andeq	ip, r5, r8, lsl #16
    1ecc:	0002c900 	andeq	ip, r2, r0, lsl #18
    1ed0:	51011200 	mrspl	r1, R9_usr
    1ed4:	12200802 	eorne	r0, r0, #131072	; 0x20000
    1ed8:	0c055001 	stceq	0, cr5, [r5], {1}
    1edc:	40010c00 	andmi	r0, r1, r0, lsl #24
    1ee0:	34dc1100 	ldrbcc	r1, [ip], #256	; 0x100
    1ee4:	05e40800 	strbeq	r0, [r4, #2048]!	; 0x800
    1ee8:	02e50000 	rsceq	r0, r5, #0
    1eec:	01120000 	tsteq	r2, r0
    1ef0:	12400151 	subne	r0, r0, #1073741844	; 0x40000014
    1ef4:	0c055001 	stceq	0, cr5, [r5], {1}
    1ef8:	40010c00 	andmi	r0, r1, r0, lsl #24
    1efc:	34e41100 	strbtcc	r1, [r4], #256	; 0x100
    1f00:	05fa0800 	ldrbeq	r0, [sl, #2048]!	; 0x800
    1f04:	03020000 	movweq	r0, #8192	; 0x2000
    1f08:	01120000 	tsteq	r2, r0
    1f0c:	00740251 	rsbseq	r0, r4, r1, asr r2
    1f10:	05500112 	ldrbeq	r0, [r0, #-274]	; 0x112
    1f14:	0138000c 	teqeq	r8, ip
    1f18:	ec110040 	ldc	0, cr0, [r1], {64}	; 0x40
    1f1c:	16080034 			; <UNDEFINED> instruction: 0x16080034
    1f20:	1f000006 	svcne	0x00000006
    1f24:	12000003 	andne	r0, r0, #3
    1f28:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    1f2c:	50011240 	andpl	r1, r1, r0, asr #4
    1f30:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    1f34:	11004001 	tstne	r0, r1
    1f38:	080034f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sl, ip, sp}
    1f3c:	000005c8 	andeq	r0, r0, r8, asr #11
    1f40:	0000033b 	andeq	r0, r0, fp, lsr r3
    1f44:	01510112 	cmpeq	r1, r2, lsl r1
    1f48:	50011240 	andpl	r1, r1, r0, asr #4
    1f4c:	0c000c05 	stceq	12, cr0, [r0], {5}
    1f50:	13004001 	movwne	r4, #1
    1f54:	08003504 	stmdaeq	r0, {r2, r8, sl, ip, sp}
    1f58:	000005e4 	andeq	r0, r0, r4, ror #11
    1f5c:	02510112 	subseq	r0, r1, #-2147483644	; 0x80000004
    1f60:	01122008 	tsteq	r2, r8
    1f64:	000c0550 	andeq	r0, ip, r0, asr r5
    1f68:	0040010c 	subeq	r0, r0, ip, lsl #2
    1f6c:	0ea00f00 	cdpeq	15, 10, cr0, cr0, cr0, {0}
    1f70:	2f010000 	svccs	0x00010000
    1f74:	0800350c 	stmdaeq	r0, {r2, r3, r8, sl, ip, sp}
    1f78:	0000005c 	andeq	r0, r0, ip, asr r0
    1f7c:	03bd9c01 			; <UNDEFINED> instruction: 0x03bd9c01
    1f80:	d3100000 	tstle	r0, #0
    1f84:	0100000e 	tsteq	r0, lr
    1f88:	00005e2f 	andeq	r5, r0, pc, lsr #28
    1f8c:	0001ff00 	andeq	pc, r1, r0, lsl #30
    1f90:	64611400 	strbtvs	r1, [r1], #-1024	; 0x400
    1f94:	2f010064 	svccs	0x00010064
    1f98:	0000005e 	andeq	r0, r0, lr, asr r0
    1f9c:	0000022f 	andeq	r0, r0, pc, lsr #4
    1fa0:	002ba010 	eoreq	sl, fp, r0, lsl r0
    1fa4:	4c2f0100 	stfmis	f0, [pc], #-0	; 1fac <__Stack_Size+0x1bac>
    1fa8:	5f000000 	svcpl	0x00000000
    1fac:	15000002 	strne	r0, [r0, #-2]
    1fb0:	31010069 	tstcc	r1, r9, rrx
    1fb4:	0000004c 	andeq	r0, r0, ip, asr #32
    1fb8:	00000280 	andeq	r0, r0, r0, lsl #5
    1fbc:	000e8816 	andeq	r8, lr, r6, lsl r8
    1fc0:	4c310100 	ldfmis	f0, [r1], #-0
    1fc4:	0f000000 	svceq	0x00000000
    1fc8:	17000003 	strne	r0, [r0, -r3]
    1fcc:	08003550 	stmdaeq	r0, {r4, r6, r8, sl, ip, sp}
    1fd0:	00000288 	andeq	r0, r0, r8, lsl #5
    1fd4:	0efe0f00 	cdpeq	15, 15, cr0, cr14, cr0, {0}
    1fd8:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    1fdc:	08003568 	stmdaeq	r0, {r3, r5, r6, r8, sl, ip, sp}
    1fe0:	00000054 	andeq	r0, r0, r4, asr r0
    1fe4:	04259c01 	strteq	r9, [r5], #-3073	; 0xc01
    1fe8:	d3100000 	tstle	r0, #0
    1fec:	0100000e 	tsteq	r0, lr
    1ff0:	00005e79 	andeq	r5, r0, r9, ror lr
    1ff4:	00034700 	andeq	r4, r3, r0, lsl #14
    1ff8:	64611400 	strbtvs	r1, [r1], #-1024	; 0x400
    1ffc:	79010064 	stmdbvc	r1, {r2, r5, r6}
    2000:	0000005e 	andeq	r0, r0, lr, asr r0
    2004:	00000368 	andeq	r0, r0, r8, ror #6
    2008:	01006915 	tsteq	r0, r5, lsl r9
    200c:	00005e7c 	andeq	r5, r0, ip, ror lr
    2010:	00039800 	andeq	r9, r3, r0, lsl #16
    2014:	0e881600 	cdpeq	6, 8, cr1, cr8, cr0, {0}
    2018:	7c010000 	stcvc	0, cr0, [r1], {-0}
    201c:	0000005e 	andeq	r0, r0, lr, asr r0
    2020:	000003f4 	strdeq	r0, [r0], -r4
    2024:	0035aa17 	eorseq	sl, r5, r7, lsl sl
    2028:	00028808 	andeq	r8, r2, r8, lsl #16
    202c:	35b81300 	ldrcc	r1, [r8, #768]!	; 0x300
    2030:	06300800 	ldrteq	r0, [r0], -r0, lsl #16
    2034:	01120000 	tsteq	r2, r0
    2038:	003a0150 	eorseq	r0, sl, r0, asr r1
    203c:	03ed0f00 	mvneq	r0, #0, 30
    2040:	ab010000 	blge	42048 <__Stack_Size+0x41c48>
    2044:	080035bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, ip, sp}
    2048:	00000030 	andeq	r0, r0, r0, lsr r0
    204c:	046c9c01 	strbteq	r9, [ip], #-3073	; 0xc01
    2050:	c8110000 	ldmdagt	r1, {}	; <UNPREDICTABLE>
    2054:	41080035 	tstmi	r8, r5, lsr r0
    2058:	58000006 	stmdapl	r0, {r1, r2}
    205c:	12000004 	andne	r0, r0, #4
    2060:	0a035101 	beq	d646c <__Stack_Size+0xd606c>
    2064:	01120525 	tsteq	r2, r5, lsr #10
    2068:	000c0550 	andeq	r0, ip, r0, asr r5
    206c:	00400138 	subeq	r0, r0, r8, lsr r1
    2070:	0035d418 	eorseq	sp, r5, r8, lsl r4
    2074:	00065b08 	andeq	r5, r6, r8, lsl #22
    2078:	50011200 	andpl	r1, r1, r0, lsl #4
    207c:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    2080:	00004001 	andeq	r4, r0, r1
    2084:	000ed90f 	andeq	sp, lr, pc, lsl #18
    2088:	ecb70100 	ldfs	f0, [r7]
    208c:	58080035 	stmdapl	r8, {r0, r2, r4, r5}
    2090:	01000000 	mrseq	r0, (UNDEF: 0)
    2094:	0005299c 	muleq	r5, ip, r9
    2098:	0d7c1000 	ldcleq	0, cr1, [ip, #-0]
    209c:	b7010000 	strlt	r0, [r1, -r0]
    20a0:	0000003a 	andeq	r0, r0, sl, lsr r0
    20a4:	0000042c 	andeq	r0, r0, ip, lsr #8
    20a8:	000e3419 	andeq	r3, lr, r9, lsl r4
    20ac:	7dba0100 	ldfvcs	f0, [sl]
    20b0:	02000002 	andeq	r0, r0, #2
    20b4:	f6116891 			; <UNDEFINED> instruction: 0xf6116891
    20b8:	70080035 	andvc	r0, r8, r5, lsr r0
    20bc:	b2000006 	andlt	r0, r0, #6
    20c0:	12000004 	andne	r0, r0, #4
    20c4:	7d025001 	stcvc	0, cr5, [r2, #-4]
    20c8:	18110000 	ldmdane	r1, {}	; <UNPREDICTABLE>
    20cc:	87080036 	smladxhi	r8, r6, r0, r0
    20d0:	c6000006 	strgt	r0, [r0], -r6
    20d4:	12000004 	andne	r0, r0, #4
    20d8:	74025001 	strvc	r5, [r2], #-1
    20dc:	1e110000 	cdpne	0, 1, cr0, cr1, cr0, {0}
    20e0:	30080036 	andcc	r0, r8, r6, lsr r0
    20e4:	d9000006 	stmdble	r0, {r1, r2}
    20e8:	12000004 	andne	r0, r0, #4
    20ec:	3a015001 	bcc	560f8 <__Stack_Size+0x55cf8>
    20f0:	36261100 	strtcc	r1, [r6], -r0, lsl #2
    20f4:	06980800 	ldreq	r0, [r8], r0, lsl #16
    20f8:	04f30000 	ldrbteq	r0, [r3], #0
    20fc:	01120000 	tsteq	r2, r0
    2100:	007d0251 	rsbseq	r0, sp, r1, asr r2
    2104:	02500112 	subseq	r0, r0, #-2147483644	; 0x80000004
    2108:	11000074 	tstne	r0, r4, ror r0
    210c:	08003632 	stmdaeq	r0, {r1, r4, r5, r9, sl, ip, sp}
    2110:	000006ae 	andeq	r0, r0, lr, lsr #13
    2114:	00000513 	andeq	r0, r0, r3, lsl r5
    2118:	01520112 	cmpeq	r2, r2, lsl r1
    211c:	51011231 	tstpl	r1, r1, lsr r2
    2120:	05250a03 	streq	r0, [r5, #-2563]!	; 0xa03
    2124:	02500112 	subseq	r0, r0, #-2147483644	; 0x80000004
    2128:	18000074 	stmdane	r0, {r2, r4, r5, r6}
    212c:	0800363a 	stmdaeq	r0, {r1, r3, r4, r5, r9, sl, ip, sp}
    2130:	000006c9 	andeq	r0, r0, r9, asr #13
    2134:	01510112 	cmpeq	r1, r2, lsl r1
    2138:	50011231 	andpl	r1, r1, r1, lsr r2
    213c:	00007402 	andeq	r7, r0, r2, lsl #8
    2140:	001e0f00 	andseq	r0, lr, r0, lsl #30
    2144:	27010000 	strcs	r0, [r1, -r0]
    2148:	08003644 	stmdaeq	r0, {r2, r6, r9, sl, ip, sp}
    214c:	00000004 	andeq	r0, r0, r4
    2150:	055f9c01 	ldrbeq	r9, [pc, #-3073]	; 1557 <__Stack_Size+0x1157>
    2154:	c0100000 	andsgt	r0, r0, r0
    2158:	0100000e 	tsteq	r0, lr
    215c:	00003a27 	andeq	r3, r0, r7, lsr #20
    2160:	00046400 	andeq	r6, r4, r0, lsl #8
    2164:	36481300 	strbcc	r1, [r8], -r0, lsl #6
    2168:	046c0800 	strbteq	r0, [ip], #-2048	; 0x800
    216c:	01120000 	tsteq	r2, r0
    2170:	01f30350 	mvnseq	r0, r0, asr r3
    2174:	1a000050 	bne	22bc <__Stack_Size+0x1ebc>
    2178:	0000008f 	andeq	r0, r0, pc, lsl #1
    217c:	0000056f 	andeq	r0, r0, pc, ror #10
    2180:	0000ea1b 	andeq	lr, r0, fp, lsl sl
    2184:	1c000e00 	stcne	14, cr0, [r0], {-0}
    2188:	0000015e 	andeq	r0, r0, lr, asr r1
    218c:	05801b01 	streq	r1, [r0, #2817]	; 0xb01
    2190:	03050000 	movweq	r0, #20480	; 0x5000
    2194:	20000040 	andcs	r0, r0, r0, asr #32
    2198:	00055f05 	andeq	r5, r5, r5, lsl #30
    219c:	005e1a00 	subseq	r1, lr, r0, lsl #20
    21a0:	05950000 	ldreq	r0, [r5]
    21a4:	ea1b0000 	b	6c21ac <__Stack_Size+0x6c1dac>
    21a8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    21ac:	0e911c00 	cdpeq	12, 9, cr1, cr1, cr0, {0}
    21b0:	1c010000 	stcne	0, cr0, [r1], {-0}
    21b4:	00000585 	andeq	r0, r0, r5, lsl #11
    21b8:	002c0305 	eoreq	r0, ip, r5, lsl #6
    21bc:	ae1c2000 	cdpge	0, 1, cr2, cr12, cr0, {0}
    21c0:	0100000e 	tsteq	r0, lr
    21c4:	00006f1f 	andeq	r6, r0, pc, lsl pc
    21c8:	3c030500 	cfstr32cc	mvfx0, [r3], {-0}
    21cc:	1c200000 	stcne	0, cr0, [r0], #-0
    21d0:	00000eec 	andeq	r0, r0, ip, ror #29
    21d4:	003a2001 	eorseq	r2, sl, r1
    21d8:	03050000 	movweq	r0, #20480	; 0x5000
    21dc:	20000050 	andcs	r0, r0, r0, asr r0
    21e0:	000b4f1d 	andeq	r4, fp, sp, lsl pc
    21e4:	dee20500 	cdple	5, 14, cr0, cr2, cr0, {0}
    21e8:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
    21ec:	000005de 	ldrdeq	r0, [r0], -lr
    21f0:	00004c1e 	andeq	r4, r0, lr, lsl ip
    21f4:	041f0000 	ldreq	r0, [pc], #-0	; 21fc <__Stack_Size+0x1dfc>
    21f8:	00000156 	andeq	r0, r0, r6, asr r1
    21fc:	000a261d 	andeq	r2, sl, sp, lsl r6
    2200:	fae10500 	blx	ff843608 <SCS_BASE+0x1f835608>
    2204:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
    2208:	000005de 	ldrdeq	r0, [r0], -lr
    220c:	00004c1e 	andeq	r4, r0, lr, lsl ip
    2210:	4d1d0000 	ldcmi	0, cr0, [sp, #-0]
    2214:	0400000d 	streq	r0, [r0], #-13
    2218:	000610ec 	andeq	r1, r6, ip, ror #1
    221c:	06101e00 	ldreq	r1, [r0], -r0, lsl #28
    2220:	4c1e0000 	ldcmi	0, cr0, [lr], {-0}
    2224:	00000000 	andeq	r0, r0, r0
    2228:	0220041f 	eoreq	r0, r0, #520093696	; 0x1f000000
    222c:	20200000 	eorcs	r0, r0, r0
    2230:	0400000e 	streq	r0, [r0], #-14
    2234:	0000b4f6 	strdeq	fp, [r0], -r6
    2238:	00063000 	andeq	r3, r6, r0
    223c:	06101e00 	ldreq	r1, [r0], -r0, lsl #28
    2240:	4c1e0000 	ldcmi	0, cr0, [lr], {-0}
    2244:	00000000 	andeq	r0, r0, r0
    2248:	0001881d 	andeq	r8, r1, sp, lsl r8
    224c:	41160600 	tstmi	r6, r0, lsl #12
    2250:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    2254:	0000003a 	andeq	r0, r0, sl, lsr r0
    2258:	0de82000 	stcleq	0, cr2, [r8]
    225c:	f8040000 			; <UNDEFINED> instruction: 0xf8040000
    2260:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    2264:	0000065b 	andeq	r0, r0, fp, asr r6
    2268:	0006101e 	andeq	r1, r6, lr, lsl r0
    226c:	004c1e00 	subeq	r1, ip, r0, lsl #28
    2270:	20000000 	andcs	r0, r0, r0
    2274:	00000e48 	andeq	r0, r0, r8, asr #28
    2278:	004ced04 	subeq	lr, ip, r4, lsl #26
    227c:	06700000 	ldrbteq	r0, [r0], -r0
    2280:	101e0000 	andsne	r0, lr, r0
    2284:	00000006 	andeq	r0, r0, r6
    2288:	000e5a1d 	andeq	r5, lr, sp, lsl sl
    228c:	81e10400 	mvnhi	r0, r0, lsl #8
    2290:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    2294:	00000681 	andeq	r0, r0, r1, lsl #13
    2298:	7d041f00 	stcvc	15, cr1, [r4, #-0]
    229c:	1d000002 	stcne	0, cr0, [r0, #-8]
    22a0:	00000e0b 	andeq	r0, r0, fp, lsl #28
    22a4:	0698df04 	ldreq	sp, [r8], r4, lsl #30
    22a8:	101e0000 	andsne	r0, lr, r0
    22ac:	00000006 	andeq	r0, r0, r6
    22b0:	000d041d 	andeq	r0, sp, sp, lsl r4
    22b4:	aee00400 	cdpge	4, 14, cr0, cr0, cr0, {0}
    22b8:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    22bc:	00000610 	andeq	r0, r0, r0, lsl r6
    22c0:	0006811e 	andeq	r8, r6, lr, lsl r1
    22c4:	a91d0000 	ldmdbge	sp, {}	; <UNPREDICTABLE>
    22c8:	0400000d 	streq	r0, [r0], #-13
    22cc:	0006c9e5 	andeq	ip, r6, r5, ror #19
    22d0:	06101e00 	ldreq	r1, [r0], -r0, lsl #28
    22d4:	4c1e0000 	ldcmi	0, cr0, [lr], {-0}
    22d8:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    22dc:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    22e0:	0d432100 	stfeqe	f2, [r3, #-0]
    22e4:	e4040000 	str	r0, [r4], #-0
    22e8:	0006101e 	andeq	r1, r6, lr, lsl r0
    22ec:	00df1e00 	sbcseq	r1, pc, r0, lsl #28
    22f0:	00000000 	andeq	r0, r0, r0
    22f4:	0000021e 	andeq	r0, r0, lr, lsl r2
    22f8:	087d0004 	ldmdaeq	sp!, {r2}^
    22fc:	01040000 	mrseq	r0, (UNDEF: 4)
    2300:	00000038 	andeq	r0, r0, r8, lsr r0
    2304:	000f2701 	andeq	r2, pc, r1, lsl #14
    2308:	00037200 	andeq	r7, r3, r0, lsl #4
    230c:	00364800 	eorseq	r4, r6, r0, lsl #16
    2310:	0000d208 	andeq	sp, r0, r8, lsl #4
    2314:	0005db00 	andeq	sp, r5, r0, lsl #22
    2318:	05040200 	streq	r0, [r4, #-512]	; 0x200
    231c:	00000265 	andeq	r0, r0, r5, ror #4
    2320:	82050202 	andhi	r0, r5, #536870912	; 0x20000000
    2324:	02000000 	andeq	r0, r0, #0
    2328:	01960601 	orrseq	r0, r6, r1, lsl #12
    232c:	04020000 	streq	r0, [r2], #-0
    2330:	00022707 	andeq	r2, r2, r7, lsl #14
    2334:	31750300 	cmncc	r5, r0, lsl #6
    2338:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    233c:	0000004c 	andeq	r0, r0, ip, asr #32
    2340:	52070202 	andpl	r0, r7, #536870912	; 0x20000000
    2344:	03000002 	movweq	r0, #2
    2348:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    234c:	00005d29 	andeq	r5, r0, r9, lsr #26
    2350:	08010200 	stmdaeq	r1, {r9}
    2354:	00000194 	muleq	r0, r4, r1
    2358:	3b070402 	blcc	1c3368 <__Stack_Size+0x1c2f68>
    235c:	04000003 	streq	r0, [r0], #-3
    2360:	0000016d 	andeq	r0, r0, sp, ror #2
    2364:	36481401 	strbcc	r1, [r8], -r1, lsl #8
    2368:	00300800 	eorseq	r0, r0, r0, lsl #16
    236c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2370:	000000d4 	ldrdeq	r0, [r0], -r4
    2374:	000f2105 	andeq	r2, pc, r5, lsl #2
    2378:	41140100 	tstmi	r4, r0, lsl #2
    237c:	85000000 	strhi	r0, [r0, #-0]
    2380:	06000004 	streq	r0, [r0], -r4
    2384:	00000f18 	andeq	r0, r0, r8, lsl pc
    2388:	00411601 	subeq	r1, r1, r1, lsl #12
    238c:	04ae0000 	strteq	r0, [lr], #0
    2390:	66070000 	strvs	r0, [r7], -r0
    2394:	0a080036 	beq	202474 <__Stack_Size+0x202074>
    2398:	be000002 	cdplt	0, 0, cr0, cr0, cr2, {0}
    239c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    23a0:	74035201 	strvc	r5, [r3], #-513	; 0x201
    23a4:	01080880 	smlabbeq	r8, r0, r8, r0
    23a8:	20080251 	andcs	r0, r8, r1, asr r2
    23ac:	01500108 	cmpeq	r0, r8, lsl #2
    23b0:	7409003a 	strvc	r0, [r9], #-58	; 0x3a
    23b4:	0a080036 	beq	202494 <__Stack_Size+0x202094>
    23b8:	08000002 	stmdaeq	r0, {r1}
    23bc:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    23c0:	50010820 	andpl	r0, r1, r0, lsr #16
    23c4:	00003901 	andeq	r3, r0, r1, lsl #18
    23c8:	00027304 	andeq	r7, r2, r4, lsl #6
    23cc:	78230100 	stmdavc	r3!, {r8}
    23d0:	30080036 	andcc	r0, r8, r6, lsr r0
    23d4:	01000000 	mrseq	r0, (UNDEF: 0)
    23d8:	00013c9c 	muleq	r1, ip, ip
    23dc:	0f210500 	svceq	0x00210500
    23e0:	23010000 	movwcs	r0, #4096	; 0x1000
    23e4:	00000041 	andeq	r0, r0, r1, asr #32
    23e8:	000004e9 	andeq	r0, r0, r9, ror #9
    23ec:	000f1806 	andeq	r1, pc, r6, lsl #16
    23f0:	41250100 	teqmi	r5, r0, lsl #2
    23f4:	07000000 	streq	r0, [r0, -r0]
    23f8:	07000005 	streq	r0, [r0, -r5]
    23fc:	08003692 	stmdaeq	r0, {r1, r4, r7, r9, sl, ip, sp}
    2400:	0000020a 	andeq	r0, r0, sl, lsl #4
    2404:	00000126 	andeq	r0, r0, r6, lsr #2
    2408:	02520108 	subseq	r0, r2, #8, 2
    240c:	01080074 	tsteq	r8, r4, ror r0
    2410:	20080251 	andcs	r0, r8, r1, asr r2
    2414:	01500108 	cmpeq	r0, r8, lsl #2
    2418:	a409003a 	strge	r0, [r9], #-58	; 0x3a
    241c:	0a080036 	beq	2024fc <__Stack_Size+0x2020fc>
    2420:	08000002 	stmdaeq	r0, {r1}
    2424:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    2428:	50010820 	andpl	r0, r1, r0, lsr #16
    242c:	00003901 	andeq	r3, r0, r1, lsl #18
    2430:	00033104 	andeq	r3, r3, r4, lsl #2
    2434:	a8320100 	ldmdage	r2!, {r8}
    2438:	38080036 	stmdacc	r8, {r1, r2, r4, r5}
    243c:	01000000 	mrseq	r0, (UNDEF: 0)
    2440:	0001959c 	muleq	r1, ip, r5
    2444:	0f210500 	svceq	0x00210500
    2448:	32010000 	andcc	r0, r1, #0
    244c:	00000041 	andeq	r0, r0, r1, asr #32
    2450:	00000529 	andeq	r0, r0, r9, lsr #10
    2454:	0036c007 	eorseq	ip, r6, r7
    2458:	00020a08 	andeq	r0, r2, r8, lsl #20
    245c:	00017f00 	andeq	r7, r1, r0, lsl #30
    2460:	52010800 	andpl	r0, r1, #0, 16
    2464:	08007402 	stmdaeq	r0, {r1, sl, ip, sp, lr}
    2468:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    246c:	50010820 	andpl	r0, r1, r0, lsr #16
    2470:	09003a01 	stmdbeq	r0, {r0, r9, fp, ip, sp}
    2474:	080036da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, sl, ip, sp}
    2478:	0000020a 	andeq	r0, r0, sl, lsl #4
    247c:	02510108 	subseq	r0, r1, #8, 2
    2480:	01082008 	tsteq	r8, r8
    2484:	00390150 	eorseq	r0, r9, r0, asr r1
    2488:	02810400 	addeq	r0, r1, #0, 8
    248c:	40010000 	andmi	r0, r1, r0
    2490:	080036e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, ip, sp}
    2494:	00000038 	andeq	r0, r0, r8, lsr r0
    2498:	01e89c01 	mvneq	r9, r1, lsl #24
    249c:	21050000 	mrscs	r0, (UNDEF: 5)
    24a0:	0100000f 	tsteq	r0, pc
    24a4:	00004140 	andeq	r4, r0, r0, asr #2
    24a8:	00058e00 	andeq	r8, r5, r0, lsl #28
    24ac:	37000700 	strcc	r0, [r0, -r0, lsl #14]
    24b0:	020a0800 	andeq	r0, sl, #0, 16
    24b4:	01d20000 	bicseq	r0, r2, r0
    24b8:	01080000 	mrseq	r0, (UNDEF: 8)
    24bc:	20080251 	andcs	r0, r8, r1, asr r2
    24c0:	01500108 	cmpeq	r0, r8, lsl #2
    24c4:	1409003a 	strne	r0, [r9], #-58	; 0x3a
    24c8:	0a080037 	beq	2025ac <__Stack_Size+0x2021ac>
    24cc:	08000002 	stmdaeq	r0, {r1}
    24d0:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    24d4:	50010820 	andpl	r0, r1, r0, lsr #16
    24d8:	00003901 	andeq	r3, r0, r1, lsl #18
    24dc:	000f0c0a 	andeq	r0, pc, sl, lsl #24
    24e0:	184e0100 	stmdane	lr, {r8}^
    24e4:	02080037 	andeq	r0, r8, #55	; 0x37
    24e8:	01000000 	mrseq	r0, (UNDEF: 0)
    24ec:	0f1d0b9c 	svceq	0x001d0b9c
    24f0:	11010000 	mrsne	r0, (UNDEF: 1)
    24f4:	00000041 	andeq	r0, r0, r1, asr #32
    24f8:	00540305 	subseq	r0, r4, r5, lsl #6
    24fc:	a00c2000 	andge	r2, ip, r0
    2500:	0300000e 	movweq	r0, #14
    2504:	00530d11 	subseq	r0, r3, r1, lsl sp
    2508:	530d0000 	movwpl	r0, #53248	; 0xd000
    250c:	0d000000 	stceq	0, cr0, [r0, #-0]
    2510:	00000041 	andeq	r0, r0, r1, asr #32
    2514:	08b70000 	ldmeq	r7!, {}	; <UNPREDICTABLE>
    2518:	00040000 	andeq	r0, r4, r0
    251c:	00000947 	andeq	r0, r0, r7, asr #18
    2520:	00380104 	eorseq	r0, r8, r4, lsl #2
    2524:	e0010000 	and	r0, r1, r0
    2528:	72000010 	andvc	r0, r0, #16
    252c:	1c000003 	stcne	0, cr0, [r0], {3}
    2530:	78080037 	stmdavc	r8, {r0, r1, r2, r4, r5}
    2534:	7a000004 	bvc	254c <__Stack_Size+0x214c>
    2538:	02000006 	andeq	r0, r0, #6
    253c:	02650504 	rsbeq	r0, r5, #4, 10	; 0x1000000
    2540:	02020000 	andeq	r0, r2, #0
    2544:	00008205 	andeq	r8, r0, r5, lsl #4
    2548:	06010200 	streq	r0, [r1], -r0, lsl #4
    254c:	00000196 	muleq	r0, r6, r1
    2550:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    2554:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    2558:	02000000 	andeq	r0, r0, #0
    255c:	02270704 	eoreq	r0, r7, #4, 14	; 0x100000
    2560:	75030000 	strvc	r0, [r3, #-0]
    2564:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    2568:	00005728 	andeq	r5, r0, r8, lsr #14
    256c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    2570:	00000252 	andeq	r0, r0, r2, asr r2
    2574:	00387503 	eorseq	r7, r8, r3, lsl #10
    2578:	00682902 	rsbeq	r2, r8, r2, lsl #18
    257c:	01020000 	mrseq	r0, (UNDEF: 2)
    2580:	00019408 	andeq	r9, r1, r8, lsl #8
    2584:	000d0400 	andeq	r0, sp, r0, lsl #8
    2588:	2f020000 	svccs	0x00020000
    258c:	0000007a 	andeq	r0, r0, sl, ror r0
    2590:	00004505 	andeq	r4, r0, r5, lsl #10
    2594:	01d90400 	bicseq	r0, r9, r0, lsl #8
    2598:	30020000 	andcc	r0, r2, r0
    259c:	0000008a 	andeq	r0, r0, sl, lsl #1
    25a0:	00005705 	andeq	r5, r0, r5, lsl #14
    25a4:	02010600 	andeq	r0, r1, #0, 12
    25a8:	0000a439 	andeq	sl, r0, r9, lsr r4
    25ac:	13050700 	movwne	r0, #22272	; 0x5700
    25b0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    25b4:	00544553 	subseq	r4, r4, r3, asr r5
    25b8:	87040001 	strhi	r0, [r4, -r1]
    25bc:	0200000b 	andeq	r0, r0, #11
    25c0:	00008f39 	andeq	r8, r0, r9, lsr pc
    25c4:	02010600 	andeq	r0, r1, #0, 12
    25c8:	0000c43b 	andeq	ip, r0, fp, lsr r4
    25cc:	0a8e0700 	beq	fe3841d4 <SCS_BASE+0x1e3761d4>
    25d0:	07000000 	streq	r0, [r0, -r0]
    25d4:	00000c12 	andeq	r0, r0, r2, lsl ip
    25d8:	5c040001 	stcpl	0, cr0, [r4], {1}
    25dc:	02000009 	andeq	r0, r0, #9
    25e0:	0000af3b 	andeq	sl, r0, fp, lsr pc
    25e4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    25e8:	0000033b 	andeq	r0, r0, fp, lsr r3
    25ec:	0c032409 	cfstrseq	mvf2, [r3], {9}
    25f0:	00015201 	andeq	r5, r1, r1, lsl #4
    25f4:	43410a00 	movtmi	r0, #6656	; 0x1a00
    25f8:	0e030052 	mcreq	0, 0, r0, cr3, cr2, {2}
    25fc:	00006f01 	andeq	r6, r0, r1, lsl #30
    2600:	590b0000 	stmdbpl	fp, {}	; <UNPREDICTABLE>
    2604:	03000010 	movweq	r0, #16
    2608:	006f010f 	rsbeq	r0, pc, pc, lsl #2
    260c:	0b040000 	bleq	102614 <__Stack_Size+0x102214>
    2610:	00001056 	andeq	r1, r0, r6, asr r0
    2614:	6f011003 	svcvs	0x00011003
    2618:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    261c:	0052530a 	subseq	r5, r2, sl, lsl #6
    2620:	6f011103 	svcvs	0x00011103
    2624:	0c000000 	stceq	0, cr0, [r0], {-0}
    2628:	0052430a 	subseq	r4, r2, sl, lsl #6
    262c:	6f011203 	svcvs	0x00011203
    2630:	10000000 	andne	r0, r0, r0
    2634:	0052410a 	subseq	r4, r2, sl, lsl #2
    2638:	6f011303 	svcvs	0x00011303
    263c:	14000000 	strne	r0, [r0], #-0
    2640:	0012890b 	andseq	r8, r2, fp, lsl #18
    2644:	01140300 	tsteq	r4, r0, lsl #6
    2648:	0000006f 	andeq	r0, r0, pc, rrx
    264c:	424f0a18 	submi	r0, pc, #24, 20	; 0x18000
    2650:	15030052 	strne	r0, [r3, #-82]	; 0x52
    2654:	00006f01 	andeq	r6, r0, r1, lsl #30
    2658:	e30b1c00 	movw	r1, #48128	; 0xbc00
    265c:	0300000f 	movweq	r0, #15
    2660:	006f0116 	rsbeq	r0, pc, r6, lsl r1	; <UNPREDICTABLE>
    2664:	00200000 	eoreq	r0, r0, r0
    2668:	0012920c 	andseq	r9, r2, ip, lsl #4
    266c:	01170300 	tsteq	r7, r0, lsl #6
    2670:	000000d6 	ldrdeq	r0, [r0], -r6
    2674:	19031009 	stmdbne	r3, {r0, r3, ip}
    2678:	0001d001 	andeq	sp, r1, r1
    267c:	44520a00 	ldrbmi	r0, [r2], #-2560	; 0xa00
    2680:	1b030050 	blne	c27c8 <__Stack_Size+0xc23c8>
    2684:	00007f01 	andeq	r7, r0, r1, lsl #30
    2688:	510b0000 	mrspl	r0, (UNDEF: 11)
    268c:	03000012 	movweq	r0, #18
    2690:	007f011c 	rsbseq	r0, pc, ip, lsl r1	; <UNPREDICTABLE>
    2694:	0b020000 	bleq	8269c <__Stack_Size+0x8229c>
    2698:	00001256 	andeq	r1, r0, r6, asr r2
    269c:	7f011d03 	svcvc	0x00011d03
    26a0:	04000000 	streq	r0, [r0], #-0
    26a4:	00125c0b 	andseq	r5, r2, fp, lsl #24
    26a8:	011e0300 	tsteq	lr, r0, lsl #6
    26ac:	0000007f 	andeq	r0, r0, pc, ror r0
    26b0:	101f0b06 	andsne	r0, pc, r6, lsl #22
    26b4:	1f030000 	svcne	0x00030000
    26b8:	00007f01 	andeq	r7, r0, r1, lsl #30
    26bc:	240b0800 	strcs	r0, [fp], #-2048	; 0x800
    26c0:	03000010 	movweq	r0, #16
    26c4:	007f0120 	rsbseq	r0, pc, r0, lsr #2
    26c8:	0b0a0000 	bleq	2826d0 <__Stack_Size+0x2822d0>
    26cc:	00001029 	andeq	r1, r0, r9, lsr #32
    26d0:	7f012103 	svcvc	0x00012103
    26d4:	0c000000 	stceq	0, cr0, [r0], {-0}
    26d8:	00102e0b 	andseq	r2, r0, fp, lsl #28
    26dc:	01220300 	teqeq	r2, r0, lsl #6
    26e0:	0000007f 	andeq	r0, r0, pc, ror r0
    26e4:	bc0c000e 	stclt	0, cr0, [ip], {14}
    26e8:	03000011 	movweq	r0, #17
    26ec:	015e0123 	cmpeq	lr, r3, lsr #2
    26f0:	01060000 	mrseq	r0, (UNDEF: 6)
    26f4:	02031d04 	andeq	r1, r3, #4, 26	; 0x100
    26f8:	37070000 	strcc	r0, [r7, -r0]
    26fc:	01000011 	tsteq	r0, r1, lsl r0
    2700:	0010bc07 	andseq	fp, r0, r7, lsl #24
    2704:	7c070200 	sfmvc	f0, 4, [r7], {-0}
    2708:	0300000f 	movweq	r0, #15
    270c:	00112807 	andseq	r2, r1, r7, lsl #16
    2710:	4c070400 	cfstrsmi	mvf0, [r7], {-0}
    2714:	05000011 	streq	r0, [r0, #-17]
    2718:	10090400 	andne	r0, r9, r0, lsl #8
    271c:	23040000 	movwcs	r0, #16384	; 0x4000
    2720:	000001dc 	ldrdeq	r0, [r0], -ip
    2724:	0011ac0d 	andseq	sl, r1, sp, lsl #24
    2728:	033f0100 	teqeq	pc, #0, 2
    272c:	00000203 	andeq	r0, r0, r3, lsl #4
    2730:	00022c01 	andeq	r2, r2, r1, lsl #24
    2734:	10990e00 	addsne	r0, r9, r0, lsl #28
    2738:	41010000 	mrsmi	r0, (UNDEF: 1)
    273c:	00020303 	andeq	r0, r2, r3, lsl #6
    2740:	5e0f0000 	cdppl	0, 0, cr0, cr15, cr0, {0}
    2744:	0100000b 	tsteq	r0, fp
    2748:	00371c56 	eorseq	r1, r7, r6, asr ip
    274c:	00001808 	andeq	r1, r0, r8, lsl #16
    2750:	519c0100 	orrspl	r0, ip, r0, lsl #2
    2754:	10000002 	andne	r0, r0, r2
    2758:	00000f9c 	muleq	r0, ip, pc	; <UNPREDICTABLE>
    275c:	003a5601 	eorseq	r5, sl, r1, lsl #12
    2760:	05f40000 	ldrbeq	r0, [r4, #0]!
    2764:	0f000000 	svceq	0x00000000
    2768:	000011c7 	andeq	r1, r0, r7, asr #3
    276c:	37346a01 	ldrcc	r6, [r4, -r1, lsl #20]!
    2770:	00180800 	andseq	r0, r8, r0, lsl #16
    2774:	9c010000 	stcls	0, cr0, [r1], {-0}
    2778:	00000276 	andeq	r0, r0, r6, ror r2
    277c:	00119610 	andseq	r9, r1, r0, lsl r6
    2780:	3a6a0100 	bcc	1a82b88 <__Stack_Size+0x1a82788>
    2784:	15000000 	strne	r0, [r0, #-0]
    2788:	00000006 	andeq	r0, r0, r6
    278c:	00099a0f 	andeq	r9, r9, pc, lsl #20
    2790:	4c7e0100 	ldfmie	f0, [lr], #-0
    2794:	18080037 	stmdane	r8, {r0, r1, r2, r4, r5}
    2798:	01000000 	mrseq	r0, (UNDEF: 0)
    279c:	00029b9c 	muleq	r2, ip, fp
    27a0:	0fce1000 	svceq	0x00ce1000
    27a4:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    27a8:	0000003a 	andeq	r0, r0, sl, lsr r0
    27ac:	00000636 	andeq	r0, r0, r6, lsr r6
    27b0:	0fe81100 	svceq	0x00e81100
    27b4:	90010000 	andls	r0, r1, r0
    27b8:	08003764 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, ip, sp}
    27bc:	00000018 	andeq	r0, r0, r8, lsl r0
    27c0:	cb119c01 	blgt	4697cc <__Stack_Size+0x4693cc>
    27c4:	01000010 	tsteq	r0, r0, lsl r0
    27c8:	00377c9e 	mlaseq	r7, lr, ip, r7
    27cc:	00001008 	andeq	r1, r0, r8
    27d0:	129c0100 	addsne	r0, ip, #0, 2
    27d4:	000011fc 	strdeq	r1, [r0], -ip
    27d8:	3a029601 	bcc	a7fe4 <__Stack_Size+0xa7be4>
    27dc:	8c000000 	stchi	0, cr0, [r0], {-0}
    27e0:	0c080037 	stceq	0, cr0, [r8], {55}	; 0x37
    27e4:	01000000 	mrseq	r0, (UNDEF: 0)
    27e8:	1033129c 	mlasne	r3, ip, r2, r1
    27ec:	a3010000 	movwge	r0, #4096	; 0x1000
    27f0:	00003a02 	andeq	r3, r0, r2, lsl #20
    27f4:	00379800 	eorseq	r9, r7, r0, lsl #16
    27f8:	00000c08 	andeq	r0, r0, r8, lsl #24
    27fc:	139c0100 	orrsne	r0, ip, #0, 2
    2800:	00001162 	andeq	r1, r0, r2, ror #2
    2804:	a402b101 	strge	fp, [r2], #-257	; 0x101
    2808:	a4000000 	strge	r0, [r0], #-0
    280c:	10080037 	andne	r0, r8, r7, lsr r0
    2810:	01000000 	mrseq	r0, (UNDEF: 0)
    2814:	0003149c 	muleq	r3, ip, r4
    2818:	0f6e1400 	svceq	0x006e1400
    281c:	b3010000 	movwlt	r0, #4096	; 0x1000
    2820:	0000a402 	andeq	sl, r0, r2, lsl #8
    2824:	00065700 	andeq	r5, r6, r0, lsl #14
    2828:	aa130000 	bge	4c2830 <__Stack_Size+0x4c2430>
    282c:	0100000f 	tsteq	r0, pc
    2830:	00a402c7 	adceq	r0, r4, r7, asr #5
    2834:	37b40000 	ldrcc	r0, [r4, r0]!
    2838:	00100800 	andseq	r0, r0, r0, lsl #16
    283c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2840:	0000033f 	andeq	r0, r0, pc, lsr r3
    2844:	0010a514 	andseq	sl, r0, r4, lsl r5
    2848:	02c90100 	sbceq	r0, r9, #0, 2
    284c:	000000a4 	andeq	r0, r0, r4, lsr #1
    2850:	0000067c 	andeq	r0, r0, ip, ror r6
    2854:	0f3e1500 	svceq	0x003e1500
    2858:	e2010000 	and	r0, r1, #0
    285c:	0037c402 	eorseq	ip, r7, r2, lsl #8
    2860:	00001808 	andeq	r1, r0, r8, lsl #16
    2864:	749c0100 	ldrvc	r0, [ip], #256	; 0x100
    2868:	16000003 	strne	r0, [r0], -r3
    286c:	0000126e 	andeq	r1, r0, lr, ror #4
    2870:	4c02e201 	sfmmi	f6, 1, [r2], {1}
    2874:	a2000000 	andge	r0, r0, #0
    2878:	17000006 	strne	r0, [r0, -r6]
    287c:	00001016 	andeq	r1, r0, r6, lsl r0
    2880:	c402e201 	strgt	lr, [r2], #-513	; 0x201
    2884:	01000000 	mrseq	r0, (UNDEF: 0)
    2888:	04130051 	ldreq	r0, [r3], #-81	; 0x51
    288c:	01000011 	tsteq	r0, r1, lsl r0
    2890:	00a40301 	adceq	r0, r4, r1, lsl #6
    2894:	37dc0000 	ldrbcc	r0, [ip, r0]
    2898:	00200800 	eoreq	r0, r0, r0, lsl #16
    289c:	9c010000 	stcls	0, cr0, [r1], {-0}
    28a0:	000003af 	andeq	r0, r0, pc, lsr #7
    28a4:	00122a16 	andseq	r2, r2, r6, lsl sl
    28a8:	03010100 	movweq	r0, #4352	; 0x1100
    28ac:	0000004c 	andeq	r0, r0, ip, asr #32
    28b0:	000006dc 	ldrdeq	r0, [r0], -ip
    28b4:	0010a514 	andseq	sl, r0, r4, lsl r5
    28b8:	03030100 	movweq	r0, #12544	; 0x3100
    28bc:	000000a4 	andeq	r0, r0, r4, lsr #1
    28c0:	00000716 	andeq	r0, r0, r6, lsl r7
    28c4:	11181500 	tstne	r8, r0, lsl #10
    28c8:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    28cc:	0037fc03 	eorseq	pc, r7, r3, lsl #24
    28d0:	00000c08 	andeq	r0, r0, r8, lsl #24
    28d4:	d49c0100 	ldrle	r0, [ip], #256	; 0x100
    28d8:	17000003 	strne	r0, [r0, -r3]
    28dc:	0000122a 	andeq	r1, r0, sl, lsr #4
    28e0:	4c032e01 	stcmi	14, cr2, [r3], {1}
    28e4:	01000000 	mrseq	r0, (UNDEF: 0)
    28e8:	0e180050 	mrceq	0, 0, r0, cr8, cr0, {2}
    28ec:	08000002 	stmdaeq	r0, {r1}
    28f0:	28080038 	stmdacs	r8, {r3, r4, r5}
    28f4:	01000000 	mrseq	r0, (UNDEF: 0)
    28f8:	0004009c 	muleq	r4, ip, r0
    28fc:	021f1900 	andseq	r1, pc, #0, 18
    2900:	07350000 	ldreq	r0, [r5, -r0]!
    2904:	161a0000 	ldrne	r0, [sl], -r0
    2908:	0e080038 	mcreq	0, 0, r0, cr8, cr8, {1}
    290c:	1b000000 	blne	2914 <__Stack_Size+0x2514>
    2910:	0000021f 	andeq	r0, r0, pc, lsl r2
    2914:	c81c0000 	ldmdagt	ip, {}	; <UNPREDICTABLE>
    2918:	0100000f 	tsteq	r0, pc
    291c:	18010385 	stmdane	r1, {r0, r2, r7, r8, r9}
    2920:	1d000004 	stcne	0, cr0, [r0, #-16]
    2924:	87010069 	strhi	r0, [r1, -r9, rrx]
    2928:	00006f03 	andeq	r6, r0, r3, lsl #30
    292c:	a0130000 	andsge	r0, r3, r0
    2930:	01000012 	tsteq	r0, r2, lsl r0
    2934:	02030366 	andeq	r0, r3, #-1744830463	; 0x98000001
    2938:	38300000 	ldmdacc	r0!, {}	; <UNPREDICTABLE>
    293c:	00360800 	eorseq	r0, r6, r0, lsl #16
    2940:	9c010000 	stcls	0, cr0, [r1], {-0}
    2944:	0000048c 	andeq	r0, r0, ip, lsl #9
    2948:	00115a16 	andseq	r5, r1, r6, lsl sl
    294c:	03660100 	cmneq	r6, #0, 2
    2950:	0000003a 	andeq	r0, r0, sl, lsr r0
    2954:	00000754 	andeq	r0, r0, r4, asr r7
    2958:	00109e14 	andseq	r9, r0, r4, lsl lr
    295c:	03680100 	cmneq	r8, #0, 2
    2960:	00000203 	andeq	r0, r0, r3, lsl #4
    2964:	00000772 	andeq	r0, r0, r2, ror r7
    2968:	0004001e 	andeq	r0, r4, lr, lsl r0
    296c:	00383e00 	eorseq	r3, r8, r0, lsl #28
    2970:	00001208 	andeq	r1, r0, r8, lsl #4
    2974:	03700100 	cmneq	r0, #0, 2
    2978:	00000479 	andeq	r0, r0, r9, ror r4
    297c:	00383e1a 	eorseq	r3, r8, sl, lsl lr
    2980:	00001208 	andeq	r1, r0, r8, lsl #4
    2984:	040d1f00 	streq	r1, [sp], #-3840	; 0xf00
    2988:	91020000 	mrsls	r0, (UNDEF: 2)
    298c:	20000074 	andcs	r0, r0, r4, ror r0
    2990:	08003838 	stmdaeq	r0, {r3, r4, r5, fp, ip, sp}
    2994:	0000020e 	andeq	r0, r0, lr, lsl #4
    2998:	00385420 	eorseq	r5, r8, r0, lsr #8
    299c:	00020e08 	andeq	r0, r2, r8, lsl #28
    29a0:	8c210000 	stchi	0, cr0, [r1], #-0
    29a4:	0100000f 	tsteq	r0, pc
    29a8:	000203ad 	andeq	r0, r2, sp, lsr #7
    29ac:	00386600 	eorseq	r6, r8, r0, lsl #12
    29b0:	00004208 	andeq	r4, r0, r8, lsl #4
    29b4:	ea9c0100 	b	fe702dbc <SCS_BASE+0x1e6f4dbc>
    29b8:	10000004 	andne	r0, r0, r4
    29bc:	000010af 	andeq	r1, r0, pc, lsr #1
    29c0:	003aad01 	eorseq	sl, sl, r1, lsl #26
    29c4:	07a70000 	streq	r0, [r7, r0]!
    29c8:	9e220000 	cdpls	0, 2, cr0, cr2, cr0, {0}
    29cc:	01000010 	tsteq	r0, r0, lsl r0
    29d0:	000203af 	andeq	r0, r2, pc, lsr #7
    29d4:	0007d300 	andeq	sp, r7, r0, lsl #6
    29d8:	38722300 	ldmdacc	r2!, {r8, r9, sp}^
    29dc:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    29e0:	04d80000 	ldrbeq	r0, [r8], #0
    29e4:	01240000 	teqeq	r4, r0
    29e8:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    29ec:	9225000f 	eorls	r0, r5, #15
    29f0:	18080038 	stmdane	r8, {r3, r4, r5}
    29f4:	24000004 	strcs	r0, [r0], #-4
    29f8:	0a035001 	beq	d6a04 <__Stack_Size+0xd6604>
    29fc:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    2a00:	000ff521 	andeq	pc, pc, r1, lsr #10
    2a04:	03d40100 	bicseq	r0, r4, #0, 2
    2a08:	a8000002 	stmdage	r0, {r1}
    2a0c:	3c080038 	stccc	0, cr0, [r8], {56}	; 0x38
    2a10:	01000000 	mrseq	r0, (UNDEF: 0)
    2a14:	0005399c 	muleq	r5, ip, r9
    2a18:	109e2200 	addsne	r2, lr, r0, lsl #4
    2a1c:	d6010000 	strle	r0, [r1], -r0
    2a20:	00000203 	andeq	r0, r0, r3, lsl #4
    2a24:	000007fd 	strdeq	r0, [r0], -sp
    2a28:	0038b223 	eorseq	fp, r8, r3, lsr #4
    2a2c:	00041808 	andeq	r1, r4, r8, lsl #16
    2a30:	00052700 	andeq	r2, r5, r0, lsl #14
    2a34:	50012400 	andpl	r2, r1, r0, lsl #8
    2a38:	0fff0a03 	svceq	0x00ff0a03
    2a3c:	38d02500 	ldmcc	r0, {r8, sl, sp}^
    2a40:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    2a44:	01240000 	teqeq	r4, r0
    2a48:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    2a4c:	2100000f 	tstcs	r0, pc
    2a50:	00000f57 	andeq	r0, r0, r7, asr pc
    2a54:	0203f701 	andeq	pc, r3, #262144	; 0x40000
    2a58:	38e40000 	stmiacc	r4!, {}^	; <UNPREDICTABLE>
    2a5c:	00700800 	rsbseq	r0, r0, r0, lsl #16
    2a60:	9c010000 	stcls	0, cr0, [r1], {-0}
    2a64:	0000059b 	muleq	r0, fp, r5
    2a68:	00109e22 	andseq	r9, r0, r2, lsr #28
    2a6c:	03f90100 	mvnseq	r0, #0, 2
    2a70:	27000002 	strcs	r0, [r0, -r2]
    2a74:	23000008 	movwcs	r0, #8
    2a78:	080038ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, fp, ip, sp}
    2a7c:	00000418 	andeq	r0, r0, r8, lsl r4
    2a80:	00000576 	andeq	r0, r0, r6, ror r5
    2a84:	03500124 	cmpeq	r0, #36, 2
    2a88:	000fff0a 	andeq	pc, pc, sl, lsl #30
    2a8c:	00391623 	eorseq	r1, r9, r3, lsr #12
    2a90:	00041808 	andeq	r1, r4, r8, lsl #16
    2a94:	00058b00 	andeq	r8, r5, r0, lsl #22
    2a98:	50012400 	andpl	r2, r1, r0, lsl #8
    2a9c:	0fff0a03 	svceq	0x00ff0a03
    2aa0:	39382500 	ldmdbcc	r8!, {r8, sl, sp}
    2aa4:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    2aa8:	01240000 	teqeq	r4, r0
    2aac:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    2ab0:	12771300 	rsbsne	r1, r7, #0, 6
    2ab4:	36010000 	strcc	r0, [r1], -r0
    2ab8:	00020301 	andeq	r0, r2, r1, lsl #6
    2abc:	00395400 	eorseq	r5, r9, r0, lsl #8
    2ac0:	00004808 	andeq	r4, r0, r8, lsl #16
    2ac4:	1b9c0100 	blne	fe702ecc <SCS_BASE+0x1e6f4ecc>
    2ac8:	16000006 	strne	r0, [r0], -r6
    2acc:	00002a40 	andeq	r2, r0, r0, asr #20
    2ad0:	3a013601 	bcc	502dc <__Stack_Size+0x4fedc>
    2ad4:	5c000000 	stcpl	0, cr0, [r0], {-0}
    2ad8:	16000008 	strne	r0, [r0], -r8
    2adc:	00001191 	muleq	r0, r1, r1
    2ae0:	3a013601 	bcc	502ec <__Stack_Size+0x4feec>
    2ae4:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    2ae8:	14000008 	strne	r0, [r0], #-8
    2aec:	0000109e 	muleq	r0, lr, r0
    2af0:	03013801 	movweq	r3, #6145	; 0x1801
    2af4:	b4000002 	strlt	r0, [r0], #-2
    2af8:	23000008 	movwcs	r0, #8
    2afc:	08003960 	stmdaeq	r0, {r5, r6, r8, fp, ip, sp}
    2b00:	00000418 	andeq	r0, r0, r8, lsl r4
    2b04:	000005f8 	strdeq	r0, [r0], -r8
    2b08:	01500124 	cmpeq	r0, r4, lsr #2
    2b0c:	7823003f 	stmdavc	r3!, {r0, r1, r2, r3, r4, r5}
    2b10:	18080039 	stmdane	r8, {r0, r3, r4, r5}
    2b14:	0b000004 	bleq	2b2c <__Stack_Size+0x272c>
    2b18:	24000006 	strcs	r0, [r0], #-6
    2b1c:	3f015001 	svccc	0x00015001
    2b20:	39862500 	stmibcc	r6, {r8, sl, sp}
    2b24:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    2b28:	01240000 	teqeq	r4, r0
    2b2c:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    2b30:	12141300 	andsne	r1, r4, #0, 6
    2b34:	71010000 	mrsvc	r0, (UNDEF: 1)
    2b38:	00020301 	andeq	r0, r2, r1, lsl #6
    2b3c:	00399c00 	eorseq	r9, r9, r0, lsl #24
    2b40:	00003808 	andeq	r3, r0, r8, lsl #16
    2b44:	889c0100 	ldmhi	ip, {r8}
    2b48:	16000006 	strne	r0, [r0], -r6
    2b4c:	00002a40 	andeq	r2, r0, r0, asr #20
    2b50:	3a017101 	bcc	5ef5c <__Stack_Size+0x5eb5c>
    2b54:	e9000000 	stmdb	r0, {}	; <UNPREDICTABLE>
    2b58:	16000008 	strne	r0, [r0], -r8
    2b5c:	00001191 	muleq	r0, r1, r1
    2b60:	4c017101 	stfmis	f7, [r1], {1}
    2b64:	15000000 	strne	r0, [r0, #-0]
    2b68:	14000009 	strne	r0, [r0], #-9
    2b6c:	0000109e 	muleq	r0, lr, r0
    2b70:	03017301 	movweq	r7, #4865	; 0x1301
    2b74:	36000002 	strcc	r0, [r0], -r2
    2b78:	23000009 	movwcs	r0, #9
    2b7c:	080039a8 	stmdaeq	r0, {r3, r5, r7, r8, fp, ip, sp}
    2b80:	00000418 	andeq	r0, r0, r8, lsl r4
    2b84:	00000678 	andeq	r0, r0, r8, ror r6
    2b88:	01500124 	cmpeq	r0, r4, lsr #2
    2b8c:	be25003f 	mcrlt	0, 1, r0, cr5, cr15, {1}
    2b90:	18080039 	stmdane	r8, {r0, r3, r4, r5}
    2b94:	24000004 	strcs	r0, [r0], #-4
    2b98:	3f015001 	svccc	0x00015001
    2b9c:	e0130000 	ands	r0, r3, r0
    2ba0:	01000011 	tsteq	r0, r1, lsl r0
    2ba4:	02030199 	andeq	r0, r3, #1073741862	; 0x40000026
    2ba8:	39d40000 	ldmibcc	r4, {}^	; <UNPREDICTABLE>
    2bac:	00440800 	subeq	r0, r4, r0, lsl #16
    2bb0:	9c010000 	stcls	0, cr0, [r1], {-0}
    2bb4:	000006f5 	strdeq	r0, [r0], -r5
    2bb8:	002a4016 	eoreq	r4, sl, r6, lsl r0
    2bbc:	01990100 	orrseq	r0, r9, r0, lsl #2
    2bc0:	0000003a 	andeq	r0, r0, sl, lsr r0
    2bc4:	00000960 	andeq	r0, r0, r0, ror #18
    2bc8:	00119116 	andseq	r9, r1, r6, lsl r1
    2bcc:	01990100 	orrseq	r0, r9, r0, lsl #2
    2bd0:	0000005e 	andeq	r0, r0, lr, asr r0
    2bd4:	0000098c 	andeq	r0, r0, ip, lsl #19
    2bd8:	00109e14 	andseq	r9, r0, r4, lsl lr
    2bdc:	019b0100 	orrseq	r0, fp, r0, lsl #2
    2be0:	00000203 	andeq	r0, r0, r3, lsl #4
    2be4:	000009ad 	andeq	r0, r0, sp, lsr #19
    2be8:	0039e023 	eorseq	lr, r9, r3, lsr #32
    2bec:	00041808 	andeq	r1, r4, r8, lsl #16
    2bf0:	0006e500 	andeq	lr, r6, r0, lsl #10
    2bf4:	50012400 	andpl	r2, r1, r0, lsl #8
    2bf8:	25003f01 	strcs	r3, [r0, #-3841]	; 0xf01
    2bfc:	08003a00 	stmdaeq	r0, {r9, fp, ip, sp}
    2c00:	00000418 	andeq	r0, r0, r8, lsl r4
    2c04:	01500124 	cmpeq	r0, r4, lsr #2
    2c08:	1300003f 	movwne	r0, #63	; 0x3f
    2c0c:	00001235 	andeq	r1, r0, r5, lsr r2
    2c10:	0301ca01 	movweq	ip, #6657	; 0x1a01
    2c14:	18000002 	stmdane	r0, {r1}
    2c18:	9c08003a 	stcls	0, cr0, [r8], {58}	; 0x3a
    2c1c:	01000000 	mrseq	r0, (UNDEF: 0)
    2c20:	0007cb9c 	muleq	r7, ip, fp
    2c24:	12621600 	rsbne	r1, r2, #0, 12
    2c28:	ca010000 	bgt	42c30 <__Stack_Size+0x42830>
    2c2c:	00003a01 	andeq	r3, r0, r1, lsl #20
    2c30:	0009d700 	andeq	sp, r9, r0, lsl #14
    2c34:	118c1400 	orrne	r1, ip, r0, lsl #8
    2c38:	cc010000 	stcgt	0, cr0, [r1], {-0}
    2c3c:	00004c01 	andeq	r4, r0, r1, lsl #24
    2c40:	000a2000 	andeq	r2, sl, r0
    2c44:	11421400 	cmpne	r2, r0, lsl #8
    2c48:	cc010000 	stcgt	0, cr0, [r1], {-0}
    2c4c:	00004c01 	andeq	r4, r0, r1, lsl #24
    2c50:	000a6c00 	andeq	r6, sl, r0, lsl #24
    2c54:	0f4d1400 	svceq	0x004d1400
    2c58:	cc010000 	stcgt	0, cr0, [r1], {-0}
    2c5c:	00004c01 	andeq	r4, r0, r1, lsl #24
    2c60:	000ac400 	andeq	ip, sl, r0, lsl #8
    2c64:	10d61400 	sbcsne	r1, r6, r0, lsl #8
    2c68:	cc010000 	stcgt	0, cr0, [r1], {-0}
    2c6c:	00004c01 	andeq	r4, r0, r1, lsl #24
    2c70:	000b2000 	andeq	r2, fp, r0
    2c74:	109e1400 	addsne	r1, lr, r0, lsl #8
    2c78:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    2c7c:	00020301 	andeq	r0, r2, r1, lsl #6
    2c80:	000b6800 	andeq	r6, fp, r0, lsl #16
    2c84:	3a222300 	bcc	88b88c <__Stack_Size+0x88b48c>
    2c88:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    2c8c:	07820000 	streq	r0, [r2, r0]
    2c90:	01240000 	teqeq	r4, r0
    2c94:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    2c98:	003a5623 	eorseq	r5, sl, r3, lsr #12
    2c9c:	00041808 	andeq	r1, r4, r8, lsl #16
    2ca0:	00079500 	andeq	r9, r7, r0, lsl #10
    2ca4:	50012400 	andpl	r2, r1, r0, lsl #8
    2ca8:	23003f01 	movwcs	r3, #3841	; 0xf01
    2cac:	08003a66 	stmdaeq	r0, {r1, r2, r5, r6, r9, fp, ip, sp}
    2cb0:	00000418 	andeq	r0, r0, r8, lsl r4
    2cb4:	000007a8 	andeq	r0, r0, r8, lsr #15
    2cb8:	01500124 	cmpeq	r0, r4, lsr #2
    2cbc:	7c23003f 	stcvc	0, cr0, [r3], #-252	; 0xffffff04
    2cc0:	1808003a 	stmdane	r8, {r1, r3, r4, r5}
    2cc4:	bb000004 	bllt	2cdc <__Stack_Size+0x28dc>
    2cc8:	24000007 	strcs	r0, [r0], #-7
    2ccc:	3f015001 	svccc	0x00015001
    2cd0:	3a942500 	bcc	fe50c0d8 <SCS_BASE+0x1e4fe0d8>
    2cd4:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    2cd8:	01240000 	teqeq	r4, r0
    2cdc:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    2ce0:	10811300 	addne	r1, r1, r0, lsl #6
    2ce4:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    2ce8:	00020302 	andeq	r0, r2, r2, lsl #6
    2cec:	003ab400 	eorseq	fp, sl, r0, lsl #8
    2cf0:	00008c08 	andeq	r8, r0, r8, lsl #24
    2cf4:	419c0100 	orrsmi	r0, ip, r0, lsl #2
    2cf8:	16000008 	strne	r0, [r0], -r8
    2cfc:	00001016 	andeq	r1, r0, r6, lsl r0
    2d00:	c4021901 	strgt	r1, [r2], #-2305	; 0x901
    2d04:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    2d08:	1400000b 	strne	r0, [r0], #-11
    2d0c:	0000109e 	muleq	r0, lr, r0
    2d10:	03021b01 	movweq	r1, #11009	; 0x2b01
    2d14:	df000002 	svcle	0x00000002
    2d18:	2300000b 	movwcs	r0, #11
    2d1c:	08003ac0 	stmdaeq	r0, {r6, r7, r9, fp, ip, sp}
    2d20:	00000418 	andeq	r0, r0, r8, lsl r4
    2d24:	0000081a 	andeq	r0, r0, sl, lsl r8
    2d28:	03500124 	cmpeq	r0, #36, 2
    2d2c:	000fff0a 	andeq	pc, pc, sl, lsl #30
    2d30:	003ae823 	eorseq	lr, sl, r3, lsr #16
    2d34:	00041808 	andeq	r1, r4, r8, lsl #16
    2d38:	00082f00 	andeq	r2, r8, r0, lsl #30
    2d3c:	50012400 	andpl	r2, r1, r0, lsl #8
    2d40:	0fff0a03 	svceq	0x00ff0a03
    2d44:	3b122500 	blcc	48c14c <__Stack_Size+0x48bd4c>
    2d48:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    2d4c:	01240000 	teqeq	r4, r0
    2d50:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    2d54:	2600000f 	strcs	r0, [r0], -pc
    2d58:	0000105e 	andeq	r1, r0, lr, asr r0
    2d5c:	03026a01 	movweq	r6, #10753	; 0x2a01
    2d60:	40000002 	andmi	r0, r0, r2
    2d64:	5408003b 	strpl	r0, [r8], #-59	; 0x3b
    2d68:	01000000 	mrseq	r0, (UNDEF: 0)
    2d6c:	1079169c 			; <UNDEFINED> instruction: 0x1079169c
    2d70:	6a010000 	bvs	42d78 <__Stack_Size+0x42978>
    2d74:	00004c02 	andeq	r4, r0, r2, lsl #24
    2d78:	000c1400 	andeq	r1, ip, r0, lsl #8
    2d7c:	12bb1600 	adcsne	r1, fp, #0, 12
    2d80:	6a010000 	bvs	42d88 <__Stack_Size+0x42988>
    2d84:	00004c02 	andeq	r4, r0, r2, lsl #24
    2d88:	000c3500 	andeq	r3, ip, r0, lsl #10
    2d8c:	11831600 	orrne	r1, r3, r0, lsl #12
    2d90:	6a010000 	bvs	42d98 <__Stack_Size+0x42998>
    2d94:	00004c02 	andeq	r4, r0, r2, lsl #24
    2d98:	000c5600 	andeq	r5, ip, r0, lsl #12
    2d9c:	109e1400 	addsne	r1, lr, r0, lsl #8
    2da0:	6c010000 	stcvs	0, cr0, [r1], {-0}
    2da4:	00020302 	andeq	r0, r2, r2, lsl #6
    2da8:	000c7700 	andeq	r7, ip, r0, lsl #14
    2dac:	3b5a2300 	blcc	168b9b4 <__Stack_Size+0x168b5b4>
    2db0:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    2db4:	08aa0000 	stmiaeq	sl!, {}	; <UNPREDICTABLE>
    2db8:	01240000 	teqeq	r4, r0
    2dbc:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    2dc0:	003b7825 	eorseq	r7, fp, r5, lsr #16
    2dc4:	00041808 	andeq	r1, r4, r8, lsl #16
    2dc8:	50012400 	andpl	r2, r1, r0, lsl #8
    2dcc:	00003f01 	andeq	r3, r0, r1, lsl #30
    2dd0:	00074300 	andeq	r4, r7, r0, lsl #6
    2dd4:	95000400 	strls	r0, [r0, #-1024]	; 0x400
    2dd8:	0400000b 	streq	r0, [r0], #-11
    2ddc:	00003801 	andeq	r3, r0, r1, lsl #16
    2de0:	13200100 	teqne	r0, #0, 2
    2de4:	03720000 	cmneq	r2, #0
    2de8:	3b940000 	blcc	fe502df0 <SCS_BASE+0x1e4f4df0>
    2dec:	02560800 	subseq	r0, r6, #0, 16
    2df0:	087b0000 	ldmdaeq	fp!, {}^	; <UNPREDICTABLE>
    2df4:	04020000 	streq	r0, [r2], #-0
    2df8:	00026505 	andeq	r6, r2, r5, lsl #10
    2dfc:	05020200 	streq	r0, [r2, #-512]	; 0x200
    2e00:	00000082 	andeq	r0, r0, r2, lsl #1
    2e04:	96060102 	strls	r0, [r6], -r2, lsl #2
    2e08:	03000001 	movweq	r0, #1
    2e0c:	00323375 	eorseq	r3, r2, r5, ror r3
    2e10:	00452702 	subeq	r2, r5, r2, lsl #14
    2e14:	04020000 	streq	r0, [r2], #-0
    2e18:	00022707 	andeq	r2, r2, r7, lsl #14
    2e1c:	31750300 	cmncc	r5, r0, lsl #6
    2e20:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    2e24:	00000057 	andeq	r0, r0, r7, asr r0
    2e28:	52070202 	andpl	r0, r7, #536870912	; 0x20000000
    2e2c:	03000002 	movweq	r0, #2
    2e30:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    2e34:	00006829 	andeq	r6, r0, r9, lsr #16
    2e38:	08010200 	stmdaeq	r1, {r9}
    2e3c:	00000194 	muleq	r0, r4, r1
    2e40:	00000d04 	andeq	r0, r0, r4, lsl #26
    2e44:	7a2f0200 	bvc	bc364c <__Stack_Size+0xbc324c>
    2e48:	05000000 	streq	r0, [r0, #-0]
    2e4c:	00000045 	andeq	r0, r0, r5, asr #32
    2e50:	3b020106 	blcc	83270 <__Stack_Size+0x82e70>
    2e54:	00000094 	muleq	r0, r4, r0
    2e58:	000a8e07 	andeq	r8, sl, r7, lsl #28
    2e5c:	12070000 	andne	r0, r7, #0
    2e60:	0100000c 	tsteq	r0, ip
    2e64:	095c0400 	ldmdbeq	ip, {sl}^
    2e68:	3b020000 	blcc	82e70 <__Stack_Size+0x82a70>
    2e6c:	0000007f 	andeq	r0, r0, pc, ror r0
    2e70:	3b070402 	blcc	1c3e80 <__Stack_Size+0x1c3a80>
    2e74:	08000003 	stmdaeq	r0, {r0, r1}
    2e78:	014e031c 	cmpeq	lr, ip, lsl r3
    2e7c:	0000010b 	andeq	r0, r0, fp, lsl #2
    2e80:	4c524309 	mrrcmi	3, 0, r4, r2, cr9
    2e84:	01500300 	cmpeq	r0, r0, lsl #6
    2e88:	0000006f 	andeq	r0, r0, pc, rrx
    2e8c:	52430900 	subpl	r0, r3, #0, 18
    2e90:	51030048 	tstpl	r3, r8, asr #32
    2e94:	00006f01 	andeq	r6, r0, r1, lsl #30
    2e98:	49090400 	stmdbmi	r9, {sl}
    2e9c:	03005244 	movweq	r5, #580	; 0x244
    2ea0:	006f0152 	rsbeq	r0, pc, r2, asr r1	; <UNPREDICTABLE>
    2ea4:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    2ea8:	0052444f 	subseq	r4, r2, pc, asr #8
    2eac:	6f015303 	svcvs	0x00015303
    2eb0:	0c000000 	stceq	0, cr0, [r0], {-0}
    2eb4:	0009440a 	andeq	r4, r9, sl, lsl #8
    2eb8:	01540300 	cmpeq	r4, r0, lsl #6
    2ebc:	0000006f 	andeq	r0, r0, pc, rrx
    2ec0:	52420910 	subpl	r0, r2, #16, 18	; 0x40000
    2ec4:	55030052 	strpl	r0, [r3, #-82]	; 0x52
    2ec8:	00006f01 	andeq	r6, r0, r1, lsl #30
    2ecc:	da0a1400 	ble	287ed4 <__Stack_Size+0x287ad4>
    2ed0:	0300000c 	movweq	r0, #12
    2ed4:	006f0156 	rsbeq	r0, pc, r6, asr r1	; <UNPREDICTABLE>
    2ed8:	00180000 	andseq	r0, r8, r0
    2edc:	000be00b 	andeq	lr, fp, fp
    2ee0:	01570300 	cmpeq	r7, r0, lsl #6
    2ee4:	000000a6 	andeq	r0, r0, r6, lsr #1
    2ee8:	59031808 	stmdbpl	r3, {r3, fp, ip}
    2eec:	00014801 	andeq	r4, r1, r1, lsl #16
    2ef0:	146f0a00 	strbtne	r0, [pc], #-2560	; 2ef8 <__Stack_Size+0x2af8>
    2ef4:	5b030000 	blpl	c2efc <__Stack_Size+0xc2afc>
    2ef8:	00006f01 	andeq	r6, r0, r1, lsl #30
    2efc:	540a0000 	strpl	r0, [sl], #-0
    2f00:	03000014 	movweq	r0, #20
    2f04:	006f015c 	rsbeq	r0, pc, ip, asr r1	; <UNPREDICTABLE>
    2f08:	0a040000 	beq	102f10 <__Stack_Size+0x102b10>
    2f0c:	00001319 	andeq	r1, r0, r9, lsl r3
    2f10:	58015d03 	stmdapl	r1, {r0, r1, r8, sl, fp, ip, lr}
    2f14:	08000001 	stmdaeq	r0, {r0}
    2f18:	006f0c00 	rsbeq	r0, pc, r0, lsl #24
    2f1c:	01580000 	cmpeq	r8, r0
    2f20:	9f0d0000 	svcls	0x000d0000
    2f24:	03000000 	movweq	r0, #0
    2f28:	01480500 	cmpeq	r8, r0, lsl #10
    2f2c:	3d0b0000 	stccc	0, cr0, [fp, #-0]
    2f30:	03000014 	movweq	r0, #20
    2f34:	0117015e 	tsteq	r7, lr, asr r1
    2f38:	01060000 	mrseq	r0, (UNDEF: 6)
    2f3c:	01842304 	orreq	r2, r4, r4, lsl #6
    2f40:	15070000 	strne	r0, [r7, #-0]
    2f44:	0100000a 	tsteq	r0, sl
    2f48:	0009de07 	andeq	sp, r9, r7, lsl #28
    2f4c:	2a070200 	bcs	1c3754 <__Stack_Size+0x1c3354>
    2f50:	0300000c 	movweq	r0, #12
    2f54:	0b920400 	bleq	fe483f5c <SCS_BASE+0x1e475f5c>
    2f58:	27040000 	strcs	r0, [r4, -r0]
    2f5c:	00000169 	andeq	r0, r0, r9, ror #2
    2f60:	2e040106 	adfcss	f0, f4, f6
    2f64:	000001c9 	andeq	r0, r0, r9, asr #3
    2f68:	000ba407 	andeq	sl, fp, r7, lsl #8
    2f6c:	b3070000 	movwlt	r0, #28672	; 0x7000
    2f70:	0400000c 	streq	r0, [r0], #-12
    2f74:	000a3307 	andeq	r3, sl, r7, lsl #6
    2f78:	41072800 	tstmi	r7, r0, lsl #16
    2f7c:	c800000a 	stmdagt	r0, {r1, r3}
    2f80:	0a4f0700 	beq	13c4b88 <__Stack_Size+0x13c4788>
    2f84:	07140000 	ldreq	r0, [r4, -r0]
    2f88:	00000911 	andeq	r0, r0, r1, lsl r9
    2f8c:	0b3f0710 	bleq	fc4bd4 <__Stack_Size+0xfc47d4>
    2f90:	071c0000 	ldreq	r0, [ip, -r0]
    2f94:	00000bb2 			; <UNDEFINED> instruction: 0x00000bb2
    2f98:	ed040018 	stc	0, cr0, [r4, #-96]	; 0xffffffa0
    2f9c:	0400000b 	streq	r0, [r0], #-11
    2fa0:	00018f36 	andeq	r8, r1, r6, lsr pc
    2fa4:	04040e00 	streq	r0, [r4], #-3584	; 0xe00
    2fa8:	0002013e 	andeq	r0, r2, lr, lsr r1
    2fac:	09530f00 	ldmdbeq	r3, {r8, r9, sl, fp}^
    2fb0:	40040000 	andmi	r0, r4, r0
    2fb4:	0000004c 	andeq	r0, r0, ip, asr #32
    2fb8:	0bc20f00 	bleq	ff086bc0 <SCS_BASE+0x1f078bc0>
    2fbc:	41040000 	mrsmi	r0, (UNDEF: 4)
    2fc0:	00000184 	andeq	r0, r0, r4, lsl #3
    2fc4:	09490f02 	stmdbeq	r9, {r1, r8, r9, sl, fp}^
    2fc8:	42040000 	andmi	r0, r4, #0
    2fcc:	000001c9 	andeq	r0, r0, r9, asr #3
    2fd0:	19040003 	stmdbne	r4, {r0, r1}
    2fd4:	0400000c 	streq	r0, [r0], #-12
    2fd8:	0001d443 	andeq	sp, r1, r3, asr #8
    2fdc:	04010600 	streq	r0, [r1], #-1536	; 0x600
    2fe0:	00022147 	andeq	r2, r2, r7, asr #2
    2fe4:	13010700 	movwne	r0, #5888	; 0x1700
    2fe8:	07000000 	streq	r0, [r0, -r0]
    2fec:	000012ca 	andeq	r1, r0, sl, asr #5
    2ff0:	4a040001 	bmi	102ffc <__Stack_Size+0x102bfc>
    2ff4:	04000014 	streq	r0, [r0], #-20
    2ff8:	00020c49 	andeq	r0, r2, r9, asr #24
    2ffc:	135b1000 	cmpne	fp, #0
    3000:	33010000 	movwcc	r0, #4096	; 0x1000
    3004:	08003b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp, ip, sp}
    3008:	000000a4 	andeq	r0, r0, r4, lsr #1
    300c:	030d9c01 	movweq	r9, #56321	; 0xdc01
    3010:	59110000 	ldmdbpl	r1, {}	; <UNPREDICTABLE>
    3014:	01000014 	tsteq	r0, r4, lsl r0
    3018:	00030d33 	andeq	r0, r3, r3, lsr sp
    301c:	000ca100 	andeq	sl, ip, r0, lsl #2
    3020:	3bbe1200 	blcc	fef87828 <SCS_BASE+0x1ef79828>
    3024:	07330800 	ldreq	r0, [r3, -r0, lsl #16]!
    3028:	02680000 	rsbeq	r0, r8, #0
    302c:	01130000 	tsteq	r3, r0
    3030:	13310151 	teqne	r1, #1073741844	; 0x40000014
    3034:	34015001 	strcc	r5, [r1], #-1
    3038:	3be01200 	blcc	ff807840 <SCS_BASE+0x1f7f9840>
    303c:	07330800 	ldreq	r0, [r3, -r0, lsl #16]!
    3040:	02810000 	addeq	r0, r1, #0
    3044:	01130000 	tsteq	r3, r0
    3048:	13310151 	teqne	r1, #1073741844	; 0x40000014
    304c:	08025001 	stmdaeq	r2, {r0, ip, lr}
    3050:	ec120040 	ldc	0, cr0, [r2], {64}	; 0x40
    3054:	3308003b 	movwcc	r0, #32827	; 0x803b
    3058:	99000007 	stmdbls	r0, {r0, r1, r2}
    305c:	13000002 	movwne	r0, #2
    3060:	31015101 	tstcc	r1, r1, lsl #2
    3064:	01500113 	cmpeq	r0, r3, lsl r1
    3068:	f8120038 			; <UNDEFINED> instruction: 0xf8120038
    306c:	3308003b 	movwcc	r0, #32827	; 0x803b
    3070:	b1000007 	tstlt	r0, r7
    3074:	13000002 	movwne	r0, #2
    3078:	31015101 	tstcc	r1, r1, lsl #2
    307c:	01500113 	cmpeq	r0, r3, lsl r1
    3080:	04120040 	ldreq	r0, [r2], #-64	; 0x40
    3084:	3308003c 	movwcc	r0, #32828	; 0x803c
    3088:	ca000007 	bgt	30ac <__Stack_Size+0x2cac>
    308c:	13000002 	movwne	r0, #2
    3090:	31015101 	tstcc	r1, r1, lsl #2
    3094:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    3098:	12002008 	andne	r2, r0, #8
    309c:	08003c10 	stmdaeq	r0, {r4, sl, fp, ip, sp}
    30a0:	00000733 	andeq	r0, r0, r3, lsr r7
    30a4:	000002e3 	andeq	r0, r0, r3, ror #5
    30a8:	01510113 	cmpeq	r1, r3, lsl r1
    30ac:	50011331 	andpl	r1, r1, r1, lsr r3
    30b0:	00800802 	addeq	r0, r0, r2, lsl #16
    30b4:	003c1e12 	eorseq	r1, ip, r2, lsl lr
    30b8:	00073308 	andeq	r3, r7, r8, lsl #6
    30bc:	0002fd00 	andeq	pc, r2, r0, lsl #26
    30c0:	51011300 	mrspl	r1, SP_irq
    30c4:	01133101 	tsteq	r3, r1, lsl #2
    30c8:	000a0350 	andeq	r0, sl, r0, asr r3
    30cc:	2c140001 	ldccs	0, cr0, [r4], {1}
    30d0:	3308003c 	movwcc	r0, #32828	; 0x803c
    30d4:	13000007 	movwne	r0, #7
    30d8:	30015101 	andcc	r5, r1, r1, lsl #2
    30dc:	04150000 	ldreq	r0, [r5], #-0
    30e0:	0000010b 	andeq	r0, r0, fp, lsl #2
    30e4:	00148b10 	andseq	r8, r4, r0, lsl fp
    30e8:	386b0100 	stmdacc	fp!, {r8}^
    30ec:	1608003c 			; <UNDEFINED> instruction: 0x1608003c
    30f0:	01000000 	mrseq	r0, (UNDEF: 0)
    30f4:	0003559c 	muleq	r3, ip, r5
    30f8:	3c421200 	sfmcc	f1, 2, [r2], {-0}
    30fc:	07330800 	ldreq	r0, [r3, -r0, lsl #16]!
    3100:	03400000 	movteq	r0, #0
    3104:	01130000 	tsteq	r3, r0
    3108:	13310151 	teqne	r1, #1073741844	; 0x40000014
    310c:	31015001 	tstcc	r1, r1
    3110:	3c4e1400 	cfstrdcc	mvd1, [lr], {-0}
    3114:	07330800 	ldreq	r0, [r3, -r0, lsl #16]!
    3118:	01130000 	tsteq	r3, r0
    311c:	13300151 	teqne	r0, #1073741844	; 0x40000014
    3120:	31015001 	tstcc	r1, r1
    3124:	c4100000 	ldrgt	r0, [r0], #-0
    3128:	01000009 	tsteq	r0, r9
    312c:	003c4e7c 	eorseq	r4, ip, ip, ror lr
    3130:	00009c08 	andeq	r9, r0, r8, lsl #24
    3134:	e19c0100 	orrs	r0, ip, r0, lsl #2
    3138:	16000003 	strne	r0, [r0], -r3
    313c:	00001459 	andeq	r1, r0, r9, asr r4
    3140:	030d7c01 	movweq	r7, #56321	; 0xdc01
    3144:	50010000 	andpl	r0, r1, r0
    3148:	00145f11 	andseq	r5, r4, r1, lsl pc
    314c:	e17c0100 	cmn	ip, r0, lsl #2
    3150:	63000003 	movwvs	r0, #3
    3154:	1700000d 	strne	r0, [r0, -sp]
    3158:	000013ae 	andeq	r1, r0, lr, lsr #7
    315c:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    3160:	0d840000 	stceq	0, cr0, [r4]
    3164:	0e170000 	cdpeq	0, 1, cr0, cr7, cr0, {0}
    3168:	01000014 	tsteq	r0, r4, lsl r0
    316c:	00003a7e 	andeq	r3, r0, lr, ror sl
    3170:	000db300 	andeq	fp, sp, r0, lsl #6
    3174:	12c31700 	sbcne	r1, r3, #0, 14
    3178:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    317c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3180:	00000ddd 	ldrdeq	r0, [r0], -sp
    3184:	736f7018 	cmnvc	pc, #24
    3188:	3a7e0100 	bcc	1f83590 <__Stack_Size+0x1f83190>
    318c:	13000000 	movwne	r0, #0
    3190:	1700000e 	strne	r0, [r0, -lr]
    3194:	0000139f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    3198:	003a7f01 	eorseq	r7, sl, r1, lsl #30
    319c:	0e8f0000 	cdpeq	0, 8, cr0, cr15, cr0, {0}
    31a0:	43170000 	tstmi	r7, #0
    31a4:	01000013 	tsteq	r0, r3, lsl r0
    31a8:	00003a7f 	andeq	r3, r0, pc, ror sl
    31ac:	000eb900 	andeq	fp, lr, r0, lsl #18
    31b0:	04150000 	ldreq	r0, [r5], #-0
    31b4:	00000201 	andeq	r0, r0, r1, lsl #4
    31b8:	000ac110 	andeq	ip, sl, r0, lsl r1
    31bc:	eae50100 	b	ff9435c4 <SCS_BASE+0x1f9355c4>
    31c0:	1008003c 	andne	r0, r8, ip, lsr r0
    31c4:	01000000 	mrseq	r0, (UNDEF: 0)
    31c8:	00040a9c 	muleq	r4, ip, sl
    31cc:	145f1600 	ldrbne	r1, [pc], #-1536	; 31d4 <__Stack_Size+0x2dd4>
    31d0:	e5010000 	str	r0, [r1, #-0]
    31d4:	000003e1 	andeq	r0, r0, r1, ror #7
    31d8:	19005001 	stmdbne	r0, {r0, ip, lr}
    31dc:	00001389 	andeq	r1, r0, r9, lsl #7
    31e0:	005ef601 	subseq	pc, lr, r1, lsl #12
    31e4:	3cfa0000 	ldclcc	0, cr0, [sl]
    31e8:	000c0800 	andeq	r0, ip, r0, lsl #16
    31ec:	9c010000 	stcls	0, cr0, [r1], {-0}
    31f0:	0000044f 	andeq	r0, r0, pc, asr #8
    31f4:	00145911 	andseq	r5, r4, r1, lsl r9
    31f8:	0df60100 	ldfeqe	f0, [r6]
    31fc:	01000003 	tsteq	r0, r3
    3200:	1600000f 	strne	r0, [r0], -pc
    3204:	00000953 	andeq	r0, r0, r3, asr r9
    3208:	004cf601 	subeq	pc, ip, r1, lsl #12
    320c:	51010000 	mrspl	r0, (UNDEF: 1)
    3210:	0010a517 	andseq	sl, r0, r7, lsl r5
    3214:	5ef80100 	cdppl	1, 15, cr0, cr8, cr0, {0}
    3218:	22000000 	andcs	r0, r0, #0
    321c:	0000000f 	andeq	r0, r0, pc
    3220:	0013e01a 	andseq	lr, r3, sl, lsl r0
    3224:	01100100 	tsteq	r0, r0, lsl #2
    3228:	0000004c 	andeq	r0, r0, ip, asr #32
    322c:	08003d06 	stmdaeq	r0, {r1, r2, r8, sl, fp, ip, sp}
    3230:	00000006 	andeq	r0, r0, r6
    3234:	047a9c01 	ldrbteq	r9, [sl], #-3073	; 0xc01
    3238:	591b0000 	ldmdbpl	fp, {}	; <UNPREDICTABLE>
    323c:	01000014 	tsteq	r0, r4, lsl r0
    3240:	030d0110 	movweq	r0, #53520	; 0xd110
    3244:	0f4c0000 	svceq	0x004c0000
    3248:	1a000000 	bne	3250 <__Stack_Size+0x2e50>
    324c:	00001474 	andeq	r1, r0, r4, ror r4
    3250:	5e012101 	adfpls	f2, f1, f1
    3254:	0c000000 	stceq	0, cr0, [r0], {-0}
    3258:	0c08003d 	stceq	0, cr0, [r8], {61}	; 0x3d
    325c:	01000000 	mrseq	r0, (UNDEF: 0)
    3260:	0004c39c 	muleq	r4, ip, r3
    3264:	14591b00 	ldrbne	r1, [r9], #-2816	; 0xb00
    3268:	21010000 	mrscs	r0, (UNDEF: 1)
    326c:	00030d01 	andeq	r0, r3, r1, lsl #26
    3270:	000f6d00 	andeq	r6, pc, r0, lsl #26
    3274:	09531c00 	ldmdbeq	r3, {sl, fp, ip}^
    3278:	21010000 	mrscs	r0, (UNDEF: 1)
    327c:	00004c01 	andeq	r4, r0, r1, lsl #24
    3280:	1d510100 	ldfnee	f0, [r1, #-0]
    3284:	000010a5 	andeq	r1, r0, r5, lsr #1
    3288:	5e012301 	cdppl	3, 0, cr2, cr1, cr1, {0}
    328c:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    3290:	0000000f 	andeq	r0, r0, pc
    3294:	0012d21a 	andseq	sp, r2, sl, lsl r2
    3298:	013b0100 	teqeq	fp, r0, lsl #2
    329c:	0000004c 	andeq	r0, r0, ip, asr #32
    32a0:	08003d18 	stmdaeq	r0, {r3, r4, r8, sl, fp, ip, sp}
    32a4:	00000006 	andeq	r0, r0, r6
    32a8:	04ee9c01 	strbteq	r9, [lr], #3073	; 0xc01
    32ac:	591b0000 	ldmdbpl	fp, {}	; <UNPREDICTABLE>
    32b0:	01000014 	tsteq	r0, r4, lsl r0
    32b4:	030d013b 	movweq	r0, #53563	; 0xd13b
    32b8:	0fb80000 	svceq	0x00b80000
    32bc:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    32c0:	00000a26 	andeq	r0, r0, r6, lsr #20
    32c4:	1e014d01 	cdpne	13, 0, cr4, cr1, cr1, {0}
    32c8:	0408003d 	streq	r0, [r8], #-61	; 0x3d
    32cc:	01000000 	mrseq	r0, (UNDEF: 0)
    32d0:	0005219c 	muleq	r5, ip, r1
    32d4:	14591c00 	ldrbne	r1, [r9], #-3072	; 0xc00
    32d8:	4d010000 	stcmi	0, cr0, [r1, #-0]
    32dc:	00030d01 	andeq	r0, r3, r1, lsl #26
    32e0:	1c500100 	ldfnee	f0, [r0], {-0}
    32e4:	00000953 	andeq	r0, r0, r3, asr r9
    32e8:	4c014d01 	stcmi	13, cr4, [r1], {1}
    32ec:	01000000 	mrseq	r0, (UNDEF: 0)
    32f0:	4f1e0051 	svcmi	0x001e0051
    32f4:	0100000b 	tsteq	r0, fp
    32f8:	3d220160 	stfccs	f0, [r2, #-384]!	; 0xfffffe80
    32fc:	00040800 	andeq	r0, r4, r0, lsl #16
    3300:	9c010000 	stcls	0, cr0, [r1], {-0}
    3304:	00000554 	andeq	r0, r0, r4, asr r5
    3308:	0014591c 	andseq	r5, r4, ip, lsl r9
    330c:	01600100 	cmneq	r0, r0, lsl #2
    3310:	0000030d 	andeq	r0, r0, sp, lsl #6
    3314:	531c5001 	tstpl	ip, #1
    3318:	01000009 	tsteq	r0, r9
    331c:	004c0160 	subeq	r0, ip, r0, ror #2
    3320:	51010000 	mrspl	r0, (UNDEF: 1)
    3324:	130b1e00 	movwne	r1, #48640	; 0xbe00
    3328:	76010000 	strvc	r0, [r1], -r0
    332c:	003d2601 	eorseq	r2, sp, r1, lsl #12
    3330:	00000a08 	andeq	r0, r0, r8, lsl #20
    3334:	959c0100 	ldrls	r0, [ip, #256]	; 0x100
    3338:	1c000005 	stcne	0, cr0, [r0], {5}
    333c:	00001459 	andeq	r1, r0, r9, asr r4
    3340:	0d017601 	stceq	6, cr7, [r1, #-4]
    3344:	01000003 	tsteq	r0, r3
    3348:	09531c50 	ldmdbeq	r3, {r4, r6, sl, fp, ip}^
    334c:	76010000 	strvc	r0, [r1], -r0
    3350:	00004c01 	andeq	r4, r0, r1, lsl #24
    3354:	1c510100 	ldfnee	f0, [r1], {-0}
    3358:	000012fa 	strdeq	r1, [r0], -sl
    335c:	21017601 	tstcs	r1, r1, lsl #12
    3360:	01000002 	tsteq	r0, r2
    3364:	191e0052 	ldmdbne	lr, {r1, r4, r6}
    3368:	01000014 	tsteq	r0, r4, lsl r0
    336c:	3d300190 	ldfccs	f0, [r0, #-576]!	; 0xfffffdc0
    3370:	00040800 	andeq	r0, r4, r0, lsl #16
    3374:	9c010000 	stcls	0, cr0, [r1], {-0}
    3378:	000005c8 	andeq	r0, r0, r8, asr #11
    337c:	0014591c 	andseq	r5, r4, ip, lsl r9
    3380:	01900100 	orrseq	r0, r0, r0, lsl #2
    3384:	0000030d 	andeq	r0, r0, sp, lsl #6
    3388:	a61c5001 	ldrge	r5, [ip], -r1
    338c:	01000013 	tsteq	r0, r3, lsl r0
    3390:	004c0190 	umaaleq	r0, ip, r0, r1
    3394:	51010000 	mrspl	r0, (UNDEF: 1)
    3398:	13fb1e00 	mvnsne	r1, #0, 28
    339c:	a2010000 	andge	r0, r1, #0
    33a0:	003d3401 	eorseq	r3, sp, r1, lsl #8
    33a4:	00001008 	andeq	r1, r0, r8
    33a8:	0b9c0100 	bleq	fe7037b0 <SCS_BASE+0x1e6f57b0>
    33ac:	1c000006 	stcne	0, cr0, [r0], {6}
    33b0:	00001459 	andeq	r1, r0, r9, asr r4
    33b4:	0d01a201 	sfmeq	f2, 1, [r1, #-4]
    33b8:	01000003 	tsteq	r0, r3
    33bc:	09531c50 	ldmdbeq	r3, {r4, r6, sl, fp, ip}^
    33c0:	a2010000 	andge	r0, r1, #0
    33c4:	00004c01 	andeq	r4, r0, r1, lsl #24
    33c8:	1f510100 	svcne	0x00510100
    33cc:	00706d74 	rsbseq	r6, r0, r4, ror sp
    33d0:	3a01a401 	bcc	6c3dc <__Stack_Size+0x6bfdc>
    33d4:	d9000000 	stmdble	r0, {}	; <UNPREDICTABLE>
    33d8:	0000000f 	andeq	r0, r0, pc
    33dc:	0013671e 	andseq	r6, r3, lr, lsl r7
    33e0:	01c30100 	biceq	r0, r3, r0, lsl #2
    33e4:	08003d44 	stmdaeq	r0, {r2, r6, r8, sl, fp, ip, sp}
    33e8:	0000001c 	andeq	r0, r0, ip, lsl r0
    33ec:	06529c01 	ldrbeq	r9, [r2], -r1, lsl #24
    33f0:	4b1b0000 	blmi	6c33f8 <__Stack_Size+0x6c2ff8>
    33f4:	01000013 	tsteq	r0, r3, lsl r0
    33f8:	005e01c3 	subseq	r0, lr, r3, asr #3
    33fc:	0ffa0000 	svceq	0x00fa0000
    3400:	ba1b0000 	blt	6c3408 <__Stack_Size+0x6c3008>
    3404:	01000013 	tsteq	r0, r3, lsl r0
    3408:	005e01c3 	subseq	r0, lr, r3, asr #3
    340c:	101b0000 	andsne	r0, fp, r0
    3410:	9f1d0000 	svcls	0x001d0000
    3414:	01000013 	tsteq	r0, r3, lsl r0
    3418:	003a01c5 	eorseq	r0, sl, r5, asr #3
    341c:	103c0000 	eorsne	r0, ip, r0
    3420:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    3424:	000012e6 	andeq	r1, r0, r6, ror #5
    3428:	6001dc01 	andvs	sp, r1, r1, lsl #24
    342c:	0c08003d 	stceq	0, cr0, [r8], {61}	; 0x3d
    3430:	01000000 	mrseq	r0, (UNDEF: 0)
    3434:	0006779c 	muleq	r6, ip, r7
    3438:	10161c00 	andsne	r1, r6, r0, lsl #24
    343c:	dc010000 	stcle	0, cr0, [r1], {-0}
    3440:	00009401 	andeq	r9, r0, r1, lsl #8
    3444:	00500100 	subseq	r0, r0, r0, lsl #2
    3448:	0009861e 	andeq	r8, r9, lr, lsl r6
    344c:	02070100 	andeq	r0, r7, #0, 2
    3450:	08003d6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sl, fp, ip, sp}
    3454:	00000054 	andeq	r0, r0, r4, asr r0
    3458:	06ec9c01 	strbteq	r9, [ip], r1, lsl #24
    345c:	7e1b0000 	cdpvc	0, 1, cr0, cr11, cr0, {0}
    3460:	01000013 	tsteq	r0, r3, lsl r0
    3464:	003a0207 	eorseq	r0, sl, r7, lsl #4
    3468:	107b0000 	rsbsne	r0, fp, r0
    346c:	161c0000 	ldrne	r0, [ip], -r0
    3470:	01000010 	tsteq	r0, r0, lsl r0
    3474:	00940207 	addseq	r0, r4, r7, lsl #4
    3478:	51010000 	mrspl	r0, (UNDEF: 1)
    347c:	706d741f 	rsbvc	r7, sp, pc, lsl r4
    3480:	02090100 	andeq	r0, r9, #0, 2
    3484:	0000003a 	andeq	r0, r0, sl, lsr r0
    3488:	0000109c 	muleq	r0, ip, r0
    348c:	0014241d 	andseq	r2, r4, sp, lsl r4
    3490:	02090100 	andeq	r0, r9, #0, 2
    3494:	0000003a 	andeq	r0, r0, sl, lsr r0
    3498:	000010cd 	andeq	r1, r0, sp, asr #1
    349c:	00139f1d 	andseq	r9, r3, sp, lsl pc
    34a0:	02090100 	andeq	r0, r9, #0, 2
    34a4:	0000003a 	andeq	r0, r0, sl, lsr r0
    34a8:	00001102 	andeq	r1, r0, r2, lsl #2
    34ac:	0013f31d 	andseq	pc, r3, sp, lsl r3	; <UNPREDICTABLE>
    34b0:	02090100 	andeq	r0, r9, #0, 2
    34b4:	0000003a 	andeq	r0, r0, sl, lsr r0
    34b8:	00001121 	andeq	r1, r0, r1, lsr #2
    34bc:	14291e00 	strtne	r1, [r9], #-3584	; 0xe00
    34c0:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    34c4:	003dc002 	eorseq	ip, sp, r2
    34c8:	00002a08 	andeq	r2, r0, r8, lsl #20
    34cc:	339c0100 	orrscc	r0, ip, #0, 2
    34d0:	1b000007 	blne	34f4 <__Stack_Size+0x30f4>
    34d4:	0000134b 	andeq	r1, r0, fp, asr #6
    34d8:	5e023901 	cdppl	9, 0, cr3, cr2, cr1, {0}
    34dc:	5c000000 	stcpl	0, cr0, [r0], {-0}
    34e0:	1b000011 	blne	352c <__Stack_Size+0x312c>
    34e4:	000013ba 			; <UNDEFINED> instruction: 0x000013ba
    34e8:	5e023901 	cdppl	9, 0, cr3, cr2, cr1, {0}
    34ec:	7d000000 	stcvc	0, cr0, [r0, #-0]
    34f0:	1f000011 	svcne	0x00000011
    34f4:	00706d74 	rsbseq	r6, r0, r4, ror sp
    34f8:	3a023b01 	bcc	92104 <__Stack_Size+0x91d04>
    34fc:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    3500:	00000011 	andeq	r0, r0, r1, lsl r0
    3504:	0013c920 	andseq	ip, r3, r0, lsr #18
    3508:	01140500 	tsteq	r4, r0, lsl #10
    350c:	00003a21 	andeq	r3, r0, r1, lsr #20
    3510:	00942100 	addseq	r2, r4, r0, lsl #2
    3514:	00000000 	andeq	r0, r0, r0
    3518:	00000962 	andeq	r0, r0, r2, ror #18
    351c:	0d7d0004 	ldcleq	0, cr0, [sp, #-16]!
    3520:	01040000 	mrseq	r0, (UNDEF: 4)
    3524:	00000038 	andeq	r0, r0, r8, lsr r0
    3528:	00159b01 	andseq	r9, r5, r1, lsl #22
    352c:	00037200 	andeq	r7, r3, r0, lsl #4
    3530:	003dec00 	eorseq	lr, sp, r0, lsl #24
    3534:	00032408 	andeq	r2, r3, r8, lsl #8
    3538:	0009f700 	andeq	pc, r9, r0, lsl #14
    353c:	05040200 	streq	r0, [r4, #-512]	; 0x200
    3540:	00000265 	andeq	r0, r0, r5, ror #4
    3544:	82050202 	andhi	r0, r5, #536870912	; 0x20000000
    3548:	02000000 	andeq	r0, r0, #0
    354c:	01960601 	orrseq	r0, r6, r1, lsl #12
    3550:	75030000 	strvc	r0, [r3, #-0]
    3554:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    3558:	00004527 	andeq	r4, r0, r7, lsr #10
    355c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3560:	00000227 	andeq	r0, r0, r7, lsr #4
    3564:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    3568:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    356c:	02000000 	andeq	r0, r0, #0
    3570:	02520702 	subseq	r0, r2, #524288	; 0x80000
    3574:	75030000 	strvc	r0, [r3, #-0]
    3578:	29020038 	stmdbcs	r2, {r3, r4, r5}
    357c:	00000068 	andeq	r0, r0, r8, rrx
    3580:	94080102 	strls	r0, [r8], #-258	; 0x102
    3584:	04000001 	streq	r0, [r0], #-1
    3588:	0000000d 	andeq	r0, r0, sp
    358c:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    3590:	45050000 	strmi	r0, [r5, #-0]
    3594:	04000000 	streq	r0, [r0], #-0
    3598:	00001833 	andeq	r1, r0, r3, lsr r8
    359c:	008a3302 	addeq	r3, sl, r2, lsl #6
    35a0:	7a060000 	bvc	1835a8 <__Stack_Size+0x1831a8>
    35a4:	07000000 	streq	r0, [r0, -r0]
    35a8:	a4390201 	ldrtge	r0, [r9], #-513	; 0x201
    35ac:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    35b0:	00001305 	andeq	r1, r0, r5, lsl #6
    35b4:	45530900 	ldrbmi	r0, [r3, #-2304]	; 0x900
    35b8:	00010054 	andeq	r0, r1, r4, asr r0
    35bc:	001a8d04 	andseq	r8, sl, r4, lsl #26
    35c0:	8f390200 	svchi	0x00390200
    35c4:	07000000 	streq	r0, [r0, -r0]
    35c8:	c43b0201 	ldrtgt	r0, [fp], #-513	; 0x201
    35cc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    35d0:	00000a8e 	andeq	r0, r0, lr, lsl #21
    35d4:	0c120800 	ldceq	8, cr0, [r2], {-0}
    35d8:	00010000 	andeq	r0, r1, r0
    35dc:	00095c04 	andeq	r5, r9, r4, lsl #24
    35e0:	af3b0200 	svcge	0x003b0200
    35e4:	02000000 	andeq	r0, r0, #0
    35e8:	033b0704 	teqeq	fp, #4, 14	; 0x100000
    35ec:	3c0a0000 	stccc	0, cr0, [sl], {-0}
    35f0:	01810303 	orreq	r0, r1, r3, lsl #6
    35f4:	00000177 	andeq	r0, r0, r7, ror r1
    35f8:	0017b90b 	andseq	fp, r7, fp, lsl #18
    35fc:	01830300 	orreq	r0, r3, r0, lsl #6
    3600:	00000187 	andeq	r0, r0, r7, lsl #3
    3604:	02a90b00 	adceq	r0, r9, #0, 22
    3608:	84030000 	strhi	r0, [r3], #-0
    360c:	00018c01 	andeq	r8, r1, r1, lsl #24
    3610:	7d0b0800 	stcvc	8, cr0, [fp, #-0]
    3614:	03000017 	movweq	r0, #23
    3618:	019c0185 	orrseq	r0, ip, r5, lsl #3
    361c:	0b800000 	bleq	fe003624 <SCS_BASE+0x1dff5624>
    3620:	00001623 	andeq	r1, r0, r3, lsr #12
    3624:	8c018603 	stchi	6, cr8, [r1], {3}
    3628:	88000001 	stmdahi	r0, {r0}
    362c:	0017930c 	andseq	r9, r7, ip, lsl #6
    3630:	01870300 	orreq	r0, r7, r0, lsl #6
    3634:	000001a1 	andeq	r0, r0, r1, lsr #3
    3638:	8c0c0100 	stfhis	f0, [ip], {-0}
    363c:	03000000 	movweq	r0, #0
    3640:	018c0188 	orreq	r0, ip, r8, lsl #3
    3644:	01080000 	mrseq	r0, (UNDEF: 8)
    3648:	0016de0c 	andseq	sp, r6, ip, lsl #28
    364c:	01890300 	orreq	r0, r9, r0, lsl #6
    3650:	000001a6 	andeq	r0, r0, r6, lsr #3
    3654:	960c0180 	strls	r0, [ip], -r0, lsl #3
    3658:	03000000 	movweq	r0, #0
    365c:	018c018a 	orreq	r0, ip, sl, lsl #3
    3660:	01880000 	orreq	r0, r8, r0
    3664:	00149b0c 	andseq	r9, r4, ip, lsl #22
    3668:	018b0300 	orreq	r0, fp, r0, lsl #6
    366c:	000001ab 	andeq	r0, r0, fp, lsr #3
    3670:	a00c0200 	andge	r0, ip, r0, lsl #4
    3674:	03000000 	movweq	r0, #0
    3678:	01b0018c 	lslseq	r0, ip, #3
    367c:	02080000 	andeq	r0, r8, #0
    3680:	5250490d 	subspl	r4, r0, #212992	; 0x34000
    3684:	018d0300 	orreq	r0, sp, r0, lsl #6
    3688:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    368c:	0e000300 	cdpeq	3, 0, cr0, cr0, cr0, {0}
    3690:	0000006f 	andeq	r0, r0, pc, rrx
    3694:	00000187 	andeq	r0, r0, r7, lsl #3
    3698:	0000cf0f 	andeq	ip, r0, pc, lsl #30
    369c:	05000100 	streq	r0, [r0, #-256]	; 0x100
    36a0:	00000177 	andeq	r0, r0, r7, ror r1
    36a4:	00003a0e 	andeq	r3, r0, lr, lsl #20
    36a8:	00019c00 	andeq	r9, r1, r0, lsl #24
    36ac:	00cf0f00 	sbceq	r0, pc, r0, lsl #30
    36b0:	001d0000 	andseq	r0, sp, r0
    36b4:	00017705 	andeq	r7, r1, r5, lsl #14
    36b8:	01770500 	cmneq	r7, r0, lsl #10
    36bc:	77050000 	strvc	r0, [r5, -r0]
    36c0:	05000001 	streq	r0, [r0, #-1]
    36c4:	00000177 	andeq	r0, r0, r7, ror r1
    36c8:	00003a0e 	andeq	r3, r0, lr, lsl #20
    36cc:	0001c000 	andeq	ip, r1, r0
    36d0:	00cf0f00 	sbceq	r0, pc, r0, lsl #30
    36d4:	003d0000 	eorseq	r0, sp, r0
    36d8:	00006f0e 	andeq	r6, r0, lr, lsl #30
    36dc:	0001d000 	andeq	sp, r1, r0
    36e0:	00cf0f00 	sbceq	r0, pc, r0, lsl #30
    36e4:	000e0000 	andeq	r0, lr, r0
    36e8:	0001c005 	andeq	ip, r1, r5
    36ec:	16fe1000 	ldrbtne	r1, [lr], r0
    36f0:	8e030000 	cdphi	0, 0, cr0, cr3, cr0, {0}
    36f4:	0000d601 	andeq	sp, r0, r1, lsl #12
    36f8:	03401100 	movteq	r1, #256	; 0x100
    36fc:	02a10190 	adceq	r0, r1, #144, 2	; 0x24
    3700:	c60b0000 	strgt	r0, [fp], -r0
    3704:	03000015 	movweq	r0, #21
    3708:	007f0192 			; <UNDEFINED> instruction: 0x007f0192
    370c:	0b000000 	bleq	3714 <__Stack_Size+0x3314>
    3710:	0000161e 	andeq	r1, r0, lr, lsl r6
    3714:	6f019303 	svcvs	0x00019303
    3718:	04000000 	streq	r0, [r0], #-0
    371c:	00178e0b 	andseq	r8, r7, fp, lsl #28
    3720:	01940300 	orrseq	r0, r4, r0, lsl #6
    3724:	0000006f 	andeq	r0, r0, pc, rrx
    3728:	16d80b08 	ldrbne	r0, [r8], r8, lsl #22
    372c:	95030000 	strls	r0, [r3, #-0]
    3730:	00006f01 	andeq	r6, r0, r1, lsl #30
    3734:	53120c00 	tstpl	r2, #0, 24
    3738:	03005243 	movweq	r5, #579	; 0x243
    373c:	006f0196 	mlseq	pc, r6, r1, r0	; <UNPREDICTABLE>
    3740:	12100000 	andsne	r0, r0, #0
    3744:	00524343 	subseq	r4, r2, r3, asr #6
    3748:	6f019703 	svcvs	0x00019703
    374c:	14000000 	strne	r0, [r0], #-0
    3750:	0016f30b 	andseq	pc, r6, fp, lsl #6
    3754:	01980300 	orrseq	r0, r8, r0, lsl #6
    3758:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    375c:	16f80b18 	usatne	r0, #24, r8, lsl #22
    3760:	99030000 	stmdbls	r3, {}	; <UNPREDICTABLE>
    3764:	00006f01 	andeq	r6, r0, r1, lsl #30
    3768:	b30b2400 	movwlt	r2, #46080	; 0xb400
    376c:	03000016 	movweq	r0, #22
    3770:	006f019a 	mlseq	pc, sl, r1, r0	; <UNPREDICTABLE>
    3774:	0b280000 	bleq	a0377c <__Stack_Size+0xa0337c>
    3778:	0000179d 	muleq	r0, sp, r7
    377c:	6f019b03 	svcvs	0x00019b03
    3780:	2c000000 	stccs	0, cr0, [r0], {-0}
    3784:	0017980b 	andseq	r9, r7, fp, lsl #16
    3788:	019c0300 	orrseq	r0, ip, r0, lsl #6
    378c:	0000006f 	andeq	r0, r0, pc, rrx
    3790:	172c0b30 			; <UNDEFINED> instruction: 0x172c0b30
    3794:	9d030000 	stcls	0, cr0, [r3, #-0]
    3798:	00006f01 	andeq	r6, r0, r1, lsl #30
    379c:	8a0b3400 	bhi	2d07a4 <__Stack_Size+0x2d03a4>
    37a0:	03000016 	movweq	r0, #22
    37a4:	006f019e 	mlseq	pc, lr, r1, r0	; <UNPREDICTABLE>
    37a8:	0b380000 	bleq	e037b0 <__Stack_Size+0xe033b0>
    37ac:	000017b4 			; <UNDEFINED> instruction: 0x000017b4
    37b0:	6f019f03 	svcvs	0x00019f03
    37b4:	3c000000 	stccc	0, cr0, [r0], {-0}
    37b8:	006f0e00 	rsbeq	r0, pc, r0, lsl #28
    37bc:	02b10000 	adcseq	r0, r1, #0
    37c0:	cf0f0000 	svcgt	0x000f0000
    37c4:	02000000 	andeq	r0, r0, #0
    37c8:	02a10500 	adceq	r0, r1, #0, 10
    37cc:	da100000 	ble	4037d4 <__Stack_Size+0x4033d4>
    37d0:	03000017 	movweq	r0, #23
    37d4:	01e101a0 	mvneq	r0, r0, lsr #3
    37d8:	04130000 	ldreq	r0, [r3], #-0
    37dc:	02fb1a04 	rscseq	r1, fp, #4, 20	; 0x4000
    37e0:	15140000 	ldrne	r0, [r4, #-0]
    37e4:	0400000b 	streq	r0, [r0], #-11
    37e8:	00005e1c 	andeq	r5, r0, ip, lsl lr
    37ec:	91140000 	tstls	r4, r0
    37f0:	0400000c 	streq	r0, [r0], #-12
    37f4:	00005e1d 	andeq	r5, r0, sp, lsl lr
    37f8:	3b140100 	blcc	503c00 <__Stack_Size+0x503800>
    37fc:	0400000c 	streq	r0, [r0], #-12
    3800:	00005e1e 	andeq	r5, r0, lr, lsl lr
    3804:	60140200 	andsvs	r0, r4, r0, lsl #4
    3808:	0400000a 	streq	r0, [r0], #-10
    380c:	0000c41f 	andeq	ip, r0, pc, lsl r4
    3810:	04000300 	streq	r0, [r0], #-768	; 0x300
    3814:	00000a04 	andeq	r0, r0, r4, lsl #20
    3818:	02c22004 	sbceq	r2, r2, #4
    381c:	18150000 	ldmdane	r5, {}	; <UNPREDICTABLE>
    3820:	01000019 	tsteq	r0, r9, lsl r0
    3824:	003dec24 	eorseq	lr, sp, r4, lsr #24
    3828:	00003408 	andeq	r3, r0, r8, lsl #8
    382c:	2b9c0100 	blcs	fe703c34 <SCS_BASE+0x1e6f5c34>
    3830:	16000003 	strne	r0, [r0], -r3
    3834:	00000e05 	andeq	r0, r0, r5, lsl #28
    3838:	003a2601 	eorseq	r2, sl, r1, lsl #12
    383c:	11db0000 	bicsne	r0, fp, r0
    3840:	15000000 	strne	r0, [r0, #-0]
    3844:	00001889 	andeq	r1, r0, r9, lsl #17
    3848:	3e203b01 	vmulcc.f64	d3, d0, d1
    384c:	00300800 	eorseq	r0, r0, r0, lsl #16
    3850:	9c010000 	stcls	0, cr0, [r1], {-0}
    3854:	00000350 	andeq	r0, r0, r0, asr r3
    3858:	000e0516 	andeq	r0, lr, r6, lsl r5
    385c:	3a3d0100 	bcc	f43c64 <__Stack_Size+0xf43864>
    3860:	fa000000 	blx	3868 <__Stack_Size+0x3468>
    3864:	00000011 	andeq	r0, r0, r1, lsl r0
    3868:	000c7815 	andeq	r7, ip, r5, lsl r8
    386c:	50610100 	rsbpl	r0, r1, r0, lsl #2
    3870:	1408003e 	strne	r0, [r8], #-62	; 0x3e
    3874:	01000000 	mrseq	r0, (UNDEF: 0)
    3878:	0003759c 	muleq	r3, ip, r5
    387c:	15cc1700 	strbne	r1, [ip, #1792]	; 0x700
    3880:	61010000 	mrsvs	r0, (UNDEF: 1)
    3884:	0000003a 	andeq	r0, r0, sl, lsr r0
    3888:	00001232 	andeq	r1, r0, r2, lsr r2
    388c:	0b351500 	bleq	d48c94 <__Stack_Size+0xd48894>
    3890:	74010000 	strvc	r0, [r1], #-0
    3894:	08003e64 	stmdaeq	r0, {r2, r5, r6, r9, sl, fp, ip, sp}
    3898:	00000080 	andeq	r0, r0, r0, lsl #1
    389c:	03e39c01 	mvneq	r9, #256	; 0x100
    38a0:	bf180000 	svclt	0x00180000
    38a4:	01000014 	tsteq	r0, r4, lsl r0
    38a8:	0003e374 	andeq	lr, r3, r4, ror r3
    38ac:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    38b0:	00001782 	andeq	r1, r0, r2, lsl #15
    38b4:	003a7601 	eorseq	r7, sl, r1, lsl #12
    38b8:	12530000 	subsne	r0, r3, #0
    38bc:	9f160000 	svcls	0x00160000
    38c0:	01000013 	tsteq	r0, r3, lsl r0
    38c4:	00003a76 	andeq	r3, r0, r6, ror sl
    38c8:	0012cb00 	andseq	ip, r2, r0, lsl #22
    38cc:	13f31600 	mvnsne	r1, #0, 12
    38d0:	76010000 	strvc	r0, [r1], -r0
    38d4:	0000003a 	andeq	r0, r0, sl, lsr r0
    38d8:	0000130c 	andeq	r1, r0, ip, lsl #6
    38dc:	00154716 	andseq	r4, r5, r6, lsl r7
    38e0:	3a770100 	bcc	1dc3ce8 <__Stack_Size+0x1dc38e8>
    38e4:	50000000 	andpl	r0, r0, r0
    38e8:	16000013 			; <UNDEFINED> instruction: 0x16000013
    38ec:	00001732 	andeq	r1, r0, r2, lsr r7
    38f0:	003a7701 	eorseq	r7, sl, r1, lsl #14
    38f4:	13990000 	orrsne	r0, r9, #0
    38f8:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    38fc:	0002fb04 	andeq	pc, r2, r4, lsl #22
    3900:	176d1500 	strbne	r1, [sp, -r0, lsl #10]!
    3904:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
    3908:	08003ee4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, fp, ip, sp}
    390c:	0000000c 	andeq	r0, r0, ip
    3910:	040c9c01 	streq	r9, [ip], #-3073	; 0xc01
    3914:	bf180000 	svclt	0x00180000
    3918:	01000014 	tsteq	r0, r4, lsl r0
    391c:	0003e3a8 	andeq	lr, r3, r8, lsr #7
    3920:	00500100 	subseq	r0, r0, r0, lsl #2
    3924:	00151e15 	andseq	r1, r5, r5, lsl lr
    3928:	f0b80100 			; <UNDEFINED> instruction: 0xf0b80100
    392c:	0408003e 	streq	r0, [r8], #-62	; 0x3e
    3930:	01000000 	mrseq	r0, (UNDEF: 0)
    3934:	00042b9c 	muleq	r4, ip, fp
    3938:	3ef41a00 	vmovcc.f32	s3, #64	; 0x40
    393c:	092d0800 	stmfdeq	sp!, {fp}
    3940:	15000000 	strne	r0, [r0, #-0]
    3944:	0000154e 	andeq	r1, r0, lr, asr #10
    3948:	3ef4c401 	cdpcc	4, 15, cr12, cr4, cr1, {0}
    394c:	00040800 	andeq	r0, r4, r0, lsl #16
    3950:	9c010000 	stcls	0, cr0, [r1], {-0}
    3954:	0000044a 	andeq	r0, r0, sl, asr #8
    3958:	003ef81a 	eorseq	pc, lr, sl, lsl r8	; <UNPREDICTABLE>
    395c:	00093408 	andeq	r3, r9, r8, lsl #8
    3960:	a2150000 	andsge	r0, r5, #0
    3964:	01000017 	tsteq	r0, r7, lsl r0
    3968:	003ef8d0 	ldrsbteq	pc, [lr], -r0	; <UNPREDICTABLE>
    396c:	00000408 	andeq	r0, r0, r8, lsl #8
    3970:	699c0100 	ldmibvs	ip, {r8}
    3974:	1a000004 	bne	398c <__Stack_Size+0x358c>
    3978:	08003efc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp}
    397c:	0000093b 	andeq	r0, r0, fp, lsr r9
    3980:	15df1500 	ldrbne	r1, [pc, #1280]	; 3e88 <__Stack_Size+0x3a88>
    3984:	dc010000 	stcle	0, cr0, [r1], {-0}
    3988:	08003efc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp}
    398c:	00000004 	andeq	r0, r0, r4
    3990:	04889c01 	streq	r9, [r8], #3073	; 0xc01
    3994:	001a0000 	andseq	r0, sl, r0
    3998:	4208003f 	andmi	r0, r8, #63	; 0x3f
    399c:	00000009 	andeq	r0, r0, r9
    39a0:	00167715 	andseq	r7, r6, r5, lsl r7
    39a4:	00ea0100 	rsceq	r0, sl, r0, lsl #2
    39a8:	0608003f 			; <UNDEFINED> instruction: 0x0608003f
    39ac:	01000000 	mrseq	r0, (UNDEF: 0)
    39b0:	0004c09c 	muleq	r4, ip, r0
    39b4:	18981700 	ldmne	r8, {r8, r9, sl, ip}
    39b8:	ea010000 	b	439c0 <__Stack_Size+0x435c0>
    39bc:	0000003a 	andeq	r0, r0, sl, lsr r0
    39c0:	000013e2 	andeq	r1, r0, r2, ror #7
    39c4:	003f061b 	eorseq	r0, pc, fp, lsl r6	; <UNPREDICTABLE>
    39c8:	00094908 	andeq	r4, r9, r8, lsl #18
    39cc:	50011c00 	andpl	r1, r1, r0, lsl #24
    39d0:	5001f305 	andpl	pc, r1, r5, lsl #6
    39d4:	00002434 	andeq	r2, r0, r4, lsr r4
    39d8:	00170b1d 	andseq	r0, r7, sp, lsl fp
    39dc:	3af90100 	bcc	ffe43de4 <SCS_BASE+0x1fe35de4>
    39e0:	06000000 	streq	r0, [r0], -r0
    39e4:	0408003f 	streq	r0, [r8], #-63	; 0x3f
    39e8:	01000000 	mrseq	r0, (UNDEF: 0)
    39ec:	0004e39c 	muleq	r4, ip, r3
    39f0:	3f0a1a00 	svccc	0x000a1a00
    39f4:	095a0800 	ldmdbeq	sl, {fp}^
    39f8:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    39fc:	000014cf 	andeq	r1, r0, pc, asr #9
    3a00:	4c010501 	cfstr32mi	mvfx0, [r1], {1}
    3a04:	0a000000 	beq	3a0c <__Stack_Size+0x360c>
    3a08:	0e08003f 	mcreq	0, 0, r0, cr8, cr15, {1}
    3a0c:	01000000 	mrseq	r0, (UNDEF: 0)
    3a10:	18661f9c 	stmdane	r6!, {r2, r3, r4, r7, r8, r9, sl, fp, ip}^
    3a14:	12010000 	andne	r0, r1, #0
    3a18:	0000a401 	andeq	sl, r0, r1, lsl #8
    3a1c:	003f1800 	eorseq	r1, pc, r0, lsl #16
    3a20:	00002408 	andeq	r2, r0, r8, lsl #8
    3a24:	449c0100 	ldrmi	r0, [ip], #256	; 0x100
    3a28:	20000005 	andcs	r0, r0, r5
    3a2c:	00000b15 	andeq	r0, r0, r5, lsl fp
    3a30:	5e011201 	cdppl	2, 0, cr1, cr1, cr1, {0}
    3a34:	03000000 	movweq	r0, #0
    3a38:	21000014 	tstcs	r0, r4, lsl r0
    3a3c:	00001924 	andeq	r1, r0, r4, lsr #18
    3a40:	a4011401 	strge	r1, [r1], #-1025	; 0x401
    3a44:	24000000 	strcs	r0, [r0], #-0
    3a48:	22000014 	andcs	r0, r0, #20
    3a4c:	00706d74 	rsbseq	r6, r0, r4, ror sp
    3a50:	3a011501 	bcc	48e5c <__Stack_Size+0x48a5c>
    3a54:	4b000000 	blmi	3a5c <__Stack_Size+0x365c>
    3a58:	00000014 	andeq	r0, r0, r4, lsl r0
    3a5c:	00168f23 	andseq	r8, r6, r3, lsr #30
    3a60:	012e0100 	teqeq	lr, r0, lsl #2
    3a64:	08003f3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, fp, ip, sp}
    3a68:	0000000c 	andeq	r0, r0, ip
    3a6c:	05699c01 	strbeq	r9, [r9, #-3073]!	; 0xc01
    3a70:	15240000 	strne	r0, [r4, #-0]!
    3a74:	0100000b 	tsteq	r0, fp
    3a78:	005e012e 	subseq	r0, lr, lr, lsr #2
    3a7c:	50010000 	andpl	r0, r1, r0
    3a80:	14a02300 	strtne	r2, [r0], #768	; 0x300
    3a84:	3d010000 	stccc	0, cr0, [r1, #-0]
    3a88:	003f4801 	eorseq	r4, pc, r1, lsl #16
    3a8c:	00001c08 	andeq	r1, r0, r8, lsl #24
    3a90:	909c0100 	addsls	r0, ip, r0, lsl #2
    3a94:	20000005 	andcs	r0, r0, r5
    3a98:	00000b15 	andeq	r0, r0, r5, lsl fp
    3a9c:	5e013d01 	cdppl	13, 0, cr3, cr1, cr1, {0}
    3aa0:	6a000000 	bvs	3aa8 <__Stack_Size+0x36a8>
    3aa4:	00000014 	andeq	r0, r0, r4, lsl r0
    3aa8:	0015f31e 	andseq	pc, r5, lr, lsl r3	; <UNPREDICTABLE>
    3aac:	014d0100 	mrseq	r0, (UNDEF: 93)
    3ab0:	0000004c 	andeq	r0, r0, ip, asr #32
    3ab4:	08003f64 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, fp, ip, sp}
    3ab8:	00000010 	andeq	r0, r0, r0, lsl r0
    3abc:	f61f9c01 			; <UNDEFINED> instruction: 0xf61f9c01
    3ac0:	01000018 	tsteq	r0, r8, lsl r0
    3ac4:	00a4015a 	adceq	r0, r4, sl, asr r1
    3ac8:	3f740000 	svccc	0x00740000
    3acc:	00240800 	eoreq	r0, r4, r0, lsl #16
    3ad0:	9c010000 	stcls	0, cr0, [r1], {-0}
    3ad4:	000005f1 	strdeq	r0, [r0], -r1
    3ad8:	000b1520 	andeq	r1, fp, r0, lsr #10
    3adc:	015a0100 	cmpeq	sl, r0, lsl #2
    3ae0:	0000005e 	andeq	r0, r0, lr, asr r0
    3ae4:	0000148b 	andeq	r1, r0, fp, lsl #9
    3ae8:	0018b121 	andseq	fp, r8, r1, lsr #2
    3aec:	015c0100 	cmpeq	ip, r0, lsl #2
    3af0:	000000a4 	andeq	r0, r0, r4, lsr #1
    3af4:	000014ac 	andeq	r1, r0, ip, lsr #9
    3af8:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    3afc:	015d0100 	cmpeq	sp, r0, lsl #2
    3b00:	0000003a 	andeq	r0, r0, sl, lsr r0
    3b04:	000014d3 	ldrdeq	r1, [r0], -r3
    3b08:	15be1e00 	ldrne	r1, [lr, #3584]!	; 0xe00
    3b0c:	77010000 	strvc	r0, [r1, -r0]
    3b10:	00003a01 	andeq	r3, r0, r1, lsl #20
    3b14:	003f9800 	eorseq	r9, pc, r0, lsl #16
    3b18:	00000c08 	andeq	r0, r0, r8, lsl #24
    3b1c:	239c0100 	orrscs	r0, ip, #0, 2
    3b20:	00000aad 	andeq	r0, r0, sp, lsr #21
    3b24:	a4018901 	strge	r8, [r1], #-2305	; 0x901
    3b28:	1408003f 	strne	r0, [r8], #-63	; 0x3f
    3b2c:	01000000 	mrseq	r0, (UNDEF: 0)
    3b30:	00063e9c 	muleq	r6, ip, lr
    3b34:	18a42000 	stmiane	r4!, {sp}
    3b38:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    3b3c:	00003a01 	andeq	r3, r0, r1, lsl #20
    3b40:	0014f200 	andseq	pc, r4, r0, lsl #4
    3b44:	17662000 	strbne	r2, [r6, -r0]!
    3b48:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    3b4c:	00003a01 	andeq	r3, r0, r1, lsl #20
    3b50:	00151300 	andseq	r1, r5, r0, lsl #6
    3b54:	2e250000 	cdpcs	0, 2, cr0, cr5, cr0, {0}
    3b58:	01000015 	tsteq	r0, r5, lsl r0
    3b5c:	3fb80199 	svccc	0x00b80199
    3b60:	00100800 	andseq	r0, r0, r0, lsl #16
    3b64:	9c010000 	stcls	0, cr0, [r1], {-0}
    3b68:	00163b25 	andseq	r3, r6, r5, lsr #22
    3b6c:	01a50100 			; <UNDEFINED> instruction: 0x01a50100
    3b70:	08003fc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sl, fp, ip, sp}
    3b74:	00000010 	andeq	r0, r0, r0, lsl r0
    3b78:	52239c01 	eorpl	r9, r3, #256	; 0x100
    3b7c:	01000017 	tsteq	r0, r7, lsl r0
    3b80:	3fd801b8 	svccc	0x00d801b8
    3b84:	00180800 	andseq	r0, r8, r0, lsl #16
    3b88:	9c010000 	stcls	0, cr0, [r1], {-0}
    3b8c:	00000697 	muleq	r0, r7, r6
    3b90:	0018e920 	andseq	lr, r8, r0, lsr #18
    3b94:	01b80100 			; <UNDEFINED> instruction: 0x01b80100
    3b98:	0000005e 	andeq	r0, r0, lr, asr r0
    3b9c:	00001534 	andeq	r1, r0, r4, lsr r5
    3ba0:	00101624 	andseq	r1, r0, r4, lsr #12
    3ba4:	01b80100 			; <UNDEFINED> instruction: 0x01b80100
    3ba8:	000000c4 	andeq	r0, r0, r4, asr #1
    3bac:	23005101 	movwcs	r5, #257	; 0x101
    3bb0:	00001739 	andeq	r1, r0, r9, lsr r7
    3bb4:	f001d601 			; <UNDEFINED> instruction: 0xf001d601
    3bb8:	2008003f 	andcs	r0, r8, pc, lsr r0
    3bbc:	01000000 	mrseq	r0, (UNDEF: 0)
    3bc0:	0006dc9c 	muleq	r6, ip, ip
    3bc4:	16102000 	ldrne	r2, [r0], -r0
    3bc8:	d6010000 	strle	r0, [r1], -r0
    3bcc:	00003a01 	andeq	r3, r0, r1, lsl #20
    3bd0:	00156e00 	andseq	r6, r5, r0, lsl #28
    3bd4:	10162400 	andsne	r2, r6, r0, lsl #8
    3bd8:	d6010000 	strle	r0, [r1], -r0
    3bdc:	0000c401 	andeq	ip, r0, r1, lsl #8
    3be0:	21510100 	cmpcs	r1, r0, lsl #2
    3be4:	0000139f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    3be8:	3a01d801 	bcc	79bf4 <__Stack_Size+0x797f4>
    3bec:	8f000000 	svchi	0x00000000
    3bf0:	00000015 	andeq	r0, r0, r5, lsl r0
    3bf4:	00156d23 	andseq	r6, r5, r3, lsr #26
    3bf8:	01fe0100 	mvnseq	r0, r0, lsl #2
    3bfc:	08004010 	stmdaeq	r0, {r4, lr}
    3c00:	0000004c 	andeq	r0, r0, ip, asr #32
    3c04:	07639c01 	strbeq	r9, [r3, -r1, lsl #24]!
    3c08:	10200000 	eorne	r0, r0, r0
    3c0c:	01000016 	tsteq	r0, r6, lsl r0
    3c10:	003a01fe 	ldrshteq	r0, [sl], -lr
    3c14:	15dd0000 	ldrbne	r0, [sp]
    3c18:	46200000 	strtmi	r0, [r0], -r0
    3c1c:	01000018 	tsteq	r0, r8, lsl r0
    3c20:	005e01fe 	ldrsheq	r0, [lr], #-30	; 0xffffffe2
    3c24:	15fe0000 	ldrbne	r0, [lr, #0]!
    3c28:	05200000 	streq	r0, [r0, #-0]!
    3c2c:	01000015 	tsteq	r0, r5, lsl r0
    3c30:	005e01ff 	ldrsheq	r0, [lr], #-31	; 0xffffffe1
    3c34:	161f0000 	ldrne	r0, [pc], -r0
    3c38:	24210000 	strtcs	r0, [r1], #-0
    3c3c:	01000014 	tsteq	r0, r4, lsl r0
    3c40:	003a0201 	eorseq	r0, sl, r1, lsl #4
    3c44:	16400000 	strbne	r0, [r0], -r0
    3c48:	e6210000 	strt	r0, [r1], -r0
    3c4c:	01000017 	tsteq	r0, r7, lsl r0
    3c50:	003a0201 	eorseq	r0, sl, r1, lsl #4
    3c54:	16a20000 	strtne	r0, [r2], r0
    3c58:	ce210000 	cdpgt	0, 2, cr0, cr1, cr0, {0}
    3c5c:	01000018 	tsteq	r0, r8, lsl r0
    3c60:	003a0201 	eorseq	r0, sl, r1, lsl #4
    3c64:	16f50000 	ldrbtne	r0, [r5], r0
    3c68:	82210000 	eorhi	r0, r1, #0
    3c6c:	01000017 	tsteq	r0, r7, lsl r0
    3c70:	003a0202 	eorseq	r0, sl, r2, lsl #4
    3c74:	172c0000 	strne	r0, [ip, -r0]!
    3c78:	1f000000 	svcne	0x00000000
    3c7c:	000017eb 	andeq	r1, r0, fp, ror #15
    3c80:	a4022801 	strge	r2, [r2], #-2049	; 0x801
    3c84:	5c000000 	stcpl	0, cr0, [r0], {-0}
    3c88:	1c080040 	stcne	0, cr0, [r8], {64}	; 0x40
    3c8c:	01000000 	mrseq	r0, (UNDEF: 0)
    3c90:	0007be9c 	muleq	r7, ip, lr
    3c94:	16102000 	ldrne	r2, [r0], -r0
    3c98:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    3c9c:	00003a02 	andeq	r3, r0, r2, lsl #20
    3ca0:	00178900 	andseq	r8, r7, r0, lsl #18
    3ca4:	10a52100 	adcne	r2, r5, r0, lsl #2
    3ca8:	2a010000 	bcs	43cb0 <__Stack_Size+0x438b0>
    3cac:	0000a402 	andeq	sl, r0, r2, lsl #8
    3cb0:	0017aa00 	andseq	sl, r7, r0, lsl #20
    3cb4:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    3cb8:	2b010070 	blcs	43e80 <__Stack_Size+0x43a80>
    3cbc:	00003a02 	andeq	r3, r0, r2, lsl #20
    3cc0:	0017d100 	andseq	sp, r7, r0, lsl #2
    3cc4:	16ac2100 	strtne	r2, [ip], r0, lsl #2
    3cc8:	2b010000 	blcs	43cd0 <__Stack_Size+0x438d0>
    3ccc:	00003a02 	andeq	r3, r0, r2, lsl #20
    3cd0:	00180000 	andseq	r0, r8, r0
    3cd4:	b8230000 	stmdalt	r3!, {}	; <UNPREDICTABLE>
    3cd8:	01000016 	tsteq	r0, r6, lsl r0
    3cdc:	4078024e 	rsbsmi	r0, r8, lr, asr #4
    3ce0:	00180800 	andseq	r0, r8, r0, lsl #16
    3ce4:	9c010000 	stcls	0, cr0, [r1], {-0}
    3ce8:	000007f5 	strdeq	r0, [r0], -r5
    3cec:	00161020 	andseq	r1, r6, r0, lsr #32
    3cf0:	024e0100 	subeq	r0, lr, #0, 2
    3cf4:	0000003a 	andeq	r0, r0, sl, lsr r0
    3cf8:	00001836 	andeq	r1, r0, r6, lsr r8
    3cfc:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    3d00:	02500100 	subseq	r0, r0, #0, 2
    3d04:	0000003a 	andeq	r0, r0, sl, lsr r0
    3d08:	00001857 	andeq	r1, r0, r7, asr r8
    3d0c:	18112300 	ldmdane	r1, {r8, r9, sp}
    3d10:	66010000 	strvs	r0, [r1], -r0
    3d14:	00409002 	subeq	r9, r0, r2
    3d18:	00001c08 	andeq	r1, r0, r8, lsl #24
    3d1c:	2c9c0100 	ldfcss	f0, [ip], {0}
    3d20:	20000008 	andcs	r0, r0, r8
    3d24:	00001610 	andeq	r1, r0, r0, lsl r6
    3d28:	3a026601 	bcc	9d534 <__Stack_Size+0x9d134>
    3d2c:	89000000 	stmdbhi	r0, {}	; <UNPREDICTABLE>
    3d30:	22000018 	andcs	r0, r0, #24
    3d34:	00706d74 	rsbseq	r6, r0, r4, ror sp
    3d38:	3a026801 	bcc	9dd44 <__Stack_Size+0x9d944>
    3d3c:	aa000000 	bge	3d44 <__Stack_Size+0x3944>
    3d40:	00000018 	andeq	r0, r0, r8, lsl r0
    3d44:	0016521f 	andseq	r5, r6, pc, lsl r2
    3d48:	02840100 	addeq	r0, r4, #0, 2
    3d4c:	000000a4 	andeq	r0, r0, r4, lsr #1
    3d50:	080040ac 	stmdaeq	r0, {r2, r3, r5, r7, lr}
    3d54:	00000020 	andeq	r0, r0, r0, lsr #32
    3d58:	08879c01 	stmeq	r7, {r0, sl, fp, ip, pc}
    3d5c:	10200000 	eorne	r0, r0, r0
    3d60:	01000016 	tsteq	r0, r6, lsl r0
    3d64:	003a0284 	eorseq	r0, sl, r4, lsl #5
    3d68:	18e90000 	stmiane	r9!, {}^	; <UNPREDICTABLE>
    3d6c:	a5210000 	strge	r0, [r1, #-0]!
    3d70:	01000010 	tsteq	r0, r0, lsl r0
    3d74:	00a40286 	adceq	r0, r4, r6, lsl #5
    3d78:	190a0000 	stmdbne	sl, {}	; <UNPREDICTABLE>
    3d7c:	74220000 	strtvc	r0, [r2], #-0
    3d80:	0100706d 	tsteq	r0, sp, rrx
    3d84:	003a0288 	eorseq	r0, sl, r8, lsl #5
    3d88:	19310000 	ldmdbne	r1!, {}	; <UNPREDICTABLE>
    3d8c:	ac210000 	stcge	0, cr0, [r1], #-0
    3d90:	01000016 	tsteq	r0, r6, lsl r0
    3d94:	003a0288 	eorseq	r0, sl, r8, lsl #5
    3d98:	19600000 	stmdbne	r0!, {}^	; <UNPREDICTABLE>
    3d9c:	1f000000 	svcne	0x00000000
    3da0:	000017be 			; <UNDEFINED> instruction: 0x000017be
    3da4:	3a02ac01 	bcc	aedb0 <__Stack_Size+0xae9b0>
    3da8:	cc000000 	stcgt	0, cr0, [r0], {-0}
    3dac:	30080040 	andcc	r0, r8, r0, asr #32
    3db0:	01000000 	mrseq	r0, (UNDEF: 0)
    3db4:	0008e29c 	muleq	r8, ip, r2
    3db8:	16102000 	ldrne	r2, [r0], -r0
    3dbc:	ac010000 	stcge	0, cr0, [r1], {-0}
    3dc0:	00003a02 	andeq	r3, r0, r2, lsl #20
    3dc4:	00199600 	andseq	r9, r9, r0, lsl #12
    3dc8:	18392100 	ldmdane	r9!, {r8, sp}
    3dcc:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    3dd0:	00003a02 	andeq	r3, r0, r2, lsl #20
    3dd4:	0019e900 	andseq	lr, r9, r0, lsl #18
    3dd8:	139f2100 	orrsne	r2, pc, #0, 2
    3ddc:	af010000 	svcge	0x00010000
    3de0:	00003a02 	andeq	r3, r0, r2, lsl #20
    3de4:	001a3600 	andseq	r3, sl, r0, lsl #12
    3de8:	16ac2100 	strtne	r2, [ip], r0, lsl #2
    3dec:	af010000 	svcge	0x00010000
    3df0:	00003a02 	andeq	r3, r0, r2, lsl #20
    3df4:	001a8500 	andseq	r8, sl, r0, lsl #10
    3df8:	f01f0000 			; <UNDEFINED> instruction: 0xf01f0000
    3dfc:	01000014 	tsteq	r0, r4, lsl r0
    3e00:	003a02da 	ldrsbteq	r0, [sl], -sl
    3e04:	40fc0000 	rscsmi	r0, ip, r0
    3e08:	00140800 	andseq	r0, r4, r0, lsl #16
    3e0c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3e10:	0000092d 	andeq	r0, r0, sp, lsr #18
    3e14:	00161020 	andseq	r1, r6, r0, lsr #32
    3e18:	02da0100 	sbcseq	r0, sl, #0, 2
    3e1c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3e20:	00001b02 	andeq	r1, r0, r2, lsl #22
    3e24:	00156021 	andseq	r6, r5, r1, lsr #32
    3e28:	02dc0100 	sbcseq	r0, ip, #0, 2
    3e2c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3e30:	00001b23 	andeq	r1, r0, r3, lsr #22
    3e34:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    3e38:	02dd0100 	sbcseq	r0, sp, #0, 2
    3e3c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3e40:	00001b42 	andeq	r1, r0, r2, asr #22
    3e44:	18c12600 	stmiane	r1, {r9, sl, sp}^
    3e48:	29050000 	stmdbcs	r5, {}	; <UNPREDICTABLE>
    3e4c:	0018da26 	andseq	sp, r8, r6, lsr #20
    3e50:	26280500 	strtcs	r0, [r8], -r0, lsl #10
    3e54:	0000162c 	andeq	r1, r0, ip, lsr #12
    3e58:	1b262c05 	blne	98ee74 <__Stack_Size+0x98ea74>
    3e5c:	05000017 	streq	r0, [r0, #-23]
    3e60:	16e3272b 	strbtne	r2, [r3], fp, lsr #14
    3e64:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
    3e68:	0000095a 	andeq	r0, r0, sl, asr r9
    3e6c:	00003a28 	andeq	r3, r0, r8, lsr #20
    3e70:	8e290000 	cdphi	0, 2, cr0, cr9, cr0, {0}
    3e74:	05000015 	streq	r0, [r0, #-21]
    3e78:	00003a2f 	andeq	r3, r0, pc, lsr #20
    3e7c:	02c20000 	sbceq	r0, r2, #0
    3e80:	00040000 	andeq	r0, r4, r0
    3e84:	00000fea 	andeq	r0, r0, sl, ror #31
    3e88:	00380104 	eorseq	r0, r8, r4, lsl #2
    3e8c:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    3e90:	72000019 	andvc	r0, r0, #25
    3e94:	10000003 	andne	r0, r0, r3
    3e98:	c8080041 	stmdagt	r8, {r0, r6}
    3e9c:	b7000000 	strlt	r0, [r0, -r0]
    3ea0:	0200000b 	andeq	r0, r0, #11
    3ea4:	02650504 	rsbeq	r0, r5, #4, 10	; 0x1000000
    3ea8:	02020000 	andeq	r0, r2, #0
    3eac:	00008205 	andeq	r8, r0, r5, lsl #4
    3eb0:	06010200 	streq	r0, [r1], -r0, lsl #4
    3eb4:	00000196 	muleq	r0, r6, r1
    3eb8:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    3ebc:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    3ec0:	02000000 	andeq	r0, r0, #0
    3ec4:	02270704 	eoreq	r0, r7, #4, 14	; 0x100000
    3ec8:	02020000 	andeq	r0, r2, #0
    3ecc:	00025207 	andeq	r5, r2, r7, lsl #4
    3ed0:	38750300 	ldmdacc	r5!, {r8, r9}^
    3ed4:	5d290200 	sfmpl	f0, 4, [r9, #-0]
    3ed8:	02000000 	andeq	r0, r0, #0
    3edc:	01940801 	orrseq	r0, r4, r1, lsl #16
    3ee0:	0d040000 	stceq	0, cr0, [r4, #-0]
    3ee4:	02000000 	andeq	r0, r0, #0
    3ee8:	00006f2f 	andeq	r6, r0, pc, lsr #30
    3eec:	00450500 	subeq	r0, r5, r0, lsl #10
    3ef0:	01060000 	mrseq	r0, (UNDEF: 6)
    3ef4:	00893902 	addeq	r3, r9, r2, lsl #18
    3ef8:	05070000 	streq	r0, [r7, #-0]
    3efc:	00000013 	andeq	r0, r0, r3, lsl r0
    3f00:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    3f04:	04000100 	streq	r0, [r0], #-256	; 0x100
    3f08:	00000b87 	andeq	r0, r0, r7, lsl #23
    3f0c:	00743902 	rsbseq	r3, r4, r2, lsl #18
    3f10:	01060000 	mrseq	r0, (UNDEF: 6)
    3f14:	00a93b02 	adceq	r3, r9, r2, lsl #22
    3f18:	8e070000 	cdphi	0, 0, cr0, cr7, cr0, {0}
    3f1c:	0000000a 	andeq	r0, r0, sl
    3f20:	000c1207 	andeq	r1, ip, r7, lsl #4
    3f24:	04000100 	streq	r0, [r0], #-256	; 0x100
    3f28:	0000095c 	andeq	r0, r0, ip, asr r9
    3f2c:	00943b02 	addseq	r3, r4, r2, lsl #22
    3f30:	04020000 	streq	r0, [r2], #-0
    3f34:	00033b07 	andeq	r3, r3, r7, lsl #22
    3f38:	03080900 	movweq	r0, #35072	; 0x8900
    3f3c:	00de01a3 	sbcseq	r0, lr, r3, lsr #3
    3f40:	430a0000 	movwmi	r0, #40960	; 0xa000
    3f44:	a5030052 	strge	r0, [r3, #-82]	; 0x52
    3f48:	00006401 	andeq	r6, r0, r1, lsl #8
    3f4c:	430a0000 	movwmi	r0, #40960	; 0xa000
    3f50:	03005253 	movweq	r5, #595	; 0x253
    3f54:	006401a6 	rsbeq	r0, r4, r6, lsr #3
    3f58:	00040000 	andeq	r0, r4, r0
    3f5c:	0019870b 	andseq	r8, r9, fp, lsl #14
    3f60:	01a70300 			; <UNDEFINED> instruction: 0x01a70300
    3f64:	000000bb 	strheq	r0, [r0], -fp
    3f68:	0019580c 	andseq	r5, r9, ip, lsl #16
    3f6c:	10430100 	subne	r0, r3, r0, lsl #2
    3f70:	1a080041 	bne	20407c <__Stack_Size+0x203c7c>
    3f74:	01000000 	mrseq	r0, (UNDEF: 0)
    3f78:	0001309c 	muleq	r1, ip, r0
    3f7c:	411c0d00 	tstmi	ip, r0, lsl #26
    3f80:	02a00800 	adceq	r0, r0, #0, 16
    3f84:	01190000 	tsteq	r9, r0
    3f88:	010e0000 	mrseq	r0, (UNDEF: 14)
    3f8c:	0e310151 	mrceq	1, 1, r0, cr1, cr1, {2}
    3f90:	40035001 	andmi	r5, r3, r1
    3f94:	0f002448 	svceq	0x00002448
    3f98:	0800412a 	stmdaeq	r0, {r1, r3, r5, r8, lr}
    3f9c:	000002a0 	andeq	r0, r0, r0, lsr #5
    3fa0:	0151010e 	cmpeq	r1, lr, lsl #2
    3fa4:	50010e30 	andpl	r0, r1, r0, lsr lr
    3fa8:	24484003 	strbcs	r4, [r8], #-3
    3fac:	df0c0000 	svcle	0x000c0000
    3fb0:	0100000a 	tsteq	r0, sl
    3fb4:	00412a51 	subeq	r2, r1, r1, asr sl
    3fb8:	00000a08 	andeq	r0, r0, r8, lsl #20
    3fbc:	539c0100 	orrspl	r0, ip, #0, 2
    3fc0:	10000001 	andne	r0, r0, r1
    3fc4:	00001016 	andeq	r1, r0, r6, lsl r0
    3fc8:	00a95101 	adceq	r5, r9, r1, lsl #2
    3fcc:	50010000 	andpl	r0, r1, r0
    3fd0:	19930c00 	ldmibne	r3, {sl, fp}
    3fd4:	61010000 	mrsvs	r0, (UNDEF: 1)
    3fd8:	08004134 	stmdaeq	r0, {r2, r4, r5, r8, lr}
    3fdc:	0000000c 	andeq	r0, r0, ip
    3fe0:	01769c01 	cmneq	r6, r1, lsl #24
    3fe4:	16100000 	ldrne	r0, [r0], -r0
    3fe8:	01000010 	tsteq	r0, r0, lsl r0
    3fec:	0000a961 	andeq	sl, r0, r1, ror #18
    3ff0:	00500100 	subseq	r0, r0, r0, lsl #2
    3ff4:	0019c00c 	andseq	ip, r9, ip
    3ff8:	407a0100 	rsbsmi	r0, sl, r0, lsl #2
    3ffc:	14080041 	strne	r0, [r8], #-65	; 0x41
    4000:	01000000 	mrseq	r0, (UNDEF: 0)
    4004:	0001aa9c 	muleq	r1, ip, sl
    4008:	19711100 	ldmdbne	r1!, {r8, ip}^
    400c:	7a010000 	bvc	44014 <__Stack_Size+0x43c14>
    4010:	0000003a 	andeq	r0, r0, sl, lsr r0
    4014:	00001b6d 	andeq	r1, r0, sp, ror #22
    4018:	00139f12 	andseq	r9, r3, r2, lsl pc
    401c:	3a7c0100 	bcc	1f04424 <__Stack_Size+0x1f04024>
    4020:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    4024:	0000001b 	andeq	r0, r0, fp, lsl r0
    4028:	001a280c 	andseq	r2, sl, ip, lsl #16
    402c:	54950100 	ldrpl	r0, [r5], #256	; 0x100
    4030:	0c080041 	stceq	0, cr0, [r8], {65}	; 0x41
    4034:	01000000 	mrseq	r0, (UNDEF: 0)
    4038:	0001cd9c 	muleq	r1, ip, sp
    403c:	10161000 	andsne	r1, r6, r0
    4040:	95010000 	strls	r0, [r1, #-0]
    4044:	000000a9 	andeq	r0, r0, r9, lsr #1
    4048:	0c005001 	stceq	0, cr5, [r0], {1}
    404c:	000019f1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    4050:	4160ad01 	cmnmi	r0, r1, lsl #26
    4054:	002c0800 	eoreq	r0, ip, r0, lsl #16
    4058:	9c010000 	stcls	0, cr0, [r1], {-0}
    405c:	00000222 	andeq	r0, r0, r2, lsr #4
    4060:	00196311 	andseq	r6, r9, r1, lsl r3
    4064:	3aad0100 	bcc	feb4446c <SCS_BASE+0x1eb3646c>
    4068:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    406c:	1100001b 	tstne	r0, fp, lsl r0
    4070:	00001a1a 	andeq	r1, r0, sl, lsl sl
    4074:	0053ad01 	subseq	sl, r3, r1, lsl #26
    4078:	1bd90000 	blne	ff644080 <SCS_BASE+0x1f636080>
    407c:	9f120000 	svcls	0x00120000
    4080:	01000013 	tsteq	r0, r3, lsl r0
    4084:	00003aaf 	andeq	r3, r0, pc, lsr #21
    4088:	001c1300 	andseq	r1, ip, r0, lsl #6
    408c:	41801300 	orrmi	r1, r0, r0, lsl #6
    4090:	02b70800 	adcseq	r0, r7, #0, 16
    4094:	84130000 	ldrhi	r0, [r3], #-0
    4098:	be080041 	cdplt	0, 0, cr0, cr8, cr1, {2}
    409c:	00000002 	andeq	r0, r0, r2
    40a0:	0019350c 	andseq	r3, r9, ip, lsl #10
    40a4:	8cd80100 	ldfhie	f0, [r8], {0}
    40a8:	28080041 	stmdacs	r8, {r0, r6}
    40ac:	01000000 	mrseq	r0, (UNDEF: 0)
    40b0:	0002419c 	muleq	r2, ip, r1
    40b4:	41ac1300 			; <UNDEFINED> instruction: 0x41ac1300
    40b8:	02b70800 	adcseq	r0, r7, #0, 16
    40bc:	14000000 	strne	r0, [r0], #-0
    40c0:	000019d3 	ldrdeq	r1, [r0], -r3
    40c4:	0089f201 	addeq	pc, r9, r1, lsl #4
    40c8:	41b40000 			; <UNDEFINED> instruction: 0x41b40000
    40cc:	00140800 	andseq	r0, r4, r0, lsl #16
    40d0:	9c010000 	stcls	0, cr0, [r1], {-0}
    40d4:	00000279 	andeq	r0, r0, r9, ror r2
    40d8:	00197e11 	andseq	r7, r9, r1, lsl lr
    40dc:	3af20100 	bcc	ffc844e4 <SCS_BASE+0x1fc764e4>
    40e0:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    40e4:	1200001c 	andne	r0, r0, #28
    40e8:	000010a5 	andeq	r1, r0, r5, lsr #1
    40ec:	0089f401 	addeq	pc, r9, r1, lsl #8
    40f0:	1c690000 	stclne	0, cr0, [r9], #-0
    40f4:	15000000 	strne	r0, [r0, #-0]
    40f8:	0000194a 	andeq	r1, r0, sl, asr #18
    40fc:	c8011001 	stmdagt	r1, {r0, ip}
    4100:	10080041 	andne	r0, r8, r1, asr #32
    4104:	01000000 	mrseq	r0, (UNDEF: 0)
    4108:	0002a09c 	muleq	r2, ip, r0
    410c:	197e1600 	ldmdbne	lr!, {r9, sl, ip}^
    4110:	10010000 	andne	r0, r1, r0
    4114:	00003a01 	andeq	r3, r0, r1, lsl #20
    4118:	001ca200 	andseq	sl, ip, r0, lsl #4
    411c:	03170000 	tsteq	r7, #0
    4120:	0500001a 	streq	r0, [r0, #-26]
    4124:	02b70115 	adcseq	r0, r7, #1073741829	; 0x40000005
    4128:	3a180000 	bcc	604130 <__Stack_Size+0x603d30>
    412c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4130:	000000a9 	andeq	r0, r0, r9, lsr #1
    4134:	19eb1900 	stmibne	fp!, {r8, fp, ip}^
    4138:	1b040000 	blne	104140 <__Stack_Size+0x103d40>
    413c:	0019e519 	andseq	lr, r9, r9, lsl r5
    4140:	001c0400 	andseq	r0, ip, r0, lsl #8
    4144:	0000086d 	andeq	r0, r0, sp, ror #16
    4148:	115e0004 	cmpne	lr, r4
    414c:	01040000 	mrseq	r0, (UNDEF: 4)
    4150:	00000038 	andeq	r0, r0, r8, lsr r0
    4154:	001cc701 	andseq	ip, ip, r1, lsl #14
    4158:	00037200 	andeq	r7, r3, r0, lsl #4
    415c:	0041d800 	subeq	sp, r1, r0, lsl #16
    4160:	00034008 	andeq	r4, r3, r8
    4164:	000ca200 	andeq	sl, ip, r0, lsl #4
    4168:	05040200 	streq	r0, [r4, #-512]	; 0x200
    416c:	00000265 	andeq	r0, r0, r5, ror #4
    4170:	82050202 	andhi	r0, r5, #536870912	; 0x20000000
    4174:	02000000 	andeq	r0, r0, #0
    4178:	01960601 	orrseq	r0, r6, r1, lsl #12
    417c:	75030000 	strvc	r0, [r3, #-0]
    4180:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    4184:	00004527 	andeq	r4, r0, r7, lsr #10
    4188:	07040200 	streq	r0, [r4, -r0, lsl #4]
    418c:	00000227 	andeq	r0, r0, r7, lsr #4
    4190:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    4194:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    4198:	02000000 	andeq	r0, r0, #0
    419c:	02520702 	subseq	r0, r2, #524288	; 0x80000
    41a0:	75030000 	strvc	r0, [r3, #-0]
    41a4:	29020038 	stmdbcs	r2, {r3, r4, r5}
    41a8:	00000068 	andeq	r0, r0, r8, rrx
    41ac:	94080102 	strls	r0, [r8], #-258	; 0x102
    41b0:	03000001 	movweq	r0, #1
    41b4:	00386375 	eorseq	r6, r8, r5, ror r3
    41b8:	007a2d02 	rsbseq	r2, sl, r2, lsl #26
    41bc:	68040000 	stmdavs	r4, {}	; <UNPREDICTABLE>
    41c0:	05000000 	streq	r0, [r0, #-0]
    41c4:	0000000d 	andeq	r0, r0, sp
    41c8:	008a2f02 	addeq	r2, sl, r2, lsl #30
    41cc:	45060000 	strmi	r0, [r6, #-0]
    41d0:	03000000 	movweq	r0, #0
    41d4:	00387576 	eorseq	r7, r8, r6, ror r5
    41d8:	009a3102 	addseq	r3, sl, r2, lsl #2
    41dc:	68060000 	stmdavs	r6, {}	; <UNPREDICTABLE>
    41e0:	07000000 	streq	r0, [r0, -r0]
    41e4:	b4390201 	ldrtlt	r0, [r9], #-513	; 0x201
    41e8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    41ec:	00001305 	andeq	r1, r0, r5, lsl #6
    41f0:	45530900 	ldrbmi	r0, [r3, #-2304]	; 0x900
    41f4:	00010054 	andeq	r0, r1, r4, asr r0
    41f8:	000b8705 	andeq	r8, fp, r5, lsl #14
    41fc:	9f390200 	svcls	0x00390200
    4200:	05000000 	streq	r0, [r0, #-0]
    4204:	00001a8d 	andeq	r1, r0, sp, lsl #21
    4208:	009f3902 	addseq	r3, pc, r2, lsl #18
    420c:	01070000 	mrseq	r0, (UNDEF: 7)
    4210:	00df3b02 	sbcseq	r3, pc, r2, lsl #22
    4214:	8e080000 	cdphi	0, 0, cr0, cr8, cr0, {0}
    4218:	0000000a 	andeq	r0, r0, sl
    421c:	000c1208 	andeq	r1, ip, r8, lsl #4
    4220:	05000100 	streq	r0, [r0, #-256]	; 0x100
    4224:	0000095c 	andeq	r0, r0, ip, asr r9
    4228:	00ca3b02 	sbceq	r3, sl, r2, lsl #22
    422c:	01070000 	mrseq	r0, (UNDEF: 7)
    4230:	00ff3e02 	rscseq	r3, pc, r2, lsl #28
    4234:	22080000 	andcs	r0, r8, #0
    4238:	00000009 	andeq	r0, r0, r9
    423c:	000a7308 	andeq	r7, sl, r8, lsl #6
    4240:	05000100 	streq	r0, [r0, #-256]	; 0x100
    4244:	0000096c 	andeq	r0, r0, ip, ror #18
    4248:	00ea3e02 	rsceq	r3, sl, r2, lsl #28
    424c:	04020000 	streq	r0, [r2], #-0
    4250:	00033b07 	andeq	r3, r3, r7, lsl #22
    4254:	03280a00 	teqeq	r8, #0, 20
    4258:	019c01aa 	orrseq	r0, ip, sl, lsr #3
    425c:	430b0000 	movwmi	r0, #45056	; 0xb000
    4260:	ac030052 	stcge	0, cr0, [r3], {82}	; 0x52
    4264:	00007f01 	andeq	r7, r0, r1, lsl #30
    4268:	e70c0000 	str	r0, [ip, -r0]
    426c:	0300001a 	movweq	r0, #26
    4270:	007f01ad 	rsbseq	r0, pc, sp, lsr #3
    4274:	0b040000 	bleq	10427c <__Stack_Size+0x103e7c>
    4278:	00524943 	subseq	r4, r2, r3, asr #18
    427c:	7f01ae03 	svcvc	0x0001ae03
    4280:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4284:	001b460c 	andseq	r4, fp, ip, lsl #12
    4288:	01af0300 			; <UNDEFINED> instruction: 0x01af0300
    428c:	0000007f 	andeq	r0, r0, pc, ror r0
    4290:	1a450c0c 	bne	11472c8 <__Stack_Size+0x1146ec8>
    4294:	b0030000 	andlt	r0, r3, r0
    4298:	00007f01 	andeq	r7, r0, r1, lsl #30
    429c:	680c1000 	stmdavs	ip, {ip}
    42a0:	0300001b 	movweq	r0, #27
    42a4:	007f01b1 	ldrhteq	r0, [pc], #-17
    42a8:	0c140000 	ldceq	0, cr0, [r4], {-0}
    42ac:	00001b79 	andeq	r1, r0, r9, ror fp
    42b0:	7f01b203 	svcvc	0x0001b203
    42b4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    42b8:	001afb0c 	andseq	pc, sl, ip, lsl #22
    42bc:	01b30300 			; <UNDEFINED> instruction: 0x01b30300
    42c0:	0000007f 	andeq	r0, r0, pc, ror r0
    42c4:	1a960c1c 	bne	fe58733c <SCS_BASE+0x1e57933c>
    42c8:	b4030000 	strlt	r0, [r3], #-0
    42cc:	00007f01 	andeq	r7, r0, r1, lsl #30
    42d0:	430b2000 	movwmi	r2, #45056	; 0xb000
    42d4:	03005253 	movweq	r5, #595	; 0x253
    42d8:	007f01b5 	ldrhteq	r0, [pc], #-21
    42dc:	00240000 	eoreq	r0, r4, r0
    42e0:	001a390d 	andseq	r3, sl, sp, lsl #18
    42e4:	01b60300 			; <UNDEFINED> instruction: 0x01b60300
    42e8:	00000111 	andeq	r0, r0, r1, lsl r1
    42ec:	1904140e 	stmdbne	r4, {r1, r2, r3, sl, ip}
    42f0:	000001ed 	andeq	r0, r0, sp, ror #3
    42f4:	001c2e0f 	andseq	r2, ip, pc, lsl #28
    42f8:	3a1b0400 	bcc	6c5300 <__Stack_Size+0x6c4f00>
    42fc:	00000000 	andeq	r0, r0, r0
    4300:	001aec0f 	andseq	lr, sl, pc, lsl #24
    4304:	3a1c0400 	bcc	70530c <__Stack_Size+0x704f0c>
    4308:	04000000 	streq	r0, [r0], #-0
    430c:	001c860f 	andseq	r8, ip, pc, lsl #12
    4310:	3a1d0400 	bcc	745318 <__Stack_Size+0x744f18>
    4314:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4318:	001c4a0f 	andseq	r4, ip, pc, lsl #20
    431c:	3a1e0400 	bcc	785324 <__Stack_Size+0x784f24>
    4320:	0c000000 	stceq	0, cr0, [r0], {-0}
    4324:	001bb20f 	andseq	fp, fp, pc, lsl #4
    4328:	3a1f0400 	bcc	7c5330 <__Stack_Size+0x7c4f30>
    432c:	10000000 	andne	r0, r0, r0
    4330:	1ab40500 	bne	fed05738 <SCS_BASE+0x1ecf7738>
    4334:	20040000 	andcs	r0, r4, r0
    4338:	000001a8 	andeq	r0, r0, r8, lsr #3
    433c:	00093910 	andeq	r3, r9, r0, lsl r9
    4340:	d87c0100 	ldmdale	ip!, {r8}^
    4344:	3c080041 	stccc	0, cr0, [r8], {65}	; 0x41
    4348:	01000000 	mrseq	r0, (UNDEF: 0)
    434c:	0ad1119c 	beq	ff4489c4 <SCS_BASE+0x1f43a9c4>
    4350:	9f010000 	svcls	0x00010000
    4354:	08004214 	stmdaeq	r0, {r2, r4, r9, lr}
    4358:	00000038 	andeq	r0, r0, r8, lsr r0
    435c:	022c9c01 	eoreq	r9, ip, #256	; 0x100
    4360:	6d120000 	ldcvs	0, cr0, [r2, #-0]
    4364:	0100001c 	tsteq	r0, ip, lsl r0
    4368:	00003a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    436c:	00500100 	subseq	r0, r0, r0, lsl #2
    4370:	001b9411 	andseq	r9, fp, r1, lsl r4
    4374:	4ce90100 	stfmie	f0, [r9]
    4378:	14080042 	strne	r0, [r8], #-66	; 0x42
    437c:	01000000 	mrseq	r0, (UNDEF: 0)
    4380:	0002609c 	muleq	r2, ip, r0
    4384:	1b9e1300 	blne	fe788f8c <SCS_BASE+0x1e77af8c>
    4388:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    438c:	0000005e 	andeq	r0, r0, lr, asr r0
    4390:	00001cc3 	andeq	r1, r0, r3, asr #25
    4394:	00139f14 	andseq	r9, r3, r4, lsl pc
    4398:	3aeb0100 	bcc	ffac47a0 <SCS_BASE+0x1fab67a0>
    439c:	e4000000 	str	r0, [r0], #-0
    43a0:	0000001c 	andeq	r0, r0, ip, lsl r0
    43a4:	001d1215 	andseq	r1, sp, r5, lsl r2
    43a8:	01060100 	mrseq	r0, (UNDEF: 22)
    43ac:	08004260 	stmdaeq	r0, {r5, r6, r9, lr}
    43b0:	0000000c 	andeq	r0, r0, ip
    43b4:	02859c01 	addeq	r9, r5, #256	; 0x100
    43b8:	16160000 	ldrne	r0, [r6], -r0
    43bc:	01000010 	tsteq	r0, r0, lsl r0
    43c0:	00df0106 	sbcseq	r0, pc, r6, lsl #2
    43c4:	50010000 	andpl	r0, r1, r0
    43c8:	09781500 	ldmdbeq	r8!, {r8, sl, ip}^
    43cc:	1f010000 	svcne	0x00010000
    43d0:	00426c01 	subeq	r6, r2, r1, lsl #24
    43d4:	00001408 	andeq	r1, r0, r8, lsl #8
    43d8:	cc9c0100 	ldfgts	f0, [ip], {0}
    43dc:	17000002 	strne	r0, [r0, -r2]
    43e0:	00001bcc 	andeq	r1, r0, ip, asr #23
    43e4:	3a011f01 	bcc	4bff0 <__Stack_Size+0x4bbf0>
    43e8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    43ec:	1700001d 	smladne	r0, sp, r0, r0
    43f0:	00001ac6 	andeq	r1, r0, r6, asr #21
    43f4:	3a011f01 	bcc	4c000 <__Stack_Size+0x4bc00>
    43f8:	2f000000 	svccs	0x00000000
    43fc:	1800001d 	stmdane	r0, {r0, r2, r3, r4}
    4400:	0000139f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    4404:	3a012101 	bcc	4c810 <__Stack_Size+0x4c410>
    4408:	50000000 	andpl	r0, r0, r0
    440c:	0000001d 	andeq	r0, r0, sp, lsl r0
    4410:	000c6d15 	andeq	r6, ip, r5, lsl sp
    4414:	013c0100 	teqeq	ip, r0, lsl #2
    4418:	08004280 	stmdaeq	r0, {r7, r9, lr}
    441c:	0000000c 	andeq	r0, r0, ip
    4420:	02f19c01 	rscseq	r9, r1, #256	; 0x100
    4424:	16160000 	ldrne	r0, [r6], -r0
    4428:	01000010 	tsteq	r0, r0, lsl r0
    442c:	00df013c 	sbcseq	r0, pc, ip, lsr r1	; <UNPREDICTABLE>
    4430:	50010000 	andpl	r0, r1, r0
    4434:	09281500 	stmdbeq	r8!, {r8, sl, ip}
    4438:	4f010000 	svcmi	0x00010000
    443c:	00428c01 	subeq	r8, r2, r1, lsl #24
    4440:	00001408 	andeq	r1, r0, r8, lsl #8
    4444:	289c0100 	ldmcs	ip, {r8}
    4448:	17000003 	strne	r0, [r0, -r3]
    444c:	00001c75 	andeq	r1, r0, r5, ror ip
    4450:	3a014f01 	bcc	5805c <__Stack_Size+0x57c5c>
    4454:	8d000000 	stchi	0, cr0, [r0, #-0]
    4458:	1800001d 	stmdane	r0, {r0, r2, r3, r4}
    445c:	0000139f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    4460:	3a015101 	bcc	5886c <__Stack_Size+0x5846c>
    4464:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
    4468:	0000001d 	andeq	r0, r0, sp, lsl r0
    446c:	000bfe19 	andeq	pc, fp, r9, lsl lr	; <UNPREDICTABLE>
    4470:	016d0100 	cmneq	sp, r0, lsl #2
    4474:	0000005e 	andeq	r0, r0, lr, asr r0
    4478:	080042a0 	stmdaeq	r0, {r5, r7, r9, lr}
    447c:	00000010 	andeq	r0, r0, r0, lsl r0
    4480:	06159c01 	ldreq	r9, [r5], -r1, lsl #24
    4484:	0100000b 	tsteq	r0, fp
    4488:	42b00184 	adcsmi	r0, r0, #132, 2	; 0x21
    448c:	00140800 	andseq	r0, r4, r0, lsl #16
    4490:	9c010000 	stcls	0, cr0, [r1], {-0}
    4494:	00000375 	andeq	r0, r0, r5, ror r3
    4498:	001c0a17 	andseq	r0, ip, r7, lsl sl
    449c:	01840100 	orreq	r0, r4, r0, lsl #2
    44a0:	0000003a 	andeq	r0, r0, sl, lsr r0
    44a4:	00001dd8 	ldrdeq	r1, [r0], -r8
    44a8:	00139f18 	andseq	r9, r3, r8, lsl pc
    44ac:	01860100 	orreq	r0, r6, r0, lsl #2
    44b0:	0000003a 	andeq	r0, r0, sl, lsr r0
    44b4:	00001df9 	strdeq	r1, [r0], -r9
    44b8:	0b251500 	bleq	9498c0 <__Stack_Size+0x9494c0>
    44bc:	a5010000 	strge	r0, [r1, #-0]
    44c0:	0042c401 	subeq	ip, r2, r1, lsl #8
    44c4:	00001408 	andeq	r1, r0, r8, lsl #8
    44c8:	ac9c0100 	ldfges	f0, [ip], {0}
    44cc:	17000003 	strne	r0, [r0, -r3]
    44d0:	00001a4e 	andeq	r1, r0, lr, asr #20
    44d4:	3a01a501 	bcc	6d8e0 <__Stack_Size+0x6d4e0>
    44d8:	23000000 	movwcs	r0, #0
    44dc:	1800001e 	stmdane	r0, {r1, r2, r3, r4}
    44e0:	0000139f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    44e4:	3a01a701 	bcc	6e0f0 <__Stack_Size+0x6dcf0>
    44e8:	44000000 	strmi	r0, [r0], #-0
    44ec:	0000001e 	andeq	r0, r0, lr, lsl r0
    44f0:	0009ce15 	andeq	ip, r9, r5, lsl lr
    44f4:	01c60100 	biceq	r0, r6, r0, lsl #2
    44f8:	080042d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, lr}
    44fc:	00000014 	andeq	r0, r0, r4, lsl r0
    4500:	03e39c01 	mvneq	r9, #256	; 0x100
    4504:	4e170000 	cdpmi	0, 1, cr0, cr7, cr0, {0}
    4508:	0100001a 	tsteq	r0, sl, lsl r0
    450c:	003a01c6 	eorseq	r0, sl, r6, asr #3
    4510:	1e6e0000 	cdpne	0, 6, cr0, cr14, cr0, {0}
    4514:	9f180000 	svcls	0x00180000
    4518:	01000013 	tsteq	r0, r3, lsl r0
    451c:	003a01c8 	eorseq	r0, sl, r8, asr #3
    4520:	1e8f0000 	cdpne	0, 8, cr0, cr15, cr0, {0}
    4524:	15000000 	strne	r0, [r0, #-0]
    4528:	00001c5a 	andeq	r1, r0, sl, asr ip
    452c:	ec01e901 	stc	9, cr14, [r1], {1}
    4530:	18080042 	stmdane	r8, {r1, r6}
    4534:	01000000 	mrseq	r0, (UNDEF: 0)
    4538:	0004189c 	muleq	r4, ip, r8
    453c:	1d251700 	stcne	7, cr1, [r5, #-0]
    4540:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    4544:	00005e01 	andeq	r5, r0, r1, lsl #28
    4548:	001eb900 	andseq	fp, lr, r0, lsl #18
    454c:	10161600 	andsne	r1, r6, r0, lsl #12
    4550:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    4554:	0000df01 	andeq	sp, r0, r1, lsl #30
    4558:	00510100 	subseq	r0, r1, r0, lsl #2
    455c:	001b2a15 	andseq	r2, fp, r5, lsl sl
    4560:	02080100 	andeq	r0, r8, #0, 2
    4564:	08004304 	stmdaeq	r0, {r2, r8, r9, lr}
    4568:	0000000c 	andeq	r0, r0, ip
    456c:	043d9c01 	ldrteq	r9, [sp], #-3073	; 0xc01
    4570:	eb160000 	bl	584578 <__Stack_Size+0x584178>
    4574:	0100001b 	tsteq	r0, fp, lsl r0
    4578:	003a0208 	eorseq	r0, sl, r8, lsl #4
    457c:	50010000 	andpl	r0, r1, r0
    4580:	1a571500 	bne	15c9988 <__Stack_Size+0x15c9588>
    4584:	1d010000 	stcne	0, cr0, [r1, #-0]
    4588:	00431002 	subeq	r1, r3, r2
    458c:	00001408 	andeq	r1, r0, r8, lsl #8
    4590:	749c0100 	ldrvc	r0, [ip], #256	; 0x100
    4594:	17000004 	strne	r0, [r0, -r4]
    4598:	00001aaa 	andeq	r1, r0, sl, lsr #21
    459c:	3a021d01 	bcc	8b9a8 <__Stack_Size+0x8b5a8>
    45a0:	f3000000 	vhadd.u8	d0, d0, d0
    45a4:	1800001e 	stmdane	r0, {r1, r2, r3, r4}
    45a8:	0000139f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    45ac:	3a021f01 	bcc	8c1b8 <__Stack_Size+0x8bdb8>
    45b0:	14000000 	strne	r0, [r0], #-0
    45b4:	0000001f 	andeq	r0, r0, pc, lsl r0
    45b8:	001c9615 	andseq	r9, ip, r5, lsl r6
    45bc:	023c0100 	eorseq	r0, ip, #0, 2
    45c0:	08004324 	stmdaeq	r0, {r2, r5, r8, r9, lr}
    45c4:	00000020 	andeq	r0, r0, r0, lsr #32
    45c8:	04999c01 	ldreq	r9, [r9], #3073	; 0xc01
    45cc:	7e160000 	cdpvc	0, 1, cr0, cr6, cr0, {0}
    45d0:	0100001a 	tsteq	r0, sl, lsl r0
    45d4:	005e023c 	subseq	r0, lr, ip, lsr r2
    45d8:	50010000 	andpl	r0, r1, r0
    45dc:	1b3b1500 	blne	ec99e4 <__Stack_Size+0xec95e4>
    45e0:	63010000 	movwvs	r0, #4096	; 0x1000
    45e4:	00434402 	subeq	r4, r3, r2, lsl #8
    45e8:	00000c08 	andeq	r0, r0, r8, lsl #24
    45ec:	be9c0100 	fmllte	f0, f4, f0
    45f0:	16000004 	strne	r0, [r0], -r4
    45f4:	00001016 	andeq	r1, r0, r6, lsl r0
    45f8:	df026301 	svcle	0x00026301
    45fc:	01000000 	mrseq	r0, (UNDEF: 0)
    4600:	da150050 	ble	544748 <__Stack_Size+0x544348>
    4604:	0100001b 	tsteq	r0, fp, lsl r0
    4608:	43500279 	cmpmi	r0, #-1879048185	; 0x90000007
    460c:	00100800 	andseq	r0, r0, r0, lsl #16
    4610:	9c010000 	stcls	0, cr0, [r1], {-0}
    4614:	000004e5 	andeq	r0, r0, r5, ror #9
    4618:	001b1117 	andseq	r1, fp, r7, lsl r1
    461c:	02790100 	rsbseq	r0, r9, #0, 2
    4620:	0000003a 	andeq	r0, r0, sl, lsr r0
    4624:	00001f3e 	andeq	r1, r0, lr, lsr pc
    4628:	1ce91500 	cfstr64ne	mvdx1, [r9]
    462c:	8c010000 	stchi	0, cr0, [r1], {-0}
    4630:	00436002 	subeq	r6, r3, r2
    4634:	00000c08 	andeq	r0, r0, r8, lsl #24
    4638:	0a9c0100 	beq	fe704a40 <SCS_BASE+0x1e6f6a40>
    463c:	16000005 	strne	r0, [r0], -r5
    4640:	00001016 	andeq	r1, r0, r6, lsl r0
    4644:	df028c01 	svcle	0x00028c01
    4648:	01000000 	mrseq	r0, (UNDEF: 0)
    464c:	b5150050 	ldrlt	r0, [r5, #-80]	; 0x50
    4650:	0100001c 	tsteq	r0, ip, lsl r0
    4654:	436c029c 	cmnmi	ip, #156, 4	; 0xc0000009
    4658:	00880800 	addeq	r0, r8, r0, lsl #16
    465c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4660:	0000056f 	andeq	r0, r0, pc, ror #10
    4664:	001c3f16 	andseq	r3, ip, r6, lsl pc
    4668:	029c0100 	addseq	r0, ip, #0, 2
    466c:	0000056f 	andeq	r0, r0, pc, ror #10
    4670:	741a5001 	ldrvc	r5, [sl], #-1
    4674:	0100706d 	tsteq	r0, sp, rrx
    4678:	003a029e 	mlaseq	sl, lr, r2, r0
    467c:	1f5f0000 	svcne	0x005f0000
    4680:	22180000 	andscs	r0, r8, #0
    4684:	0100001b 	tsteq	r0, fp, lsl r0
    4688:	003a029e 	mlaseq	sl, lr, r2, r0
    468c:	1fd80000 	svcne	0x00d80000
    4690:	5e180000 	cdppl	0, 1, cr0, cr8, cr0, {0}
    4694:	0100001b 	tsteq	r0, fp, lsl r0
    4698:	003a029e 	mlaseq	sl, lr, r2, r0
    469c:	20080000 	andcs	r0, r8, r0
    46a0:	67180000 	ldrvs	r0, [r8, -r0]
    46a4:	0100001c 	tsteq	r0, ip, lsl r0
    46a8:	003a029e 	mlaseq	sl, lr, r2, r0
    46ac:	201c0000 	andscs	r0, ip, r0
    46b0:	1b000000 	blne	46b8 <__Stack_Size+0x42b8>
    46b4:	0001ed04 	andeq	lr, r1, r4, lsl #26
    46b8:	1ad11500 	bne	ff449ac0 <SCS_BASE+0x1f43bac0>
    46bc:	00010000 	andeq	r0, r1, r0
    46c0:	0043f403 	subeq	pc, r3, r3, lsl #8
    46c4:	00001808 	andeq	r1, r0, r8, lsl #16
    46c8:	aa9c0100 	bge	fe704ad0 <SCS_BASE+0x1e6f6ad0>
    46cc:	17000005 	strne	r0, [r0, -r5]
    46d0:	00001d2c 	andeq	r1, r0, ip, lsr #26
    46d4:	3a030001 	bcc	c46e0 <__Stack_Size+0xc42e0>
    46d8:	a7000000 	strge	r0, [r0, -r0]
    46dc:	16000020 	strne	r0, [r0], -r0, lsr #32
    46e0:	00001016 	andeq	r1, r0, r6, lsl r0
    46e4:	df030001 	svcle	0x00030001
    46e8:	01000000 	mrseq	r0, (UNDEF: 0)
    46ec:	56150051 			; <UNDEFINED> instruction: 0x56150051
    46f0:	0100000c 	tsteq	r0, ip
    46f4:	440c0321 	strmi	r0, [ip], #-801	; 0x321
    46f8:	00180800 	andseq	r0, r8, r0, lsl #16
    46fc:	9c010000 	stcls	0, cr0, [r1], {-0}
    4700:	000005df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    4704:	001a9b17 	andseq	r9, sl, r7, lsl fp
    4708:	03210100 	teqeq	r1, #0, 2
    470c:	0000003a 	andeq	r0, r0, sl, lsr r0
    4710:	000020e1 	andeq	r2, r0, r1, ror #1
    4714:	00101616 	andseq	r1, r0, r6, lsl r6
    4718:	03210100 	teqeq	r1, #0, 2
    471c:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    4720:	15005101 	strne	r5, [r0, #-257]	; 0x101
    4724:	00000a96 	muleq	r0, r6, sl
    4728:	24034301 	strcs	r4, [r3], #-769	; 0x301
    472c:	18080044 	stmdane	r8, {r2, r6}
    4730:	01000000 	mrseq	r0, (UNDEF: 0)
    4734:	0006149c 	muleq	r6, ip, r4
    4738:	1b4f1700 	blne	13ca340 <__Stack_Size+0x13c9f40>
    473c:	43010000 	movwmi	r0, #4096	; 0x1000
    4740:	00003a03 	andeq	r3, r0, r3, lsl #20
    4744:	00211b00 	eoreq	r1, r1, r0, lsl #22
    4748:	10161600 	andsne	r1, r6, r0, lsl #12
    474c:	43010000 	movwmi	r0, #4096	; 0x1000
    4750:	0000df03 	andeq	sp, r0, r3, lsl #30
    4754:	00510100 	subseq	r0, r1, r0, lsl #2
    4758:	0013c915 	andseq	ip, r3, r5, lsl r9
    475c:	03630100 	cmneq	r3, #0, 2
    4760:	0800443c 	stmdaeq	r0, {r2, r3, r4, r5, sl, lr}
    4764:	00000018 	andeq	r0, r0, r8, lsl r0
    4768:	06499c01 	strbeq	r9, [r9], -r1, lsl #24
    476c:	9b170000 	blls	5c4774 <__Stack_Size+0x5c4374>
    4770:	0100001a 	tsteq	r0, sl, lsl r0
    4774:	003a0363 	eorseq	r0, sl, r3, ror #6
    4778:	21550000 	cmpcs	r5, r0
    477c:	16160000 	ldrne	r0, [r6], -r0
    4780:	01000010 	tsteq	r0, r0, lsl r0
    4784:	00df0363 	sbcseq	r0, pc, r3, ror #6
    4788:	51010000 	mrspl	r0, (UNDEF: 1)
    478c:	1a031500 	bne	c9b94 <__Stack_Size+0xc9794>
    4790:	84010000 	strhi	r0, [r1], #-0
    4794:	00445403 	subeq	r5, r4, r3, lsl #8
    4798:	00001808 	andeq	r1, r0, r8, lsl #16
    479c:	7e9c0100 	fmlvce	f0, f4, f0
    47a0:	17000006 	strne	r0, [r0, -r6]
    47a4:	00001b4f 	andeq	r1, r0, pc, asr #22
    47a8:	3a038401 	bcc	e57b4 <__Stack_Size+0xe53b4>
    47ac:	8f000000 	svchi	0x00000000
    47b0:	16000021 	strne	r0, [r0], -r1, lsr #32
    47b4:	00001016 	andeq	r1, r0, r6, lsl r0
    47b8:	df038401 	svcle	0x00038401
    47bc:	01000000 	mrseq	r0, (UNDEF: 0)
    47c0:	81150051 	tsthi	r5, r1, asr r0
    47c4:	0100001b 	tsteq	r0, fp, lsl r0
    47c8:	446c039c 	strbtmi	r0, [ip], #-924	; 0x39c
    47cc:	000c0800 	andeq	r0, ip, r0, lsl #16
    47d0:	9c010000 	stcls	0, cr0, [r1], {-0}
    47d4:	000006a3 	andeq	r0, r0, r3, lsr #13
    47d8:	00101616 	andseq	r1, r0, r6, lsl r6
    47dc:	039c0100 	orrseq	r0, ip, #0, 2
    47e0:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    47e4:	15005001 	strne	r5, [r0, #-1]
    47e8:	00001cf7 	strdeq	r1, [r0], -r7
    47ec:	7803ac01 	stmdavc	r3, {r0, sl, fp, sp, pc}
    47f0:	0c080044 	stceq	0, cr0, [r8], {68}	; 0x44
    47f4:	01000000 	mrseq	r0, (UNDEF: 0)
    47f8:	0006c89c 	muleq	r6, ip, r8
    47fc:	10161600 	andsne	r1, r6, r0, lsl #12
    4800:	ac010000 	stcge	0, cr0, [r1], {-0}
    4804:	0000df03 	andeq	sp, r0, r3, lsl #30
    4808:	00500100 	subseq	r0, r0, r0, lsl #2
    480c:	001b0315 	andseq	r0, fp, r5, lsl r3
    4810:	03c10100 	biceq	r0, r1, #0, 2
    4814:	08004484 	stmdaeq	r0, {r2, r7, sl, lr}
    4818:	0000000c 	andeq	r0, r0, ip
    481c:	06ed9c01 	strbteq	r9, [sp], r1, lsl #24
    4820:	1d160000 	ldcne	0, cr0, [r6, #-0]
    4824:	0100001d 	tsteq	r0, sp, lsl r0
    4828:	005e03c1 	subseq	r0, lr, r1, asr #7
    482c:	50010000 	andpl	r0, r1, r0
    4830:	0b801c00 	bleq	fe00b838 <SCS_BASE+0x1dffd838>
    4834:	dd010000 	stcle	0, cr0, [r1, #-0]
    4838:	0000b403 	andeq	fp, r0, r3, lsl #8
    483c:	00449000 	subeq	r9, r4, r0
    4840:	00002808 	andeq	r2, r0, r8, lsl #16
    4844:	489c0100 	ldmmi	ip, {r8}
    4848:	17000007 	strne	r0, [r0, -r7]
    484c:	00001bc3 	andeq	r1, r0, r3, asr #23
    4850:	5e03dd01 	cdppl	13, 0, cr13, cr3, cr1, {0}
    4854:	c9000000 	stmdbgt	r0, {}	; <UNPREDICTABLE>
    4858:	1a000021 	bne	48e4 <__Stack_Size+0x44e4>
    485c:	00706d74 	rsbseq	r6, r0, r4, ror sp
    4860:	3a03df01 	bcc	fc46c <__Stack_Size+0xfc06c>
    4864:	ea000000 	b	486c <__Stack_Size+0x446c>
    4868:	18000021 	stmdane	r0, {r0, r5}
    486c:	00001b6f 	andeq	r1, r0, pc, ror #22
    4870:	3a03e001 	bcc	fc87c <__Stack_Size+0xfc47c>
    4874:	44000000 	strmi	r0, [r0], #-0
    4878:	18000022 	stmdane	r0, {r1, r5}
    487c:	000010a5 	andeq	r1, r0, r5, lsr #1
    4880:	b403e101 	strlt	lr, [r3], #-257	; 0x101
    4884:	7a000000 	bvc	488c <__Stack_Size+0x448c>
    4888:	00000022 	andeq	r0, r0, r2, lsr #32
    488c:	0009ee1d 	andeq	lr, r9, sp, lsl lr
    4890:	ffc60100 			; <UNDEFINED> instruction: 0xffc60100
    4894:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    4898:	2e080044 	cdpcs	0, 0, cr0, cr8, cr4, {2}
    489c:	01000000 	mrseq	r0, (UNDEF: 0)
    48a0:	0007b29c 	muleq	r7, ip, r2
    48a4:	1c1f1e00 	ldcne	14, cr1, [pc], {-0}
    48a8:	c8010000 	stmdagt	r1, {}	; <UNPREDICTABLE>
    48ac:	0000007f 	andeq	r0, r0, pc, ror r0
    48b0:	14749102 	ldrbtne	r9, [r4], #-258	; 0x102
    48b4:	0000109e 	muleq	r0, lr, r0
    48b8:	00ffc901 	rscseq	ip, pc, r1, lsl #18
    48bc:	22a50000 	adccs	r0, r5, #0
    48c0:	15140000 	ldrne	r0, [r4, #-0]
    48c4:	0100001c 	tsteq	r0, ip, lsl r0
    48c8:	0000b4ca 	andeq	fp, r0, sl, asr #9
    48cc:	0022ca00 	eoreq	ip, r2, r0, lsl #20
    48d0:	44c41f00 	strbmi	r1, [r4], #3840	; 0xf00
    48d4:	06ed0800 	strbteq	r0, [sp], r0, lsl #16
    48d8:	07a10000 	streq	r0, [r1, r0]!
    48dc:	01200000 	teqeq	r0, r0
    48e0:	31080250 	tstcc	r8, r0, asr r2
    48e4:	44da2100 	ldrbmi	r2, [sl], #256	; 0x100
    48e8:	06ed0800 	strbteq	r0, [sp], r0, lsl #16
    48ec:	01200000 	teqeq	r0, r0
    48f0:	31080250 	tstcc	r8, r0, asr r2
    48f4:	fc220000 	stc2	0, cr0, [r2], #-0
    48f8:	0100001b 	tsteq	r0, fp, lsl r0
    48fc:	44e60410 	strbtmi	r0, [r6], #1040	; 0x410
    4900:	00120800 	andseq	r0, r2, r0, lsl #16
    4904:	9c010000 	stcls	0, cr0, [r1], {-0}
    4908:	001a861c 	andseq	r8, sl, ip, lsl r6
    490c:	04240100 	strteq	r0, [r4], #-256	; 0x100
    4910:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    4914:	080044f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sl, lr}
    4918:	00000014 	andeq	r0, r0, r4, lsl r0
    491c:	07ff9c01 	ldrbeq	r9, [pc, r1, lsl #24]!
    4920:	25170000 	ldrcs	r0, [r7, #-0]
    4924:	0100001d 	tsteq	r0, sp, lsl r0
    4928:	005e0424 	subseq	r0, lr, r4, lsr #8
    492c:	22dd0000 	sbcscs	r0, sp, #0
    4930:	a5180000 	ldrge	r0, [r8, #-0]
    4934:	01000010 	tsteq	r0, r0, lsl r0
    4938:	00bf0426 	adcseq	r0, pc, r6, lsr #8
    493c:	22fe0000 	rscscs	r0, lr, #0
    4940:	15000000 	strne	r0, [r0, #-0]
    4944:	00001a68 	andeq	r1, r0, r8, ror #20
    4948:	0c044701 	stceq	7, cr4, [r4], {1}
    494c:	0c080045 	stceq	0, cr0, [r8], {69}	; 0x45
    4950:	01000000 	mrseq	r0, (UNDEF: 0)
    4954:	0008249c 	muleq	r8, ip, r4
    4958:	1d251600 	stcne	6, cr1, [r5, #-0]
    495c:	47010000 	strmi	r0, [r1, -r0]
    4960:	00005e04 	andeq	r5, r0, r4, lsl #28
    4964:	00500100 	subseq	r0, r0, r0, lsl #2
    4968:	00006f23 	andeq	r6, r0, r3, lsr #30
    496c:	00083400 	andeq	r3, r8, r0, lsl #8
    4970:	010a2400 	tsteq	sl, r0, lsl #8
    4974:	000f0000 	andeq	r0, pc, r0
    4978:	001ca41e 	andseq	sl, ip, lr, lsl r4
    497c:	456f0100 	strbmi	r0, [pc, #-256]!	; 4884 <__Stack_Size+0x4484>
    4980:	05000008 	streq	r0, [r0, #-8]
    4984:	00549003 	subseq	r9, r4, r3
    4988:	08240408 	stmdaeq	r4!, {r3, sl}
    498c:	6f230000 	svcvs	0x00230000
    4990:	5a000000 	bpl	4998 <__Stack_Size+0x4598>
    4994:	24000008 	strcs	r0, [r0], #-8
    4998:	0000010a 	andeq	r0, r0, sl, lsl #2
    499c:	3a1e0003 	bcc	7849b0 <__Stack_Size+0x7845b0>
    49a0:	0100001d 	tsteq	r0, sp, lsl r0
    49a4:	00086b70 	andeq	r6, r8, r0, ror fp
    49a8:	a0030500 	andge	r0, r3, r0, lsl #10
    49ac:	04080054 	streq	r0, [r8], #-84	; 0x54
    49b0:	0000084a 	andeq	r0, r0, sl, asr #16
    49b4:	00020700 	andeq	r0, r2, r0, lsl #14
    49b8:	85000400 	strhi	r0, [r0, #-1024]	; 0x400
    49bc:	04000013 	streq	r0, [r0], #-19
    49c0:	00003801 	andeq	r3, r0, r1, lsl #16
    49c4:	1d940100 	ldfnes	f0, [r4]
    49c8:	03720000 	cmneq	r2, #0
    49cc:	45180000 	ldrmi	r0, [r8, #-0]
    49d0:	008c0800 	addeq	r0, ip, r0, lsl #16
    49d4:	0e3d0000 	cdpeq	0, 3, cr0, cr13, cr0, {0}
    49d8:	04020000 	streq	r0, [r2], #-0
    49dc:	00026505 	andeq	r6, r2, r5, lsl #10
    49e0:	05020200 	streq	r0, [r2, #-512]	; 0x200
    49e4:	00000082 	andeq	r0, r0, r2, lsl #1
    49e8:	96060102 	strls	r0, [r6], -r2, lsl #2
    49ec:	03000001 	movweq	r0, #1
    49f0:	00323375 	eorseq	r3, r2, r5, ror r3
    49f4:	00452702 	subeq	r2, r5, r2, lsl #14
    49f8:	04020000 	streq	r0, [r2], #-0
    49fc:	00022707 	andeq	r2, r2, r7, lsl #14
    4a00:	07020200 	streq	r0, [r2, -r0, lsl #4]
    4a04:	00000252 	andeq	r0, r0, r2, asr r2
    4a08:	00387503 	eorseq	r7, r8, r3, lsl #10
    4a0c:	005d2902 	subseq	r2, sp, r2, lsl #18
    4a10:	01020000 	mrseq	r0, (UNDEF: 2)
    4a14:	00019408 	andeq	r9, r1, r8, lsl #8
    4a18:	000d0400 	andeq	r0, sp, r0, lsl #8
    4a1c:	2f020000 	svccs	0x00020000
    4a20:	0000006f 	andeq	r0, r0, pc, rrx
    4a24:	00004505 	andeq	r4, r0, r5, lsl #10
    4a28:	18330400 	ldmdane	r3!, {sl}
    4a2c:	33020000 	movwcc	r0, #8192	; 0x2000
    4a30:	0000007f 	andeq	r0, r0, pc, ror r0
    4a34:	00006f06 	andeq	r6, r0, r6, lsl #30
    4a38:	02010700 	andeq	r0, r1, #0, 14
    4a3c:	00009939 	andeq	r9, r0, r9, lsr r9
    4a40:	13050800 	movwne	r0, #22528	; 0x5800
    4a44:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    4a48:	00544553 	subseq	r4, r4, r3, asr r5
    4a4c:	87040001 	strhi	r0, [r4, -r1]
    4a50:	0200000b 	andeq	r0, r0, #11
    4a54:	00008439 	andeq	r8, r0, r9, lsr r4
    4a58:	02010700 	andeq	r0, r1, #0, 14
    4a5c:	0000b93b 	andeq	fp, r0, fp, lsr r9
    4a60:	0a8e0800 	beq	fe386a68 <SCS_BASE+0x1e378a68>
    4a64:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4a68:	00000c12 	andeq	r0, r0, r2, lsl ip
    4a6c:	5c040001 	stcpl	0, cr0, [r4], {1}
    4a70:	02000009 	andeq	r0, r0, #9
    4a74:	0000a43b 	andeq	sl, r0, fp, lsr r4
    4a78:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4a7c:	0000033b 	andeq	r0, r0, fp, lsr r3
    4a80:	0203100a 	andeq	r1, r3, #10
    4a84:	00010902 	andeq	r0, r1, r2, lsl #18
    4a88:	1dba0b00 	ldcne	11, cr0, [sl]
    4a8c:	04030000 	streq	r0, [r3], #-0
    4a90:	00006402 	andeq	r6, r0, r2, lsl #8
    4a94:	e70b0000 	str	r0, [fp, -r0]
    4a98:	0300001d 	movweq	r0, #29
    4a9c:	00640205 	rsbeq	r0, r4, r5, lsl #4
    4aa0:	0c040000 	stceq	0, cr0, [r4], {-0}
    4aa4:	004c4156 	subeq	r4, ip, r6, asr r1
    4aa8:	64020603 	strvs	r0, [r2], #-1539	; 0x603
    4aac:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4ab0:	001d8e0b 	andseq	r8, sp, fp, lsl #28
    4ab4:	02070300 	andeq	r0, r7, #0, 6
    4ab8:	00000074 	andeq	r0, r0, r4, ror r0
    4abc:	5b0d000c 	blpl	344af4 <__Stack_Size+0x3446f4>
    4ac0:	0300001d 	movweq	r0, #29
    4ac4:	00cb0208 	sbceq	r0, fp, r8, lsl #4
    4ac8:	cf0e0000 	svcgt	0x000e0000
    4acc:	0100001d 	tsteq	r0, sp, lsl r0
    4ad0:	0045182b 	subeq	r1, r5, fp, lsr #16
    4ad4:	00001808 	andeq	r1, r0, r8, lsl #16
    4ad8:	389c0100 	ldmcc	ip, {r8}
    4adc:	0f000001 	svceq	0x00000001
    4ae0:	00001dec 	andeq	r1, r0, ip, ror #27
    4ae4:	003a2b01 	eorseq	r2, sl, r1, lsl #22
    4ae8:	50010000 	andpl	r0, r1, r0
    4aec:	09b20e00 	ldmibeq	r2!, {r9, sl, fp}
    4af0:	42010000 	andmi	r0, r1, #0
    4af4:	08004530 	stmdaeq	r0, {r4, r5, r8, sl, lr}
    4af8:	0000000c 	andeq	r0, r0, ip
    4afc:	015b9c01 	cmpeq	fp, r1, lsl #24
    4b00:	bd0f0000 	stclt	0, cr0, [pc, #-0]	; 4b08 <__Stack_Size+0x4708>
    4b04:	01000009 	tsteq	r0, r9
    4b08:	00003a42 	andeq	r3, r0, r2, asr #20
    4b0c:	00500100 	subseq	r0, r0, r0, lsl #2
    4b10:	000ce40e 	andeq	lr, ip, lr, lsl #8
    4b14:	3c550100 	ldfcce	f0, [r5], {-0}
    4b18:	28080045 	stmdacs	r8, {r0, r2, r6}
    4b1c:	01000000 	mrseq	r0, (UNDEF: 0)
    4b20:	0001809c 	muleq	r1, ip, r0
    4b24:	1dbf1000 	ldcne	0, cr1, [pc]	; 4b2c <__Stack_Size+0x472c>
    4b28:	55010000 	strpl	r0, [r1, #-0]
    4b2c:	0000003a 	andeq	r0, r0, sl, lsr r0
    4b30:	0000233d 	andeq	r2, r0, sp, lsr r3
    4b34:	0b6f0e00 	bleq	1bc833c <__Stack_Size+0x1bc7f3c>
    4b38:	70010000 	andvc	r0, r1, r0
    4b3c:	08004564 	stmdaeq	r0, {r2, r5, r6, r8, sl, lr}
    4b40:	00000018 	andeq	r0, r0, r8, lsl r0
    4b44:	01a39c01 			; <UNDEFINED> instruction: 0x01a39c01
    4b48:	160f0000 	strne	r0, [pc], -r0
    4b4c:	01000010 	tsteq	r0, r0, lsl r0
    4b50:	0000b970 	andeq	fp, r0, r0, ror r9
    4b54:	00500100 	subseq	r0, r0, r0, lsl #2
    4b58:	001d4811 	andseq	r4, sp, r1, lsl r8
    4b5c:	3a860100 	bcc	fe184f64 <SCS_BASE+0x1e176f64>
    4b60:	7c000000 	stcvc	0, cr0, [r0], {-0}
    4b64:	0c080045 	stceq	0, cr0, [r8], {69}	; 0x45
    4b68:	01000000 	mrseq	r0, (UNDEF: 0)
    4b6c:	1d6b129c 	sfmne	f1, 2, [fp, #-624]!	; 0xfffffd90
    4b70:	96010000 	strls	r0, [r1], -r0
    4b74:	00000099 	muleq	r0, r9, r0
    4b78:	08004588 	stmdaeq	r0, {r3, r7, r8, sl, lr}
    4b7c:	0000001c 	andeq	r0, r0, ip, lsl r0
    4b80:	81109c01 	tsthi	r0, r1, lsl #24
    4b84:	0100001d 	tsteq	r0, sp, lsl r0
    4b88:	00005396 	muleq	r0, r6, r3
    4b8c:	00237800 	eoreq	r7, r3, r0, lsl #16
    4b90:	1b6f1300 	blne	1bc9798 <__Stack_Size+0x1bc9398>
    4b94:	98010000 	stmdals	r1, {}	; <UNPREDICTABLE>
    4b98:	0000003a 	andeq	r0, r0, sl, lsr r0
    4b9c:	00002399 	muleq	r0, r9, r3
    4ba0:	706d7414 	rsbvc	r7, sp, r4, lsl r4
    4ba4:	3a980100 	bcc	fe604fac <SCS_BASE+0x1e5f6fac>
    4ba8:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    4bac:	13000023 	movwne	r0, #35	; 0x23
    4bb0:	000010a5 	andeq	r1, r0, r5, lsr #1
    4bb4:	00999901 	addseq	r9, r9, r1, lsl #18
    4bb8:	23d20000 	bicscs	r0, r2, #0
    4bbc:	00000000 	andeq	r0, r0, r0
    4bc0:	00001f44 	andeq	r1, r0, r4, asr #30
    4bc4:	14ad0004 	strtne	r0, [sp], #4
    4bc8:	01040000 	mrseq	r0, (UNDEF: 4)
    4bcc:	00000038 	andeq	r0, r0, r8, lsr r0
    4bd0:	0021b901 	eoreq	fp, r1, r1, lsl #18
    4bd4:	00037200 	andeq	r7, r3, r0, lsl #4
    4bd8:	0045a400 	subeq	sl, r5, r0, lsl #8
    4bdc:	000a4208 	andeq	r4, sl, r8, lsl #4
    4be0:	000ef200 	andeq	pc, lr, r0, lsl #4
    4be4:	05040200 	streq	r0, [r4, #-512]	; 0x200
    4be8:	00000265 	andeq	r0, r0, r5, ror #4
    4bec:	82050202 	andhi	r0, r5, #536870912	; 0x20000000
    4bf0:	02000000 	andeq	r0, r0, #0
    4bf4:	01960601 	orrseq	r0, r6, r1, lsl #12
    4bf8:	75030000 	strvc	r0, [r3, #-0]
    4bfc:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    4c00:	00004527 	andeq	r4, r0, r7, lsr #10
    4c04:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4c08:	00000227 	andeq	r0, r0, r7, lsr #4
    4c0c:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    4c10:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    4c14:	02000000 	andeq	r0, r0, #0
    4c18:	02520702 	subseq	r0, r2, #524288	; 0x80000
    4c1c:	75030000 	strvc	r0, [r3, #-0]
    4c20:	29020038 	stmdbcs	r2, {r3, r4, r5}
    4c24:	00000068 	andeq	r0, r0, r8, rrx
    4c28:	94080102 	strls	r0, [r8], #-258	; 0x102
    4c2c:	04000001 	streq	r0, [r0], #-1
    4c30:	0000000d 	andeq	r0, r0, sp
    4c34:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    4c38:	45050000 	strmi	r0, [r5, #-0]
    4c3c:	04000000 	streq	r0, [r0], #-0
    4c40:	000001d9 	ldrdeq	r0, [r0], -r9
    4c44:	008a3002 	addeq	r3, sl, r2
    4c48:	57050000 	strpl	r0, [r5, -r0]
    4c4c:	06000000 	streq	r0, [r0], -r0
    4c50:	a4390201 	ldrtge	r0, [r9], #-513	; 0x201
    4c54:	07000000 	streq	r0, [r0, -r0]
    4c58:	00001305 	andeq	r1, r0, r5, lsl #6
    4c5c:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
    4c60:	00010054 	andeq	r0, r1, r4, asr r0
    4c64:	000b8704 	andeq	r8, fp, r4, lsl #14
    4c68:	8f390200 	svchi	0x00390200
    4c6c:	04000000 	streq	r0, [r0], #-0
    4c70:	00001a8d 	andeq	r1, r0, sp, lsl #21
    4c74:	008f3902 	addeq	r3, pc, r2, lsl #18
    4c78:	01060000 	mrseq	r0, (UNDEF: 6)
    4c7c:	00cf3b02 	sbceq	r3, pc, r2, lsl #22
    4c80:	8e070000 	cdphi	0, 0, cr0, cr7, cr0, {0}
    4c84:	0000000a 	andeq	r0, r0, sl
    4c88:	000c1207 	andeq	r1, ip, r7, lsl #4
    4c8c:	04000100 	streq	r0, [r0], #-256	; 0x100
    4c90:	0000095c 	andeq	r0, r0, ip, asr r9
    4c94:	00ba3b02 	adcseq	r3, sl, r2, lsl #22
    4c98:	04020000 	streq	r0, [r2], #-0
    4c9c:	00033b07 	andeq	r3, r3, r7, lsl #22
    4ca0:	03500900 	cmpeq	r0, #0, 18
    4ca4:	02f2020b 	rscseq	r0, r2, #-1342177280	; 0xb0000000
    4ca8:	430a0000 	movwmi	r0, #40960	; 0xa000
    4cac:	03003152 	movweq	r3, #338	; 0x152
    4cb0:	007f020d 	rsbseq	r0, pc, sp, lsl #4
    4cb4:	0b000000 	bleq	4cbc <__Stack_Size+0x48bc>
    4cb8:	000002a9 	andeq	r0, r0, r9, lsr #5
    4cbc:	4c020e03 	stcmi	14, cr0, [r2], {3}
    4cc0:	02000000 	andeq	r0, r0, #0
    4cc4:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    4cc8:	020f0300 	andeq	r0, pc, #0, 6
    4ccc:	0000007f 	andeq	r0, r0, pc, ror r0
    4cd0:	02b30b04 	adcseq	r0, r3, #4, 22	; 0x1000
    4cd4:	10030000 	andne	r0, r3, r0
    4cd8:	00004c02 	andeq	r4, r0, r2, lsl #24
    4cdc:	8f0b0600 	svchi	0x000b0600
    4ce0:	03000001 	movweq	r0, #1
    4ce4:	007f0211 	rsbseq	r0, pc, r1, lsl r2	; <UNPREDICTABLE>
    4ce8:	0b080000 	bleq	204cf0 <__Stack_Size+0x2048f0>
    4cec:	0000008c 	andeq	r0, r0, ip, lsl #1
    4cf0:	4c021203 	sfmmi	f1, 4, [r2], {3}
    4cf4:	0a000000 	beq	4cfc <__Stack_Size+0x48fc>
    4cf8:	0002450b 	andeq	r4, r2, fp, lsl #10
    4cfc:	02130300 	andseq	r0, r3, #0, 6
    4d00:	0000007f 	andeq	r0, r0, pc, ror r0
    4d04:	00960b0c 	addseq	r0, r6, ip, lsl #22
    4d08:	14030000 	strne	r0, [r3], #-0
    4d0c:	00004c02 	andeq	r4, r0, r2, lsl #24
    4d10:	530a0e00 	movwpl	r0, #44544	; 0xae00
    4d14:	15030052 	strne	r0, [r3, #-82]	; 0x52
    4d18:	00007f02 	andeq	r7, r0, r2, lsl #30
    4d1c:	a00b1000 	andge	r1, fp, r0
    4d20:	03000000 	movweq	r0, #0
    4d24:	004c0216 	subeq	r0, ip, r6, lsl r2
    4d28:	0a120000 	beq	484d30 <__Stack_Size+0x484930>
    4d2c:	00524745 	subseq	r4, r2, r5, asr #14
    4d30:	7f021703 	svcvc	0x00021703
    4d34:	14000000 	strne	r0, [r0], #-0
    4d38:	0002e10b 	andeq	lr, r2, fp, lsl #2
    4d3c:	02180300 	andseq	r0, r8, #0, 6
    4d40:	0000004c 	andeq	r0, r0, ip, asr #32
    4d44:	002c0b16 	eoreq	r0, ip, r6, lsl fp
    4d48:	19030000 	stmdbne	r3, {}	; <UNPREDICTABLE>
    4d4c:	00007f02 	andeq	r7, r0, r2, lsl #30
    4d50:	b50b1800 	strlt	r1, [fp, #-2048]	; 0x800
    4d54:	03000000 	movweq	r0, #0
    4d58:	004c021a 	subeq	r0, ip, sl, lsl r2
    4d5c:	0b1a0000 	bleq	684d64 <__Stack_Size+0x684964>
    4d60:	00000032 	andeq	r0, r0, r2, lsr r0
    4d64:	7f021b03 	svcvc	0x00021b03
    4d68:	1c000000 	stcne	0, cr0, [r0], {-0}
    4d6c:	0003110b 	andeq	r1, r3, fp, lsl #2
    4d70:	021c0300 	andseq	r0, ip, #0, 6
    4d74:	0000004c 	andeq	r0, r0, ip, asr #32
    4d78:	00080b1e 	andeq	r0, r8, lr, lsl fp
    4d7c:	1d030000 	stcne	0, cr0, [r3, #-0]
    4d80:	00007f02 	andeq	r7, r0, r2, lsl #30
    4d84:	fd0b2000 	stc2	0, cr2, [fp, #-0]
    4d88:	03000002 	movweq	r0, #2
    4d8c:	004c021e 	subeq	r0, ip, lr, lsl r2
    4d90:	0a220000 	beq	884d98 <__Stack_Size+0x884998>
    4d94:	00544e43 	subseq	r4, r4, r3, asr #28
    4d98:	7f021f03 	svcvc	0x00021f03
    4d9c:	24000000 	strcs	r0, [r0], #-0
    4da0:	0003070b 	andeq	r0, r3, fp, lsl #14
    4da4:	02200300 	eoreq	r0, r0, #0, 6
    4da8:	0000004c 	andeq	r0, r0, ip, asr #32
    4dac:	53500a26 	cmppl	r0, #155648	; 0x26000
    4db0:	21030043 	tstcs	r3, r3, asr #32
    4db4:	00007f02 	andeq	r7, r0, r2, lsl #30
    4db8:	a20b2800 	andge	r2, fp, #0, 16
    4dbc:	03000001 	movweq	r0, #1
    4dc0:	004c0222 	subeq	r0, ip, r2, lsr #4
    4dc4:	0a2a0000 	beq	a84dcc <__Stack_Size+0xa849cc>
    4dc8:	00525241 	subseq	r5, r2, r1, asr #4
    4dcc:	7f022303 	svcvc	0x00022303
    4dd0:	2c000000 	stccs	0, cr0, [r0], {-0}
    4dd4:	0001ad0b 	andeq	sl, r1, fp, lsl #26
    4dd8:	02240300 	eoreq	r0, r4, #0, 6
    4ddc:	0000004c 	andeq	r0, r0, ip, asr #32
    4de0:	43520a2e 	cmpmi	r2, #188416	; 0x2e000
    4de4:	25030052 	strcs	r0, [r3, #-82]	; 0x52
    4de8:	00007f02 	andeq	r7, r0, r2, lsl #30
    4dec:	b80b3000 	stmdalt	fp, {ip, sp}
    4df0:	03000001 	movweq	r0, #1
    4df4:	004c0226 	subeq	r0, ip, r6, lsr #4
    4df8:	0b320000 	bleq	c84e00 <__Stack_Size+0xc84a00>
    4dfc:	000000f3 	strdeq	r0, [r0], -r3
    4e00:	7f022703 	svcvc	0x00022703
    4e04:	34000000 	strcc	r0, [r0], #-0
    4e08:	0001c30b 	andeq	ip, r1, fp, lsl #6
    4e0c:	02280300 	eoreq	r0, r8, #0, 6
    4e10:	0000004c 	andeq	r0, r0, ip, asr #32
    4e14:	00f80b36 	rscseq	r0, r8, r6, lsr fp
    4e18:	29030000 	stmdbcs	r3, {}	; <UNPREDICTABLE>
    4e1c:	00007f02 	andeq	r7, r0, r2, lsl #30
    4e20:	ce0b3800 	cdpgt	8, 0, cr3, cr11, cr0, {0}
    4e24:	03000001 	movweq	r0, #1
    4e28:	004c022a 	subeq	r0, ip, sl, lsr #4
    4e2c:	0b3a0000 	bleq	e84e34 <__Stack_Size+0xe84a34>
    4e30:	000000fd 	strdeq	r0, [r0], -sp
    4e34:	7f022b03 	svcvc	0x00022b03
    4e38:	3c000000 	stccc	0, cr0, [r0], {-0}
    4e3c:	0001480b 	andeq	r4, r1, fp, lsl #16
    4e40:	022c0300 	eoreq	r0, ip, #0, 6
    4e44:	0000004c 	andeq	r0, r0, ip, asr #32
    4e48:	01020b3e 	tsteq	r2, lr, lsr fp
    4e4c:	2d030000 	stccs	0, cr0, [r3, #-0]
    4e50:	00007f02 	andeq	r7, r0, r2, lsl #30
    4e54:	de0b4000 	cdple	0, 0, cr4, cr11, cr0, {0}
    4e58:	03000001 	movweq	r0, #1
    4e5c:	004c022e 	subeq	r0, ip, lr, lsr #4
    4e60:	0b420000 	bleq	1084e68 <__Stack_Size+0x1084a68>
    4e64:	0000026e 	andeq	r0, r0, lr, ror #4
    4e68:	7f022f03 	svcvc	0x00022f03
    4e6c:	44000000 	strmi	r0, [r0], #-0
    4e70:	0001e90b 	andeq	lr, r1, fp, lsl #18
    4e74:	02300300 	eorseq	r0, r0, #0, 6
    4e78:	0000004c 	andeq	r0, r0, ip, asr #32
    4e7c:	43440a46 	movtmi	r0, #19014	; 0x4a46
    4e80:	31030052 	qaddcc	r0, r2, r3
    4e84:	00007f02 	andeq	r7, r0, r2, lsl #30
    4e88:	f40b4800 	vst2.8	{d4-d5}, [fp], r0
    4e8c:	03000001 	movweq	r0, #1
    4e90:	004c0232 	subeq	r0, ip, r2, lsr r2
    4e94:	0b4a0000 	bleq	1284e9c <__Stack_Size+0x1284a9c>
    4e98:	00000027 	andeq	r0, r0, r7, lsr #32
    4e9c:	7f023303 	svcvc	0x00023303
    4ea0:	4c000000 	stcmi	0, cr0, [r0], {-0}
    4ea4:	0001ff0b 	andeq	pc, r1, fp, lsl #30
    4ea8:	02340300 	eorseq	r0, r4, #0, 6
    4eac:	0000004c 	andeq	r0, r0, ip, asr #32
    4eb0:	120c004e 	andne	r0, ip, #78	; 0x4e
    4eb4:	03000000 	movweq	r0, #0
    4eb8:	00e10235 	rsceq	r0, r1, r5, lsr r2
    4ebc:	0a0d0000 	beq	344ec4 <__Stack_Size+0x344ac4>
    4ec0:	03431b04 	movteq	r1, #15108	; 0x3b04
    4ec4:	6c0e0000 	stcvs	0, cr0, [lr], {-0}
    4ec8:	0400001e 	streq	r0, [r0], #-30
    4ecc:	00004c1d 	andeq	r4, r0, sp, lsl ip
    4ed0:	0b0e0000 	bleq	384ed8 <__Stack_Size+0x384ad8>
    4ed4:	04000024 	streq	r0, [r0], #-36	; 0x24
    4ed8:	00004c1e 	andeq	r4, r0, lr, lsl ip
    4edc:	810e0200 	mrshi	r0, LR_fiq
    4ee0:	04000025 	streq	r0, [r0], #-37	; 0x25
    4ee4:	00004c1f 	andeq	r4, r0, pc, lsl ip
    4ee8:	180e0400 	stmdane	lr, {sl}
    4eec:	04000021 	streq	r0, [r0], #-33	; 0x21
    4ef0:	00004c20 	andeq	r4, r0, r0, lsr #24
    4ef4:	480e0600 	stmdami	lr, {r9, sl}
    4ef8:	04000023 	streq	r0, [r0], #-35	; 0x23
    4efc:	00005e21 	andeq	r5, r0, r1, lsr #28
    4f00:	04000800 	streq	r0, [r0], #-2048	; 0x800
    4f04:	000027d4 	ldrdeq	r2, [r0], -r4
    4f08:	02fe2204 	rscseq	r2, lr, #4, 4	; 0x40000000
    4f0c:	100d0000 	andne	r0, sp, r0
    4f10:	03b72504 			; <UNDEFINED> instruction: 0x03b72504
    4f14:	040e0000 	streq	r0, [lr], #-0
    4f18:	04000026 	streq	r0, [r0], #-38	; 0x26
    4f1c:	00004c27 	andeq	r4, r0, r7, lsr #24
    4f20:	2a0e0000 	bcs	384f28 <__Stack_Size+0x384b28>
    4f24:	04000021 	streq	r0, [r0], #-33	; 0x21
    4f28:	00004c28 	andeq	r4, r0, r8, lsr #24
    4f2c:	d50e0200 	strle	r0, [lr, #-512]	; 0x200
    4f30:	04000026 	streq	r0, [r0], #-38	; 0x26
    4f34:	00004c29 	andeq	r4, r0, r9, lsr #24
    4f38:	fb0e0400 	blx	385f42 <__Stack_Size+0x385b42>
    4f3c:	04000020 	streq	r0, [r0], #-32
    4f40:	00004c2a 	andeq	r4, r0, sl, lsr #24
    4f44:	c10e0600 	tstgt	lr, r0, lsl #12
    4f48:	0400001e 	streq	r0, [r0], #-30
    4f4c:	00004c2b 	andeq	r4, r0, fp, lsr #24
    4f50:	8c0e0800 	stchi	8, cr0, [lr], {-0}
    4f54:	04000023 	streq	r0, [r0], #-35	; 0x23
    4f58:	00004c2c 	andeq	r4, r0, ip, lsr #24
    4f5c:	150e0a00 	strne	r0, [lr, #-2560]	; 0xa00
    4f60:	04000020 	streq	r0, [r0], #-32
    4f64:	00004c2d 	andeq	r4, r0, sp, lsr #24
    4f68:	c40e0c00 	strgt	r0, [lr], #-3072	; 0xc00
    4f6c:	04000024 	streq	r0, [r0], #-36	; 0x24
    4f70:	00004c2e 	andeq	r4, r0, lr, lsr #24
    4f74:	04000e00 	streq	r0, [r0], #-3584	; 0xe00
    4f78:	00001eaf 	andeq	r1, r0, pc, lsr #29
    4f7c:	034e2f04 	movteq	r2, #61188	; 0xef04
    4f80:	0a0d0000 	beq	344f88 <__Stack_Size+0x344b88>
    4f84:	04073204 	streq	r3, [r7], #-516	; 0x204
    4f88:	260e0000 	strcs	r0, [lr], -r0
    4f8c:	04000025 	streq	r0, [r0], #-37	; 0x25
    4f90:	00004c34 	andeq	r4, r0, r4, lsr ip
    4f94:	2c0e0000 	stccs	0, cr0, [lr], {-0}
    4f98:	04000026 	streq	r0, [r0], #-38	; 0x26
    4f9c:	00004c35 	andeq	r4, r0, r5, lsr ip
    4fa0:	bc0e0200 	sfmlt	f0, 4, [lr], {-0}
    4fa4:	04000025 	streq	r0, [r0], #-37	; 0x25
    4fa8:	00004c36 	andeq	r4, r0, r6, lsr ip
    4fac:	a30e0400 	movwge	r0, #58368	; 0xe400
    4fb0:	04000022 	streq	r0, [r0], #-34	; 0x22
    4fb4:	00004c37 	andeq	r4, r0, r7, lsr ip
    4fb8:	210e0600 	tstcs	lr, r0, lsl #12
    4fbc:	04000028 	streq	r0, [r0], #-40	; 0x28
    4fc0:	00004c38 	andeq	r4, r0, r8, lsr ip
    4fc4:	04000800 	streq	r0, [r0], #-2048	; 0x800
    4fc8:	00001f15 	andeq	r1, r0, r5, lsl pc
    4fcc:	03c23904 	biceq	r3, r2, #4, 18	; 0x10000
    4fd0:	0e0d0000 	cdpeq	0, 0, cr0, cr13, cr0, {0}
    4fd4:	046f3c04 	strbteq	r3, [pc], #-3076	; 4fdc <__Stack_Size+0x4bdc>
    4fd8:	1e0e0000 	cdpne	0, 0, cr0, cr14, cr0, {0}
    4fdc:	04000026 	streq	r0, [r0], #-38	; 0x26
    4fe0:	00004c3e 	andeq	r4, r0, lr, lsr ip
    4fe4:	870e0000 	strhi	r0, [lr, -r0]
    4fe8:	04000020 	streq	r0, [r0], #-32
    4fec:	00004c3f 	andeq	r4, r0, pc, lsr ip
    4ff0:	760e0200 	strvc	r0, [lr], -r0, lsl #4
    4ff4:	04000022 	streq	r0, [r0], #-34	; 0x22
    4ff8:	00004c40 	andeq	r4, r0, r0, asr #24
    4ffc:	340e0400 	strcc	r0, [lr], #-1024	; 0x400
    5000:	04000027 	streq	r0, [r0], #-39	; 0x27
    5004:	00004c41 	andeq	r4, r0, r1, asr #24
    5008:	820e0600 	andhi	r0, lr, #0, 12
    500c:	04000023 	streq	r0, [r0], #-35	; 0x23
    5010:	00004c42 	andeq	r4, r0, r2, asr #24
    5014:	1d0e0800 	stcne	8, cr0, [lr, #-0]
    5018:	04000022 	streq	r0, [r0], #-34	; 0x22
    501c:	00004c43 	andeq	r4, r0, r3, asr #24
    5020:	af0e0a00 	svcge	0x000e0a00
    5024:	04000026 	streq	r0, [r0], #-38	; 0x26
    5028:	00004c44 	andeq	r4, r0, r4, asr #24
    502c:	04000c00 	streq	r0, [r0], #-3072	; 0xc00
    5030:	000022f9 	strdeq	r2, [r0], -r9
    5034:	04124504 	ldreq	r4, [r2], #-1284	; 0x504
    5038:	560f0000 	strpl	r0, [pc], -r0
    503c:	01000028 	tsteq	r0, r8, lsr #32
    5040:	ac010518 	cfstr32ge	mvfx0, [r1], {24}
    5044:	10000004 	andne	r0, r0, r4
    5048:	0000203f 	andeq	r2, r0, pc, lsr r0
    504c:	ac051801 	stcge	8, cr1, [r5], {1}
    5050:	10000004 	andne	r0, r0, r4
    5054:	00001f27 	andeq	r1, r0, r7, lsr #30
    5058:	4c051801 	stcmi	8, cr1, [r5], {1}
    505c:	11000000 	mrsne	r0, (UNDEF: 0)
    5060:	00002025 	andeq	r2, r0, r5, lsr #32
    5064:	4c051a01 	stcmi	10, cr1, [r5], {1}
    5068:	00000000 	andeq	r0, r0, r0
    506c:	02f20412 	rscseq	r0, r2, #301989888	; 0x12000000
    5070:	c0130000 	andsgt	r0, r3, r0
    5074:	01000020 	tsteq	r0, r0, lsr #32
    5078:	45a40bed 	strmi	r0, [r4, #3053]!	; 0xbed
    507c:	00320800 	eorseq	r0, r2, r0, lsl #16
    5080:	9c010000 	stcls	0, cr0, [r1], {-0}
    5084:	00000527 	andeq	r0, r0, r7, lsr #10
    5088:	00203f14 	eoreq	r3, r0, r4, lsl pc
    508c:	0bed0100 	bleq	ffb45494 <SCS_BASE+0x1fb37494>
    5090:	000004ac 	andeq	r0, r0, ip, lsr #9
    5094:	2c155001 	ldccs	0, cr5, [r5], {1}
    5098:	01000026 	tsteq	r0, r6, lsr #32
    509c:	004c0bed 	subeq	r0, ip, sp, ror #23
    50a0:	23fb0000 	mvnscs	r0, #0
    50a4:	bc150000 	ldclt	0, cr0, [r5], {-0}
    50a8:	01000025 	tsteq	r0, r5, lsr #32
    50ac:	004c0bed 	subeq	r0, ip, sp, ror #23
    50b0:	241c0000 	ldrcs	r0, [ip], #-0
    50b4:	21150000 	tstcs	r5, r0
    50b8:	01000028 	tsteq	r0, r8, lsr #32
    50bc:	004c0bee 	subeq	r0, ip, lr, ror #23
    50c0:	243d0000 	ldrtcs	r0, [sp], #-0
    50c4:	14160000 	ldrne	r0, [r6], #-0
    50c8:	01000025 	tsteq	r0, r5, lsr #32
    50cc:	004c0bf0 	strdeq	r0, [ip], #-176	; 0xffffff50
    50d0:	245e0000 	ldrbcs	r0, [lr], #-0
    50d4:	ee160000 	cdp	0, 1, cr0, cr6, cr0, {0}
    50d8:	01000021 	tsteq	r0, r1, lsr #32
    50dc:	004c0bf0 	strdeq	r0, [ip], #-176	; 0xffffff50
    50e0:	24880000 	strcs	r0, [r8], #0
    50e4:	13000000 	movwne	r0, #0
    50e8:	00001ef7 	strdeq	r1, [r0], -r7
    50ec:	d60c1b01 	strle	r1, [ip], -r1, lsl #22
    50f0:	3a080045 	bcc	20520c <__Stack_Size+0x204e0c>
    50f4:	01000000 	mrseq	r0, (UNDEF: 0)
    50f8:	0005ac9c 	muleq	r5, ip, ip
    50fc:	203f1400 	eorscs	r1, pc, r0, lsl #8
    5100:	1b010000 	blne	45108 <__Stack_Size+0x44d08>
    5104:	0004ac0c 	andeq	sl, r4, ip, lsl #24
    5108:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    510c:	0000262c 	andeq	r2, r0, ip, lsr #12
    5110:	4c0c1b01 	stcmi	11, cr1, [ip], {1}
    5114:	b2000000 	andlt	r0, r0, #0
    5118:	15000024 	strne	r0, [r0, #-36]	; 0x24
    511c:	000025bc 			; <UNDEFINED> instruction: 0x000025bc
    5120:	4c0c1b01 	stcmi	11, cr1, [ip], {1}
    5124:	d3000000 	movwle	r0, #0
    5128:	15000024 	strne	r0, [r0, #-36]	; 0x24
    512c:	00002821 	andeq	r2, r0, r1, lsr #16
    5130:	4c0c1c01 	stcmi	12, cr1, [ip], {1}
    5134:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    5138:	16000024 	strne	r0, [r0], -r4, lsr #32
    513c:	00002514 	andeq	r2, r0, r4, lsl r5
    5140:	4c0c1e01 	stcmi	14, cr1, [ip], {1}
    5144:	15000000 	strne	r0, [r0, #-0]
    5148:	16000025 	strne	r0, [r0], -r5, lsr #32
    514c:	000021ee 	andeq	r2, r0, lr, ror #3
    5150:	4c0c1e01 	stcmi	14, cr1, [ip], {1}
    5154:	64000000 	strvs	r0, [r0], #-0
    5158:	17000025 	strne	r0, [r0, -r5, lsr #32]
    515c:	00706d74 	rsbseq	r6, r0, r4, ror sp
    5160:	4c0c1e01 	stcmi	14, cr1, [ip], {1}
    5164:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    5168:	00000025 	andeq	r0, r0, r5, lsr #32
    516c:	00274118 	eoreq	r4, r7, r8, lsl r1
    5170:	10860100 	addne	r0, r6, r0, lsl #2
    5174:	c8080046 	stmdagt	r8, {r1, r2, r6}
    5178:	01000000 	mrseq	r0, (UNDEF: 0)
    517c:	0006b89c 	muleq	r6, ip, r8
    5180:	203f1900 	eorscs	r1, pc, r0, lsl #18
    5184:	86010000 	strhi	r0, [r1], -r0
    5188:	000004ac 	andeq	r0, r0, ip, lsr #9
    518c:	000025c1 	andeq	r2, r0, r1, asr #11
    5190:	0046381a 	subeq	r3, r6, sl, lsl r8
    5194:	001f1d08 	andseq	r1, pc, r8, lsl #26
    5198:	0005e800 	andeq	lr, r5, r0, lsl #16
    519c:	51011b00 	tstpl	r1, r0, lsl #22
    51a0:	011b3101 	tsteq	fp, r1, lsl #2
    51a4:	00310150 	eorseq	r0, r1, r0, asr r1
    51a8:	0046681a 	subeq	r6, r6, sl, lsl r8
    51ac:	001f3408 	andseq	r3, pc, r8, lsl #8
    51b0:	00060200 	andeq	r0, r6, r0, lsl #4
    51b4:	51011b00 	tstpl	r1, r0, lsl #22
    51b8:	011b3101 	tsteq	fp, r1, lsl #2
    51bc:	000a0350 	andeq	r0, sl, r0, asr r3
    51c0:	761a0008 	ldrvc	r0, [sl], -r8
    51c4:	1d080046 	stcne	0, cr0, [r8, #-280]	; 0xfffffee8
    51c8:	1a00001f 	bne	524c <__Stack_Size+0x4e4c>
    51cc:	1b000006 	blne	51ec <__Stack_Size+0x4dec>
    51d0:	31015101 	tstcc	r1, r1, lsl #2
    51d4:	0150011b 	cmpeq	r0, fp, lsl r1
    51d8:	821c0032 	andshi	r0, ip, #50	; 0x32
    51dc:	1d080046 	stcne	0, cr0, [r8, #-280]	; 0xfffffee8
    51e0:	2d00001f 	stccs	0, cr0, [r0, #-124]	; 0xffffff84
    51e4:	1b000006 	blne	5204 <__Stack_Size+0x4e04>
    51e8:	30015101 	andcc	r5, r1, r1, lsl #2
    51ec:	468a1a00 	strmi	r1, [sl], r0, lsl #20
    51f0:	1f1d0800 	svcne	0x001d0800
    51f4:	06450000 	strbeq	r0, [r5], -r0
    51f8:	011b0000 	tsteq	fp, r0
    51fc:	1b310151 	blne	c45748 <__Stack_Size+0xc45348>
    5200:	34015001 	strcc	r5, [r1], #-1
    5204:	46961a00 	ldrmi	r1, [r6], r0, lsl #20
    5208:	1f1d0800 	svcne	0x001d0800
    520c:	065d0000 	ldrbeq	r0, [sp], -r0
    5210:	011b0000 	tsteq	fp, r0
    5214:	1b310151 	blne	c45760 <__Stack_Size+0xc45360>
    5218:	38015001 	stmdacc	r1, {r0, ip, lr}
    521c:	46a21a00 	strtmi	r1, [r2], r0, lsl #20
    5220:	1f1d0800 	svcne	0x001d0800
    5224:	06750000 	ldrbteq	r0, [r5], -r0
    5228:	011b0000 	tsteq	fp, r0
    522c:	1b310151 	blne	c45778 <__Stack_Size+0xc45378>
    5230:	40015001 	andmi	r5, r1, r1
    5234:	46ae1a00 	strtmi	r1, [lr], r0, lsl #20
    5238:	1f1d0800 	svcne	0x001d0800
    523c:	068e0000 	streq	r0, [lr], r0
    5240:	011b0000 	tsteq	fp, r0
    5244:	1b310151 	blne	c45790 <__Stack_Size+0xc45390>
    5248:	08025001 	stmdaeq	r2, {r0, ip, lr}
    524c:	bc1a0020 	ldclt	0, cr0, [sl], {32}
    5250:	34080046 	strcc	r0, [r8], #-70	; 0x46
    5254:	a800001f 	stmdage	r0, {r0, r1, r2, r3, r4}
    5258:	1b000006 	blne	5278 <__Stack_Size+0x4e78>
    525c:	31015101 	tstcc	r1, r1, lsl #2
    5260:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    5264:	0020000a 	eoreq	r0, r0, sl
    5268:	0046ca1d 	subeq	ip, r6, sp, lsl sl
    526c:	001f3408 	andseq	r3, pc, r8, lsl #8
    5270:	51011b00 	tstpl	r1, r0, lsl #22
    5274:	00003001 	andeq	r3, r0, r1
    5278:	0023b518 	eoreq	fp, r3, r8, lsl r5
    527c:	d8c60100 	stmiale	r6, {r8}^
    5280:	3c080046 	stccc	0, cr0, [r8], {70}	; 0x46
    5284:	01000000 	mrseq	r0, (UNDEF: 0)
    5288:	0006e89c 	muleq	r6, ip, r8
    528c:	203f1e00 	eorscs	r1, pc, r0, lsl #28
    5290:	c6010000 	strgt	r0, [r1], -r0
    5294:	000004ac 	andeq	r0, r0, ip, lsr #9
    5298:	471e5001 	ldrmi	r5, [lr, -r1]
    529c:	01000022 	tsteq	r0, r2, lsr #32
    52a0:	0006e8c6 	andeq	lr, r6, r6, asr #17
    52a4:	00510100 	subseq	r0, r1, r0, lsl #2
    52a8:	03430412 	movteq	r0, #13330	; 0x3412
    52ac:	d4180000 	ldrle	r0, [r8], #-0
    52b0:	0100001f 	tsteq	r0, pc, lsl r0
    52b4:	004714ed 	subeq	r1, r7, sp, ror #9
    52b8:	00007408 	andeq	r7, r0, r8, lsl #8
    52bc:	4d9c0100 	ldfmis	f0, [ip]
    52c0:	1e000007 	cdpne	0, 0, cr0, cr0, cr7, {0}
    52c4:	0000203f 	andeq	r2, r0, pc, lsr r0
    52c8:	04aced01 	strteq	lr, [ip], #3329	; 0xd01
    52cc:	50010000 	andpl	r0, r1, r0
    52d0:	00248019 	eoreq	r8, r4, r9, lsl r0
    52d4:	4ded0100 	stfmie	f0, [sp]
    52d8:	9c000007 	stcls	0, cr0, [r0], {7}
    52dc:	1f000026 	svcne	0x00000026
    52e0:	000025e4 	andeq	r2, r0, r4, ror #11
    52e4:	004cef01 	subeq	lr, ip, r1, lsl #30
    52e8:	26bd0000 	ldrtcs	r0, [sp], r0
    52ec:	ee1f0000 	cdp	0, 1, cr0, cr15, cr0, {0}
    52f0:	01000021 	tsteq	r0, r1, lsr #32
    52f4:	00004cef 	andeq	r4, r0, pc, ror #25
    52f8:	0026dc00 	eoreq	sp, r6, r0, lsl #24
    52fc:	27ec1f00 	strbcs	r1, [ip, r0, lsl #30]!
    5300:	ef010000 	svc	0x00010000
    5304:	0000004c 	andeq	r0, r0, ip, asr #32
    5308:	00002706 	andeq	r2, r0, r6, lsl #14
    530c:	b7041200 	strlt	r1, [r4, -r0, lsl #4]
    5310:	20000003 	andcs	r0, r0, r3
    5314:	0000209c 	muleq	r0, ip, r0
    5318:	88014801 	stmdahi	r1, {r0, fp, lr}
    531c:	88080047 	stmdahi	r8, {r0, r1, r2, r6}
    5320:	01000000 	mrseq	r0, (UNDEF: 0)
    5324:	0007b69c 	muleq	r7, ip, r6
    5328:	203f1400 	eorscs	r1, pc, r0, lsl #8
    532c:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    5330:	0004ac01 	andeq	sl, r4, r1, lsl #24
    5334:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    5338:	00002480 	andeq	r2, r0, r0, lsl #9
    533c:	4d014801 	stcmi	8, cr4, [r1, #-4]
    5340:	01000007 	tsteq	r0, r7
    5344:	25e41651 	strbcs	r1, [r4, #1617]!	; 0x651
    5348:	4a010000 	bmi	45350 <__Stack_Size+0x44f50>
    534c:	00004c01 	andeq	r4, r0, r1, lsl #24
    5350:	00276300 	eoreq	r6, r7, r0, lsl #6
    5354:	21ee1600 	mvncs	r1, r0, lsl #12
    5358:	4a010000 	bmi	45360 <__Stack_Size+0x44f60>
    535c:	00004c01 	andeq	r4, r0, r1, lsl #24
    5360:	00278200 	eoreq	r8, r7, r0, lsl #4
    5364:	27ec1600 	strbcs	r1, [ip, r0, lsl #12]!
    5368:	4a010000 	bmi	45370 <__Stack_Size+0x44f70>
    536c:	00004c01 	andeq	r4, r0, r1, lsl #24
    5370:	0027cd00 	eoreq	ip, r7, r0, lsl #26
    5374:	48200000 	stmdami	r0!, {}	; <UNPREDICTABLE>
    5378:	01000021 	tsteq	r0, r1, lsr #32
    537c:	481001a4 	ldmdami	r0, {r2, r5, r7, r8}
    5380:	00840800 	addeq	r0, r4, r0, lsl #16
    5384:	9c010000 	stcls	0, cr0, [r1], {-0}
    5388:	00000819 	andeq	r0, r0, r9, lsl r8
    538c:	00203f14 	eoreq	r3, r0, r4, lsl pc
    5390:	01a40100 			; <UNDEFINED> instruction: 0x01a40100
    5394:	000004ac 	andeq	r0, r0, ip, lsr #9
    5398:	80145001 	andshi	r5, r4, r1
    539c:	01000024 	tsteq	r0, r4, lsr #32
    53a0:	074d01a4 	strbeq	r0, [sp, -r4, lsr #3]
    53a4:	51010000 	mrspl	r0, (UNDEF: 1)
    53a8:	0025e416 	eoreq	lr, r5, r6, lsl r4
    53ac:	01a60100 			; <UNDEFINED> instruction: 0x01a60100
    53b0:	0000004c 	andeq	r0, r0, ip, asr #32
    53b4:	00002802 	andeq	r2, r0, r2, lsl #16
    53b8:	0021ee16 	eoreq	lr, r1, r6, lsl lr
    53bc:	01a60100 			; <UNDEFINED> instruction: 0x01a60100
    53c0:	0000004c 	andeq	r0, r0, ip, asr #32
    53c4:	00002821 	andeq	r2, r0, r1, lsr #16
    53c8:	0027ec16 	eoreq	lr, r7, r6, lsl ip
    53cc:	01a60100 			; <UNDEFINED> instruction: 0x01a60100
    53d0:	0000004c 	andeq	r0, r0, ip, asr #32
    53d4:	00002877 	andeq	r2, r0, r7, ror r8
    53d8:	24512000 	ldrbcs	r2, [r1], #-0
    53dc:	00010000 	andeq	r0, r1, r0
    53e0:	00489402 	subeq	r9, r8, r2, lsl #8
    53e4:	00006808 	andeq	r6, r0, r8, lsl #16
    53e8:	7e9c0100 	fmlvce	f0, f4, f0
    53ec:	14000008 	strne	r0, [r0], #-8
    53f0:	0000203f 	andeq	r2, r0, pc, lsr r0
    53f4:	ac020001 	stcge	0, cr0, [r2], {1}
    53f8:	01000004 	tsteq	r0, r4
    53fc:	24801550 	strcs	r1, [r0], #1360	; 0x550
    5400:	00010000 	andeq	r0, r1, r0
    5404:	00074d02 	andeq	r4, r7, r2, lsl #26
    5408:	0028ac00 	eoreq	sl, r8, r0, lsl #24
    540c:	25e41600 	strbcs	r1, [r4, #1536]!	; 0x600
    5410:	02010000 	andeq	r0, r1, #0
    5414:	00004c02 	andeq	r4, r0, r2, lsl #24
    5418:	0028cd00 	eoreq	ip, r8, r0, lsl #26
    541c:	21ee1600 	mvncs	r1, r0, lsl #12
    5420:	02010000 	andeq	r0, r1, #0
    5424:	00004c02 	andeq	r4, r0, r2, lsl #24
    5428:	0028ec00 	eoreq	lr, r8, r0, lsl #24
    542c:	27ec1600 	strbcs	r1, [ip, r0, lsl #12]!
    5430:	02010000 	andeq	r0, r1, #0
    5434:	00004c02 	andeq	r4, r0, r2, lsl #24
    5438:	00291600 	eoreq	r1, r9, r0, lsl #12
    543c:	61200000 	teqvs	r0, r0
    5440:	01000026 	tsteq	r0, r6, lsr #32
    5444:	48fc02d1 	ldmmi	ip!, {r0, r4, r6, r7, r9}^
    5448:	00220800 	eoreq	r0, r2, r0, lsl #16
    544c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5450:	000008b1 			; <UNDEFINED> instruction: 0x000008b1
    5454:	00203f14 	eoreq	r3, r0, r4, lsl pc
    5458:	02d10100 	sbcseq	r0, r1, #0, 2
    545c:	000004ac 	andeq	r0, r0, ip, lsr #9
    5460:	db145001 	blle	51946c <__Stack_Size+0x51906c>
    5464:	01000021 	tsteq	r0, r1, lsr #32
    5468:	08b102d1 	ldmeq	r1!, {r0, r4, r6, r7, r9}
    546c:	51010000 	mrspl	r0, (UNDEF: 1)
    5470:	6f041200 	svcvs	0x00041200
    5474:	20000004 	andcs	r0, r0, r4
    5478:	000026f1 	strdeq	r2, [r0], -r1
    547c:	1e02ee01 	cdpne	14, 0, cr14, cr2, cr1, {0}
    5480:	12080049 	andne	r0, r8, #73	; 0x49
    5484:	01000000 	mrseq	r0, (UNDEF: 0)
    5488:	0008dc9c 	muleq	r8, ip, ip
    548c:	22471400 	subcs	r1, r7, #0, 8
    5490:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    5494:	0006e802 	andeq	lr, r6, r2, lsl #16
    5498:	00500100 	subseq	r0, r0, r0, lsl #2
    549c:	001f9020 	andseq	r9, pc, r0, lsr #32
    54a0:	03000100 	movweq	r0, #256	; 0x100
    54a4:	08004930 	stmdaeq	r0, {r4, r5, r8, fp, lr}
    54a8:	00000014 	andeq	r0, r0, r4, lsl r0
    54ac:	09019c01 	stmdbeq	r1, {r0, sl, fp, ip, pc}
    54b0:	80140000 	andshi	r0, r4, r0
    54b4:	01000024 	tsteq	r0, r4, lsr #32
    54b8:	074d0300 	strbeq	r0, [sp, -r0, lsl #6]
    54bc:	50010000 	andpl	r0, r1, r0
    54c0:	1e262000 	cdpne	0, 2, cr2, cr6, cr0, {0}
    54c4:	15010000 	strne	r0, [r1, #-0]
    54c8:	00494403 	subeq	r4, r9, r3, lsl #8
    54cc:	00001008 	andeq	r1, r0, r8
    54d0:	269c0100 	ldrcs	r0, [ip], r0, lsl #2
    54d4:	14000009 	strne	r0, [r0], #-9
    54d8:	000023ef 	andeq	r2, r0, pc, ror #7
    54dc:	26031501 	strcs	r1, [r3], -r1, lsl #10
    54e0:	01000009 	tsteq	r0, r9
    54e4:	04120050 	ldreq	r0, [r2], #-80	; 0x50
    54e8:	00000407 	andeq	r0, r0, r7, lsl #8
    54ec:	00277920 	eoreq	r7, r7, r0, lsr #18
    54f0:	03270100 	teqeq	r7, #0, 2
    54f4:	08004954 	stmdaeq	r0, {r2, r4, r6, r8, fp, lr}
    54f8:	00000012 	andeq	r0, r0, r2, lsl r0
    54fc:	09519c01 	ldmdbeq	r1, {r0, sl, fp, ip, pc}^
    5500:	db140000 	blle	505508 <__Stack_Size+0x505108>
    5504:	01000021 	tsteq	r0, r1, lsr #32
    5508:	08b10327 	ldmeq	r1!, {r0, r1, r2, r5, r8, r9}
    550c:	50010000 	andpl	r0, r1, r0
    5510:	280e2000 	stmdacs	lr, {sp}
    5514:	3c010000 	stccc	0, cr0, [r1], {-0}
    5518:	00496603 	subeq	r6, r9, r3, lsl #12
    551c:	00001808 	andeq	r1, r0, r8, lsl #16
    5520:	849c0100 	ldrhi	r0, [ip], #256	; 0x100
    5524:	14000009 	strne	r0, [r0], #-9
    5528:	0000203f 	andeq	r2, r0, pc, lsr r0
    552c:	ac033c01 	stcge	12, cr3, [r3], {1}
    5530:	01000004 	tsteq	r0, r4
    5534:	10161450 	andsne	r1, r6, r0, asr r4
    5538:	3c010000 	stccc	0, cr0, [r1], {-0}
    553c:	0000cf03 	andeq	ip, r0, r3, lsl #30
    5540:	00510100 	subseq	r0, r1, r0, lsl #2
    5544:	00263b20 	eoreq	r3, r6, r0, lsr #22
    5548:	03570100 	cmpeq	r7, #0, 2
    554c:	0800497e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, fp, lr}
    5550:	0000001c 	andeq	r0, r0, ip, lsl r0
    5554:	09b79c01 	ldmibeq	r7!, {r0, sl, fp, ip, pc}
    5558:	3f140000 	svccc	0x00140000
    555c:	01000020 	tsteq	r0, r0, lsr #32
    5560:	04ac0357 	strteq	r0, [ip], #855	; 0x357
    5564:	50010000 	andpl	r0, r1, r0
    5568:	00101614 	andseq	r1, r0, r4, lsl r6
    556c:	03570100 	cmpeq	r7, #0, 2
    5570:	000000cf 	andeq	r0, r0, pc, asr #1
    5574:	20005101 	andcs	r5, r0, r1, lsl #2
    5578:	00002708 	andeq	r2, r0, r8, lsl #14
    557c:	9a037d01 	bls	e4988 <__Stack_Size+0xe4588>
    5580:	12080049 	andne	r0, r8, #73	; 0x49
    5584:	01000000 	mrseq	r0, (UNDEF: 0)
    5588:	0009fa9c 	muleq	r9, ip, sl
    558c:	203f1400 	eorscs	r1, pc, r0, lsl #8
    5590:	7d010000 	stcvc	0, cr0, [r1, #-0]
    5594:	0004ac03 	andeq	sl, r4, r3, lsl #24
    5598:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    559c:	000027f3 	strdeq	r2, [r0], -r3
    55a0:	4c037d01 	stcmi	13, cr7, [r3], {1}
    55a4:	40000000 	andmi	r0, r0, r0
    55a8:	14000029 	strne	r0, [r0], #-41	; 0x29
    55ac:	00001016 	andeq	r1, r0, r6, lsl r0
    55b0:	cf037d01 	svcgt	0x00037d01
    55b4:	01000000 	mrseq	r0, (UNDEF: 0)
    55b8:	22200052 	eorcs	r0, r0, #82	; 0x52
    55bc:	01000023 	tsteq	r0, r3, lsr #32
    55c0:	49ac03a0 	stmibmi	ip!, {r5, r7, r8, r9}
    55c4:	00040800 	andeq	r0, r4, r0, lsl #16
    55c8:	9c010000 	stcls	0, cr0, [r1], {-0}
    55cc:	00000a2d 	andeq	r0, r0, sp, lsr #20
    55d0:	00203f14 	eoreq	r3, r0, r4, lsl pc
    55d4:	03a00100 	moveq	r0, #0, 2
    55d8:	000004ac 	andeq	r0, r0, ip, lsr #9
    55dc:	04145001 	ldreq	r5, [r4], #-1
    55e0:	01000025 	tsteq	r0, r5, lsr #32
    55e4:	004c03a0 	subeq	r0, ip, r0, lsr #7
    55e8:	51010000 	mrspl	r0, (UNDEF: 1)
    55ec:	21962000 	orrscs	r2, r6, r0
    55f0:	bf010000 	svclt	0x00010000
    55f4:	0049b003 	subeq	fp, r9, r3
    55f8:	00000808 	andeq	r0, r0, r8, lsl #16
    55fc:	709c0100 	addsvc	r0, ip, r0, lsl #2
    5600:	1400000a 	strne	r0, [r0], #-10
    5604:	0000203f 	andeq	r2, r0, pc, lsr r0
    5608:	ac03bf01 	stcge	15, cr11, [r3], {1}
    560c:	01000004 	tsteq	r0, r4
    5610:	22ed1450 	rsccs	r1, sp, #80, 8	; 0x50000000
    5614:	bf010000 	svclt	0x00010000
    5618:	00004c03 	andeq	r4, r0, r3, lsl #24
    561c:	15510100 	ldrbne	r0, [r1, #-256]	; 0x100
    5620:	00002105 	andeq	r2, r0, r5, lsl #2
    5624:	4c03bf01 	stcmi	15, cr11, [r3], {1}
    5628:	7a000000 	bvc	5630 <__Stack_Size+0x5230>
    562c:	00000029 	andeq	r0, r0, r9, lsr #32
    5630:	0026e620 	eoreq	lr, r6, r0, lsr #12
    5634:	03dc0100 	bicseq	r0, ip, #0, 2
    5638:	080049b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, fp, lr}
    563c:	00000012 	andeq	r0, r0, r2, lsl r0
    5640:	0ab39c01 	beq	fecec64c <SCS_BASE+0x1ecde64c>
    5644:	3f140000 	svccc	0x00140000
    5648:	01000020 	tsteq	r0, r0, lsr #32
    564c:	04ac03dc 	strteq	r0, [ip], #988	; 0x3dc
    5650:	50010000 	andpl	r0, r1, r0
    5654:	00282e15 	eoreq	r2, r8, r5, lsl lr
    5658:	03dc0100 	bicseq	r0, ip, #0, 2
    565c:	0000004c 	andeq	r0, r0, ip, asr #32
    5660:	0000299b 	muleq	r0, fp, r9
    5664:	00101614 	andseq	r1, r0, r4, lsl r6
    5668:	03dc0100 	bicseq	r0, ip, #0, 2
    566c:	000000cf 	andeq	r0, r0, pc, asr #1
    5670:	20005201 	andcs	r5, r0, r1, lsl #4
    5674:	00002569 	andeq	r2, r0, r9, ror #10
    5678:	ca03f801 	bgt	103684 <__Stack_Size+0x103284>
    567c:	0e080049 	cdpeq	0, 0, cr0, cr8, cr9, {2}
    5680:	01000000 	mrseq	r0, (UNDEF: 0)
    5684:	000ad89c 	muleq	sl, ip, r8
    5688:	203f1400 	eorscs	r1, pc, r0, lsl #8
    568c:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    5690:	0004ac03 	andeq	sl, r4, r3, lsl #24
    5694:	00500100 	subseq	r0, r0, r0, lsl #2
    5698:	00216420 	eoreq	r6, r1, r0, lsr #8
    569c:	040e0100 	streq	r0, [lr], #-256	; 0x100
    56a0:	080049d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, fp, lr}
    56a4:	0000001a 	andeq	r0, r0, sl, lsl r0
    56a8:	0b419c01 	bleq	106c6b4 <__Stack_Size+0x106c2b4>
    56ac:	3f140000 	svccc	0x00140000
    56b0:	01000020 	tsteq	r0, r0, lsr #32
    56b4:	04ac040e 	strteq	r0, [ip], #1038	; 0x40e
    56b8:	50010000 	andpl	r0, r1, r0
    56bc:	001f2715 	andseq	r2, pc, r5, lsl r7	; <UNPREDICTABLE>
    56c0:	040e0100 	streq	r0, [lr], #-256	; 0x100
    56c4:	0000004c 	andeq	r0, r0, ip, asr #32
    56c8:	000029d5 	ldrdeq	r2, [r0], -r5
    56cc:	00047a21 	andeq	r7, r4, r1, lsr #20
    56d0:	0049d800 	subeq	sp, r9, r0, lsl #16
    56d4:	00000e08 	andeq	r0, r0, r8, lsl #28
    56d8:	04150100 	ldreq	r0, [r5], #-256	; 0x100
    56dc:	00049322 	andeq	r9, r4, r2, lsr #6
    56e0:	0029d500 	eoreq	sp, r9, r0, lsl #10
    56e4:	04872300 	streq	r2, [r7], #768	; 0x300
    56e8:	50010000 	andpl	r0, r1, r0
    56ec:	0049d824 	subeq	sp, r9, r4, lsr #16
    56f0:	00000e08 	andeq	r0, r0, r8, lsl #28
    56f4:	049f2500 	ldreq	r2, [pc], #1280	; 56fc <__Stack_Size+0x52fc>
    56f8:	29f60000 	ldmibcs	r6!, {}^	; <UNPREDICTABLE>
    56fc:	00000000 	andeq	r0, r0, r0
    5700:	26802000 	strcs	r2, [r0], r0
    5704:	2d010000 	stccs	0, cr0, [r1, #-0]
    5708:	0049f204 	subeq	pc, r9, r4, lsl #4
    570c:	00003408 	andeq	r3, r0, r8, lsl #8
    5710:	f09c0100 			; <UNDEFINED> instruction: 0xf09c0100
    5714:	1500000b 	strne	r0, [r0, #-11]
    5718:	0000203f 	andeq	r2, r0, pc, lsr r0
    571c:	ac042d01 	stcge	13, cr2, [r4], {1}
    5720:	2b000004 	blcs	5738 <__Stack_Size+0x5338>
    5724:	1500002a 	strne	r0, [r0, #-42]	; 0x2a
    5728:	0000239c 	muleq	r0, ip, r3
    572c:	4c042d01 	stcmi	13, cr2, [r4], {1}
    5730:	5f000000 	svcpl	0x00000000
    5734:	1500002a 	strne	r0, [r0, #-42]	; 0x2a
    5738:	0000262c 	andeq	r2, r0, ip, lsr #12
    573c:	4c042e01 	stcmi	14, cr2, [r4], {1}
    5740:	80000000 	andhi	r0, r0, r0
    5744:	1500002a 	strne	r0, [r0, #-42]	; 0x2a
    5748:	00002825 	andeq	r2, r0, r5, lsr #16
    574c:	4c042e01 	stcmi	14, cr2, [r4], {1}
    5750:	a1000000 	mrsge	r0, (UNDEF: 0)
    5754:	2600002a 	strcs	r0, [r0], -sl, lsr #32
    5758:	0000047a 	andeq	r0, r0, sl, ror r4
    575c:	08004a0c 	stmdaeq	r0, {r2, r3, r9, fp, lr}
    5760:	0000000e 	andeq	r0, r0, lr
    5764:	cd044101 	stfgts	f4, [r4, #-4]
    5768:	2300000b 	movwcs	r0, #11
    576c:	00000493 	muleq	r0, r3, r4
    5770:	87235501 	strhi	r5, [r3, -r1, lsl #10]!
    5774:	01000004 	tsteq	r0, r4
    5778:	4a0c2454 	bmi	30e8d0 <__Stack_Size+0x30e4d0>
    577c:	000e0800 	andeq	r0, lr, r0, lsl #16
    5780:	9f250000 	svcls	0x00250000
    5784:	db000004 	blle	579c <__Stack_Size+0x539c>
    5788:	0000002a 	andeq	r0, r0, sl, lsr #32
    578c:	4a061a00 	bmi	18bf94 <__Stack_Size+0x18bb94>
    5790:	05270800 	streq	r0, [r7, #-2048]!	; 0x800
    5794:	0be60000 	bleq	ff98579c <SCS_BASE+0x1f97779c>
    5798:	011b0000 	tsteq	fp, r0
    579c:	1b310152 	blne	c45cec <__Stack_Size+0xc458ec>
    57a0:	74025001 	strvc	r5, [r2], #-1
    57a4:	0c270000 	stceq	0, cr0, [r7], #-0
    57a8:	b208004a 	andlt	r0, r8, #74	; 0x4a
    57ac:	00000004 	andeq	r0, r0, r4
    57b0:	0024d520 	eoreq	sp, r4, r0, lsr #10
    57b4:	04b10100 	ldrteq	r0, [r1], #256	; 0x100
    57b8:	08004a26 	stmdaeq	r0, {r1, r2, r5, r9, fp, lr}
    57bc:	00000014 	andeq	r0, r0, r4, lsl r0
    57c0:	0c539c01 	mrrceq	12, 0, r9, r3, cr1
    57c4:	3f140000 	svccc	0x00140000
    57c8:	01000020 	tsteq	r0, r0, lsr #32
    57cc:	04ac04b1 	strteq	r0, [ip], #1201	; 0x4b1
    57d0:	50010000 	andpl	r0, r1, r0
    57d4:	001f3e15 	andseq	r3, pc, r5, lsl lr	; <UNPREDICTABLE>
    57d8:	04b10100 	ldrteq	r0, [r1], #256	; 0x100
    57dc:	0000004c 	andeq	r0, r0, ip, asr #32
    57e0:	00002b05 	andeq	r2, r0, r5, lsl #22
    57e4:	0027b214 	eoreq	fp, r7, r4, lsl r2
    57e8:	04b10100 	ldrteq	r0, [r1], #256	; 0x100
    57ec:	0000004c 	andeq	r0, r0, ip, asr #32
    57f0:	91155201 	tstls	r5, r1, lsl #4
    57f4:	01000024 	tsteq	r0, r4, lsr #32
    57f8:	004c04b2 	strheq	r0, [ip], #-66	; 0xffffffbe
    57fc:	2b260000 	blcs	985804 <__Stack_Size+0x985404>
    5800:	25160000 	ldrcs	r0, [r6, #-0]
    5804:	01000020 	tsteq	r0, r0, lsr #32
    5808:	004c04b4 	strheq	r0, [ip], #-68	; 0xffffffbc
    580c:	2b470000 	blcs	11c5814 <__Stack_Size+0x11c5414>
    5810:	20000000 	andcs	r0, r0, r0
    5814:	000025cc 	andeq	r2, r0, ip, asr #11
    5818:	3a045b01 	bcc	11c424 <__Stack_Size+0x11c024>
    581c:	1a08004a 	bne	20594c <__Stack_Size+0x20554c>
    5820:	01000000 	mrseq	r0, (UNDEF: 0)
    5824:	000cca9c 	muleq	ip, ip, sl
    5828:	203f1500 	eorscs	r1, pc, r0, lsl #10
    582c:	5b010000 	blpl	45834 <__Stack_Size+0x45434>
    5830:	0004ac04 	andeq	sl, r4, r4, lsl #24
    5834:	002b7600 	eoreq	r7, fp, r0, lsl #12
    5838:	1f3e1500 	svcne	0x003e1500
    583c:	5b010000 	blpl	45844 <__Stack_Size+0x45444>
    5840:	00004c04 	andeq	r4, r0, r4, lsl #24
    5844:	002b9400 	eoreq	r9, fp, r0, lsl #8
    5848:	27b21500 	ldrcs	r1, [r2, r0, lsl #10]!
    584c:	5b010000 	blpl	45854 <__Stack_Size+0x45454>
    5850:	00004c04 	andeq	r4, r0, r4, lsl #24
    5854:	002bb500 	eoreq	fp, fp, r0, lsl #10
    5858:	24911500 	ldrcs	r1, [r1], #1280	; 0x500
    585c:	5c010000 	stcpl	0, cr0, [r1], {-0}
    5860:	00004c04 	andeq	r4, r0, r4, lsl #24
    5864:	002bd600 	eoreq	sp, fp, r0, lsl #12
    5868:	20251600 	eorcs	r1, r5, r0, lsl #12
    586c:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
    5870:	00004c04 	andeq	r4, r0, r4, lsl #24
    5874:	002bf700 	eoreq	pc, fp, r0, lsl #14
    5878:	4a422800 	bmi	108f880 <__Stack_Size+0x108f480>
    587c:	0bf00800 	bleq	ffc07884 <SCS_BASE+0x1fbf9884>
    5880:	011b0000 	tsteq	fp, r0
    5884:	00740250 	rsbseq	r0, r4, r0, asr r2
    5888:	a8200000 	stmdage	r0!, {}	; <UNPREDICTABLE>
    588c:	01000020 	tsteq	r0, r0, lsr #32
    5890:	4a54048d 	bmi	1506acc <__Stack_Size+0x15066cc>
    5894:	00140800 	andseq	r0, r4, r0, lsl #16
    5898:	9c010000 	stcls	0, cr0, [r1], {-0}
    589c:	00000d31 	andeq	r0, r0, r1, lsr sp
    58a0:	00203f15 	eoreq	r3, r0, r5, lsl pc
    58a4:	048d0100 	streq	r0, [sp], #256	; 0x100
    58a8:	000004ac 	andeq	r0, r0, ip, lsr #9
    58ac:	00002c34 	andeq	r2, r0, r4, lsr ip
    58b0:	001f3e15 	andseq	r3, pc, r5, lsl lr	; <UNPREDICTABLE>
    58b4:	048d0100 	streq	r0, [sp], #256	; 0x100
    58b8:	0000004c 	andeq	r0, r0, ip, asr #32
    58bc:	00002c52 	andeq	r2, r0, r2, asr ip
    58c0:	0027b215 	eoreq	fp, r7, r5, lsl r2
    58c4:	048e0100 	streq	r0, [lr], #256	; 0x100
    58c8:	0000004c 	andeq	r0, r0, ip, asr #32
    58cc:	00002c73 	andeq	r2, r0, r3, ror ip
    58d0:	00249115 	eoreq	r9, r4, r5, lsl r1
    58d4:	048e0100 	streq	r0, [lr], #256	; 0x100
    58d8:	0000004c 	andeq	r0, r0, ip, asr #32
    58dc:	00002c94 	muleq	r0, r4, ip
    58e0:	004a5c28 	subeq	r5, sl, r8, lsr #24
    58e4:	000bf008 	andeq	pc, fp, r8
    58e8:	50011b00 	andpl	r1, r1, r0, lsl #22
    58ec:	00007402 	andeq	r7, r0, r2, lsl #8
    58f0:	286d2000 	stmdacs	sp!, {sp}^
    58f4:	d6010000 	strle	r0, [r1], -r0
    58f8:	004a6804 	subeq	r6, sl, r4, lsl #16
    58fc:	00000608 	andeq	r0, r0, r8, lsl #12
    5900:	729c0100 	addsvc	r0, ip, #0, 2
    5904:	1400000d 	strne	r0, [r0], #-13
    5908:	0000203f 	andeq	r2, r0, pc, lsr r0
    590c:	ac04d601 	stcge	6, cr13, [r4], {1}
    5910:	01000004 	tsteq	r0, r4
    5914:	25961450 	ldrcs	r1, [r6, #1104]	; 0x450
    5918:	d6010000 	strle	r0, [r1], -r0
    591c:	00004c04 	andeq	r4, r0, r4, lsl #24
    5920:	14510100 	ldrbne	r0, [r1], #-256	; 0x100
    5924:	000022bf 			; <UNDEFINED> instruction: 0x000022bf
    5928:	4c04d601 	stcmi	6, cr13, [r4], {1}
    592c:	01000000 	mrseq	r0, (UNDEF: 0)
    5930:	1b200052 	blne	805a80 <__Stack_Size+0x805680>
    5934:	01000024 	tsteq	r0, r4, lsr #32
    5938:	4a6e04f2 	bmi	1b86d08 <__Stack_Size+0x1b86908>
    593c:	00100800 	andseq	r0, r0, r0, lsl #16
    5940:	9c010000 	stcls	0, cr0, [r1], {-0}
    5944:	00000db7 			; <UNDEFINED> instruction: 0x00000db7
    5948:	00203f14 	eoreq	r3, r0, r4, lsl pc
    594c:	04f20100 	ldrbteq	r0, [r2], #256	; 0x100
    5950:	000004ac 	andeq	r0, r0, ip, lsr #9
    5954:	0b155001 	bleq	559960 <__Stack_Size+0x559560>
    5958:	01000024 	tsteq	r0, r4, lsr #32
    595c:	004c04f2 	strdeq	r0, [ip], #-66	; 0xffffffbe
    5960:	2cb50000 	ldccs	0, cr0, [r5]
    5964:	95160000 	ldrls	r0, [r6, #-0]
    5968:	01000020 	tsteq	r0, r0, lsr #32
    596c:	004c04f4 	strdeq	r0, [ip], #-68	; 0xffffffbc
    5970:	2cd60000 	ldclcs	0, cr0, [r6], {0}
    5974:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    5978:	0000047a 	andeq	r0, r0, sl, ror r4
    597c:	08004a7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, fp, lr}
    5980:	00000010 	andeq	r0, r0, r0, lsl r0
    5984:	0de49c01 	stcleq	12, cr9, [r4, #4]!
    5988:	87230000 	strhi	r0, [r3, -r0]!
    598c:	01000004 	tsteq	r0, r4
    5990:	04932250 	ldreq	r2, [r3], #592	; 0x250
    5994:	2d0b0000 	stccs	0, cr0, [fp, #-0]
    5998:	9f250000 	svcls	0x00250000
    599c:	2c000004 	stccs	0, cr0, [r0], {4}
    59a0:	0000002d 	andeq	r0, r0, sp, lsr #32
    59a4:	00235e20 	eoreq	r5, r3, r0, lsr #28
    59a8:	05450100 	strbeq	r0, [r5, #-256]	; 0x100
    59ac:	08004a8e 	stmdaeq	r0, {r1, r2, r3, r7, r9, fp, lr}
    59b0:	0000003c 	andeq	r0, r0, ip, lsr r0
    59b4:	0e699c01 	cdpeq	12, 6, cr9, cr9, cr1, {0}
    59b8:	3f140000 	svccc	0x00140000
    59bc:	01000020 	tsteq	r0, r0, lsr #32
    59c0:	04ac0545 	strteq	r0, [ip], #1349	; 0x545
    59c4:	50010000 	andpl	r0, r1, r0
    59c8:	00229315 	eoreq	r9, r2, r5, lsl r3
    59cc:	05450100 	strbeq	r0, [r5, #-256]	; 0x100
    59d0:	0000004c 	andeq	r0, r0, ip, asr #32
    59d4:	00002d61 	andeq	r2, r0, r1, ror #26
    59d8:	001ff515 	andseq	pc, pc, r5, lsl r5	; <UNPREDICTABLE>
    59dc:	05460100 	strbeq	r0, [r6, #-256]	; 0x100
    59e0:	0000004c 	andeq	r0, r0, ip, asr #32
    59e4:	00002d82 	andeq	r2, r0, r2, lsl #27
    59e8:	00205515 	eoreq	r5, r0, r5, lsl r5
    59ec:	05460100 	strbeq	r0, [r6, #-256]	; 0x100
    59f0:	0000004c 	andeq	r0, r0, ip, asr #32
    59f4:	00002da3 	andeq	r2, r0, r3, lsr #27
    59f8:	00202516 	eoreq	r2, r0, r6, lsl r5
    59fc:	05480100 	strbeq	r0, [r8, #-256]	; 0x100
    5a00:	0000004c 	andeq	r0, r0, ip, asr #32
    5a04:	00002dc4 	andeq	r2, r0, r4, asr #27
    5a08:	00251416 	eoreq	r1, r5, r6, lsl r4
    5a0c:	05490100 	strbeq	r0, [r9, #-256]	; 0x100
    5a10:	0000004c 	andeq	r0, r0, ip, asr #32
    5a14:	00002df9 	strdeq	r2, [r0], -r9
    5a18:	0021ee16 	eoreq	lr, r1, r6, lsl lr
    5a1c:	054a0100 	strbeq	r0, [sl, #-256]	; 0x100
    5a20:	0000004c 	andeq	r0, r0, ip, asr #32
    5a24:	00002e23 	andeq	r2, r0, r3, lsr #28
    5a28:	27152000 	ldrcs	r2, [r5, -r0]
    5a2c:	7f010000 	svcvc	0x00010000
    5a30:	004aca05 	subeq	ip, sl, r5, lsl #20
    5a34:	00001008 	andeq	r1, r0, r8
    5a38:	ae9c0100 	fmlgee	f0, f4, f0
    5a3c:	1400000e 	strne	r0, [r0], #-14
    5a40:	0000203f 	andeq	r2, r0, pc, lsr r0
    5a44:	ac057f01 	stcge	15, cr7, [r5], {1}
    5a48:	01000004 	tsteq	r0, r4
    5a4c:	20441550 	subcs	r1, r4, r0, asr r5
    5a50:	7f010000 	svcvc	0x00010000
    5a54:	00004c05 	andeq	r4, r0, r5, lsl #24
    5a58:	002e4d00 	eoreq	r4, lr, r0, lsl #26
    5a5c:	25141600 	ldrcs	r1, [r4, #-1536]	; 0x600
    5a60:	81010000 	mrshi	r0, (UNDEF: 1)
    5a64:	00004c05 	andeq	r4, r0, r5, lsl #24
    5a68:	002e6e00 	eoreq	r6, lr, r0, lsl #28
    5a6c:	7c200000 	stcvc	0, cr0, [r0], #-0
    5a70:	0100001f 	tsteq	r0, pc, lsl r0
    5a74:	4ada05a1 	bmi	ff687100 <SCS_BASE+0x1f679100>
    5a78:	00140800 	andseq	r0, r4, r0, lsl #16
    5a7c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5a80:	00000ef3 	strdeq	r0, [r0], -r3
    5a84:	00203f14 	eoreq	r3, r0, r4, lsl pc
    5a88:	05a10100 	streq	r0, [r1, #256]!	; 0x100
    5a8c:	000004ac 	andeq	r0, r0, ip, lsr #9
    5a90:	44155001 	ldrmi	r5, [r5], #-1
    5a94:	01000020 	tsteq	r0, r0, lsr #32
    5a98:	004c05a1 	subeq	r0, ip, r1, lsr #11
    5a9c:	2ea30000 	cdpcs	0, 10, cr0, cr3, cr0, {0}
    5aa0:	14160000 	ldrne	r0, [r6], #-0
    5aa4:	01000025 	tsteq	r0, r5, lsr #32
    5aa8:	004c05a3 	subeq	r0, ip, r3, lsr #11
    5aac:	2ec40000 	cdpcs	0, 12, cr0, cr4, cr0, {0}
    5ab0:	20000000 	andcs	r0, r0, r0
    5ab4:	000027fa 	strdeq	r2, [r0], -sl
    5ab8:	ee05c301 	cdp	3, 0, cr12, cr5, cr1, {0}
    5abc:	1008004a 	andne	r0, r8, sl, asr #32
    5ac0:	01000000 	mrseq	r0, (UNDEF: 0)
    5ac4:	000f389c 	muleq	pc, ip, r8	; <UNPREDICTABLE>
    5ac8:	203f1400 	eorscs	r1, pc, r0, lsl #8
    5acc:	c3010000 	movwgt	r0, #4096	; 0x1000
    5ad0:	0004ac05 	andeq	sl, r4, r5, lsl #24
    5ad4:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    5ad8:	00002044 	andeq	r2, r0, r4, asr #32
    5adc:	4c05c301 	stcmi	3, cr12, [r5], {1}
    5ae0:	f9000000 			; <UNDEFINED> instruction: 0xf9000000
    5ae4:	1600002e 	strne	r0, [r0], -lr, lsr #32
    5ae8:	0000251d 	andeq	r2, r0, sp, lsl r5
    5aec:	4c05c501 	cfstr32mi	mvfx12, [r5], {1}
    5af0:	1a000000 	bne	5af8 <__Stack_Size+0x56f8>
    5af4:	0000002f 	andeq	r0, r0, pc, lsr #32
    5af8:	00245d20 	eoreq	r5, r4, r0, lsr #26
    5afc:	05e50100 	strbeq	r0, [r5, #256]!	; 0x100
    5b00:	08004afe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp, lr}
    5b04:	00000014 	andeq	r0, r0, r4, lsl r0
    5b08:	0f7d9c01 	svceq	0x007d9c01
    5b0c:	3f140000 	svccc	0x00140000
    5b10:	01000020 	tsteq	r0, r0, lsr #32
    5b14:	04ac05e5 	strteq	r0, [ip], #1509	; 0x5e5
    5b18:	50010000 	andpl	r0, r1, r0
    5b1c:	00204415 	eoreq	r4, r0, r5, lsl r4
    5b20:	05e50100 	strbeq	r0, [r5, #256]!	; 0x100
    5b24:	0000004c 	andeq	r0, r0, ip, asr #32
    5b28:	00002f4f 	andeq	r2, r0, pc, asr #30
    5b2c:	00251d16 	eoreq	r1, r5, r6, lsl sp
    5b30:	05e70100 	strbeq	r0, [r7, #256]!	; 0x100
    5b34:	0000004c 	andeq	r0, r0, ip, asr #32
    5b38:	00002f70 	andeq	r2, r0, r0, ror pc
    5b3c:	21a42000 			; <UNDEFINED> instruction: 0x21a42000
    5b40:	02010000 	andeq	r0, r1, #0
    5b44:	004b1206 	subeq	r1, fp, r6, lsl #4
    5b48:	00001808 	andeq	r1, r0, r8, lsl #16
    5b4c:	b09c0100 	addslt	r0, ip, r0, lsl #2
    5b50:	1400000f 	strne	r0, [r0], #-15
    5b54:	0000203f 	andeq	r2, r0, pc, lsr r0
    5b58:	ac060201 	sfmge	f0, 4, [r6], {1}
    5b5c:	01000004 	tsteq	r0, r4
    5b60:	10161450 	andsne	r1, r6, r0, asr r4
    5b64:	02010000 	andeq	r0, r1, #0
    5b68:	0000cf06 	andeq	ip, r0, r6, lsl #30
    5b6c:	00510100 	subseq	r0, r1, r0, lsl #2
    5b70:	00253220 	eoreq	r3, r5, r0, lsr #4
    5b74:	061d0100 	ldreq	r0, [sp], -r0, lsl #2
    5b78:	08004b2a 	stmdaeq	r0, {r1, r3, r5, r8, r9, fp, lr}
    5b7c:	00000018 	andeq	r0, r0, r8, lsl r0
    5b80:	0fe39c01 	svceq	0x00e39c01
    5b84:	3f140000 	svccc	0x00140000
    5b88:	01000020 	tsteq	r0, r0, lsr #32
    5b8c:	04ac061d 	strteq	r0, [ip], #1565	; 0x61d
    5b90:	50010000 	andpl	r0, r1, r0
    5b94:	00101614 	andseq	r1, r0, r4, lsl r6
    5b98:	061d0100 	ldreq	r0, [sp], -r0, lsl #2
    5b9c:	000000cf 	andeq	r0, r0, pc, asr #1
    5ba0:	20005101 	andcs	r5, r0, r1, lsl #2
    5ba4:	00001fb9 			; <UNDEFINED> instruction: 0x00001fb9
    5ba8:	42063901 	andmi	r3, r6, #16384	; 0x4000
    5bac:	1808004b 	stmdane	r8, {r0, r1, r3, r6}
    5bb0:	01000000 	mrseq	r0, (UNDEF: 0)
    5bb4:	0010169c 	mulseq	r0, ip, r6
    5bb8:	203f1400 	eorscs	r1, pc, r0, lsl #8
    5bbc:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    5bc0:	0004ac06 	andeq	sl, r4, r6, lsl #24
    5bc4:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    5bc8:	00001016 	andeq	r1, r0, r6, lsl r0
    5bcc:	cf063901 	svcgt	0x00063901
    5bd0:	01000000 	mrseq	r0, (UNDEF: 0)
    5bd4:	40200051 	eormi	r0, r0, r1, asr r0
    5bd8:	01000025 	tsteq	r0, r5, lsr #32
    5bdc:	4b5a0655 	blmi	1687538 <__Stack_Size+0x1687138>
    5be0:	00180800 	andseq	r0, r8, r0, lsl #16
    5be4:	9c010000 	stcls	0, cr0, [r1], {-0}
    5be8:	00001049 	andeq	r1, r0, r9, asr #32
    5bec:	00203f14 	eoreq	r3, r0, r4, lsl pc
    5bf0:	06550100 	ldrbeq	r0, [r5], -r0, lsl #2
    5bf4:	000004ac 	andeq	r0, r0, ip, lsr #9
    5bf8:	16145001 	ldrne	r5, [r4], -r1
    5bfc:	01000010 	tsteq	r0, r0, lsl r0
    5c00:	00cf0655 	sbceq	r0, pc, r5, asr r6	; <UNPREDICTABLE>
    5c04:	51010000 	mrspl	r0, (UNDEF: 1)
    5c08:	1fe02000 	svcne	0x00e02000
    5c0c:	74010000 	strvc	r0, [r1], #-0
    5c10:	004b7206 	subeq	r7, fp, r6, lsl #4
    5c14:	00001008 	andeq	r1, r0, r8
    5c18:	8e9c0100 	fmlhie	f0, f4, f0
    5c1c:	14000010 	strne	r0, [r0], #-16
    5c20:	0000203f 	andeq	r2, r0, pc, lsr r0
    5c24:	ac067401 	cfstrsge	mvf7, [r6], {1}
    5c28:	01000004 	tsteq	r0, r4
    5c2c:	1ea11550 	mcrne	5, 5, r1, cr1, cr0, {2}
    5c30:	74010000 	strvc	r0, [r1], #-0
    5c34:	00004c06 	andeq	r4, r0, r6, lsl #24
    5c38:	002fa500 	eoreq	sl, pc, r0, lsl #10
    5c3c:	25141600 	ldrcs	r1, [r4, #-1536]	; 0x600
    5c40:	76010000 	strvc	r0, [r1], -r0
    5c44:	00004c06 	andeq	r4, r0, r6, lsl #24
    5c48:	002fc600 	eoreq	ip, pc, r0, lsl #12
    5c4c:	67200000 	strvs	r0, [r0, -r0]!
    5c50:	0100001f 	tsteq	r0, pc, lsl r0
    5c54:	4b820695 	blmi	fe0876b0 <SCS_BASE+0x1e0796b0>
    5c58:	00140800 	andseq	r0, r4, r0, lsl #16
    5c5c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5c60:	000010d3 	ldrdeq	r1, [r0], -r3
    5c64:	00203f14 	eoreq	r3, r0, r4, lsl pc
    5c68:	06950100 	ldreq	r0, [r5], r0, lsl #2
    5c6c:	000004ac 	andeq	r0, r0, ip, lsr #9
    5c70:	a1155001 	tstge	r5, r1
    5c74:	0100001e 	tsteq	r0, lr, lsl r0
    5c78:	004c0695 	umaaleq	r0, ip, r5, r6
    5c7c:	2ffb0000 	svccs	0x00fb0000
    5c80:	14160000 	ldrne	r0, [r6], #-0
    5c84:	01000025 	tsteq	r0, r5, lsr #32
    5c88:	004c0697 	umaaleq	r0, ip, r7, r6
    5c8c:	301c0000 	andscc	r0, ip, r0
    5c90:	20000000 	andcs	r0, r0, r0
    5c94:	00001ed0 	ldrdeq	r1, [r0], -r0
    5c98:	9606b601 	strls	fp, [r6], -r1, lsl #12
    5c9c:	1008004b 	andne	r0, r8, fp, asr #32
    5ca0:	01000000 	mrseq	r0, (UNDEF: 0)
    5ca4:	0011189c 	mulseq	r1, ip, r8
    5ca8:	203f1400 	eorscs	r1, pc, r0, lsl #8
    5cac:	b6010000 	strlt	r0, [r1], -r0
    5cb0:	0004ac06 	andeq	sl, r4, r6, lsl #24
    5cb4:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    5cb8:	00001ea1 	andeq	r1, r0, r1, lsr #29
    5cbc:	4c06b601 	stcmi	6, cr11, [r6], {1}
    5cc0:	51000000 	mrspl	r0, (UNDEF: 0)
    5cc4:	16000030 			; <UNDEFINED> instruction: 0x16000030
    5cc8:	0000251d 	andeq	r2, r0, sp, lsl r5
    5ccc:	4c06b801 	stcmi	8, cr11, [r6], {1}
    5cd0:	72000000 	andvc	r0, r0, #0
    5cd4:	00000030 	andeq	r0, r0, r0, lsr r0
    5cd8:	001e3720 	andseq	r3, lr, r0, lsr #14
    5cdc:	06d70100 	ldrbeq	r0, [r7], r0, lsl #2
    5ce0:	08004ba6 	stmdaeq	r0, {r1, r2, r5, r7, r8, r9, fp, lr}
    5ce4:	00000014 	andeq	r0, r0, r4, lsl r0
    5ce8:	115d9c01 	cmpne	sp, r1, lsl #24
    5cec:	3f140000 	svccc	0x00140000
    5cf0:	01000020 	tsteq	r0, r0, lsr #32
    5cf4:	04ac06d7 	strteq	r0, [ip], #1751	; 0x6d7
    5cf8:	50010000 	andpl	r0, r1, r0
    5cfc:	001ea115 	andseq	sl, lr, r5, lsl r1
    5d00:	06d70100 	ldrbeq	r0, [r7], r0, lsl #2
    5d04:	0000004c 	andeq	r0, r0, ip, asr #32
    5d08:	000030a7 	andeq	r3, r0, r7, lsr #1
    5d0c:	00251d16 	eoreq	r1, r5, r6, lsl sp
    5d10:	06d90100 	ldrbeq	r0, [r9], r0, lsl #2
    5d14:	0000004c 	andeq	r0, r0, ip, asr #32
    5d18:	000030c8 	andeq	r3, r0, r8, asr #1
    5d1c:	24b22000 	ldrtcs	r2, [r2], #0
    5d20:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    5d24:	004bba06 	subeq	fp, fp, r6, lsl #20
    5d28:	00001008 	andeq	r1, r0, r8
    5d2c:	a29c0100 	addsge	r0, ip, #0, 2
    5d30:	14000011 	strne	r0, [r0], #-17
    5d34:	0000203f 	andeq	r2, r0, pc, lsr r0
    5d38:	ac06f701 	stcge	7, cr15, [r6], {1}
    5d3c:	01000004 	tsteq	r0, r4
    5d40:	1f021550 	svcne	0x00021550
    5d44:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    5d48:	00004c06 	andeq	r4, r0, r6, lsl #24
    5d4c:	0030fd00 	eorseq	pc, r0, r0, lsl #26
    5d50:	25141600 	ldrcs	r1, [r4, #-1536]	; 0x600
    5d54:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    5d58:	00004c06 	andeq	r4, r0, r6, lsl #24
    5d5c:	00311e00 	eorseq	r1, r1, r0, lsl #28
    5d60:	0b200000 	bleq	805d68 <__Stack_Size+0x805968>
    5d64:	01000022 	tsteq	r0, r2, lsr #32
    5d68:	4bca0718 	blmi	ff2879d0 <SCS_BASE+0x1f2799d0>
    5d6c:	00140800 	andseq	r0, r4, r0, lsl #16
    5d70:	9c010000 	stcls	0, cr0, [r1], {-0}
    5d74:	000011e7 	andeq	r1, r0, r7, ror #3
    5d78:	00203f14 	eoreq	r3, r0, r4, lsl pc
    5d7c:	07180100 	ldreq	r0, [r8, -r0, lsl #2]
    5d80:	000004ac 	andeq	r0, r0, ip, lsr #9
    5d84:	02155001 	andseq	r5, r5, #1
    5d88:	0100001f 	tsteq	r0, pc, lsl r0
    5d8c:	004c0718 	subeq	r0, ip, r8, lsl r7
    5d90:	31530000 	cmpcc	r3, r0
    5d94:	14160000 	ldrne	r0, [r6], #-0
    5d98:	01000025 	tsteq	r0, r5, lsr #32
    5d9c:	004c071a 	subeq	r0, ip, sl, lsl r7
    5da0:	31740000 	cmncc	r4, r0
    5da4:	20000000 	andcs	r0, r0, r0
    5da8:	0000202d 	andeq	r2, r0, sp, lsr #32
    5dac:	de073901 	cdple	9, 0, cr3, cr7, cr1, {0}
    5db0:	1008004b 	andne	r0, r8, fp, asr #32
    5db4:	01000000 	mrseq	r0, (UNDEF: 0)
    5db8:	00122c9c 	mulseq	r2, ip, ip
    5dbc:	203f1400 	eorscs	r1, pc, r0, lsl #8
    5dc0:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    5dc4:	0004ac07 	andeq	sl, r4, r7, lsl #24
    5dc8:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    5dcc:	00001f02 	andeq	r1, r0, r2, lsl #30
    5dd0:	4c073901 	stcmi	9, cr3, [r7], {1}
    5dd4:	a9000000 	stmdbge	r0, {}	; <UNPREDICTABLE>
    5dd8:	16000031 			; <UNDEFINED> instruction: 0x16000031
    5ddc:	0000251d 	andeq	r2, r0, sp, lsl r5
    5de0:	4c073b01 	stcmi	11, cr3, [r7], {1}
    5de4:	ca000000 	bgt	5dec <__Stack_Size+0x59ec>
    5de8:	00000031 	andeq	r0, r0, r1, lsr r0
    5dec:	001dfe20 	andseq	pc, sp, r0, lsr #28
    5df0:	075a0100 	ldrbeq	r0, [sl, -r0, lsl #2]
    5df4:	08004bee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, r9, fp, lr}
    5df8:	00000014 	andeq	r0, r0, r4, lsl r0
    5dfc:	12719c01 	rsbsne	r9, r1, #256	; 0x100
    5e00:	3f140000 	svccc	0x00140000
    5e04:	01000020 	tsteq	r0, r0, lsr #32
    5e08:	04ac075a 	strteq	r0, [ip], #1882	; 0x75a
    5e0c:	50010000 	andpl	r0, r1, r0
    5e10:	001f0215 	andseq	r0, pc, r5, lsl r2	; <UNPREDICTABLE>
    5e14:	075a0100 	ldrbeq	r0, [sl, -r0, lsl #2]
    5e18:	0000004c 	andeq	r0, r0, ip, asr #32
    5e1c:	000031ff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
    5e20:	00251d16 	eoreq	r1, r5, r6, lsl sp
    5e24:	075c0100 	ldrbeq	r0, [ip, -r0, lsl #2]
    5e28:	0000004c 	andeq	r0, r0, ip, asr #32
    5e2c:	00003220 	andeq	r3, r0, r0, lsr #4
    5e30:	278c2000 	strcs	r2, [ip, r0]
    5e34:	7b010000 	blvc	45e3c <__Stack_Size+0x45a3c>
    5e38:	004c0207 	subeq	r0, ip, r7, lsl #4
    5e3c:	00001008 	andeq	r1, r0, r8
    5e40:	b69c0100 	ldrlt	r0, [ip], r0, lsl #2
    5e44:	14000012 	strne	r0, [r0], #-18
    5e48:	0000203f 	andeq	r2, r0, pc, lsr r0
    5e4c:	ac077b01 	stcge	11, cr7, [r7], {1}
    5e50:	01000004 	tsteq	r0, r4
    5e54:	22b31550 	adcscs	r1, r3, #80, 10	; 0x14000000
    5e58:	7b010000 	blvc	45e60 <__Stack_Size+0x45a60>
    5e5c:	00004c07 	andeq	r4, r0, r7, lsl #24
    5e60:	00325500 	eorseq	r5, r2, r0, lsl #10
    5e64:	25141600 	ldrcs	r1, [r4, #-1536]	; 0x600
    5e68:	7d010000 	stcvc	0, cr0, [r1, #-0]
    5e6c:	00004c07 	andeq	r4, r0, r7, lsl #24
    5e70:	00327600 	eorseq	r7, r2, r0, lsl #12
    5e74:	70200000 	eorvc	r0, r0, r0
    5e78:	01000026 	tsteq	r0, r6, lsr #32
    5e7c:	4c12079b 	ldcmi	7, cr0, [r2], {155}	; 0x9b
    5e80:	00100800 	andseq	r0, r0, r0, lsl #16
    5e84:	9c010000 	stcls	0, cr0, [r1], {-0}
    5e88:	000012fb 	strdeq	r1, [r0], -fp
    5e8c:	00203f14 	eoreq	r3, r0, r4, lsl pc
    5e90:	079b0100 	ldreq	r0, [fp, r0, lsl #2]
    5e94:	000004ac 	andeq	r0, r0, ip, lsr #9
    5e98:	b3155001 	tstlt	r5, #1
    5e9c:	01000022 	tsteq	r0, r2, lsr #32
    5ea0:	004c079b 	umaaleq	r0, ip, fp, r7
    5ea4:	32ab0000 	adccc	r0, fp, #0
    5ea8:	14160000 	ldrne	r0, [r6], #-0
    5eac:	01000025 	tsteq	r0, r5, lsr #32
    5eb0:	004c079d 	umaaleq	r0, ip, sp, r7
    5eb4:	32cc0000 	sbccc	r0, ip, #0
    5eb8:	20000000 	andcs	r0, r0, r0
    5ebc:	00002441 	andeq	r2, r0, r1, asr #8
    5ec0:	2207bb01 	andcs	fp, r7, #1024	; 0x400
    5ec4:	1008004c 	andne	r0, r8, ip, asr #32
    5ec8:	01000000 	mrseq	r0, (UNDEF: 0)
    5ecc:	0013409c 	mulseq	r3, ip, r0
    5ed0:	203f1400 	eorscs	r1, pc, r0, lsl #8
    5ed4:	bb010000 	bllt	45edc <__Stack_Size+0x45adc>
    5ed8:	0004ac07 	andeq	sl, r4, r7, lsl #24
    5edc:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    5ee0:	000022b3 			; <UNDEFINED> instruction: 0x000022b3
    5ee4:	4c07bb01 	stcmi	11, cr11, [r7], {1}
    5ee8:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    5eec:	16000032 			; <UNDEFINED> instruction: 0x16000032
    5ef0:	0000251d 	andeq	r2, r0, sp, lsl r5
    5ef4:	4c07bd01 	stcmi	13, cr11, [r7], {1}
    5ef8:	17000000 	strne	r0, [r0, -r0]
    5efc:	00000033 	andeq	r0, r0, r3, lsr r0
    5f00:	00215420 	eoreq	r5, r1, r0, lsr #8
    5f04:	07db0100 	ldrbeq	r0, [fp, r0, lsl #2]
    5f08:	08004c32 	stmdaeq	r0, {r1, r4, r5, sl, fp, lr}
    5f0c:	00000010 	andeq	r0, r0, r0, lsl r0
    5f10:	13859c01 	orrne	r9, r5, #256	; 0x100
    5f14:	3f140000 	svccc	0x00140000
    5f18:	01000020 	tsteq	r0, r0, lsr #32
    5f1c:	04ac07db 	strteq	r0, [ip], #2011	; 0x7db
    5f20:	50010000 	andpl	r0, r1, r0
    5f24:	0022b315 	eoreq	fp, r2, r5, lsl r3
    5f28:	07db0100 	ldrbeq	r0, [fp, r0, lsl #2]
    5f2c:	0000004c 	andeq	r0, r0, ip, asr #32
    5f30:	0000334c 	andeq	r3, r0, ip, asr #6
    5f34:	00251d16 	eoreq	r1, r5, r6, lsl sp
    5f38:	07dd0100 	ldrbeq	r0, [sp, r0, lsl #2]
    5f3c:	0000004c 	andeq	r0, r0, ip, asr #32
    5f40:	0000336d 	andeq	r3, r0, sp, ror #6
    5f44:	1e102000 	cdpne	0, 1, cr2, cr0, cr0, {0}
    5f48:	fb010000 	blx	45f52 <__Stack_Size+0x45b52>
    5f4c:	004c4207 	subeq	r4, ip, r7, lsl #4
    5f50:	00001008 	andeq	r1, r0, r8
    5f54:	ca9c0100 	bgt	fe70635c <SCS_BASE+0x1e6f835c>
    5f58:	14000013 	strne	r0, [r0], #-19
    5f5c:	0000203f 	andeq	r2, r0, pc, lsr r0
    5f60:	ac07fb01 	stcge	11, cr15, [r7], {1}
    5f64:	01000004 	tsteq	r0, r4
    5f68:	1ec11550 	mcrne	5, 6, r1, cr1, cr0, {2}
    5f6c:	fb010000 	blx	45f76 <__Stack_Size+0x45b76>
    5f70:	00004c07 	andeq	r4, r0, r7, lsl #24
    5f74:	00339700 	eorseq	r9, r3, r0, lsl #14
    5f78:	21ee1600 	mvncs	r1, r0, lsl #12
    5f7c:	fd010000 	stc2	0, cr0, [r1, #-0]
    5f80:	00004c07 	andeq	r4, r0, r7, lsl #24
    5f84:	0033b800 	eorseq	fp, r3, r0, lsl #16
    5f88:	e3200000 	teq	r0, #0
    5f8c:	01000024 	tsteq	r0, r4, lsr #32
    5f90:	4c520818 	mrrcmi	8, 1, r0, r2, cr8
    5f94:	00100800 	andseq	r0, r0, r0, lsl #16
    5f98:	9c010000 	stcls	0, cr0, [r1], {-0}
    5f9c:	0000140f 	andeq	r1, r0, pc, lsl #8
    5fa0:	00203f14 	eoreq	r3, r0, r4, lsl pc
    5fa4:	08180100 	ldmdaeq	r8, {r8}
    5fa8:	000004ac 	andeq	r0, r0, ip, lsr #9
    5fac:	8c155001 	ldchi	0, cr5, [r5], {1}
    5fb0:	01000023 	tsteq	r0, r3, lsr #32
    5fb4:	004c0818 	subeq	r0, ip, r8, lsl r8
    5fb8:	33ed0000 	mvncc	r0, #0
    5fbc:	ee160000 	cdp	0, 1, cr0, cr6, cr0, {0}
    5fc0:	01000021 	tsteq	r0, r1, lsr #32
    5fc4:	004c081a 	subeq	r0, ip, sl, lsl r8
    5fc8:	340e0000 	strcc	r0, [lr], #-0
    5fcc:	20000000 	andcs	r0, r0, r0
    5fd0:	00002881 	andeq	r2, r0, r1, lsl #17
    5fd4:	62083601 	andvs	r3, r8, #1048576	; 0x100000
    5fd8:	1408004c 	strne	r0, [r8], #-76	; 0x4c
    5fdc:	01000000 	mrseq	r0, (UNDEF: 0)
    5fe0:	0014549c 	mulseq	r4, ip, r4
    5fe4:	203f1400 	eorscs	r1, pc, r0, lsl #8
    5fe8:	36010000 	strcc	r0, [r1], -r0
    5fec:	0004ac08 	andeq	sl, r4, r8, lsl #24
    5ff0:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    5ff4:	00001ec1 	andeq	r1, r0, r1, asr #29
    5ff8:	4c083601 	stcmi	6, cr3, [r8], {1}
    5ffc:	43000000 	movwmi	r0, #0
    6000:	16000034 			; <UNDEFINED> instruction: 0x16000034
    6004:	000021ee 	andeq	r2, r0, lr, ror #3
    6008:	4c083801 	stcmi	8, cr3, [r8], {1}
    600c:	64000000 	strvs	r0, [r0], #-0
    6010:	00000034 	andeq	r0, r0, r4, lsr r0
    6014:	00274c20 	eoreq	r4, r7, r0, lsr #24
    6018:	08530100 	ldmdaeq	r3, {r8}^
    601c:	08004c76 	stmdaeq	r0, {r1, r2, r4, r5, r6, sl, fp, lr}
    6020:	00000014 	andeq	r0, r0, r4, lsl r0
    6024:	14999c01 	ldrne	r9, [r9], #3073	; 0xc01
    6028:	3f140000 	svccc	0x00140000
    602c:	01000020 	tsteq	r0, r0, lsr #32
    6030:	04ac0853 	strteq	r0, [ip], #2131	; 0x853
    6034:	50010000 	andpl	r0, r1, r0
    6038:	00238c15 	eoreq	r8, r3, r5, lsl ip
    603c:	08530100 	ldmdaeq	r3, {r8}^
    6040:	0000004c 	andeq	r0, r0, ip, asr #32
    6044:	00003499 	muleq	r0, r9, r4
    6048:	0021ee16 	eoreq	lr, r1, r6, lsl lr
    604c:	08550100 	ldmdaeq	r5, {r8}^
    6050:	0000004c 	andeq	r0, r0, ip, asr #32
    6054:	000034ba 			; <UNDEFINED> instruction: 0x000034ba
    6058:	279c2000 	ldrcs	r2, [ip, r0]
    605c:	71010000 	mrsvc	r0, (UNDEF: 1)
    6060:	004c8a08 	subeq	r8, ip, r8, lsl #20
    6064:	00001408 	andeq	r1, r0, r8, lsl #8
    6068:	de9c0100 	fmllee	f0, f4, f0
    606c:	14000014 	strne	r0, [r0], #-20
    6070:	0000203f 	andeq	r2, r0, pc, lsr r0
    6074:	ac087101 	stfges	f7, [r8], {1}
    6078:	01000004 	tsteq	r0, r4
    607c:	1ec11550 	mcrne	5, 6, r1, cr1, cr0, {2}
    6080:	71010000 	mrsvc	r0, (UNDEF: 1)
    6084:	00004c08 	andeq	r4, r0, r8, lsl #24
    6088:	0034ef00 	eorseq	lr, r4, r0, lsl #30
    608c:	21ee1600 	mvncs	r1, r0, lsl #12
    6090:	73010000 	movwvc	r0, #4096	; 0x1000
    6094:	00004c08 	andeq	r4, r0, r8, lsl #24
    6098:	00351000 	eorseq	r1, r5, r0
    609c:	8a200000 	bhi	8060a4 <__Stack_Size+0x805ca4>
    60a0:	0100001e 	tsteq	r0, lr, lsl r0
    60a4:	4c9e088e 	ldcmi	8, cr0, [lr], {142}	; 0x8e
    60a8:	00140800 	andseq	r0, r4, r0, lsl #16
    60ac:	9c010000 	stcls	0, cr0, [r1], {-0}
    60b0:	00001523 	andeq	r1, r0, r3, lsr #10
    60b4:	00203f14 	eoreq	r3, r0, r4, lsl pc
    60b8:	088e0100 	stmeq	lr, {r8}
    60bc:	000004ac 	andeq	r0, r0, ip, lsr #9
    60c0:	8c155001 	ldchi	0, cr5, [r5], {1}
    60c4:	01000023 	tsteq	r0, r3, lsr #32
    60c8:	004c088e 	subeq	r0, ip, lr, lsl #17
    60cc:	35450000 	strbcc	r0, [r5, #-0]
    60d0:	ee160000 	cdp	0, 1, cr0, cr6, cr0, {0}
    60d4:	01000021 	tsteq	r0, r1, lsr #32
    60d8:	004c0890 	umaaleq	r0, ip, r0, r8
    60dc:	35660000 	strbcc	r0, [r6, #-0]!
    60e0:	20000000 	andcs	r0, r0, r0
    60e4:	00002763 	andeq	r2, r0, r3, ror #14
    60e8:	b208ac01 	andlt	sl, r8, #256	; 0x100
    60ec:	1408004c 	strne	r0, [r8], #-76	; 0x4c
    60f0:	01000000 	mrseq	r0, (UNDEF: 0)
    60f4:	0015689c 	mulseq	r5, ip, r8
    60f8:	203f1400 	eorscs	r1, pc, r0, lsl #8
    60fc:	ac010000 	stcge	0, cr0, [r1], {-0}
    6100:	0004ac08 	andeq	sl, r4, r8, lsl #24
    6104:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    6108:	00001ec1 	andeq	r1, r0, r1, asr #29
    610c:	4c08ac01 	stcmi	12, cr10, [r8], {1}
    6110:	9b000000 	blls	6118 <__Stack_Size+0x5d18>
    6114:	16000035 			; <UNDEFINED> instruction: 0x16000035
    6118:	000021ee 	andeq	r2, r0, lr, ror #3
    611c:	4c08ae01 	stcmi	14, cr10, [r8], {1}
    6120:	bc000000 	stclt	0, cr0, [r0], {-0}
    6124:	00000035 	andeq	r0, r0, r5, lsr r0
    6128:	0022d120 	eoreq	sp, r2, r0, lsr #2
    612c:	08ce0100 	stmiaeq	lr, {r8}^
    6130:	08004cc6 	stmdaeq	r0, {r1, r2, r6, r7, sl, fp, lr}
    6134:	0000001c 	andeq	r0, r0, ip, lsl r0
    6138:	15ab9c01 	strne	r9, [fp, #3073]!	; 0xc01
    613c:	3f140000 	svccc	0x00140000
    6140:	01000020 	tsteq	r0, r0, lsr #32
    6144:	04ac08ce 	strteq	r0, [ip], #2254	; 0x8ce
    6148:	50010000 	andpl	r0, r1, r0
    614c:	00252614 	eoreq	r2, r5, r4, lsl r6
    6150:	08ce0100 	stmiaeq	lr, {r8}^
    6154:	0000004c 	andeq	r0, r0, ip, asr #32
    6158:	a0155101 	andsge	r5, r5, r1, lsl #2
    615c:	01000025 	tsteq	r0, r5, lsr #32
    6160:	004c08ce 	subeq	r0, ip, lr, asr #17
    6164:	35f10000 	ldrbcc	r0, [r1, #0]!
    6168:	20000000 	andcs	r0, r0, r0
    616c:	00001f52 	andeq	r1, r0, r2, asr pc
    6170:	e208ea01 	and	lr, r8, #4096	; 0x1000
    6174:	1c08004c 	stcne	0, cr0, [r8], {76}	; 0x4c
    6178:	01000000 	mrseq	r0, (UNDEF: 0)
    617c:	0015ee9c 	mulseq	r5, ip, lr
    6180:	203f1400 	eorscs	r1, pc, r0, lsl #8
    6184:	ea010000 	b	4618c <__Stack_Size+0x45d8c>
    6188:	0004ac08 	andeq	sl, r4, r8, lsl #24
    618c:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    6190:	00002526 	andeq	r2, r0, r6, lsr #10
    6194:	4c08ea01 	stcmi	10, cr14, [r8], {1}
    6198:	01000000 	mrseq	r0, (UNDEF: 0)
    619c:	23791551 	cmncs	r9, #339738624	; 0x14400000
    61a0:	ea010000 	b	461a8 <__Stack_Size+0x45da8>
    61a4:	00004c08 	andeq	r4, r0, r8, lsl #24
    61a8:	00361200 	eorseq	r1, r6, r0, lsl #4
    61ac:	5e200000 	cdppl	0, 2, cr0, cr0, cr0, {0}
    61b0:	01000022 	tsteq	r0, r2, lsr #32
    61b4:	4cfe0912 	ldclmi	9, cr0, [lr], #72	; 0x48
    61b8:	00440800 	subeq	r0, r4, r0, lsl #16
    61bc:	9c010000 	stcls	0, cr0, [r1], {-0}
    61c0:	00001635 	andeq	r1, r0, r5, lsr r6
    61c4:	00203f15 	eoreq	r3, r0, r5, lsl pc
    61c8:	09120100 	ldmdbeq	r2, {r8}
    61cc:	000004ac 	andeq	r0, r0, ip, lsr #9
    61d0:	00003633 	andeq	r3, r0, r3, lsr r6
    61d4:	00252615 	eoreq	r2, r5, r5, lsl r6
    61d8:	09120100 	ldmdbeq	r2, {r8}
    61dc:	0000004c 	andeq	r0, r0, ip, asr #32
    61e0:	00003653 	andeq	r3, r0, r3, asr r6
    61e4:	00260415 	eoreq	r0, r6, r5, lsl r4
    61e8:	09120100 	ldmdbeq	r2, {r8}
    61ec:	0000004c 	andeq	r0, r0, ip, asr #32
    61f0:	0000368d 	andeq	r3, r0, sp, lsl #13
    61f4:	23c62000 	biccs	r2, r6, #0
    61f8:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    61fc:	004d4209 	subeq	r4, sp, r9, lsl #4
    6200:	00001808 	andeq	r1, r0, r8, lsl #16
    6204:	689c0100 	ldmvs	ip, {r8}
    6208:	14000016 	strne	r0, [r0], #-22
    620c:	0000203f 	andeq	r2, r0, pc, lsr r0
    6210:	ac093801 	stcge	8, cr3, [r9], {1}
    6214:	01000004 	tsteq	r0, r4
    6218:	10161450 	andsne	r1, r6, r0, asr r4
    621c:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    6220:	0000cf09 	andeq	ip, r0, r9, lsl #30
    6224:	00510100 	subseq	r0, r1, r0, lsl #2
    6228:	001fa120 	andseq	sl, pc, r0, lsr #2
    622c:	09550100 	ldmdbeq	r5, {r8}^
    6230:	08004d5a 	stmdaeq	r0, {r1, r3, r4, r6, r8, sl, fp, lr}
    6234:	00000018 	andeq	r0, r0, r8, lsl r0
    6238:	169b9c01 	ldrne	r9, [fp], r1, lsl #24
    623c:	3f140000 	svccc	0x00140000
    6240:	01000020 	tsteq	r0, r0, lsr #32
    6244:	04ac0955 	strteq	r0, [ip], #2389	; 0x955
    6248:	50010000 	andpl	r0, r1, r0
    624c:	0023de14 	eoreq	sp, r3, r4, lsl lr
    6250:	09550100 	ldmdbeq	r5, {r8}^
    6254:	0000004c 	andeq	r0, r0, ip, asr #32
    6258:	20005101 	andcs	r5, r0, r1, lsl #2
    625c:	0000230d 	andeq	r2, r0, sp, lsl #6
    6260:	72097001 	andvc	r7, r9, #1
    6264:	1808004d 	stmdane	r8, {r0, r2, r3, r6}
    6268:	01000000 	mrseq	r0, (UNDEF: 0)
    626c:	0016ce9c 	mulseq	r6, ip, lr
    6270:	203f1400 	eorscs	r1, pc, r0, lsl #8
    6274:	70010000 	andvc	r0, r1, r0
    6278:	0004ac09 	andeq	sl, r4, r9, lsl #24
    627c:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    6280:	00001016 	andeq	r1, r0, r6, lsl r0
    6284:	cf097001 	svcgt	0x00097001
    6288:	01000000 	mrseq	r0, (UNDEF: 0)
    628c:	ed200051 	stc	0, cr0, [r0, #-324]!	; 0xfffffebc
    6290:	01000025 	tsteq	r0, r5, lsr #32
    6294:	4d8a098d 	stcmi	9, cr0, [sl, #564]	; 0x234
    6298:	00160800 	andseq	r0, r6, r0, lsl #16
    629c:	9c010000 	stcls	0, cr0, [r1], {-0}
    62a0:	00001703 	andeq	r1, r0, r3, lsl #14
    62a4:	00203f14 	eoreq	r3, r0, r4, lsl pc
    62a8:	098d0100 	stmibeq	sp, {r8}
    62ac:	000004ac 	andeq	r0, r0, ip, lsr #9
    62b0:	c9155001 	ldmdbgt	r5, {r0, ip, lr}
    62b4:	0100001f 	tsteq	r0, pc, lsl r0
    62b8:	004c098d 	subeq	r0, ip, sp, lsl #19
    62bc:	36ae0000 	strtcc	r0, [lr], r0
    62c0:	20000000 	andcs	r0, r0, r0
    62c4:	0000222f 	andeq	r2, r0, pc, lsr #4
    62c8:	a009ae01 	andge	sl, r9, r1, lsl #28
    62cc:	1608004d 	strne	r0, [r8], -sp, asr #32
    62d0:	01000000 	mrseq	r0, (UNDEF: 0)
    62d4:	0017389c 	mulseq	r7, ip, r8
    62d8:	203f1400 	eorscs	r1, pc, r0, lsl #8
    62dc:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    62e0:	0004ac09 	andeq	sl, r4, r9, lsl #24
    62e4:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    62e8:	0000260f 	andeq	r2, r0, pc, lsl #12
    62ec:	4c09ae01 	stcmi	14, cr10, [r9], {1}
    62f0:	cf000000 	svcgt	0x00000000
    62f4:	00000036 	andeq	r0, r0, r6, lsr r0
    62f8:	00249e20 	eoreq	r9, r4, r0, lsr #28
    62fc:	09ca0100 	stmibeq	sl, {r8}^
    6300:	08004db6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, sl, fp, lr}
    6304:	00000016 	andeq	r0, r0, r6, lsl r0
    6308:	176d9c01 	strbne	r9, [sp, -r1, lsl #24]!
    630c:	3f140000 	svccc	0x00140000
    6310:	01000020 	tsteq	r0, r0, lsr #32
    6314:	04ac09ca 	strteq	r0, [ip], #2506	; 0x9ca
    6318:	50010000 	andpl	r0, r1, r0
    631c:	00207915 	eoreq	r7, r0, r5, lsl r9
    6320:	09ca0100 	stmibeq	sl, {r8}^
    6324:	0000004c 	andeq	r0, r0, ip, asr #32
    6328:	000036f0 	strdeq	r3, [r0], -r0
    632c:	283c2000 	ldmdacs	ip!, {sp}
    6330:	e4010000 	str	r0, [r1], #-0
    6334:	004dcc09 	subeq	ip, sp, r9, lsl #24
    6338:	00001608 	andeq	r1, r0, r8, lsl #12
    633c:	a29c0100 	addsge	r0, ip, #0, 2
    6340:	14000017 	strne	r0, [r0], #-23
    6344:	0000203f 	andeq	r2, r0, pc, lsr r0
    6348:	ac09e401 	cfstrsge	mvf14, [r9], {1}
    634c:	01000004 	tsteq	r0, r4
    6350:	269b1550 			; <UNDEFINED> instruction: 0x269b1550
    6354:	e4010000 	str	r0, [r1], #-0
    6358:	00004c09 	andeq	r4, r0, r9, lsl #24
    635c:	00371100 	eorseq	r1, r7, r0, lsl #2
    6360:	84200000 	strthi	r0, [r0], #-0
    6364:	01000022 	tsteq	r0, r2, lsr #32
    6368:	4de209f9 	stclmi	9, cr0, [r2, #996]!	; 0x3e4
    636c:	00040800 	andeq	r0, r4, r0, lsl #16
    6370:	9c010000 	stcls	0, cr0, [r1], {-0}
    6374:	000017d5 	ldrdeq	r1, [r0], -r5
    6378:	00203f14 	eoreq	r3, r0, r4, lsl pc
    637c:	09f90100 	ldmibeq	r9!, {r8}^
    6380:	000004ac 	andeq	r0, r0, ip, lsr #9
    6384:	c7145001 	ldrgt	r5, [r4, -r1]
    6388:	0100001d 	tsteq	r0, sp, lsl r0
    638c:	004c09f9 	strdeq	r0, [ip], #-153	; 0xffffff67
    6390:	51010000 	mrspl	r0, (UNDEF: 1)
    6394:	26c32000 	strbcs	r2, [r3], r0
    6398:	0a010000 	beq	463a0 <__Stack_Size+0x45fa0>
    639c:	004de60a 	subeq	lr, sp, sl, lsl #12
    63a0:	00000408 	andeq	r0, r0, r8, lsl #8
    63a4:	089c0100 	ldmeq	ip, {r8}
    63a8:	14000018 	strne	r0, [r0], #-24
    63ac:	0000203f 	andeq	r2, r0, pc, lsr r0
    63b0:	ac0a0a01 	stcge	10, cr0, [sl], {1}
    63b4:	01000004 	tsteq	r0, r4
    63b8:	26ca1450 			; <UNDEFINED> instruction: 0x26ca1450
    63bc:	0a010000 	beq	463c4 <__Stack_Size+0x45fc4>
    63c0:	00004c0a 	andeq	r4, r0, sl, lsl #24
    63c4:	00510100 	subseq	r0, r1, r0, lsl #2
    63c8:	001e4c20 	andseq	r4, lr, r0, lsr #24
    63cc:	0a1c0100 	beq	7067d4 <__Stack_Size+0x7063d4>
    63d0:	08004dea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, sl, fp, lr}
    63d4:	00000004 	andeq	r0, r0, r4
    63d8:	183b9c01 	ldmdane	fp!, {r0, sl, fp, ip, pc}
    63dc:	3f140000 	svccc	0x00140000
    63e0:	01000020 	tsteq	r0, r0, lsr #32
    63e4:	04ac0a1c 	strteq	r0, [ip], #2588	; 0xa1c
    63e8:	50010000 	andpl	r0, r1, r0
    63ec:	001e5314 	andseq	r5, lr, r4, lsl r3
    63f0:	0a1c0100 	beq	7067f8 <__Stack_Size+0x7063f8>
    63f4:	0000004c 	andeq	r0, r0, ip, asr #32
    63f8:	20005101 	andcs	r5, r0, r1, lsl #2
    63fc:	00001e5c 	andeq	r1, r0, ip, asr lr
    6400:	ee0a2e01 	cdp	14, 0, cr2, cr10, cr1, {0}
    6404:	0408004d 	streq	r0, [r8], #-77	; 0x4d
    6408:	01000000 	mrseq	r0, (UNDEF: 0)
    640c:	00186e9c 	mulseq	r8, ip, lr
    6410:	203f1400 	eorscs	r1, pc, r0, lsl #8
    6414:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    6418:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    641c:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    6420:	00001e63 	andeq	r1, r0, r3, ror #28
    6424:	4c0a2e01 	stcmi	14, cr2, [sl], {1}
    6428:	01000000 	mrseq	r0, (UNDEF: 0)
    642c:	31200051 	qsubcc	r0, r1, r0
    6430:	01000024 	tsteq	r0, r4, lsr #32
    6434:	4df20a40 	ldclmi	10, cr0, [r2, #256]!	; 0x100
    6438:	00040800 	andeq	r0, r4, r0, lsl #16
    643c:	9c010000 	stcls	0, cr0, [r1], {-0}
    6440:	000018a1 	andeq	r1, r0, r1, lsr #17
    6444:	00203f14 	eoreq	r3, r0, r4, lsl pc
    6448:	0a400100 	beq	1006850 <__Stack_Size+0x1006450>
    644c:	000004ac 	andeq	r0, r0, ip, lsr #9
    6450:	38145001 	ldmdacc	r4, {r0, ip, lr}
    6454:	01000024 	tsteq	r0, r4, lsr #32
    6458:	004c0a40 	subeq	r0, ip, r0, asr #20
    645c:	51010000 	mrspl	r0, (UNDEF: 1)
    6460:	1e7a2000 	cdpne	0, 7, cr2, cr10, cr0, {0}
    6464:	52010000 	andpl	r0, r1, #0
    6468:	004df60a 	subeq	pc, sp, sl, lsl #12
    646c:	00000608 	andeq	r0, r0, r8, lsl #12
    6470:	d49c0100 	ldrle	r0, [ip], #256	; 0x100
    6474:	14000018 	strne	r0, [r0], #-24
    6478:	0000203f 	andeq	r2, r0, pc, lsr r0
    647c:	ac0a5201 	sfmge	f5, 4, [sl], {1}
    6480:	01000004 	tsteq	r0, r4
    6484:	1e811450 	mcrne	4, 4, r1, cr1, cr0, {2}
    6488:	52010000 	andpl	r0, r1, #0
    648c:	00004c0a 	andeq	r4, r0, sl, lsl #24
    6490:	00510100 	subseq	r0, r1, r0, lsl #2
    6494:	00258c20 	eoreq	r8, r5, r0, lsr #24
    6498:	0a6a0100 	beq	1a868a0 <__Stack_Size+0x1a864a0>
    649c:	08004dfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, fp, lr}
    64a0:	00000016 	andeq	r0, r0, r6, lsl r0
    64a4:	19099c01 	stmdbne	r9, {r0, sl, fp, ip, pc}
    64a8:	3f140000 	svccc	0x00140000
    64ac:	01000020 	tsteq	r0, r0, lsr #32
    64b0:	04ac0a6a 	strteq	r0, [ip], #2666	; 0xa6a
    64b4:	50010000 	andpl	r0, r1, r0
    64b8:	0024fa15 	eoreq	pc, r4, r5, lsl sl	; <UNPREDICTABLE>
    64bc:	0a6a0100 	beq	1a868c4 <__Stack_Size+0x1a864c4>
    64c0:	0000004c 	andeq	r0, r0, ip, asr #32
    64c4:	00003732 	andeq	r3, r0, r2, lsr r7
    64c8:	23342000 	teqcs	r4, #0
    64cc:	86010000 	strhi	r0, [r1], -r0
    64d0:	004e120a 	subeq	r1, lr, sl, lsl #4
    64d4:	00001a08 	andeq	r1, r0, r8, lsl #20
    64d8:	3e9c0100 	fmlcce	f0, f4, f0
    64dc:	14000019 	strne	r0, [r0], #-25
    64e0:	0000203f 	andeq	r2, r0, pc, lsr r0
    64e4:	ac0a8601 	stcge	6, cr8, [sl], {1}
    64e8:	01000004 	tsteq	r0, r4
    64ec:	24fa1550 	ldrbtcs	r1, [sl], #1360	; 0x550
    64f0:	86010000 	strhi	r0, [r1], -r0
    64f4:	00004c0a 	andeq	r4, r0, sl, lsl #24
    64f8:	00375300 	eorseq	r5, r7, r0, lsl #6
    64fc:	c5200000 	strgt	r0, [r0, #-0]!
    6500:	01000027 	tsteq	r0, r7, lsr #32
    6504:	4e2c028a 	cdpmi	2, 2, cr0, cr12, cr10, {4}
    6508:	006e0800 	rsbeq	r0, lr, r0, lsl #16
    650c:	9c010000 	stcls	0, cr0, [r1], {-0}
    6510:	00001a40 	andeq	r1, r0, r0, asr #20
    6514:	00203f15 	eoreq	r3, r0, r5, lsl pc
    6518:	028a0100 	addeq	r0, sl, #0, 2
    651c:	000004ac 	andeq	r0, r0, ip, lsr #9
    6520:	00003774 	andeq	r3, r0, r4, ror r7
    6524:	0023ef15 	eoreq	lr, r3, r5, lsl pc
    6528:	028a0100 	addeq	r0, sl, #0, 2
    652c:	00000926 	andeq	r0, r0, r6, lsr #18
    6530:	000037da 	ldrdeq	r3, [r0], -sl
    6534:	00264e16 	eoreq	r4, r6, r6, lsl lr
    6538:	028c0100 	addeq	r0, ip, #0, 2
    653c:	0000004c 	andeq	r0, r0, ip, asr #32
    6540:	0000381f 	andeq	r3, r0, pc, lsl r8
    6544:	00255516 	eoreq	r5, r5, r6, lsl r5
    6548:	028d0100 	addeq	r0, sp, #0, 2
    654c:	0000004c 	andeq	r0, r0, ip, asr #32
    6550:	00003849 	andeq	r3, r0, r9, asr #16
    6554:	004e561a 	subeq	r5, lr, sl, lsl r6
    6558:	0004b208 	andeq	fp, r4, r8, lsl #4
    655c:	0019a800 	andseq	sl, r9, r0, lsl #16
    6560:	50011b00 	andpl	r1, r1, r0, lsl #22
    6564:	00007502 	andeq	r7, r0, r2, lsl #10
    6568:	004e5e1a 	subeq	r5, lr, sl, lsl lr
    656c:	0018d408 	andseq	sp, r8, r8, lsl #8
    6570:	0019bc00 	andseq	fp, r9, r0, lsl #24
    6574:	50011b00 	andpl	r1, r1, r0, lsl #22
    6578:	00007502 	andeq	r7, r0, r2, lsl #10
    657c:	004e6a1a 	subeq	r6, lr, sl, lsl sl
    6580:	00052708 	andeq	r2, r5, r8, lsl #14
    6584:	0019dc00 	andseq	sp, r9, r0, lsl #24
    6588:	52011b00 	andpl	r1, r1, #0, 22
    658c:	1b007602 	blne	23d9c <__Stack_Size+0x2399c>
    6590:	77025101 	strvc	r5, [r2, -r1, lsl #2]
    6594:	50011b00 	andpl	r1, r1, r0, lsl #22
    6598:	00007502 	andeq	r7, r0, r2, lsl #10
    659c:	004e761c 	subeq	r7, lr, ip, lsl r6
    65a0:	00190908 	andseq	r0, r9, r8, lsl #18
    65a4:	0019f100 	andseq	pc, r9, r0, lsl #2
    65a8:	50011b00 	andpl	r1, r1, r0, lsl #22
    65ac:	5001f303 	andpl	pc, r1, r3, lsl #6
    65b0:	4e7a2700 	cdpmi	7, 7, cr2, cr10, cr0, {0}
    65b4:	05270800 	streq	r0, [r7, #-2048]!	; 0x800
    65b8:	821a0000 	andshi	r0, sl, #0
    65bc:	0908004e 	stmdbeq	r8, {r1, r2, r3, r6}
    65c0:	0e000019 	mcreq	0, 0, r0, cr0, cr9, {0}
    65c4:	1b00001a 	blne	6634 <__Stack_Size+0x6234>
    65c8:	75025001 	strvc	r5, [r2, #-1]
    65cc:	8e1a0000 	cdphi	0, 1, cr0, cr10, cr0, {0}
    65d0:	b208004e 	andlt	r0, r8, #78	; 0x4e
    65d4:	2e000004 	cdpcs	0, 0, cr0, cr0, cr4, {0}
    65d8:	1b00001a 	blne	6648 <__Stack_Size+0x6248>
    65dc:	76025201 	strvc	r5, [r2], -r1, lsl #4
    65e0:	51011b00 	tstpl	r1, r0, lsl #22
    65e4:	1b007702 	blne	241f4 <__Stack_Size+0x23df4>
    65e8:	75025001 	strvc	r5, [r2, #-1]
    65ec:	9a1d0000 	bls	7465f4 <__Stack_Size+0x7461f4>
    65f0:	d408004e 	strle	r0, [r8], #-78	; 0x4e
    65f4:	1b000018 	blne	665c <__Stack_Size+0x625c>
    65f8:	f3035001 	vhadd.u8	d5, d3, d1
    65fc:	00005001 	andeq	r5, r0, r1
    6600:	0025a820 	eoreq	sl, r5, r0, lsr #16
    6604:	0aa20100 	beq	fe886a0c <SCS_BASE+0x1e878a0c>
    6608:	08004e9a 	stmdaeq	r0, {r1, r3, r4, r7, r9, sl, fp, lr}
    660c:	00000016 	andeq	r0, r0, r6, lsl r0
    6610:	1a759c01 	bne	1d6d61c <__Stack_Size+0x1d6d21c>
    6614:	3f140000 	svccc	0x00140000
    6618:	01000020 	tsteq	r0, r0, lsr #32
    661c:	04ac0aa2 	strteq	r0, [ip], #2722	; 0xaa2
    6620:	50010000 	andpl	r0, r1, r0
    6624:	0024fa15 	eoreq	pc, r4, r5, lsl sl	; <UNPREDICTABLE>
    6628:	0aa20100 	beq	fe886a30 <SCS_BASE+0x1e878a30>
    662c:	0000004c 	andeq	r0, r0, ip, asr #32
    6630:	00003873 	andeq	r3, r0, r3, ror r8
    6634:	20652000 	rsbcs	r2, r5, r0
    6638:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    663c:	004eb00a 	subeq	fp, lr, sl
    6640:	00001a08 	andeq	r1, r0, r8, lsl #20
    6644:	aa9c0100 	bge	fe706a4c <SCS_BASE+0x1e6f8a4c>
    6648:	1400001a 	strne	r0, [r0], #-26
    664c:	0000203f 	andeq	r2, r0, pc, lsr r0
    6650:	ac0abe01 	stcge	14, cr11, [sl], {1}
    6654:	01000004 	tsteq	r0, r4
    6658:	24fa1550 	ldrbtcs	r1, [sl], #1360	; 0x550
    665c:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    6660:	00004c0a 	andeq	r4, r0, sl, lsl #24
    6664:	00389400 	eorseq	r9, r8, r0, lsl #8
    6668:	002a0000 	eoreq	r0, sl, r0
    666c:	01000024 	tsteq	r0, r4, lsr #32
    6670:	0c010c4b 	stceq	12, cr0, [r1], {75}	; 0x4b
    6674:	1000001b 	andne	r0, r0, fp, lsl r0
    6678:	0000203f 	andeq	r2, r0, pc, lsr r0
    667c:	ac0c4b01 	stcge	11, cr4, [ip], {1}
    6680:	10000004 	andne	r0, r0, r4
    6684:	0000262c 	andeq	r2, r0, ip, lsr #12
    6688:	4c0c4b01 	stcmi	11, cr4, [ip], {1}
    668c:	10000000 	andne	r0, r0, r0
    6690:	000025bc 			; <UNDEFINED> instruction: 0x000025bc
    6694:	4c0c4b01 	stcmi	11, cr4, [ip], {1}
    6698:	10000000 	andne	r0, r0, r0
    669c:	00002821 	andeq	r2, r0, r1, lsr #16
    66a0:	4c0c4c01 	stcmi	12, cr4, [ip], {1}
    66a4:	11000000 	mrsne	r0, (UNDEF: 0)
    66a8:	0000251d 	andeq	r2, r0, sp, lsl r5
    66ac:	4c0c4e01 	stcmi	14, cr4, [ip], {1}
    66b0:	11000000 	mrsne	r0, (UNDEF: 0)
    66b4:	000021ee 	andeq	r2, r0, lr, ror #3
    66b8:	4c0c4e01 	stcmi	14, cr4, [ip], {1}
    66bc:	2b000000 	blcs	66c4 <__Stack_Size+0x62c4>
    66c0:	00706d74 	rsbseq	r6, r0, r4, ror sp
    66c4:	4c0c4e01 	stcmi	14, cr4, [ip], {1}
    66c8:	00000000 	andeq	r0, r0, r0
    66cc:	0027292a 	eoreq	r2, r7, sl, lsr #18
    66d0:	0c7a0100 	ldfeqe	f0, [sl], #-0
    66d4:	001b6e01 	andseq	r6, fp, r1, lsl #28
    66d8:	203f1000 	eorscs	r1, pc, r0
    66dc:	7a010000 	bvc	466e4 <__Stack_Size+0x462e4>
    66e0:	0004ac0c 	andeq	sl, r4, ip, lsl #24
    66e4:	262c1000 	strtcs	r1, [ip], -r0
    66e8:	7a010000 	bvc	466f0 <__Stack_Size+0x462f0>
    66ec:	00004c0c 	andeq	r4, r0, ip, lsl #24
    66f0:	25bc1000 	ldrcs	r1, [ip, #0]!
    66f4:	7a010000 	bvc	466fc <__Stack_Size+0x462fc>
    66f8:	00004c0c 	andeq	r4, r0, ip, lsl #24
    66fc:	28211000 	stmdacs	r1!, {ip}
    6700:	7b010000 	blvc	46708 <__Stack_Size+0x46308>
    6704:	00004c0c 	andeq	r4, r0, ip, lsl #24
    6708:	251d1100 	ldrcs	r1, [sp, #-256]	; 0x100
    670c:	7d010000 	stcvc	0, cr0, [r1, #-0]
    6710:	00004c0c 	andeq	r4, r0, ip, lsl #24
    6714:	21ee1100 	mvncs	r1, r0, lsl #2
    6718:	7d010000 	stcvc	0, cr0, [r1, #-0]
    671c:	00004c0c 	andeq	r4, r0, ip, lsl #24
    6720:	6d742b00 	vldmdbvs	r4!, {d18-d17}
    6724:	7d010070 	stcvc	0, cr0, [r1, #-448]	; 0xfffffe40
    6728:	00004c0c 	andeq	r4, r0, ip, lsl #24
    672c:	16200000 	strtne	r0, [r0], -r0
    6730:	01000028 	tsteq	r0, r8, lsr #32
    6734:	4eca0249 	cdpmi	2, 12, cr0, cr10, cr9, {2}
    6738:	00b40800 	adcseq	r0, r4, r0, lsl #16
    673c:	9c010000 	stcls	0, cr0, [r1], {-0}
    6740:	00001cca 	andeq	r1, r0, sl, asr #25
    6744:	00203f15 	eoreq	r3, r0, r5, lsl pc
    6748:	02490100 	subeq	r0, r9, #0, 2
    674c:	000004ac 	andeq	r0, r0, ip, lsr #9
    6750:	000038b5 			; <UNDEFINED> instruction: 0x000038b5
    6754:	0023ef15 	eoreq	lr, r3, r5, lsl pc
    6758:	02490100 	subeq	r0, r9, #0, 2
    675c:	00000926 	andeq	r0, r0, r6, lsr #18
    6760:	0000394d 	andeq	r3, r0, sp, asr #18
    6764:	001aaa2c 	andseq	sl, sl, ip, lsr #20
    6768:	004f0200 	subeq	r0, pc, r0, lsl #4
    676c:	00001808 	andeq	r1, r0, r8, lsl #16
    6770:	026a0100 	rsbeq	r0, sl, #0, 2
    6774:	00001bfe 	strdeq	r1, [r0], -lr
    6778:	001adb22 	andseq	sp, sl, r2, lsr #22
    677c:	0039c400 	eorseq	ip, r9, r0, lsl #8
    6780:	1acf2200 	bne	ff3cef88 <SCS_BASE+0x1f3c0f88>
    6784:	39e60000 	stmibcc	r6!, {}^	; <UNPREDICTABLE>
    6788:	c3220000 	teqgt	r2, #0
    678c:	0800001a 	stmdaeq	r0, {r1, r3, r4}
    6790:	2200003a 	andcs	r0, r0, #58	; 0x3a
    6794:	00001ab7 			; <UNDEFINED> instruction: 0x00001ab7
    6798:	00003a2a 	andeq	r3, r0, sl, lsr #20
    679c:	0000182d 	andeq	r1, r0, sp, lsr #16
    67a0:	1ae72500 	bne	ff9cfba8 <SCS_BASE+0x1f9c1ba8>
    67a4:	3a4b0000 	bcc	12c67ac <__Stack_Size+0x12c63ac>
    67a8:	f3250000 	vhadd.u32	d0, d5, d0
    67ac:	7500001a 	strvc	r0, [r0, #-26]
    67b0:	2500003a 	strcs	r0, [r0, #-58]	; 0x3a
    67b4:	00001aff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    67b8:	00003ad3 	ldrdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    67bc:	0c260000 	stceq	0, cr0, [r6], #-0
    67c0:	4000001b 	andmi	r0, r0, fp, lsl r0
    67c4:	3408004f 	strcc	r0, [r8], #-79	; 0x4f
    67c8:	01000000 	mrseq	r0, (UNDEF: 0)
    67cc:	1c5c0274 	lfmne	f0, 2, [ip], {116}	; 0x74
    67d0:	3d220000 	stccc	0, cr0, [r2, #-0]
    67d4:	0a00001b 	beq	6848 <__Stack_Size+0x6448>
    67d8:	2200003b 	andcs	r0, r0, #59	; 0x3b
    67dc:	00001b31 	andeq	r1, r0, r1, lsr fp
    67e0:	00003b2c 	andeq	r3, r0, ip, lsr #22
    67e4:	001b2522 	andseq	r2, fp, r2, lsr #10
    67e8:	003b4e00 	eorseq	r4, fp, r0, lsl #28
    67ec:	1b192200 	blne	64eff4 <__Stack_Size+0x64ebf4>
    67f0:	3b700000 	blcc	1c067f8 <__Stack_Size+0x1c063f8>
    67f4:	40240000 	eormi	r0, r4, r0
    67f8:	3408004f 	strcc	r0, [r8], #-79	; 0x4f
    67fc:	25000000 	strcs	r0, [r0, #-0]
    6800:	00001b49 	andeq	r1, r0, r9, asr #22
    6804:	00003b91 	muleq	r0, r1, fp
    6808:	001b5525 	andseq	r5, fp, r5, lsr #10
    680c:	003bbb00 	eorseq	fp, fp, r0, lsl #22
    6810:	1b612500 	blne	184fc18 <__Stack_Size+0x184f818>
    6814:	3c190000 	ldccc	0, cr0, [r9], {-0}
    6818:	00000000 	andeq	r0, r0, r0
    681c:	004ede1a 	subeq	sp, lr, sl, lsl lr
    6820:	0004b208 	andeq	fp, r4, r8, lsl #4
    6824:	001c7000 	andseq	r7, ip, r0
    6828:	50011b00 	andpl	r1, r1, r0, lsl #22
    682c:	00007402 	andeq	r7, r0, r2, lsl #8
    6830:	004eea1c 	subeq	lr, lr, ip, lsl sl
    6834:	0018d408 	andseq	sp, r8, r8, lsl #8
    6838:	001c8500 	andseq	r8, ip, r0, lsl #10
    683c:	50011b00 	andpl	r1, r1, r0, lsl #22
    6840:	5001f303 	andpl	pc, r1, r3, lsl #6
    6844:	4ef22700 	cdpmi	7, 15, cr2, cr2, cr0, {0}
    6848:	05270800 	streq	r0, [r7, #-2048]!	; 0x800
    684c:	fe1c0000 	cdp2	0, 1, cr0, cr12, cr0, {0}
    6850:	0908004e 	stmdbeq	r8, {r1, r2, r3, r6}
    6854:	a3000019 	movwge	r0, #25
    6858:	1b00001c 	blne	68d0 <__Stack_Size+0x64d0>
    685c:	f3035001 	vhadd.u8	d5, d3, d1
    6860:	1c005001 	stcne	0, cr5, [r0], {1}
    6864:	08004f40 	stmdaeq	r0, {r6, r8, r9, sl, fp, lr}
    6868:	00001a40 	andeq	r1, r0, r0, asr #20
    686c:	00001cb8 			; <UNDEFINED> instruction: 0x00001cb8
    6870:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    6874:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    6878:	004f7e1d 	subeq	r7, pc, sp, lsl lr	; <UNPREDICTABLE>
    687c:	001a7508 	andseq	r7, sl, r8, lsl #10
    6880:	50011b00 	andpl	r1, r1, r0, lsl #22
    6884:	5001f303 	andpl	pc, r1, r3, lsl #6
    6888:	f6200000 			; <UNDEFINED> instruction: 0xf6200000
    688c:	01000021 	tsteq	r0, r1, lsr #32
    6890:	4f7e0ad8 	svcmi	0x007e0ad8
    6894:	00100800 	andseq	r0, r0, r0, lsl #16
    6898:	9c010000 	stcls	0, cr0, [r1], {-0}
    689c:	00001cff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    68a0:	00203f14 	eoreq	r3, r0, r4, lsl pc
    68a4:	0ad80100 	beq	ff606cac <SCS_BASE+0x1f5f8cac>
    68a8:	000004ac 	andeq	r0, r0, ip, lsr #9
    68ac:	0d155001 	ldceq	0, cr5, [r5, #-4]
    68b0:	0100001f 	tsteq	r0, pc, lsl r0
    68b4:	004c0ad8 	ldrdeq	r0, [ip], #-168	; 0xffffff58
    68b8:	3c500000 	mracc	r0, r0, acc0
    68bc:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    68c0:	00002005 	andeq	r2, r0, r5
    68c4:	4c0aec01 	stcmi	12, cr14, [sl], {1}
    68c8:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    68cc:	0608004f 	streq	r0, [r8], -pc, asr #32
    68d0:	01000000 	mrseq	r0, (UNDEF: 0)
    68d4:	001d2a9c 	mulseq	sp, ip, sl
    68d8:	203f1500 	eorscs	r1, pc, r0, lsl #10
    68dc:	ec010000 	stc	0, cr0, [r1], {-0}
    68e0:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    68e4:	003c7100 	eorseq	r7, ip, r0, lsl #2
    68e8:	cb2e0000 	blgt	b868f0 <__Stack_Size+0xb864f0>
    68ec:	01000020 	tsteq	r0, r0, lsr #32
    68f0:	004c0afd 	strdeq	r0, [ip], #-173	; 0xffffff53
    68f4:	4f940000 	svcmi	0x00940000
    68f8:	00060800 	andeq	r0, r6, r0, lsl #16
    68fc:	9c010000 	stcls	0, cr0, [r1], {-0}
    6900:	00001d55 	andeq	r1, r0, r5, asr sp
    6904:	00203f15 	eoreq	r3, r0, r5, lsl pc
    6908:	0afd0100 	beq	fff46d10 <SCS_BASE+0x1ff38d10>
    690c:	000004ac 	andeq	r0, r0, ip, lsr #9
    6910:	00003c92 	muleq	r0, r2, ip
    6914:	20db2e00 	sbcscs	r2, fp, r0, lsl #28
    6918:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    691c:	00004c0b 	andeq	r4, r0, fp, lsl #24
    6920:	004f9a00 	subeq	r9, pc, r0, lsl #20
    6924:	00000608 	andeq	r0, r0, r8, lsl #12
    6928:	809c0100 	addshi	r0, ip, r0, lsl #2
    692c:	1500001d 	strne	r0, [r0, #-29]
    6930:	0000203f 	andeq	r2, r0, pc, lsr r0
    6934:	ac0b0e01 	stcge	14, cr0, [fp], {1}
    6938:	b3000004 	movwlt	r0, #4
    693c:	0000003c 	andeq	r0, r0, ip, lsr r0
    6940:	0020eb2e 	eoreq	lr, r0, lr, lsr #22
    6944:	0b1f0100 	bleq	7c6d4c <__Stack_Size+0x7c694c>
    6948:	0000004c 	andeq	r0, r0, ip, asr #32
    694c:	08004fa0 	stmdaeq	r0, {r5, r7, r8, r9, sl, fp, lr}
    6950:	00000008 	andeq	r0, r0, r8
    6954:	1dab9c01 	stcne	12, cr9, [fp, #4]!
    6958:	3f150000 	svccc	0x00150000
    695c:	01000020 	tsteq	r0, r0, lsr #32
    6960:	04ac0b1f 	strteq	r0, [ip], #2847	; 0xb1f
    6964:	3cd40000 	ldclcc	0, cr0, [r4], {0}
    6968:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    696c:	00002471 	andeq	r2, r0, r1, ror r4
    6970:	4c0b2f01 	stcmi	15, cr2, [fp], {1}
    6974:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    6978:	0608004f 	streq	r0, [r8], -pc, asr #32
    697c:	01000000 	mrseq	r0, (UNDEF: 0)
    6980:	001dd69c 	mulseq	sp, ip, r6
    6984:	203f1500 	eorscs	r1, pc, r0, lsl #10
    6988:	2f010000 	svccs	0x00010000
    698c:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    6990:	003cf500 	eorseq	pc, ip, r0, lsl #10
    6994:	dc2e0000 	stcle	0, cr0, [lr], #-0
    6998:	01000022 	tsteq	r0, r2, lsr #32
    699c:	004c0b3f 	subeq	r0, ip, pc, lsr fp
    69a0:	4fae0000 	svcmi	0x00ae0000
    69a4:	00060800 	andeq	r0, r6, r0, lsl #16
    69a8:	9c010000 	stcls	0, cr0, [r1], {-0}
    69ac:	00001e01 	andeq	r1, r0, r1, lsl #28
    69b0:	00203f15 	eoreq	r3, r0, r5, lsl pc
    69b4:	0b3f0100 	bleq	fc6dbc <__Stack_Size+0xfc69bc>
    69b8:	000004ac 	andeq	r0, r0, ip, lsr #9
    69bc:	00003d16 	andeq	r3, r0, r6, lsl sp
    69c0:	1ee52e00 	cdpne	14, 14, cr2, cr5, cr0, {0}
    69c4:	5d010000 	stcpl	0, cr0, [r1, #-0]
    69c8:	0000a40b 	andeq	sl, r0, fp, lsl #8
    69cc:	004fb400 	subeq	fp, pc, r0, lsl #8
    69d0:	00000c08 	andeq	r0, r0, r8, lsl #24
    69d4:	4a9c0100 	bmi	fe706ddc <SCS_BASE+0x1e6f8ddc>
    69d8:	1500001e 	strne	r0, [r0, #-30]
    69dc:	0000203f 	andeq	r2, r0, pc, lsr r0
    69e0:	ac0b5d01 	stcge	13, cr5, [fp], {1}
    69e4:	37000004 	strcc	r0, [r0, -r4]
    69e8:	1400003d 	strne	r0, [r0], #-61	; 0x3d
    69ec:	0000226d 	andeq	r2, r0, sp, ror #4
    69f0:	4c0b5d01 	stcmi	13, cr5, [fp], {1}
    69f4:	01000000 	mrseq	r0, (UNDEF: 0)
    69f8:	10a51651 	adcne	r1, r5, r1, asr r6
    69fc:	5f010000 	svcpl	0x00010000
    6a00:	0000af0b 	andeq	sl, r0, fp, lsl #30
    6a04:	003d5800 	eorseq	r5, sp, r0, lsl #16
    6a08:	3a200000 	bcc	806a10 <__Stack_Size+0x806610>
    6a0c:	01000021 	tsteq	r0, r1, lsr #32
    6a10:	4fc00b86 	svcmi	0x00c00b86
    6a14:	00080800 	andeq	r0, r8, r0, lsl #16
    6a18:	9c010000 	stcls	0, cr0, [r1], {-0}
    6a1c:	00001e7f 	andeq	r1, r0, pc, ror lr
    6a20:	00203f14 	eoreq	r3, r0, r4, lsl pc
    6a24:	0b860100 	bleq	fe186e2c <SCS_BASE+0x1e178e2c>
    6a28:	000004ac 	andeq	r0, r0, ip, lsr #9
    6a2c:	6d155001 	ldcvs	0, cr5, [r5, #-4]
    6a30:	01000022 	tsteq	r0, r2, lsr #32
    6a34:	004c0b86 	subeq	r0, ip, r6, lsl #23
    6a38:	3d800000 	stccc	0, cr0, [r0]
    6a3c:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    6a40:	00000138 	andeq	r0, r0, r8, lsr r1
    6a44:	af0ba201 	svcge	0x000ba201
    6a48:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    6a4c:	1608004f 	strne	r0, [r8], -pc, asr #32
    6a50:	01000000 	mrseq	r0, (UNDEF: 0)
    6a54:	001ee89c 	mulseq	lr, ip, r8
    6a58:	203f1500 	eorscs	r1, pc, r0, lsl #10
    6a5c:	a2010000 	andge	r0, r1, #0
    6a60:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    6a64:	003da100 	eorseq	sl, sp, r0, lsl #2
    6a68:	27f31400 	ldrbcs	r1, [r3, r0, lsl #8]!
    6a6c:	a2010000 	andge	r0, r1, #0
    6a70:	00004c0b 	andeq	r4, r0, fp, lsl #24
    6a74:	16510100 	ldrbne	r0, [r1], -r0, lsl #2
    6a78:	000010a5 	andeq	r1, r0, r5, lsr #1
    6a7c:	af0ba401 	svcge	0x000ba401
    6a80:	c2000000 	andgt	r0, r0, #0
    6a84:	1600003d 			; <UNDEFINED> instruction: 0x1600003d
    6a88:	000010a6 	andeq	r1, r0, r6, lsr #1
    6a8c:	4c0ba501 	cfstr32mi	mvfx10, [fp], {1}
    6a90:	e1000000 	mrs	r0, (UNDEF: 0)
    6a94:	1600003d 			; <UNDEFINED> instruction: 0x1600003d
    6a98:	00001f5e 	andeq	r1, r0, lr, asr pc
    6a9c:	4c0ba501 	cfstr32mi	mvfx10, [fp], {1}
    6aa0:	05000000 	streq	r0, [r0, #-0]
    6aa4:	0000003e 	andeq	r0, r0, lr, lsr r0
    6aa8:	00218020 	eoreq	r8, r1, r0, lsr #32
    6aac:	0bcd0100 	bleq	ff346eb4 <SCS_BASE+0x1f338eb4>
    6ab0:	08004fde 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, lr}
    6ab4:	00000008 	andeq	r0, r0, r8
    6ab8:	1f1d9c01 	svcne	0x001d9c01
    6abc:	3f140000 	svccc	0x00140000
    6ac0:	01000020 	tsteq	r0, r0, lsr #32
    6ac4:	04ac0bcd 	strteq	r0, [ip], #3021	; 0xbcd
    6ac8:	50010000 	andpl	r0, r1, r0
    6acc:	0027f315 	eoreq	pc, r7, r5, lsl r3	; <UNPREDICTABLE>
    6ad0:	0bcd0100 	bleq	ff346ed8 <SCS_BASE+0x1f338ed8>
    6ad4:	0000004c 	andeq	r0, r0, ip, asr #32
    6ad8:	00003e29 	andeq	r3, r0, r9, lsr #28
    6adc:	1a032f00 	bne	d26e4 <__Stack_Size+0xd22e4>
    6ae0:	15050000 	strne	r0, [r5, #-0]
    6ae4:	001f3401 	andseq	r3, pc, r1, lsl #8
    6ae8:	003a3000 	eorseq	r3, sl, r0
    6aec:	cf300000 	svcgt	0x00300000
    6af0:	00000000 	andeq	r0, r0, r0
    6af4:	0013c931 	andseq	ip, r3, r1, lsr r9
    6af8:	01140500 	tsteq	r4, r0, lsl #10
    6afc:	00003a30 	andeq	r3, r0, r0, lsr sl
    6b00:	00cf3000 	sbceq	r3, pc, r0
    6b04:	00000000 	andeq	r0, r0, r0
    6b08:	00000a26 	andeq	r0, r0, r6, lsr #20
    6b0c:	176b0004 	strbne	r0, [fp, -r4]!
    6b10:	01040000 	mrseq	r0, (UNDEF: 4)
    6b14:	00000038 	andeq	r0, r0, r8, lsr r0
    6b18:	002b3e01 	eoreq	r3, fp, r1, lsl #28
    6b1c:	00037200 	andeq	r7, r3, r0, lsl #4
    6b20:	004fe800 	subeq	lr, pc, r0, lsl #16
    6b24:	00034208 	andeq	r4, r3, r8, lsl #4
    6b28:	0013b500 	andseq	fp, r3, r0, lsl #10
    6b2c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    6b30:	0000022c 	andeq	r0, r0, ip, lsr #4
    6b34:	65050402 	strvs	r0, [r5, #-1026]	; 0x402
    6b38:	02000002 	andeq	r0, r0, #2
    6b3c:	00820502 	addeq	r0, r2, r2, lsl #10
    6b40:	01020000 	mrseq	r0, (UNDEF: 2)
    6b44:	00019606 	andeq	r9, r1, r6, lsl #12
    6b48:	33750300 	cmncc	r5, #0, 6
    6b4c:	27020032 	smladxcs	r2, r2, r0, r0
    6b50:	0000004c 	andeq	r0, r0, ip, asr #32
    6b54:	27070402 	strcs	r0, [r7, -r2, lsl #8]
    6b58:	03000002 	movweq	r0, #2
    6b5c:	00363175 	eorseq	r3, r6, r5, ror r1
    6b60:	005e2802 	subseq	r2, lr, r2, lsl #16
    6b64:	02020000 	andeq	r0, r2, #0
    6b68:	00025207 	andeq	r5, r2, r7, lsl #4
    6b6c:	38750300 	ldmdacc	r5!, {r8, r9}^
    6b70:	6f290200 	svcvs	0x00290200
    6b74:	02000000 	andeq	r0, r0, #0
    6b78:	01940801 	orrseq	r0, r4, r1, lsl #16
    6b7c:	0d040000 	stceq	0, cr0, [r4, #-0]
    6b80:	02000000 	andeq	r0, r0, #0
    6b84:	0000812f 	andeq	r8, r0, pc, lsr #2
    6b88:	004c0500 	subeq	r0, ip, r0, lsl #10
    6b8c:	d9040000 	stmdble	r4, {}	; <UNPREDICTABLE>
    6b90:	02000001 	andeq	r0, r0, #1
    6b94:	00009130 	andeq	r9, r0, r0, lsr r1
    6b98:	005e0500 	subseq	r0, lr, r0, lsl #10
    6b9c:	01060000 	mrseq	r0, (UNDEF: 6)
    6ba0:	00ab3902 	adceq	r3, fp, r2, lsl #18
    6ba4:	05070000 	streq	r0, [r7, #-0]
    6ba8:	00000013 	andeq	r0, r0, r3, lsl r0
    6bac:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    6bb0:	04000100 	streq	r0, [r0], #-256	; 0x100
    6bb4:	00000b87 	andeq	r0, r0, r7, lsl #23
    6bb8:	00963902 	addseq	r3, r6, r2, lsl #18
    6bbc:	8d040000 	stchi	0, cr0, [r4, #-0]
    6bc0:	0200001a 	andeq	r0, r0, #26
    6bc4:	00009639 	andeq	r9, r0, r9, lsr r6
    6bc8:	02010600 	andeq	r0, r1, #0, 12
    6bcc:	0000d63b 	andeq	sp, r0, fp, lsr r6
    6bd0:	0a8e0700 	beq	fe3887d8 <SCS_BASE+0x1e37a7d8>
    6bd4:	07000000 	streq	r0, [r0, -r0]
    6bd8:	00000c12 	andeq	r0, r0, r2, lsl ip
    6bdc:	5c040001 	stcpl	0, cr0, [r4], {1}
    6be0:	02000009 	andeq	r0, r0, #9
    6be4:	0000c13b 	andeq	ip, r0, fp, lsr r1
    6be8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    6bec:	0000033b 	andeq	r0, r0, fp, lsr r3
    6bf0:	38031c09 	stmdacc	r3, {r0, r3, sl, fp, ip}
    6bf4:	0001a602 	andeq	sl, r1, r2, lsl #12
    6bf8:	52530a00 	subspl	r0, r3, #0, 20
    6bfc:	023a0300 	eorseq	r0, sl, #0, 6
    6c00:	00000086 	andeq	r0, r0, r6, lsl #1
    6c04:	02a90b00 	adceq	r0, r9, #0, 22
    6c08:	3b030000 	blcc	c6c10 <__Stack_Size+0xc6810>
    6c0c:	00005302 	andeq	r5, r0, r2, lsl #6
    6c10:	440a0200 	strmi	r0, [sl], #-512	; 0x200
    6c14:	3c030052 	stccc	0, cr0, [r3], {82}	; 0x52
    6c18:	00008602 	andeq	r8, r0, r2, lsl #12
    6c1c:	b30b0400 	movwlt	r0, #46080	; 0xb400
    6c20:	03000002 	movweq	r0, #2
    6c24:	0053023d 	subseq	r0, r3, sp, lsr r2
    6c28:	0a060000 	beq	186c30 <__Stack_Size+0x186830>
    6c2c:	00525242 	subseq	r5, r2, r2, asr #4
    6c30:	86023e03 	strhi	r3, [r2], -r3, lsl #28
    6c34:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    6c38:	00008c0b 	andeq	r8, r0, fp, lsl #24
    6c3c:	023f0300 	eorseq	r0, pc, #0, 6
    6c40:	00000053 	andeq	r0, r0, r3, asr r0
    6c44:	52430a0a 	subpl	r0, r3, #40960	; 0xa000
    6c48:	40030031 	andmi	r0, r3, r1, lsr r0
    6c4c:	00008602 	andeq	r8, r0, r2, lsl #12
    6c50:	960b0c00 	strls	r0, [fp], -r0, lsl #24
    6c54:	03000000 	movweq	r0, #0
    6c58:	00530241 	subseq	r0, r3, r1, asr #4
    6c5c:	0a0e0000 	beq	386c64 <__Stack_Size+0x386864>
    6c60:	00325243 	eorseq	r5, r2, r3, asr #4
    6c64:	86024203 	strhi	r4, [r2], -r3, lsl #4
    6c68:	10000000 	andne	r0, r0, r0
    6c6c:	0000a00b 	andeq	sl, r0, fp
    6c70:	02430300 	subeq	r0, r3, #0, 6
    6c74:	00000053 	andeq	r0, r0, r3, asr r0
    6c78:	52430a12 	subpl	r0, r3, #73728	; 0x12000
    6c7c:	44030033 	strmi	r0, [r3], #-51	; 0x33
    6c80:	00008602 	andeq	r8, r0, r2, lsl #12
    6c84:	e10b1400 	tst	fp, r0, lsl #8
    6c88:	03000002 	movweq	r0, #2
    6c8c:	00530245 	subseq	r0, r3, r5, asr #4
    6c90:	0b160000 	bleq	586c98 <__Stack_Size+0x586898>
    6c94:	00000cdf 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6c98:	86024603 	strhi	r4, [r2], -r3, lsl #12
    6c9c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    6ca0:	0000b50b 	andeq	fp, r0, fp, lsl #10
    6ca4:	02470300 	subeq	r0, r7, #0, 6
    6ca8:	00000053 	andeq	r0, r0, r3, asr r0
    6cac:	260c001a 			; <UNDEFINED> instruction: 0x260c001a
    6cb0:	0300000d 	movweq	r0, #13
    6cb4:	00e80248 	rsceq	r0, r8, r8, asr #4
    6cb8:	100d0000 	andne	r0, sp, r0
    6cbc:	02031a04 	andeq	r1, r3, #4, 20	; 0x4000
    6cc0:	6d0e0000 	stcvs	0, cr0, [lr, #-0]
    6cc4:	0400000d 	streq	r0, [r0], #-13
    6cc8:	0000411c 	andeq	r4, r0, ip, lsl r1
    6ccc:	5c0e0000 	stcpl	0, cr0, [lr], {-0}
    6cd0:	0400000d 	streq	r0, [r0], #-13
    6cd4:	0000531d 	andeq	r5, r0, sp, lsl r3
    6cd8:	340e0400 	strcc	r0, [lr], #-1024	; 0x400
    6cdc:	0400000d 	streq	r0, [r0], #-13
    6ce0:	0000531e 	andeq	r5, r0, lr, lsl r3
    6ce4:	850e0600 	strhi	r0, [lr, #-1536]	; 0x600
    6ce8:	0400000d 	streq	r0, [r0], #-13
    6cec:	0000531f 	andeq	r5, r0, pc, lsl r3
    6cf0:	dd0e0800 	stcle	8, cr0, [lr, #-0]
    6cf4:	0400000d 	streq	r0, [r0], #-13
    6cf8:	00005320 	andeq	r5, r0, r0, lsr #6
    6cfc:	c30e0a00 	movwgt	r0, #59904	; 0xea00
    6d00:	0400000d 	streq	r0, [r0], #-13
    6d04:	00005321 	andeq	r5, r0, r1, lsr #6
    6d08:	04000c00 	streq	r0, [r0], #-3072	; 0xc00
    6d0c:	00000d97 	muleq	r0, r7, sp
    6d10:	01b22204 			; <UNDEFINED> instruction: 0x01b22204
    6d14:	080d0000 	stmdaeq	sp, {}	; <UNPREDICTABLE>
    6d18:	02472504 	subeq	r2, r7, #4, 10	; 0x1000000
    6d1c:	700e0000 	andvc	r0, lr, r0
    6d20:	0400002a 	streq	r0, [r0], #-42	; 0x2a
    6d24:	00005327 	andeq	r5, r0, r7, lsr #6
    6d28:	1e0e0000 	cdpne	0, 0, cr0, cr14, cr0, {0}
    6d2c:	0400002b 	streq	r0, [r0], #-43	; 0x2b
    6d30:	00005328 	andeq	r5, r0, r8, lsr #6
    6d34:	a60e0200 	strge	r0, [lr], -r0, lsl #4
    6d38:	04000028 	streq	r0, [r0], #-40	; 0x28
    6d3c:	00005329 	andeq	r5, r0, r9, lsr #6
    6d40:	300e0400 	andcc	r0, lr, r0, lsl #8
    6d44:	0400002b 	streq	r0, [r0], #-43	; 0x2b
    6d48:	0000532a 	andeq	r5, r0, sl, lsr #6
    6d4c:	04000600 	streq	r0, [r0], #-1536	; 0x600
    6d50:	000028df 	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    6d54:	020e2b04 	andeq	r2, lr, #4, 22	; 0x1000
    6d58:	140d0000 	strne	r0, [sp], #-0
    6d5c:	02971905 	addseq	r1, r7, #81920	; 0x14000
    6d60:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
    6d64:	0500001c 	streq	r0, [r0, #-28]
    6d68:	0000411b 	andeq	r4, r0, fp, lsl r1
    6d6c:	ec0e0000 	stc	0, cr0, [lr], {-0}
    6d70:	0500001a 	streq	r0, [r0, #-26]
    6d74:	0000411c 	andeq	r4, r0, ip, lsl r1
    6d78:	860e0400 	strhi	r0, [lr], -r0, lsl #8
    6d7c:	0500001c 	streq	r0, [r0, #-28]
    6d80:	0000411d 	andeq	r4, r0, sp, lsl r1
    6d84:	4a0e0800 	bmi	388d8c <__Stack_Size+0x38898c>
    6d88:	0500001c 	streq	r0, [r0, #-28]
    6d8c:	0000411e 	andeq	r4, r0, lr, lsl r1
    6d90:	b20e0c00 	andlt	r0, lr, #0, 24
    6d94:	0500001b 	streq	r0, [r0, #-27]
    6d98:	0000411f 	andeq	r4, r0, pc, lsl r1
    6d9c:	04001000 	streq	r1, [r0], #-0
    6da0:	00001ab4 			; <UNDEFINED> instruction: 0x00001ab4
    6da4:	02522005 	subseq	r2, r2, #5
    6da8:	0b0f0000 	bleq	3c6db0 <__Stack_Size+0x3c69b0>
    6dac:	0100000e 	tsteq	r0, lr
    6db0:	004fe85a 	subeq	lr, pc, sl, asr r8	; <UNPREDICTABLE>
    6db4:	00009408 	andeq	r9, r0, r8, lsl #8
    6db8:	729c0100 	addsvc	r0, ip, #0, 2
    6dbc:	10000003 	andne	r0, r0, r3
    6dc0:	00002a22 	andeq	r2, r0, r2, lsr #20
    6dc4:	03725a01 	cmneq	r2, #4096	; 0x1000
    6dc8:	3e4a0000 	cdpcc	0, 4, cr0, cr10, cr0, {0}
    6dcc:	1c110000 	ldcne	0, cr0, [r1], {-0}
    6dd0:	e3080050 	movw	r0, #32848	; 0x8050
    6dd4:	e0000009 	and	r0, r0, r9
    6dd8:	12000002 	andne	r0, r0, #2
    6ddc:	31015101 	tstcc	r1, r1, lsl #2
    6de0:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    6de4:	0040000a 	subeq	r0, r0, sl
    6de8:	00502a13 	subseq	r2, r0, r3, lsl sl
    6dec:	0009e308 	andeq	lr, r9, r8, lsl #6
    6df0:	0002fa00 	andeq	pc, r2, r0, lsl #20
    6df4:	51011200 	mrspl	r1, R9_usr
    6df8:	01123001 	tsteq	r2, r1
    6dfc:	000a0350 	andeq	r0, sl, r0, asr r3
    6e00:	34110040 	ldrcc	r0, [r1], #-64	; 0x40
    6e04:	fa080050 	blx	206f4c <__Stack_Size+0x206b4c>
    6e08:	14000009 	strne	r0, [r0], #-9
    6e0c:	12000003 	andne	r0, r0, #3
    6e10:	31015101 	tstcc	r1, r1, lsl #2
    6e14:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    6e18:	00243d40 	eoreq	r3, r4, r0, asr #26
    6e1c:	00504411 	subseq	r4, r0, r1, lsl r4
    6e20:	0009fa08 	andeq	pc, r9, r8, lsl #20
    6e24:	00032e00 	andeq	r2, r3, r0, lsl #28
    6e28:	51011200 	mrspl	r1, R9_usr
    6e2c:	01123101 	tsteq	r2, r1, lsl #2
    6e30:	3e400350 	mcrcc	3, 2, r0, cr0, cr0, {2}
    6e34:	54110024 	ldrpl	r0, [r1], #-36	; 0x24
    6e38:	fa080050 	blx	206f80 <__Stack_Size+0x206b80>
    6e3c:	48000009 	stmdami	r0, {r0, r3}
    6e40:	12000003 	andne	r0, r0, #3
    6e44:	31015101 	tstcc	r1, r1, lsl #2
    6e48:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    6e4c:	00243f40 	eoreq	r3, r4, r0, asr #30
    6e50:	00506411 	subseq	r6, r0, r1, lsl r4
    6e54:	0009fa08 	andeq	pc, r9, r8, lsl #20
    6e58:	00036200 	andeq	r6, r3, r0, lsl #4
    6e5c:	51011200 	mrspl	r1, R9_usr
    6e60:	01123101 	tsteq	r2, r1, lsl #2
    6e64:	40400350 	submi	r0, r0, r0, asr r3
    6e68:	72140024 	andsvc	r0, r4, #36	; 0x24
    6e6c:	fa080050 	blx	206fb4 <__Stack_Size+0x206bb4>
    6e70:	12000009 	andne	r0, r0, #9
    6e74:	30015101 	andcc	r5, r1, r1, lsl #2
    6e78:	04150000 	ldreq	r0, [r5], #-0
    6e7c:	000001a6 	andeq	r0, r0, r6, lsr #3
    6e80:	000d040f 	andeq	r0, sp, pc, lsl #8
    6e84:	7c8c0100 	stfvcs	f0, [ip], {0}
    6e88:	88080050 	stmdahi	r8, {r4, r6}
    6e8c:	01000000 	mrseq	r0, (UNDEF: 0)
    6e90:	0004159c 	muleq	r4, ip, r5
    6e94:	2a221000 	bcs	88ae9c <__Stack_Size+0x88aa9c>
    6e98:	8c010000 	stchi	0, cr0, [r1], {-0}
    6e9c:	00000372 	andeq	r0, r0, r2, ror r3
    6ea0:	00003eda 	ldrdeq	r3, [r0], -sl
    6ea4:	002a2910 	eoreq	r2, sl, r0, lsl r9
    6ea8:	158c0100 	strne	r0, [ip, #256]	; 0x100
    6eac:	06000004 	streq	r0, [r0], -r4
    6eb0:	1600003f 			; <UNDEFINED> instruction: 0x1600003f
    6eb4:	0000139f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    6eb8:	00418e01 	subeq	r8, r1, r1, lsl #28
    6ebc:	3f320000 	svccc	0x00320000
    6ec0:	3c160000 	ldccc	0, cr0, [r6], {-0}
    6ec4:	01000029 	tsteq	r0, r9, lsr #32
    6ec8:	0000418e 	andeq	r4, r0, lr, lsl #3
    6ecc:	00405400 	subeq	r5, r0, r0, lsl #8
    6ed0:	28971600 	ldmcs	r7, {r9, sl, ip}
    6ed4:	8f010000 	svchi	0x00010000
    6ed8:	00000041 	andeq	r0, r0, r1, asr #32
    6edc:	000040cd 	andeq	r4, r0, sp, asr #1
    6ee0:	002aaf16 	eoreq	sl, sl, r6, lsl pc
    6ee4:	41900100 	orrsmi	r0, r0, r0, lsl #2
    6ee8:	46000000 	strmi	r0, [r0], -r0
    6eec:	16000041 	strne	r0, [r0], -r1, asr #32
    6ef0:	000029d2 	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    6ef4:	00419101 	subeq	r9, r1, r1, lsl #2
    6ef8:	3eda0000 	cdpcc	0, 13, cr0, cr10, cr0, {0}
    6efc:	dd170000 	ldcle	0, cr0, [r7, #-0]
    6f00:	01000029 	tsteq	r0, r9, lsr #32
    6f04:	00029792 	muleq	r2, r2, r7
    6f08:	5c910200 	lfmpl	f0, 4, [r1], {0}
    6f0c:	0050c418 	subseq	ip, r0, r8, lsl r4
    6f10:	000a1108 	andeq	r1, sl, r8, lsl #2
    6f14:	50011200 	andpl	r1, r1, r0, lsl #4
    6f18:	005c9102 	subseq	r9, ip, r2, lsl #2
    6f1c:	03041500 	movweq	r1, #17664	; 0x4500
    6f20:	0f000002 	svceq	0x00000002
    6f24:	00000e5a 	andeq	r0, r0, sl, asr lr
    6f28:	5104e801 	tstpl	r4, r1, lsl #16
    6f2c:	00160800 	andseq	r0, r6, r0, lsl #16
    6f30:	9c010000 	stcls	0, cr0, [r1], {-0}
    6f34:	0000043e 	andeq	r0, r0, lr, lsr r4
    6f38:	002a2919 	eoreq	r2, sl, r9, lsl r9
    6f3c:	15e80100 	strbne	r0, [r8, #256]!	; 0x100
    6f40:	01000004 	tsteq	r0, r4
    6f44:	eb0f0050 	bl	3c708c <__Stack_Size+0x3c6c8c>
    6f48:	0100002a 	tsteq	r0, sl, lsr #32
    6f4c:	00511aff 	ldrsheq	r1, [r1], #-175	; 0xffffff51
    6f50:	00002008 	andeq	r2, r0, r8
    6f54:	809c0100 	addshi	r0, ip, r0, lsl #2
    6f58:	19000004 	stmdbne	r0, {r2}
    6f5c:	00002a22 	andeq	r2, r0, r2, lsr #20
    6f60:	0372ff01 	cmneq	r2, #1, 30
    6f64:	50010000 	andpl	r0, r1, r0
    6f68:	00299910 	eoreq	r9, r9, r0, lsl r9
    6f6c:	80ff0100 	rscshi	r0, pc, r0, lsl #2
    6f70:	6e000004 	cdpvs	0, 0, cr0, cr0, cr4, {0}
    6f74:	1a000042 	bne	7084 <__Stack_Size+0x6c84>
    6f78:	0000139f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    6f7c:	41010101 	tstmi	r1, r1, lsl #2
    6f80:	8f000000 	svchi	0x00000000
    6f84:	00000042 	andeq	r0, r0, r2, asr #32
    6f88:	02470415 	subeq	r0, r7, #352321536	; 0x15000000
    6f8c:	bc1b0000 	ldclt	0, cr0, [fp], {-0}
    6f90:	01000029 	tsteq	r0, r9, lsr #32
    6f94:	513a0123 	teqpl	sl, r3, lsr #2
    6f98:	000c0800 	andeq	r0, ip, r0, lsl #16
    6f9c:	9c010000 	stcls	0, cr0, [r1], {-0}
    6fa0:	000004ab 	andeq	r0, r0, fp, lsr #9
    6fa4:	0029991c 	eoreq	r9, r9, ip, lsl r9
    6fa8:	01230100 	teqeq	r3, r0, lsl #2
    6fac:	00000480 	andeq	r0, r0, r0, lsl #9
    6fb0:	1b005001 	blne	1afbc <__Stack_Size+0x1abbc>
    6fb4:	00000d43 	andeq	r0, r0, r3, asr #26
    6fb8:	46013701 	strmi	r3, [r1], -r1, lsl #14
    6fbc:	18080051 	stmdane	r8, {r0, r4, r6}
    6fc0:	01000000 	mrseq	r0, (UNDEF: 0)
    6fc4:	0004de9c 	muleq	r4, ip, lr
    6fc8:	2a221c00 	bcs	88dfd0 <__Stack_Size+0x88dbd0>
    6fcc:	37010000 	strcc	r0, [r1, -r0]
    6fd0:	00037201 	andeq	r7, r3, r1, lsl #4
    6fd4:	1c500100 	ldfnee	f0, [r0], {-0}
    6fd8:	00001016 	andeq	r1, r0, r6, lsl r0
    6fdc:	d6013701 	strle	r3, [r1], -r1, lsl #14
    6fe0:	01000000 	mrseq	r0, (UNDEF: 0)
    6fe4:	a91b0051 	ldmdbge	fp, {r0, r4, r6}
    6fe8:	0100000d 	tsteq	r0, sp
    6fec:	515e0162 	cmppl	lr, r2, ror #2
    6ff0:	00300800 	eorseq	r0, r0, r0, lsl #16
    6ff4:	9c010000 	stcls	0, cr0, [r1], {-0}
    6ff8:	00000561 	andeq	r0, r0, r1, ror #10
    6ffc:	002a221d 	eoreq	r2, sl, sp, lsl r2
    7000:	01620100 	cmneq	r2, r0, lsl #2
    7004:	00000372 	andeq	r0, r0, r2, ror r3
    7008:	000042c9 	andeq	r4, r0, r9, asr #5
    700c:	0029241d 	eoreq	r2, r9, sp, lsl r4
    7010:	01620100 	cmneq	r2, r0, lsl #2
    7014:	00000053 	andeq	r0, r0, r3, asr r0
    7018:	00004302 	andeq	r4, r0, r2, lsl #6
    701c:	0010161c 	andseq	r1, r0, ip, lsl r6
    7020:	01620100 	cmneq	r2, r0, lsl #2
    7024:	000000d6 	ldrdeq	r0, [r0], -r6
    7028:	621a5201 	andsvs	r5, sl, #268435456	; 0x10000000
    702c:	0100002b 	tsteq	r0, fp, lsr #32
    7030:	00410164 	subeq	r0, r1, r4, ror #2
    7034:	43230000 	teqmi	r3, #0
    7038:	491a0000 	ldmdbmi	sl, {}	; <UNPREDICTABLE>
    703c:	0100002a 	tsteq	r0, sl, lsr #32
    7040:	00410164 	subeq	r0, r1, r4, ror #2
    7044:	43420000 	movtmi	r0, #8192	; 0x2000
    7048:	291a0000 	ldmdbcs	sl, {}	; <UNPREDICTABLE>
    704c:	0100002b 	tsteq	r0, fp, lsr #32
    7050:	00410164 	subeq	r0, r1, r4, ror #2
    7054:	43690000 	cmnmi	r9, #0
    7058:	d21e0000 	andsle	r0, lr, #0
    705c:	01000029 	tsteq	r0, r9, lsr #32
    7060:	00410165 	subeq	r0, r1, r5, ror #2
    7064:	50010000 	andpl	r0, r1, r0
    7068:	29171b00 	ldmdbcs	r7, {r8, r9, fp, ip}
    706c:	9d010000 	stcls	0, cr0, [r1, #-0]
    7070:	00518e01 	subseq	r8, r1, r1, lsl #28
    7074:	00001208 	andeq	r1, r0, r8, lsl #4
    7078:	a49c0100 	ldrge	r0, [ip], #256	; 0x100
    707c:	1c000005 	stcne	0, cr0, [r0], {5}
    7080:	00002a22 	andeq	r2, r0, r2, lsr #20
    7084:	72019d01 	andvc	r9, r1, #1, 26	; 0x40
    7088:	01000003 	tsteq	r0, r3
    708c:	29af1d50 	stmibcs	pc!, {r4, r6, r8, sl, fp, ip}	; <UNPREDICTABLE>
    7090:	9d010000 	stcls	0, cr0, [r1, #-0]
    7094:	00005301 	andeq	r5, r0, r1, lsl #6
    7098:	00439300 	subeq	r9, r3, r0, lsl #6
    709c:	10161c00 	andsne	r1, r6, r0, lsl #24
    70a0:	9d010000 	stcls	0, cr0, [r1, #-0]
    70a4:	0000d601 	andeq	sp, r0, r1, lsl #12
    70a8:	00520100 	subseq	r0, r2, r0, lsl #2
    70ac:	0029ee1b 	eoreq	lr, r9, fp, lsl lr
    70b0:	01bc0100 			; <UNDEFINED> instruction: 0x01bc0100
    70b4:	080051a0 	stmdaeq	r0, {r5, r7, r8, ip, lr}
    70b8:	00000016 	andeq	r0, r0, r6, lsl r0
    70bc:	05d99c01 	ldrbeq	r9, [r9, #3073]	; 0xc01
    70c0:	221c0000 	andscs	r0, ip, #0
    70c4:	0100002a 	tsteq	r0, sl, lsr #32
    70c8:	037201bc 	cmneq	r2, #188, 2	; 0x2f
    70cc:	50010000 	andpl	r0, r1, r0
    70d0:	002a3a1d 	eoreq	r3, sl, sp, lsl sl
    70d4:	01bc0100 			; <UNDEFINED> instruction: 0x01bc0100
    70d8:	00000065 	andeq	r0, r0, r5, rrx
    70dc:	000043cd 	andeq	r4, r0, sp, asr #7
    70e0:	2afb1b00 	bcs	ffecdce8 <SCS_BASE+0x1febfce8>
    70e4:	d5010000 	strle	r0, [r1, #-0]
    70e8:	0051b601 	subseq	fp, r1, r1, lsl #12
    70ec:	00001608 	andeq	r1, r0, r8, lsl #12
    70f0:	0e9c0100 	fmleqe	f0, f4, f0
    70f4:	1c000006 	stcne	0, cr0, [r0], {6}
    70f8:	00002a22 	andeq	r2, r0, r2, lsr #20
    70fc:	7201d501 	andvc	sp, r1, #4194304	; 0x400000
    7100:	01000003 	tsteq	r0, r3
    7104:	290a1d50 	stmdbcs	sl, {r4, r6, r8, sl, fp, ip}
    7108:	d5010000 	strle	r0, [r1, #-0]
    710c:	00005301 	andeq	r5, r0, r1, lsl #6
    7110:	0043ee00 	subeq	lr, r3, r0, lsl #28
    7114:	7c1b0000 	ldcvc	0, cr0, [fp], {-0}
    7118:	0100002a 	tsteq	r0, sl, lsr #32
    711c:	51cc01ea 	bicpl	r0, ip, sl, ror #3
    7120:	00180800 	andseq	r0, r8, r0, lsl #16
    7124:	9c010000 	stcls	0, cr0, [r1], {-0}
    7128:	00000641 	andeq	r0, r0, r1, asr #12
    712c:	002a221c 	eoreq	r2, sl, ip, lsl r2
    7130:	01ea0100 	mvneq	r0, r0, lsl #2
    7134:	00000372 	andeq	r0, r0, r2, ror r3
    7138:	161c5001 	ldrne	r5, [ip], -r1
    713c:	01000010 	tsteq	r0, r0, lsl r0
    7140:	00d601ea 	sbcseq	r0, r6, sl, ror #3
    7144:	51010000 	mrspl	r0, (UNDEF: 1)
    7148:	296d1b00 	stmdbcs	sp!, {r8, r9, fp, ip}^
    714c:	0a010000 	beq	47154 <__Stack_Size+0x46d54>
    7150:	0051e402 	subseq	lr, r1, r2, lsl #8
    7154:	00001608 	andeq	r1, r0, r8, lsl #12
    7158:	769c0100 	ldrvc	r0, [ip], r0, lsl #2
    715c:	1c000006 	stcne	0, cr0, [r0], {6}
    7160:	00002a22 	andeq	r2, r0, r2, lsr #20
    7164:	72020a01 	andvc	r0, r2, #4096	; 0x1000
    7168:	01000003 	tsteq	r0, r3
    716c:	28c41d50 	stmiacs	r4, {r4, r6, r8, sl, fp, ip}^
    7170:	0a010000 	beq	47178 <__Stack_Size+0x46d78>
    7174:	00005302 	andeq	r5, r0, r2, lsl #6
    7178:	00440f00 	subeq	r0, r4, r0, lsl #30
    717c:	a21b0000 	andsge	r0, fp, #0
    7180:	0100002a 	tsteq	r0, sl, lsr #32
    7184:	51fa021f 	mvnspl	r0, pc, lsl r2
    7188:	00180800 	andseq	r0, r8, r0, lsl #16
    718c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7190:	000006a9 	andeq	r0, r0, r9, lsr #13
    7194:	002a221c 	eoreq	r2, sl, ip, lsl r2
    7198:	021f0100 	andseq	r0, pc, #0, 2
    719c:	00000372 	andeq	r0, r0, r2, ror r3
    71a0:	161c5001 	ldrne	r5, [ip], -r1
    71a4:	01000010 	tsteq	r0, r0, lsl r0
    71a8:	00d6021f 	sbcseq	r0, r6, pc, lsl r2
    71ac:	51010000 	mrspl	r0, (UNDEF: 1)
    71b0:	0d4d1b00 	vstreq	d17, [sp, #-0]
    71b4:	3b010000 	blcc	471bc <__Stack_Size+0x46dbc>
    71b8:	00521202 	subseq	r1, r2, r2, lsl #4
    71bc:	00000808 	andeq	r0, r0, r8, lsl #16
    71c0:	de9c0100 	fmllee	f0, f4, f0
    71c4:	1c000006 	stcne	0, cr0, [r0], {6}
    71c8:	00002a22 	andeq	r2, r0, r2, lsr #20
    71cc:	72023b01 	andvc	r3, r2, #1024	; 0x400
    71d0:	01000003 	tsteq	r0, r3
    71d4:	11911d50 	orrsne	r1, r1, r0, asr sp
    71d8:	3b010000 	blcc	471e0 <__Stack_Size+0x46de0>
    71dc:	00005302 	andeq	r5, r0, r2, lsl #6
    71e0:	00443000 	subeq	r3, r4, r0
    71e4:	481f0000 	ldmdami	pc, {}	; <UNPREDICTABLE>
    71e8:	0100000e 	tsteq	r0, lr
    71ec:	0053024e 	subseq	r0, r3, lr, asr #4
    71f0:	521a0000 	andspl	r0, sl, #0
    71f4:	00080800 	andeq	r0, r8, r0, lsl #16
    71f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    71fc:	00000709 	andeq	r0, r0, r9, lsl #14
    7200:	002a221d 	eoreq	r2, sl, sp, lsl r2
    7204:	024e0100 	subeq	r0, lr, #0, 2
    7208:	00000372 	andeq	r0, r0, r2, ror r3
    720c:	00004451 	andeq	r4, r0, r1, asr r4
    7210:	2a121b00 	bcs	48de18 <__Stack_Size+0x48da18>
    7214:	60010000 	andvs	r0, r1, r0
    7218:	00522202 	subseq	r2, r2, r2, lsl #4
    721c:	00000c08 	andeq	r0, r0, r8, lsl #24
    7220:	2e9c0100 	fmlcse	f0, f4, f0
    7224:	1c000007 	stcne	0, cr0, [r0], {7}
    7228:	00002a22 	andeq	r2, r0, r2, lsr #20
    722c:	72026001 	andvc	r6, r2, #1
    7230:	01000003 	tsteq	r0, r3
    7234:	ff1b0050 			; <UNDEFINED> instruction: 0xff1b0050
    7238:	01000029 	tsteq	r0, r9, lsr #32
    723c:	522e0273 	eorpl	r0, lr, #805306375	; 0x30000007
    7240:	00120800 	andseq	r0, r2, r0, lsl #16
    7244:	9c010000 	stcls	0, cr0, [r1], {-0}
    7248:	00000763 	andeq	r0, r0, r3, ror #14
    724c:	002a221c 	eoreq	r2, sl, ip, lsl r2
    7250:	02730100 	rsbseq	r0, r3, #0, 2
    7254:	00000372 	andeq	r0, r0, r2, ror r3
    7258:	5d1d5001 	ldcpl	0, cr5, [sp, #-4]
    725c:	01000029 	tsteq	r0, r9, lsr #32
    7260:	00650273 	rsbeq	r0, r5, r3, ror r2
    7264:	44720000 	ldrbtmi	r0, [r2], #-0
    7268:	1b000000 	blne	7270 <__Stack_Size+0x6e70>
    726c:	000028b1 			; <UNDEFINED> instruction: 0x000028b1
    7270:	40028901 	andmi	r8, r2, r1, lsl #18
    7274:	12080052 	andne	r0, r8, #82	; 0x52
    7278:	01000000 	mrseq	r0, (UNDEF: 0)
    727c:	0007989c 	muleq	r7, ip, r8
    7280:	2a221c00 	bcs	88e288 <__Stack_Size+0x88de88>
    7284:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    7288:	00037202 	andeq	r7, r3, r2, lsl #4
    728c:	1d500100 	ldfnee	f0, [r0, #-0]
    7290:	00002b0e 	andeq	r2, r0, lr, lsl #22
    7294:	65028901 	strvs	r8, [r2, #-2305]	; 0x901
    7298:	93000000 	movwls	r0, #0
    729c:	00000044 	andeq	r0, r0, r4, asr #32
    72a0:	002ad81b 	eoreq	sp, sl, fp, lsl r8
    72a4:	029f0100 	addseq	r0, pc, #0, 2
    72a8:	08005252 	stmdaeq	r0, {r1, r4, r6, r9, ip, lr}
    72ac:	00000018 	andeq	r0, r0, r8, lsl r0
    72b0:	07cb9c01 	strbeq	r9, [fp, r1, lsl #24]
    72b4:	221c0000 	andscs	r0, ip, #0
    72b8:	0100002a 	tsteq	r0, sl, lsr #32
    72bc:	0372029f 	cmneq	r2, #-268435447	; 0xf0000009
    72c0:	50010000 	andpl	r0, r1, r0
    72c4:	0010161c 	andseq	r1, r0, ip, lsl r6
    72c8:	029f0100 	addseq	r0, pc, #0, 2
    72cc:	000000d6 	ldrdeq	r0, [r0], -r6
    72d0:	1b005101 	blne	1b6dc <__Stack_Size+0x1b2dc>
    72d4:	00002ac1 	andeq	r2, r0, r1, asr #21
    72d8:	6a02bc01 	bvs	b62e4 <__Stack_Size+0xb5ee4>
    72dc:	18080052 	stmdane	r8, {r1, r4, r6}
    72e0:	01000000 	mrseq	r0, (UNDEF: 0)
    72e4:	0007fe9c 	muleq	r7, ip, lr
    72e8:	2a221c00 	bcs	88e2f0 <__Stack_Size+0x88def0>
    72ec:	bc010000 	stclt	0, cr0, [r1], {-0}
    72f0:	00037202 	andeq	r7, r3, r2, lsl #4
    72f4:	1c500100 	ldfnee	f0, [r0], {-0}
    72f8:	00001016 	andeq	r1, r0, r6, lsl r0
    72fc:	d602bc01 	strle	fp, [r2], -r1, lsl #24
    7300:	01000000 	mrseq	r0, (UNDEF: 0)
    7304:	f61b0051 			; <UNDEFINED> instruction: 0xf61b0051
    7308:	01000028 	tsteq	r0, r8, lsr #32
    730c:	528202d9 	addpl	r0, r2, #-1879048179	; 0x9000000d
    7310:	00180800 	andseq	r0, r8, r0, lsl #16
    7314:	9c010000 	stcls	0, cr0, [r1], {-0}
    7318:	00000831 	andeq	r0, r0, r1, lsr r8
    731c:	002a221c 	eoreq	r2, sl, ip, lsl r2
    7320:	02d90100 	sbcseq	r0, r9, #0, 2
    7324:	00000372 	andeq	r0, r0, r2, ror r3
    7328:	161c5001 	ldrne	r5, [ip], -r1
    732c:	01000010 	tsteq	r0, r0, lsl r0
    7330:	00d602d9 	ldrsbeq	r0, [r6], #41	; 0x29
    7334:	51010000 	mrspl	r0, (UNDEF: 1)
    7338:	2a5f1b00 	bcs	17cdf40 <__Stack_Size+0x17cdb40>
    733c:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    7340:	00529a02 	subseq	r9, r2, r2, lsl #20
    7344:	00001608 	andeq	r1, r0, r8, lsl #12
    7348:	669c0100 	ldrvs	r0, [ip], r0, lsl #2
    734c:	1c000008 	stcne	0, cr0, [r0], {8}
    7350:	00002a22 	andeq	r2, r0, r2, lsr #20
    7354:	7202f801 	andvc	pc, r2, #65536	; 0x10000
    7358:	01000003 	tsteq	r0, r3
    735c:	292d1d50 	pushcs	{r4, r6, r8, sl, fp, ip}
    7360:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    7364:	00005302 	andeq	r5, r0, r2, lsl #6
    7368:	0044b400 	subeq	fp, r4, r0, lsl #8
    736c:	941b0000 	ldrls	r0, [fp], #-0
    7370:	0100002a 	tsteq	r0, sl, lsr #32
    7374:	52b0030d 	adcspl	r0, r0, #872415232	; 0x34000000
    7378:	00180800 	andseq	r0, r8, r0, lsl #16
    737c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7380:	00000899 	muleq	r0, r9, r8
    7384:	002a221c 	eoreq	r2, sl, ip, lsl r2
    7388:	030d0100 	movweq	r0, #53504	; 0xd100
    738c:	00000372 	andeq	r0, r0, r2, ror r3
    7390:	161c5001 	ldrne	r5, [ip], -r1
    7394:	01000010 	tsteq	r0, r0, lsl r0
    7398:	00d6030d 	sbcseq	r0, r6, sp, lsl #6
    739c:	51010000 	mrspl	r0, (UNDEF: 1)
    73a0:	0e201f00 	cdpeq	15, 2, cr1, cr0, cr0, {0}
    73a4:	35010000 	strcc	r0, [r1, #-0]
    73a8:	0000ab03 	andeq	sl, r0, r3, lsl #22
    73ac:	0052c800 	subseq	ip, r2, r0, lsl #16
    73b0:	00000c08 	andeq	r0, r0, r8, lsl #24
    73b4:	e29c0100 	adds	r0, ip, #0, 2
    73b8:	1d000008 	stcne	0, cr0, [r0, #-32]	; 0xffffffe0
    73bc:	00002a22 	andeq	r2, r0, r2, lsr #20
    73c0:	72033501 	andvc	r3, r3, #4194304	; 0x400000
    73c4:	d5000003 	strle	r0, [r0, #-3]
    73c8:	1c000044 	stcne	0, cr0, [r0], {68}	; 0x44
    73cc:	0000298e 	andeq	r2, r0, lr, lsl #19
    73d0:	53033501 	movwpl	r3, #13569	; 0x3501
    73d4:	01000000 	mrseq	r0, (UNDEF: 0)
    73d8:	10a51a51 	adcne	r1, r5, r1, asr sl
    73dc:	37010000 	strcc	r0, [r1, -r0]
    73e0:	0000ab03 	andeq	sl, r0, r3, lsl #22
    73e4:	0044f600 	subeq	pc, r4, r0, lsl #12
    73e8:	4f1b0000 	svcmi	0x001b0000
    73ec:	0100002a 	tsteq	r0, sl, lsr #32
    73f0:	52d40369 	sbcspl	r0, r4, #-1543503871	; 0xa4000001
    73f4:	00080800 	andeq	r0, r8, r0, lsl #16
    73f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    73fc:	00000917 	andeq	r0, r0, r7, lsl r9
    7400:	002a221c 	eoreq	r2, sl, ip, lsl r2
    7404:	03690100 	cmneq	r9, #0, 2
    7408:	00000372 	andeq	r0, r0, r2, ror r3
    740c:	8e1d5001 	cdphi	0, 1, cr5, cr13, cr1, {0}
    7410:	01000029 	tsteq	r0, r9, lsr #32
    7414:	00530369 	subseq	r0, r3, r9, ror #6
    7418:	451e0000 	ldrmi	r0, [lr, #-0]
    741c:	1f000000 	svcne	0x00000000
    7420:	00000de8 	andeq	r0, r0, r8, ror #27
    7424:	b6038a01 	strlt	r8, [r3], -r1, lsl #20
    7428:	dc000000 	stcle	0, cr0, [r0], {-0}
    742c:	40080052 	andmi	r0, r8, r2, asr r0
    7430:	01000000 	mrseq	r0, (UNDEF: 0)
    7434:	0009929c 	muleq	r9, ip, r2
    7438:	2a221d00 	bcs	88e840 <__Stack_Size+0x88e440>
    743c:	8a010000 	bhi	47444 <__Stack_Size+0x47044>
    7440:	00037203 	andeq	r7, r3, r3, lsl #4
    7444:	00453f00 	subeq	r3, r5, r0, lsl #30
    7448:	29241d00 	stmdbcs	r4!, {r8, sl, fp, ip}
    744c:	8a010000 	bhi	47454 <__Stack_Size+0x47054>
    7450:	00005303 	andeq	r5, r0, r3, lsl #6
    7454:	00457900 	subeq	r7, r5, r0, lsl #18
    7458:	2a481a00 	bcs	120dc60 <__Stack_Size+0x120d860>
    745c:	8c010000 	stchi	0, cr0, [r1], {-0}
    7460:	00004103 	andeq	r4, r0, r3, lsl #2
    7464:	0045a500 	subeq	sl, r5, r0, lsl #10
    7468:	2b291a00 	blcs	a4dc70 <__Stack_Size+0xa4d870>
    746c:	8c010000 	stchi	0, cr0, [r1], {-0}
    7470:	00004103 	andeq	r4, r0, r3, lsl #2
    7474:	00460600 	subeq	r0, r6, r0, lsl #12
    7478:	2b621a00 	blcs	188dc80 <__Stack_Size+0x188d880>
    747c:	8c010000 	stchi	0, cr0, [r1], {-0}
    7480:	00004103 	andeq	r4, r0, r3, lsl #2
    7484:	00464e00 	subeq	r4, r6, r0, lsl #28
    7488:	10a51a00 	adcne	r1, r5, r0, lsl #20
    748c:	8d010000 	stchi	0, cr0, [r1, #-0]
    7490:	0000b603 	andeq	fp, r0, r3, lsl #12
    7494:	00466d00 	subeq	r6, r6, r0, lsl #26
    7498:	451b0000 	ldrmi	r0, [fp, #-0]
    749c:	01000029 	tsteq	r0, r9, lsr #32
    74a0:	531c03da 	tstpl	ip, #1744830467	; 0x68000003
    74a4:	000e0800 	andeq	r0, lr, r0, lsl #16
    74a8:	9c010000 	stcls	0, cr0, [r1], {-0}
    74ac:	000009e3 	andeq	r0, r0, r3, ror #19
    74b0:	002a221c 	eoreq	r2, sl, ip, lsl r2
    74b4:	03da0100 	bicseq	r0, sl, #0, 2
    74b8:	00000372 	andeq	r0, r0, r2, ror r3
    74bc:	241d5001 	ldrcs	r5, [sp], #-1
    74c0:	01000029 	tsteq	r0, r9, lsr #32
    74c4:	005303da 	ldrsbeq	r0, [r3], #-58	; 0xffffffc6
    74c8:	468c0000 	strmi	r0, [ip], r0
    74cc:	481a0000 	ldmdami	sl, {}	; <UNPREDICTABLE>
    74d0:	0100002a 	tsteq	r0, sl, lsr #32
    74d4:	005303dc 	ldrsbeq	r0, [r3], #-60	; 0xffffffc4
    74d8:	46ad0000 	strtmi	r0, [sp], r0
    74dc:	29200000 	stmdbcs	r0!, {}	; <UNPREDICTABLE>
    74e0:	0100002b 	tsteq	r0, fp, lsr #32
    74e4:	005303dc 	ldrsbeq	r0, [r3], #-60	; 0xffffffc4
    74e8:	21000000 	mrscs	r0, (UNDEF: 0)
    74ec:	000013c9 	andeq	r1, r0, r9, asr #7
    74f0:	fa011405 	blx	4c50c <__Stack_Size+0x4c10c>
    74f4:	22000009 	andcs	r0, r0, #9
    74f8:	00000041 	andeq	r0, r0, r1, asr #32
    74fc:	0000d622 	andeq	sp, r0, r2, lsr #12
    7500:	03210000 	teqeq	r1, #0
    7504:	0500001a 	streq	r0, [r0, #-26]
    7508:	0a110115 	beq	447964 <__Stack_Size+0x447564>
    750c:	41220000 	teqmi	r2, r0
    7510:	22000000 	andcs	r0, r0, #0
    7514:	000000d6 	ldrdeq	r0, [r0], -r6
    7518:	1cb52100 	ldfnes	f2, [r5]
    751c:	10050000 	andne	r0, r5, r0
    7520:	000a2301 	andeq	r2, sl, r1, lsl #6
    7524:	0a232200 	beq	8cfd2c <__Stack_Size+0x8cf92c>
    7528:	15000000 	strne	r0, [r0, #-0]
    752c:	00029704 	andeq	r9, r2, r4, lsl #14
    7530:	00960000 	addseq	r0, r6, r0
    7534:	00020000 	andeq	r0, r2, r0
    7538:	00001958 	andeq	r1, r0, r8, asr r9
    753c:	15a20104 	strne	r0, [r2, #260]!	; 0x104
    7540:	532c0000 	teqpl	ip, #0
    7544:	539a0800 	orrspl	r0, sl, #0, 16
    7548:	74730800 	ldrbtvc	r0, [r3], #-2048	; 0x800
    754c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    7550:	5f783031 	svcpl	0x00783031
    7554:	2f62696c 	svccs	0x0062696c
    7558:	2f637273 	svccs	0x00637273
    755c:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
    7560:	336d7865 	cmncc	sp, #6619136	; 0x650000
    7564:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    7568:	732e6f72 	teqvc	lr, #456	; 0x1c8
    756c:	6f682f00 	svcvs	0x00682f00
    7570:	632f656d 	teqvs	pc, #457179136	; 0x1b400000
    7574:	73697268 	cmnvc	r9, #104, 4	; 0x80000006
    7578:	6e616974 	mcrvs	9, 3, r6, cr1, cr4, {3}
    757c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
    7580:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
    7584:	4d2f7374 	stcmi	3, cr7, [pc, #-464]!	; 73bc <__Stack_Size+0x6fbc>
    7588:	6c75646f 	cfldrdvs	mvd6, [r5], #-444	; 0xfffffe44
    758c:	52207261 	eorpl	r7, r0, #268435462	; 0x10000006
    7590:	746f626f 	strbtvc	r6, [pc], #-623	; 7598 <__Stack_Size+0x7198>
    7594:	2f736369 	svccs	0x00736369
    7598:	5f336d43 	svcpl	0x00336d43
    759c:	6b736174 	blvs	1cdfb74 <__Stack_Size+0x1cdf774>
    75a0:	68572f31 	ldmdavs	r7, {r0, r4, r5, r8, r9, sl, fp, sp}^
    75a4:	656c6565 	strbvs	r6, [ip, #-1381]!	; 0x565
    75a8:	626f5264 	rsbvs	r5, pc, #100, 4	; 0x40000006
    75ac:	6552746f 	ldrbvs	r7, [r2, #-1135]	; 0x46f
    75b0:	65746f6d 	ldrbvs	r6, [r4, #-3949]!	; 0xf6d
    75b4:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
    75b8:	566c6f72 	uqsub16pl	r6, ip, r2
    75bc:	4e470031 	mcrmi	0, 2, r0, cr7, cr1, {1}
    75c0:	53412055 	movtpl	r2, #4181	; 0x1055
    75c4:	322e3220 	eorcc	r3, lr, #32, 4
    75c8:	80010034 	andhi	r0, r1, r4, lsr r0
    75cc:	00000113 	andeq	r0, r0, r3, lsl r1
    75d0:	196c0004 	stmdbne	ip!, {r2}^
    75d4:	01040000 	mrseq	r0, (UNDEF: 4)
    75d8:	00000038 	andeq	r0, r0, r8, lsr r0
    75dc:	002ba501 	eoreq	sl, fp, r1, lsl #10
    75e0:	00037200 	andeq	r7, r3, r0, lsl #4
    75e4:	00539c00 	subseq	r9, r3, r0, lsl #24
    75e8:	00005008 	andeq	r5, r0, r8
    75ec:	00164600 	andseq	r4, r6, r0, lsl #12
    75f0:	05040200 	streq	r0, [r4, #-512]	; 0x200
    75f4:	00000265 	andeq	r0, r0, r5, ror #4
    75f8:	82050202 	andhi	r0, r5, #536870912	; 0x20000000
    75fc:	02000000 	andeq	r0, r0, #0
    7600:	01960601 	orrseq	r0, r6, r1, lsl #12
    7604:	04020000 	streq	r0, [r2], #-0
    7608:	00022707 	andeq	r2, r2, r7, lsl #14
    760c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    7610:	00000252 	andeq	r0, r0, r2, asr r2
    7614:	94080102 	strls	r0, [r8], #-258	; 0x102
    7618:	02000001 	andeq	r0, r0, #1
    761c:	033b0704 	teqeq	fp, #4, 14	; 0x100000
    7620:	7a030000 	bvc	c7628 <__Stack_Size+0xc7228>
    7624:	0100002b 	tsteq	r0, fp, lsr #32
    7628:	00539c91 			; <UNDEFINED> instruction: 0x00539c91
    762c:	00005008 	andeq	r5, r0, r8
    7630:	939c0100 	orrsls	r0, ip, #0, 2
    7634:	04000000 	streq	r0, [r0], #-0
    7638:	00002bd7 	ldrdeq	r2, [r0], -r7
    763c:	00939301 	addseq	r9, r3, r1, lsl #6
    7640:	46d40000 	ldrbmi	r0, [r4], r0
    7644:	88040000 	stmdahi	r4, {}	; <UNPREDICTABLE>
    7648:	0100002b 	tsteq	r0, fp, lsr #32
    764c:	00009393 	muleq	r0, r3, r3
    7650:	00470300 	subeq	r0, r7, r0, lsl #6
    7654:	53d00500 	bicspl	r0, r0, #0, 10
    7658:	01040800 	tsteq	r4, r0, lsl #16
    765c:	06000000 	streq	r0, [r0], -r0
    7660:	00003a04 	andeq	r3, r0, r4, lsl #20
    7664:	2b900700 	blcs	fe40926c <SCS_BASE+0x1e3fb26c>
    7668:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    766c:	0000003a 	andeq	r0, r0, sl, lsr r0
    7670:	002b7307 	eoreq	r7, fp, r7, lsl #6
    7674:	3a1b0100 	bcc	6c7a7c <__Stack_Size+0x6c767c>
    7678:	07000000 	streq	r0, [r0, -r0]
    767c:	00002b9e 	muleq	r0, lr, fp
    7680:	003a1d01 	eorseq	r1, sl, r1, lsl #26
    7684:	de070000 	cdple	0, 0, cr0, cr7, cr0, {0}
    7688:	0100002b 	tsteq	r0, fp, lsr #32
    768c:	00003a20 	andeq	r3, r0, r0, lsr #20
    7690:	2b980700 	blcs	fe609298 <SCS_BASE+0x1e5fb298>
    7694:	22010000 	andcs	r0, r1, #0
    7698:	0000003a 	andeq	r0, r0, sl, lsr r0
    769c:	002b6b08 	eoreq	r6, fp, r8, lsl #22
    76a0:	09250100 	stmdbeq	r5!, {r8}
    76a4:	000000e7 	andeq	r0, r0, r7, ror #1
    76a8:	000000e7 	andeq	r0, r0, r7, ror #1
    76ac:	00004f0a 	andeq	r4, r0, sl, lsl #30
    76b0:	06004c00 	streq	r4, [r0], -r0, lsl #24
    76b4:	0000ed04 	andeq	lr, r0, r4, lsl #26
    76b8:	ca0c0b00 	bgt	30a2c0 <__Stack_Size+0x309ec0>
    76bc:	0100002b 	tsteq	r0, fp, lsr #32
    76c0:	0000ff39 	andeq	pc, r0, r9, lsr pc	; <UNPREDICTABLE>
    76c4:	00030500 	andeq	r0, r3, r0, lsl #10
    76c8:	0d080030 	stceq	0, cr0, [r8, #-192]	; 0xffffff40
    76cc:	000000d7 	ldrdeq	r0, [r0], -r7
    76d0:	00007d0e 	andeq	r7, r0, lr, lsl #26
    76d4:	0f2c0100 	svceq	0x002c0100
    76d8:	0f000001 	svceq	0x00000001
    76dc:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    76e0:	Address 0x00000000000076e0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
       c:	10011117 	andne	r1, r1, r7, lsl r1
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <__Stack_Size+0x2bfcac>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	16030000 	strne	r0, [r3], -r0
      20:	3a080300 	bcc	200c28 <__Stack_Size+0x200828>
      24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      28:	04000013 	streq	r0, [r0], #-19
      2c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
      30:	0b3b0b3a 	bleq	ec2d20 <__Stack_Size+0xec2920>
      34:	00001349 	andeq	r1, r0, r9, asr #6
      38:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
      3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
      40:	0b0b0104 	bleq	2c0458 <__Stack_Size+0x2c0058>
      44:	0b3b0b3a 	bleq	ec2d34 <__Stack_Size+0xec2934>
      48:	00001301 	andeq	r1, r0, r1, lsl #6
      4c:	03002807 	movweq	r2, #2055	; 0x807
      50:	000d1c0e 	andeq	r1, sp, lr, lsl #24
      54:	00280800 	eoreq	r0, r8, r0, lsl #16
      58:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
      5c:	13090000 	movwne	r0, #36864	; 0x9000
      60:	3a0b0b01 	bcc	2c2c6c <__Stack_Size+0x2c286c>
      64:	01053b0b 	tsteq	r5, fp, lsl #22
      68:	0a000013 	beq	bc <_Minimum_Stack_Size-0x44>
      6c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
      70:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      74:	0b381349 	bleq	e04da0 <__Stack_Size+0xe049a0>
      78:	0d0b0000 	stceq	0, cr0, [fp, #-0]
      7c:	3a0e0300 	bcc	380c84 <__Stack_Size+0x380884>
      80:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      84:	000b3813 	andeq	r3, fp, r3, lsl r8
      88:	00160c00 	andseq	r0, r6, r0, lsl #24
      8c:	0b3a0e03 	bleq	e838a0 <__Stack_Size+0xe834a0>
      90:	1349053b 	movtne	r0, #38203	; 0x953b
      94:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
      98:	03193f01 	tsteq	r9, #1, 30
      9c:	3b0b3a0e 	blcc	2ce8dc <__Stack_Size+0x2ce4dc>
      a0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
      a4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
      a8:	97184006 	ldrls	r4, [r8, -r6]
      ac:	13011942 	movwne	r1, #6466	; 0x1942
      b0:	890e0000 	stmdbhi	lr, {}	; <UNPREDICTABLE>
      b4:	11000182 	smlabbne	r0, r2, r1, r0
      b8:	00133101 	andseq	r3, r3, r1, lsl #2
      bc:	82890f00 	addhi	r0, r9, #0, 30
      c0:	01110101 	tsteq	r1, r1, lsl #2
      c4:	13011331 	movwne	r1, #4913	; 0x1331
      c8:	8a100000 	bhi	4000d0 <__Stack_Size+0x3ffcd0>
      cc:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
      d0:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
      d4:	24110000 	ldrcs	r0, [r1], #-0
      d8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
      dc:	0008030b 	andeq	r0, r8, fp, lsl #6
      e0:	012e1200 	teqeq	lr, r0, lsl #4
      e4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
      e8:	0b3b0b3a 	bleq	ec2dd8 <__Stack_Size+0xec29d8>
      ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
      f0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
      f4:	00130119 	andseq	r0, r3, r9, lsl r1
      f8:	82891300 	addhi	r1, r9, #0, 6
      fc:	01110101 	tsteq	r1, r1, lsl #2
     100:	00001331 	andeq	r1, r0, r1, lsr r3
     104:	3f002e14 	svccc	0x00002e14
     108:	3a0e0319 	bcc	380d74 <__Stack_Size+0x380974>
     10c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     110:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     114:	97184006 	ldrls	r4, [r8, -r6]
     118:	00001942 	andeq	r1, r0, r2, asr #18
     11c:	03003415 	movweq	r3, #1045	; 0x415
     120:	3b0b3a0e 	blcc	2ce960 <__Stack_Size+0x2ce560>
     124:	3f13490b 	svccc	0x0013490b
     128:	00193c19 	andseq	r3, r9, r9, lsl ip
     12c:	01011600 	tsteq	r1, r0, lsl #12
     130:	13011349 	movwne	r1, #4937	; 0x1349
     134:	21170000 	tstcs	r7, r0
     138:	2f134900 	svccs	0x00134900
     13c:	1800000b 	stmdane	r0, {r0, r1, r3}
     140:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     144:	0b3b0b3a 	bleq	ec2e34 <__Stack_Size+0xec2a34>
     148:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     14c:	00001802 	andeq	r1, r0, r2, lsl #16
     150:	03003419 	movweq	r3, #1049	; 0x419
     154:	3b0b3a08 	blcc	2ce97c <__Stack_Size+0x2ce57c>
     158:	3f13490b 	svccc	0x0013490b
     15c:	00180219 	andseq	r0, r8, r9, lsl r2
     160:	002e1a00 	eoreq	r1, lr, r0, lsl #20
     164:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     168:	0b3b0b3a 	bleq	ec2e58 <__Stack_Size+0xec2a58>
     16c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     170:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
     174:	03193f01 	tsteq	r9, #1, 30
     178:	3b0b3a0e 	blcc	2ce9b8 <__Stack_Size+0x2ce5b8>
     17c:	3c19270b 	ldccc	7, cr2, [r9], {11}
     180:	00130119 	andseq	r0, r3, r9, lsl r1
     184:	00051c00 	andeq	r1, r5, r0, lsl #24
     188:	00001349 	andeq	r1, r0, r9, asr #6
     18c:	3f012e1d 	svccc	0x00012e1d
     190:	3a0e0319 	bcc	380dfc <__Stack_Size+0x3809fc>
     194:	3c0b3b0b 	stccc	11, cr3, [fp], {11}
     198:	00130119 	andseq	r0, r3, r9, lsl r1
     19c:	00181e00 	andseq	r1, r8, r0, lsl #28
     1a0:	0f1f0000 	svceq	0x001f0000
     1a4:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     1a8:	20000013 	andcs	r0, r0, r3, lsl r0
     1ac:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     1b0:	0b3a0e03 	bleq	e839c4 <__Stack_Size+0xe835c4>
     1b4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     1b8:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     1bc:	00001301 	andeq	r1, r0, r1, lsl #6
     1c0:	01110100 	tsteq	r1, r0, lsl #2
     1c4:	0b130e25 	bleq	4c3a60 <__Stack_Size+0x4c3660>
     1c8:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     1cc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     1d0:	00001710 	andeq	r1, r0, r0, lsl r7
     1d4:	0b002402 	bleq	91e4 <__Stack_Size+0x8de4>
     1d8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     1dc:	0300000e 	movweq	r0, #14
     1e0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     1e4:	0b3a0e03 	bleq	e839f8 <__Stack_Size+0xe835f8>
     1e8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     1ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
     1f0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     1f4:	04000019 	streq	r0, [r0], #-25
     1f8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     1fc:	0b3a0e03 	bleq	e83a10 <__Stack_Size+0xe83610>
     200:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     204:	06120111 			; <UNDEFINED> instruction: 0x06120111
     208:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     20c:	00130119 	andseq	r0, r3, r9, lsl r1
     210:	012e0500 	teqeq	lr, r0, lsl #10
     214:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     218:	0b3b0b3a 	bleq	ec2f08 <__Stack_Size+0xec2b08>
     21c:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     220:	00001301 	andeq	r1, r0, r1, lsl #6
     224:	00001806 	andeq	r1, r0, r6, lsl #16
     228:	82890700 	addhi	r0, r9, #0, 14
     22c:	01110001 	tsteq	r1, r1
     230:	31194295 			; <UNDEFINED> instruction: 0x31194295
     234:	08000013 	stmdaeq	r0, {r0, r1, r4}
     238:	0b0b0024 	bleq	2c02d0 <__Stack_Size+0x2bfed0>
     23c:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     240:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
     244:	03193f00 	tsteq	r9, #0, 30
     248:	3b0b3a0e 	blcc	2cea88 <__Stack_Size+0x2ce688>
     24c:	11192705 	tstne	r9, r5, lsl #14
     250:	40061201 	andmi	r1, r6, r1, lsl #4
     254:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     258:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
     25c:	03193f01 	tsteq	r9, #1, 30
     260:	3b0b3a0e 	blcc	2ceaa0 <__Stack_Size+0x2ce6a0>
     264:	11192705 	tstne	r9, r5, lsl #14
     268:	40061201 	andmi	r1, r6, r1, lsl #4
     26c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     270:	00001301 	andeq	r1, r0, r1, lsl #6
     274:	3f012e0b 	svccc	0x00012e0b
     278:	3a0e0319 	bcc	380ee4 <__Stack_Size+0x380ae4>
     27c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     280:	01193c13 	tsteq	r9, r3, lsl ip
     284:	0c000013 	stceq	0, cr0, [r0], {19}
     288:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     28c:	0b3a0e03 	bleq	e83aa0 <__Stack_Size+0xe836a0>
     290:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     294:	0000193c 	andeq	r1, r0, ip, lsr r9
     298:	3f012e0d 	svccc	0x00012e0d
     29c:	3a0e0319 	bcc	380f08 <__Stack_Size+0x380b08>
     2a0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     2a4:	00193c13 	andseq	r3, r9, r3, lsl ip
     2a8:	11010000 	mrsne	r0, (UNDEF: 1)
     2ac:	130e2501 	movwne	r2, #58625	; 0xe501
     2b0:	1b0e030b 	blne	380ee4 <__Stack_Size+0x380ae4>
     2b4:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     2b8:	00171006 	andseq	r1, r7, r6
     2bc:	00240200 	eoreq	r0, r4, r0, lsl #4
     2c0:	0b3e0b0b 	bleq	f82ef4 <__Stack_Size+0xf82af4>
     2c4:	00000e03 	andeq	r0, r0, r3, lsl #28
     2c8:	03001603 	movweq	r1, #1539	; 0x603
     2cc:	3b0b3a08 	blcc	2ceaf4 <__Stack_Size+0x2ce6f4>
     2d0:	0013490b 	andseq	r4, r3, fp, lsl #18
     2d4:	00160400 	andseq	r0, r6, r0, lsl #8
     2d8:	0b3a0e03 	bleq	e83aec <__Stack_Size+0xe836ec>
     2dc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     2e0:	35050000 	strcc	r0, [r5, #-0]
     2e4:	00134900 	andseq	r4, r3, r0, lsl #18
     2e8:	01040600 	tsteq	r4, r0, lsl #12
     2ec:	0b3a0b0b 	bleq	e82f20 <__Stack_Size+0xe82b20>
     2f0:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     2f4:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
     2f8:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     2fc:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     300:	08030028 	stmdaeq	r3, {r3, r5}
     304:	00000d1c 	andeq	r0, r0, ip, lsl sp
     308:	0b011309 	bleq	44f34 <__Stack_Size+0x44b34>
     30c:	3b0b3a0b 	blcc	2ceb40 <__Stack_Size+0x2ce740>
     310:	00130105 	andseq	r0, r3, r5, lsl #2
     314:	000d0a00 	andeq	r0, sp, r0, lsl #20
     318:	0b3a0803 	bleq	e8232c <__Stack_Size+0xe81f2c>
     31c:	1349053b 	movtne	r0, #38203	; 0x953b
     320:	00000b38 	andeq	r0, r0, r8, lsr fp
     324:	03000d0b 	movweq	r0, #3339	; 0xd0b
     328:	3b0b3a0e 	blcc	2ceb68 <__Stack_Size+0x2ce768>
     32c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     330:	0c00000b 	stceq	0, cr0, [r0], {11}
     334:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     338:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     33c:	00001349 	andeq	r1, r0, r9, asr #6
     340:	0b01130d 	bleq	44f7c <__Stack_Size+0x44b7c>
     344:	3b0b3a0b 	blcc	2ceb78 <__Stack_Size+0x2ce778>
     348:	0013010b 	andseq	r0, r3, fp, lsl #2
     34c:	000d0e00 	andeq	r0, sp, r0, lsl #28
     350:	0b3a0e03 	bleq	e83b64 <__Stack_Size+0xe83764>
     354:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     358:	00000b38 	andeq	r0, r0, r8, lsr fp
     35c:	3f012e0f 	svccc	0x00012e0f
     360:	3a0e0319 	bcc	380fcc <__Stack_Size+0x380bcc>
     364:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     368:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     36c:	97184006 	ldrls	r4, [r8, -r6]
     370:	13011942 	movwne	r1, #6466	; 0x1942
     374:	34100000 	ldrcc	r0, [r0], #-0
     378:	3a0e0300 	bcc	380f80 <__Stack_Size+0x380b80>
     37c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     380:	00170213 	andseq	r0, r7, r3, lsl r2
     384:	82891100 	addhi	r1, r9, #0, 2
     388:	01110001 	tsteq	r1, r1
     38c:	00001331 	andeq	r1, r0, r1, lsr r3
     390:	01828912 	orreq	r8, r2, r2, lsl r9
     394:	31011101 	tstcc	r1, r1, lsl #2
     398:	00130113 	andseq	r0, r3, r3, lsl r1
     39c:	828a1300 	addhi	r1, sl, #0, 6
     3a0:	18020001 	stmdane	r2, {r0}
     3a4:	00184291 	mulseq	r8, r1, r2
     3a8:	82891400 	addhi	r1, r9, #0, 8
     3ac:	01110101 	tsteq	r1, r1, lsl #2
     3b0:	31194295 			; <UNDEFINED> instruction: 0x31194295
     3b4:	00130113 	andseq	r0, r3, r3, lsl r1
     3b8:	00341500 	eorseq	r1, r4, r0, lsl #10
     3bc:	0b3a0e03 	bleq	e83bd0 <__Stack_Size+0xe837d0>
     3c0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     3c4:	00001802 	andeq	r1, r0, r2, lsl #16
     3c8:	01828916 	orreq	r8, r2, r6, lsl r9
     3cc:	31011101 	tstcc	r1, r1, lsl #2
     3d0:	17000013 	smladne	r0, r3, r0, r0
     3d4:	01018289 	smlabbeq	r1, r9, r2, r8
     3d8:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     3dc:	00133119 	andseq	r3, r3, r9, lsl r1
     3e0:	002e1800 	eoreq	r1, lr, r0, lsl #16
     3e4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     3e8:	0b3b0b3a 	bleq	ec30d8 <__Stack_Size+0xec2cd8>
     3ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
     3f0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     3f4:	19000019 	stmdbne	r0, {r0, r3, r4}
     3f8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     3fc:	0b3a0e03 	bleq	e83c10 <__Stack_Size+0xe83810>
     400:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     404:	0000193c 	andeq	r1, r0, ip, lsr r9
     408:	3f012e1a 	svccc	0x00012e1a
     40c:	3a0e0319 	bcc	381078 <__Stack_Size+0x380c78>
     410:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     414:	01193c19 	tsteq	r9, r9, lsl ip
     418:	1b000013 	blne	46c <__Stack_Size+0x6c>
     41c:	13490005 	movtne	r0, #36869	; 0x9005
     420:	2e1c0000 	cdpcs	0, 1, cr0, cr12, cr0, {0}
     424:	03193f00 	tsteq	r9, #0, 30
     428:	3b0b3a0e 	blcc	2cec68 <__Stack_Size+0x2ce868>
     42c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     430:	00193c13 	andseq	r3, r9, r3, lsl ip
     434:	012e1d00 	teqeq	lr, r0, lsl #26
     438:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     43c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     440:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     444:	00001301 	andeq	r1, r0, r1, lsl #6
     448:	3f012e1e 	svccc	0x00012e1e
     44c:	3a0e0319 	bcc	3810b8 <__Stack_Size+0x380cb8>
     450:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     454:	3c134919 	ldccc	9, cr4, [r3], {25}
     458:	00130119 	andseq	r0, r3, r9, lsl r1
     45c:	002e1f00 	eoreq	r1, lr, r0, lsl #30
     460:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     464:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     468:	13491927 	movtne	r1, #39207	; 0x9927
     46c:	0000193c 	andeq	r1, r0, ip, lsr r9
     470:	0b000f20 	bleq	40f8 <__Stack_Size+0x3cf8>
     474:	0013490b 	andseq	r4, r3, fp, lsl #18
     478:	012e2100 	teqeq	lr, r0, lsl #2
     47c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     480:	0b3b0b3a 	bleq	ec3170 <__Stack_Size+0xec2d70>
     484:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     488:	01000000 	mrseq	r0, (UNDEF: 0)
     48c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     490:	0e030b13 	vmoveq.32	d3[0], r0
     494:	01110e1b 	tsteq	r1, fp, lsl lr
     498:	17100612 			; <UNDEFINED> instruction: 0x17100612
     49c:	24020000 	strcs	r0, [r2], #-0
     4a0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     4a4:	000e030b 	andeq	r0, lr, fp, lsl #6
     4a8:	00160300 	andseq	r0, r6, r0, lsl #6
     4ac:	0b3a0803 	bleq	e824c0 <__Stack_Size+0xe820c0>
     4b0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     4b4:	16040000 	strne	r0, [r4], -r0
     4b8:	3a0e0300 	bcc	3810c0 <__Stack_Size+0x380cc0>
     4bc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     4c0:	05000013 	streq	r0, [r0, #-19]
     4c4:	13490035 	movtne	r0, #36917	; 0x9035
     4c8:	04060000 	streq	r0, [r6], #-0
     4cc:	3a0b0b01 	bcc	2c30d8 <__Stack_Size+0x2c2cd8>
     4d0:	010b3b0b 	tsteq	fp, fp, lsl #22
     4d4:	07000013 	smladeq	r0, r3, r0, r0
     4d8:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     4dc:	00000d1c 	andeq	r0, r0, ip, lsl sp
     4e0:	03002808 	movweq	r2, #2056	; 0x808
     4e4:	000d1c08 	andeq	r1, sp, r8, lsl #24
     4e8:	01130900 	tsteq	r3, r0, lsl #18
     4ec:	0b3a0b0b 	bleq	e83120 <__Stack_Size+0xe82d20>
     4f0:	1301053b 	movwne	r0, #5435	; 0x153b
     4f4:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     4f8:	3a080300 	bcc	201100 <__Stack_Size+0x200d00>
     4fc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     500:	000b3813 	andeq	r3, fp, r3, lsl r8
     504:	000d0b00 	andeq	r0, sp, r0, lsl #22
     508:	0b3a0e03 	bleq	e83d1c <__Stack_Size+0xe8391c>
     50c:	1349053b 	movtne	r0, #38203	; 0x953b
     510:	00000b38 	andeq	r0, r0, r8, lsr fp
     514:	0300160c 	movweq	r1, #1548	; 0x60c
     518:	3b0b3a0e 	blcc	2ced58 <__Stack_Size+0x2ce958>
     51c:	00134905 	andseq	r4, r3, r5, lsl #18
     520:	01130d00 	tsteq	r3, r0, lsl #26
     524:	0b3a0b0b 	bleq	e83158 <__Stack_Size+0xe82d58>
     528:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     52c:	0d0e0000 	stceq	0, cr0, [lr, #-0]
     530:	3a0e0300 	bcc	381138 <__Stack_Size+0x380d38>
     534:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     538:	000b3813 	andeq	r3, fp, r3, lsl r8
     53c:	012e0f00 	teqeq	lr, r0, lsl #30
     540:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     544:	0b3b0b3a 	bleq	ec3234 <__Stack_Size+0xec2e34>
     548:	01111927 	tsteq	r1, r7, lsr #18
     54c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     550:	01194297 			; <UNDEFINED> instruction: 0x01194297
     554:	10000013 	andne	r0, r0, r3, lsl r0
     558:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     55c:	0b3b0b3a 	bleq	ec324c <__Stack_Size+0xec2e4c>
     560:	17021349 	strne	r1, [r2, -r9, asr #6]
     564:	89110000 	ldmdbhi	r1, {}	; <UNPREDICTABLE>
     568:	11010182 	smlabbne	r1, r2, r1, r0
     56c:	01133101 	tsteq	r3, r1, lsl #2
     570:	12000013 	andne	r0, r0, #19
     574:	0001828a 	andeq	r8, r1, sl, lsl #5
     578:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     57c:	13000018 	movwne	r0, #24
     580:	01018289 	smlabbeq	r1, r9, r2, r8
     584:	13310111 	teqne	r1, #1073741828	; 0x40000004
     588:	89140000 	ldmdbhi	r4, {}	; <UNPREDICTABLE>
     58c:	11000182 	smlabbne	r0, r2, r1, r0
     590:	00133101 	andseq	r3, r3, r1, lsl #2
     594:	000f1500 	andeq	r1, pc, r0, lsl #10
     598:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     59c:	05160000 	ldreq	r0, [r6, #-0]
     5a0:	3a080300 	bcc	2011a8 <__Stack_Size+0x200da8>
     5a4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     5a8:	00170213 	andseq	r0, r7, r3, lsl r2
     5ac:	00341700 	eorseq	r1, r4, r0, lsl #14
     5b0:	0b3a0803 	bleq	e825c4 <__Stack_Size+0xe821c4>
     5b4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     5b8:	00001702 	andeq	r1, r0, r2, lsl #14
     5bc:	0b002418 	bleq	9624 <__Stack_Size+0x9224>
     5c0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     5c4:	19000008 	stmdbne	r0, {r3}
     5c8:	00018289 	andeq	r8, r1, r9, lsl #5
     5cc:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     5d0:	00133119 	andseq	r3, r3, r9, lsl r1
     5d4:	012e1a00 	teqeq	lr, r0, lsl #20
     5d8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     5dc:	0b3b0b3a 	bleq	ec32cc <__Stack_Size+0xec2ecc>
     5e0:	0b201927 	bleq	806a84 <__Stack_Size+0x806684>
     5e4:	00001301 	andeq	r1, r0, r1, lsl #6
     5e8:	0300051b 	movweq	r0, #1307	; 0x51b
     5ec:	3b0b3a0e 	blcc	2cee2c <__Stack_Size+0x2cea2c>
     5f0:	0013490b 	andseq	r4, r3, fp, lsl #18
     5f4:	012e1c00 	teqeq	lr, r0, lsl #24
     5f8:	01111331 	tsteq	r1, r1, lsr r3
     5fc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     600:	01194297 			; <UNDEFINED> instruction: 0x01194297
     604:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
     608:	13310005 	teqne	r1, #5
     60c:	00001702 	andeq	r1, r0, r2, lsl #14
     610:	0182891e 	orreq	r8, r2, lr, lsl r9
     614:	95011101 	strls	r1, [r1, #-257]	; 0x101
     618:	13311942 	teqne	r1, #1081344	; 0x108000
     61c:	341f0000 	ldrcc	r0, [pc], #-0	; 624 <__Stack_Size+0x224>
     620:	3a0e0300 	bcc	381228 <__Stack_Size+0x380e28>
     624:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     628:	00180213 	andseq	r0, r8, r3, lsl r2
     62c:	011d2000 	tsteq	sp, r0
     630:	01111331 	tsteq	r1, r1, lsr r3
     634:	0b580612 	bleq	1601e84 <__Stack_Size+0x1601a84>
     638:	13010b59 	movwne	r0, #7001	; 0x1b59
     63c:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
     640:	03193f01 	tsteq	r9, #1, 30
     644:	3b0b3a0e 	blcc	2cee84 <__Stack_Size+0x2cea84>
     648:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
     64c:	97184006 	ldrls	r4, [r8, -r6]
     650:	13011942 	movwne	r1, #6466	; 0x1942
     654:	34220000 	strtcc	r0, [r2], #-0
     658:	3a0e0300 	bcc	381260 <__Stack_Size+0x380e60>
     65c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     660:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     664:	23000018 	movwcs	r0, #24
     668:	13490101 	movtne	r0, #37121	; 0x9101
     66c:	00001301 	andeq	r1, r0, r1, lsl #6
     670:	49002124 	stmdbmi	r0, {r2, r5, r8, sp}
     674:	000b2f13 	andeq	r2, fp, r3, lsl pc
     678:	012e2500 	teqeq	lr, r0, lsl #10
     67c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     680:	0b3b0b3a 	bleq	ec3370 <__Stack_Size+0xec2f70>
     684:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     688:	00001301 	andeq	r1, r0, r1, lsl #6
     68c:	49000526 	stmdbmi	r0, {r1, r2, r5, r8, sl}
     690:	27000013 	smladcs	r0, r3, r0, r0
     694:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     698:	0b3a0e03 	bleq	e83eac <__Stack_Size+0xe83aac>
     69c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     6a0:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     6a4:	00001301 	andeq	r1, r0, r1, lsl #6
     6a8:	3f012e28 	svccc	0x00012e28
     6ac:	3a0e0319 	bcc	381318 <__Stack_Size+0x380f18>
     6b0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     6b4:	3c134919 	ldccc	9, cr4, [r3], {25}
     6b8:	00000019 	andeq	r0, r0, r9, lsl r0
     6bc:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     6c0:	030b130e 	movweq	r1, #45838	; 0xb30e
     6c4:	110e1b0e 	tstne	lr, lr, lsl #22
     6c8:	10061201 	andne	r1, r6, r1, lsl #4
     6cc:	02000017 	andeq	r0, r0, #23
     6d0:	0b0b0024 	bleq	2c0768 <__Stack_Size+0x2c0368>
     6d4:	0e030b3e 	vmoveq.16	d3[0], r0
     6d8:	16030000 	strne	r0, [r3], -r0
     6dc:	3a080300 	bcc	2012e4 <__Stack_Size+0x200ee4>
     6e0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     6e4:	04000013 	streq	r0, [r0], #-19
     6e8:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     6ec:	0b3b0b3a 	bleq	ec33dc <__Stack_Size+0xec2fdc>
     6f0:	00001349 	andeq	r1, r0, r9, asr #6
     6f4:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     6f8:	06000013 			; <UNDEFINED> instruction: 0x06000013
     6fc:	0b0b0104 	bleq	2c0b14 <__Stack_Size+0x2c0714>
     700:	0b3b0b3a 	bleq	ec33f0 <__Stack_Size+0xec2ff0>
     704:	00001301 	andeq	r1, r0, r1, lsl #6
     708:	03002807 	movweq	r2, #2055	; 0x807
     70c:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     710:	00280800 	eoreq	r0, r8, r0, lsl #16
     714:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     718:	13090000 	movwne	r0, #36864	; 0x9000
     71c:	3a0b0b01 	bcc	2c3328 <__Stack_Size+0x2c2f28>
     720:	01053b0b 	tsteq	r5, fp, lsl #22
     724:	0a000013 	beq	778 <__Stack_Size+0x378>
     728:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     72c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     730:	0b381349 	bleq	e0545c <__Stack_Size+0xe0505c>
     734:	0d0b0000 	stceq	0, cr0, [fp, #-0]
     738:	3a0e0300 	bcc	381340 <__Stack_Size+0x380f40>
     73c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     740:	000b3813 	andeq	r3, fp, r3, lsl r8
     744:	00160c00 	andseq	r0, r6, r0, lsl #24
     748:	0b3a0e03 	bleq	e83f5c <__Stack_Size+0xe83b5c>
     74c:	1349053b 	movtne	r0, #38203	; 0x953b
     750:	130d0000 	movwne	r0, #53248	; 0xd000
     754:	3a0b0b01 	bcc	2c3360 <__Stack_Size+0x2c2f60>
     758:	010b3b0b 	tsteq	fp, fp, lsl #22
     75c:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     760:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     764:	0b3b0b3a 	bleq	ec3454 <__Stack_Size+0xec3054>
     768:	0b381349 	bleq	e05494 <__Stack_Size+0xe05094>
     76c:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     770:	03193f01 	tsteq	r9, #1, 30
     774:	3b0b3a0e 	blcc	2cefb4 <__Stack_Size+0x2cebb4>
     778:	1119270b 	tstne	r9, fp, lsl #14
     77c:	40061201 	andmi	r1, r6, r1, lsl #4
     780:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     784:	00001301 	andeq	r1, r0, r1, lsl #6
     788:	03000510 	movweq	r0, #1296	; 0x510
     78c:	3b0b3a0e 	blcc	2cefcc <__Stack_Size+0x2cebcc>
     790:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     794:	11000017 	tstne	r0, r7, lsl r0
     798:	01018289 	smlabbeq	r1, r9, r2, r8
     79c:	13310111 	teqne	r1, #1073741828	; 0x40000004
     7a0:	00001301 	andeq	r1, r0, r1, lsl #6
     7a4:	01828a12 	orreq	r8, r2, r2, lsl sl
     7a8:	91180200 	tstls	r8, r0, lsl #4
     7ac:	00001842 	andeq	r1, r0, r2, asr #16
     7b0:	01828913 	orreq	r8, r2, r3, lsl r9
     7b4:	95011101 	strls	r1, [r1, #-257]	; 0x101
     7b8:	13311942 	teqne	r1, #1081344	; 0x108000
     7bc:	05140000 	ldreq	r0, [r4, #-0]
     7c0:	3a080300 	bcc	2013c8 <__Stack_Size+0x200fc8>
     7c4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     7c8:	00170213 	andseq	r0, r7, r3, lsl r2
     7cc:	00341500 	eorseq	r1, r4, r0, lsl #10
     7d0:	0b3a0803 	bleq	e827e4 <__Stack_Size+0xe823e4>
     7d4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     7d8:	00001702 	andeq	r1, r0, r2, lsl #14
     7dc:	03003416 	movweq	r3, #1046	; 0x416
     7e0:	3b0b3a0e 	blcc	2cf020 <__Stack_Size+0x2cec20>
     7e4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     7e8:	17000017 	smladne	r0, r7, r0, r0
     7ec:	00018289 	andeq	r8, r1, r9, lsl #5
     7f0:	13310111 	teqne	r1, #1073741828	; 0x40000004
     7f4:	89180000 	ldmdbhi	r8, {}	; <UNPREDICTABLE>
     7f8:	11010182 	smlabbne	r1, r2, r1, r0
     7fc:	00133101 	andseq	r3, r3, r1, lsl #2
     800:	00341900 	eorseq	r1, r4, r0, lsl #18
     804:	0b3a0e03 	bleq	e84018 <__Stack_Size+0xe83c18>
     808:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     80c:	00001802 	andeq	r1, r0, r2, lsl #16
     810:	4901011a 	stmdbmi	r1, {r1, r3, r4, r8}
     814:	00130113 	andseq	r0, r3, r3, lsl r1
     818:	00211b00 	eoreq	r1, r1, r0, lsl #22
     81c:	0b2f1349 	bleq	bc5548 <__Stack_Size+0xbc5148>
     820:	341c0000 	ldrcc	r0, [ip], #-0
     824:	3a0e0300 	bcc	38142c <__Stack_Size+0x38102c>
     828:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     82c:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     830:	1d000018 	stcne	0, cr0, [r0, #-96]	; 0xffffffa0
     834:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     838:	0b3a0e03 	bleq	e8404c <__Stack_Size+0xe83c4c>
     83c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     840:	1301193c 	movwne	r1, #6460	; 0x193c
     844:	051e0000 	ldreq	r0, [lr, #-0]
     848:	00134900 	andseq	r4, r3, r0, lsl #18
     84c:	000f1f00 	andeq	r1, pc, r0, lsl #30
     850:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     854:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
     858:	03193f01 	tsteq	r9, #1, 30
     85c:	3b0b3a0e 	blcc	2cf09c <__Stack_Size+0x2cec9c>
     860:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     864:	01193c13 	tsteq	r9, r3, lsl ip
     868:	21000013 	tstcs	r0, r3, lsl r0
     86c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     870:	0b3a0e03 	bleq	e84084 <__Stack_Size+0xe83c84>
     874:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     878:	0000193c 	andeq	r1, r0, ip, lsr r9
     87c:	01110100 	tsteq	r1, r0, lsl #2
     880:	0b130e25 	bleq	4c411c <__Stack_Size+0x4c3d1c>
     884:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     888:	06120111 			; <UNDEFINED> instruction: 0x06120111
     88c:	00001710 	andeq	r1, r0, r0, lsl r7
     890:	0b002402 	bleq	98a0 <__Stack_Size+0x94a0>
     894:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     898:	0300000e 	movweq	r0, #14
     89c:	08030016 	stmdaeq	r3, {r1, r2, r4}
     8a0:	0b3b0b3a 	bleq	ec3590 <__Stack_Size+0xec3190>
     8a4:	00001349 	andeq	r1, r0, r9, asr #6
     8a8:	3f012e04 	svccc	0x00012e04
     8ac:	3a0e0319 	bcc	381518 <__Stack_Size+0x381118>
     8b0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     8b4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     8b8:	97184006 	ldrls	r4, [r8, -r6]
     8bc:	13011942 	movwne	r1, #6466	; 0x1942
     8c0:	05050000 	streq	r0, [r5, #-0]
     8c4:	3a0e0300 	bcc	3814cc <__Stack_Size+0x3810cc>
     8c8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     8cc:	00170213 	andseq	r0, r7, r3, lsl r2
     8d0:	00340600 	eorseq	r0, r4, r0, lsl #12
     8d4:	0b3a0e03 	bleq	e840e8 <__Stack_Size+0xe83ce8>
     8d8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     8dc:	00001702 	andeq	r1, r0, r2, lsl #14
     8e0:	01828907 	orreq	r8, r2, r7, lsl #18
     8e4:	31011101 	tstcc	r1, r1, lsl #2
     8e8:	00130113 	andseq	r0, r3, r3, lsl r1
     8ec:	828a0800 	addhi	r0, sl, #0, 16
     8f0:	18020001 	stmdane	r2, {r0}
     8f4:	00184291 	mulseq	r8, r1, r2
     8f8:	82890900 	addhi	r0, r9, #0, 18
     8fc:	01110101 	tsteq	r1, r1, lsl #2
     900:	31194295 			; <UNDEFINED> instruction: 0x31194295
     904:	0a000013 	beq	958 <__Stack_Size+0x558>
     908:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     90c:	0b3a0e03 	bleq	e84120 <__Stack_Size+0xe83d20>
     910:	01110b3b 	tsteq	r1, fp, lsr fp
     914:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     918:	00194297 	mulseq	r9, r7, r2
     91c:	00340b00 	eorseq	r0, r4, r0, lsl #22
     920:	0b3a0e03 	bleq	e84134 <__Stack_Size+0xe83d34>
     924:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     928:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     92c:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
     930:	03193f01 	tsteq	r9, #1, 30
     934:	3b0b3a0e 	blcc	2cf174 <__Stack_Size+0x2ced74>
     938:	3c19270b 	ldccc	7, cr2, [r9], {11}
     93c:	0d000019 	stceq	0, cr0, [r0, #-100]	; 0xffffff9c
     940:	13490005 	movtne	r0, #36869	; 0x9005
     944:	01000000 	mrseq	r0, (UNDEF: 0)
     948:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     94c:	0e030b13 	vmoveq.32	d3[0], r0
     950:	01110e1b 	tsteq	r1, fp, lsl lr
     954:	17100612 			; <UNDEFINED> instruction: 0x17100612
     958:	24020000 	strcs	r0, [r2], #-0
     95c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     960:	000e030b 	andeq	r0, lr, fp, lsl #6
     964:	00160300 	andseq	r0, r6, r0, lsl #6
     968:	0b3a0803 	bleq	e8297c <__Stack_Size+0xe8257c>
     96c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     970:	16040000 	strne	r0, [r4], -r0
     974:	3a0e0300 	bcc	38157c <__Stack_Size+0x38117c>
     978:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     97c:	05000013 	streq	r0, [r0, #-19]
     980:	13490035 	movtne	r0, #36917	; 0x9035
     984:	04060000 	streq	r0, [r6], #-0
     988:	3a0b0b01 	bcc	2c3594 <__Stack_Size+0x2c3194>
     98c:	010b3b0b 	tsteq	fp, fp, lsl #22
     990:	07000013 	smladeq	r0, r3, r0, r0
     994:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     998:	00000d1c 	andeq	r0, r0, ip, lsl sp
     99c:	03002808 	movweq	r2, #2056	; 0x808
     9a0:	000d1c08 	andeq	r1, sp, r8, lsl #24
     9a4:	01130900 	tsteq	r3, r0, lsl #18
     9a8:	0b3a0b0b 	bleq	e835dc <__Stack_Size+0xe831dc>
     9ac:	1301053b 	movwne	r0, #5435	; 0x153b
     9b0:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     9b4:	3a080300 	bcc	2015bc <__Stack_Size+0x2011bc>
     9b8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     9bc:	000b3813 	andeq	r3, fp, r3, lsl r8
     9c0:	000d0b00 	andeq	r0, sp, r0, lsl #22
     9c4:	0b3a0e03 	bleq	e841d8 <__Stack_Size+0xe83dd8>
     9c8:	1349053b 	movtne	r0, #38203	; 0x953b
     9cc:	00000b38 	andeq	r0, r0, r8, lsr fp
     9d0:	0300160c 	movweq	r1, #1548	; 0x60c
     9d4:	3b0b3a0e 	blcc	2cf214 <__Stack_Size+0x2cee14>
     9d8:	00134905 	andseq	r4, r3, r5, lsl #18
     9dc:	012e0d00 	teqeq	lr, r0, lsl #26
     9e0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     9e4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     9e8:	13491927 	movtne	r1, #39207	; 0x9927
     9ec:	13010b20 	movwne	r0, #6944	; 0x1b20
     9f0:	340e0000 	strcc	r0, [lr], #-0
     9f4:	3a0e0300 	bcc	3815fc <__Stack_Size+0x3811fc>
     9f8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     9fc:	0f000013 	svceq	0x00000013
     a00:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     a04:	0b3a0e03 	bleq	e84218 <__Stack_Size+0xe83e18>
     a08:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     a0c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     a10:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     a14:	00130119 	andseq	r0, r3, r9, lsl r1
     a18:	00051000 	andeq	r1, r5, r0
     a1c:	0b3a0e03 	bleq	e84230 <__Stack_Size+0xe83e30>
     a20:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     a24:	00001702 	andeq	r1, r0, r2, lsl #14
     a28:	3f002e11 	svccc	0x00002e11
     a2c:	3a0e0319 	bcc	381698 <__Stack_Size+0x381298>
     a30:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     a34:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     a38:	97184006 	ldrls	r4, [r8, -r6]
     a3c:	00001942 	andeq	r1, r0, r2, asr #18
     a40:	3f002e12 	svccc	0x00002e12
     a44:	3a0e0319 	bcc	3816b0 <__Stack_Size+0x3812b0>
     a48:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     a4c:	11134919 	tstne	r3, r9, lsl r9
     a50:	40061201 	andmi	r1, r6, r1, lsl #4
     a54:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     a58:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     a5c:	03193f01 	tsteq	r9, #1, 30
     a60:	3b0b3a0e 	blcc	2cf2a0 <__Stack_Size+0x2ceea0>
     a64:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     a68:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     a6c:	97184006 	ldrls	r4, [r8, -r6]
     a70:	13011942 	movwne	r1, #6466	; 0x1942
     a74:	34140000 	ldrcc	r0, [r4], #-0
     a78:	3a0e0300 	bcc	381680 <__Stack_Size+0x381280>
     a7c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     a80:	00170213 	andseq	r0, r7, r3, lsl r2
     a84:	012e1500 	teqeq	lr, r0, lsl #10
     a88:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     a8c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     a90:	01111927 	tsteq	r1, r7, lsr #18
     a94:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     a98:	01194297 			; <UNDEFINED> instruction: 0x01194297
     a9c:	16000013 			; <UNDEFINED> instruction: 0x16000013
     aa0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     aa4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     aa8:	17021349 	strne	r1, [r2, -r9, asr #6]
     aac:	05170000 	ldreq	r0, [r7, #-0]
     ab0:	3a0e0300 	bcc	3816b8 <__Stack_Size+0x3812b8>
     ab4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     ab8:	00180213 	andseq	r0, r8, r3, lsl r2
     abc:	012e1800 	teqeq	lr, r0, lsl #16
     ac0:	01111331 	tsteq	r1, r1, lsr r3
     ac4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     ac8:	01194297 			; <UNDEFINED> instruction: 0x01194297
     acc:	19000013 	stmdbne	r0, {r0, r1, r4}
     ad0:	13310034 	teqne	r1, #52	; 0x34
     ad4:	00001702 	andeq	r1, r0, r2, lsl #14
     ad8:	11010b1a 	tstne	r1, sl, lsl fp
     adc:	00061201 	andeq	r1, r6, r1, lsl #4
     ae0:	00341b00 	eorseq	r1, r4, r0, lsl #22
     ae4:	00001331 	andeq	r1, r0, r1, lsr r3
     ae8:	03012e1c 	movweq	r2, #7708	; 0x1e1c
     aec:	3b0b3a0e 	blcc	2cf32c <__Stack_Size+0x2cef2c>
     af0:	20192705 	andscs	r2, r9, r5, lsl #14
     af4:	0013010b 	andseq	r0, r3, fp, lsl #2
     af8:	00341d00 	eorseq	r1, r4, r0, lsl #26
     afc:	0b3a0803 	bleq	e82b10 <__Stack_Size+0xe82710>
     b00:	1349053b 	movtne	r0, #38203	; 0x953b
     b04:	1d1e0000 	ldcne	0, cr0, [lr, #-0]
     b08:	11133101 	tstne	r3, r1, lsl #2
     b0c:	58061201 	stmdapl	r6, {r0, r9, ip}
     b10:	0105590b 	tsteq	r5, fp, lsl #18
     b14:	1f000013 	svcne	0x00000013
     b18:	13310034 	teqne	r1, #52	; 0x34
     b1c:	00001802 	andeq	r1, r0, r2, lsl #16
     b20:	01828920 	orreq	r8, r2, r0, lsr #18
     b24:	31011100 	mrscc	r1, (UNDEF: 17)
     b28:	21000013 	tstcs	r0, r3, lsl r0
     b2c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     b30:	0b3a0e03 	bleq	e84344 <__Stack_Size+0xe83f44>
     b34:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     b38:	01111349 	tsteq	r1, r9, asr #6
     b3c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     b40:	01194297 			; <UNDEFINED> instruction: 0x01194297
     b44:	22000013 	andcs	r0, r0, #19
     b48:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     b4c:	0b3b0b3a 	bleq	ec383c <__Stack_Size+0xec343c>
     b50:	17021349 	strne	r1, [r2, -r9, asr #6]
     b54:	89230000 	stmdbhi	r3!, {}	; <UNPREDICTABLE>
     b58:	11010182 	smlabbne	r1, r2, r1, r0
     b5c:	01133101 	tsteq	r3, r1, lsl #2
     b60:	24000013 	strcs	r0, [r0], #-19
     b64:	0001828a 	andeq	r8, r1, sl, lsl #5
     b68:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     b6c:	25000018 	strcs	r0, [r0, #-24]
     b70:	01018289 	smlabbeq	r1, r9, r2, r8
     b74:	13310111 	teqne	r1, #1073741828	; 0x40000004
     b78:	2e260000 	cdpcs	0, 2, cr0, cr6, cr0, {0}
     b7c:	03193f01 	tsteq	r9, #1, 30
     b80:	3b0b3a0e 	blcc	2cf3c0 <__Stack_Size+0x2cefc0>
     b84:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     b88:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     b8c:	97184006 	ldrls	r4, [r8, -r6]
     b90:	00001942 	andeq	r1, r0, r2, asr #18
     b94:	01110100 	tsteq	r1, r0, lsl #2
     b98:	0b130e25 	bleq	4c4434 <__Stack_Size+0x4c4034>
     b9c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     ba0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     ba4:	00001710 	andeq	r1, r0, r0, lsl r7
     ba8:	0b002402 	bleq	9bb8 <__Stack_Size+0x97b8>
     bac:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     bb0:	0300000e 	movweq	r0, #14
     bb4:	08030016 	stmdaeq	r3, {r1, r2, r4}
     bb8:	0b3b0b3a 	bleq	ec38a8 <__Stack_Size+0xec34a8>
     bbc:	00001349 	andeq	r1, r0, r9, asr #6
     bc0:	03001604 	movweq	r1, #1540	; 0x604
     bc4:	3b0b3a0e 	blcc	2cf404 <__Stack_Size+0x2cf004>
     bc8:	0013490b 	andseq	r4, r3, fp, lsl #18
     bcc:	00350500 	eorseq	r0, r5, r0, lsl #10
     bd0:	00001349 	andeq	r1, r0, r9, asr #6
     bd4:	0b010406 	bleq	41bf4 <__Stack_Size+0x417f4>
     bd8:	3b0b3a0b 	blcc	2cf40c <__Stack_Size+0x2cf00c>
     bdc:	0013010b 	andseq	r0, r3, fp, lsl #2
     be0:	00280700 	eoreq	r0, r8, r0, lsl #14
     be4:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     be8:	13080000 	movwne	r0, #32768	; 0x8000
     bec:	3a0b0b01 	bcc	2c37f8 <__Stack_Size+0x2c33f8>
     bf0:	01053b0b 	tsteq	r5, fp, lsl #22
     bf4:	09000013 	stmdbeq	r0, {r0, r1, r4}
     bf8:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     bfc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     c00:	0b381349 	bleq	e0592c <__Stack_Size+0xe0552c>
     c04:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     c08:	3a0e0300 	bcc	381810 <__Stack_Size+0x381410>
     c0c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c10:	000b3813 	andeq	r3, fp, r3, lsl r8
     c14:	00160b00 	andseq	r0, r6, r0, lsl #22
     c18:	0b3a0e03 	bleq	e8442c <__Stack_Size+0xe8402c>
     c1c:	1349053b 	movtne	r0, #38203	; 0x953b
     c20:	010c0000 	mrseq	r0, (UNDEF: 12)
     c24:	01134901 	tsteq	r3, r1, lsl #18
     c28:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     c2c:	13490021 	movtne	r0, #36897	; 0x9021
     c30:	00000b2f 	andeq	r0, r0, pc, lsr #22
     c34:	0b01130e 	bleq	45874 <__Stack_Size+0x45474>
     c38:	3b0b3a0b 	blcc	2cf46c <__Stack_Size+0x2cf06c>
     c3c:	0013010b 	andseq	r0, r3, fp, lsl #2
     c40:	000d0f00 	andeq	r0, sp, r0, lsl #30
     c44:	0b3a0e03 	bleq	e84458 <__Stack_Size+0xe84058>
     c48:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c4c:	00000b38 	andeq	r0, r0, r8, lsr fp
     c50:	3f012e10 	svccc	0x00012e10
     c54:	3a0e0319 	bcc	3818c0 <__Stack_Size+0x3814c0>
     c58:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     c5c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     c60:	97184006 	ldrls	r4, [r8, -r6]
     c64:	13011942 	movwne	r1, #6466	; 0x1942
     c68:	05110000 	ldreq	r0, [r1, #-0]
     c6c:	3a0e0300 	bcc	381874 <__Stack_Size+0x381474>
     c70:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c74:	00170213 	andseq	r0, r7, r3, lsl r2
     c78:	82891200 	addhi	r1, r9, #0, 4
     c7c:	01110101 	tsteq	r1, r1, lsl #2
     c80:	13011331 	movwne	r1, #4913	; 0x1331
     c84:	8a130000 	bhi	4c0c8c <__Stack_Size+0x4c088c>
     c88:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     c8c:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     c90:	89140000 	ldmdbhi	r4, {}	; <UNPREDICTABLE>
     c94:	11010182 	smlabbne	r1, r2, r1, r0
     c98:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     c9c:	00001331 	andeq	r1, r0, r1, lsr r3
     ca0:	0b000f15 	bleq	48fc <__Stack_Size+0x44fc>
     ca4:	0013490b 	andseq	r4, r3, fp, lsl #18
     ca8:	00051600 	andeq	r1, r5, r0, lsl #12
     cac:	0b3a0e03 	bleq	e844c0 <__Stack_Size+0xe840c0>
     cb0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     cb4:	00001802 	andeq	r1, r0, r2, lsl #16
     cb8:	03003417 	movweq	r3, #1047	; 0x417
     cbc:	3b0b3a0e 	blcc	2cf4fc <__Stack_Size+0x2cf0fc>
     cc0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     cc4:	18000017 	stmdane	r0, {r0, r1, r2, r4}
     cc8:	08030034 	stmdaeq	r3, {r2, r4, r5}
     ccc:	0b3b0b3a 	bleq	ec39bc <__Stack_Size+0xec35bc>
     cd0:	17021349 	strne	r1, [r2, -r9, asr #6]
     cd4:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
     cd8:	03193f01 	tsteq	r9, #1, 30
     cdc:	3b0b3a0e 	blcc	2cf51c <__Stack_Size+0x2cf11c>
     ce0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     ce4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     ce8:	97184006 	ldrls	r4, [r8, -r6]
     cec:	13011942 	movwne	r1, #6466	; 0x1942
     cf0:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
     cf4:	03193f01 	tsteq	r9, #1, 30
     cf8:	3b0b3a0e 	blcc	2cf538 <__Stack_Size+0x2cf138>
     cfc:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     d00:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     d04:	97184006 	ldrls	r4, [r8, -r6]
     d08:	13011942 	movwne	r1, #6466	; 0x1942
     d0c:	051b0000 	ldreq	r0, [fp, #-0]
     d10:	3a0e0300 	bcc	381918 <__Stack_Size+0x381518>
     d14:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     d18:	00170213 	andseq	r0, r7, r3, lsl r2
     d1c:	00051c00 	andeq	r1, r5, r0, lsl #24
     d20:	0b3a0e03 	bleq	e84534 <__Stack_Size+0xe84134>
     d24:	1349053b 	movtne	r0, #38203	; 0x953b
     d28:	00001802 	andeq	r1, r0, r2, lsl #16
     d2c:	0300341d 	movweq	r3, #1053	; 0x41d
     d30:	3b0b3a0e 	blcc	2cf570 <__Stack_Size+0x2cf170>
     d34:	02134905 	andseq	r4, r3, #81920	; 0x14000
     d38:	1e000017 	mcrne	0, 0, r0, cr0, cr7, {0}
     d3c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     d40:	0b3a0e03 	bleq	e84554 <__Stack_Size+0xe84154>
     d44:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     d48:	06120111 			; <UNDEFINED> instruction: 0x06120111
     d4c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     d50:	00130119 	andseq	r0, r3, r9, lsl r1
     d54:	00341f00 	eorseq	r1, r4, r0, lsl #30
     d58:	0b3a0803 	bleq	e82d6c <__Stack_Size+0xe8296c>
     d5c:	1349053b 	movtne	r0, #38203	; 0x953b
     d60:	00001702 	andeq	r1, r0, r2, lsl #14
     d64:	3f012e20 	svccc	0x00012e20
     d68:	3a0e0319 	bcc	3819d4 <__Stack_Size+0x3815d4>
     d6c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     d70:	00193c19 	andseq	r3, r9, r9, lsl ip
     d74:	00052100 	andeq	r2, r5, r0, lsl #2
     d78:	00001349 	andeq	r1, r0, r9, asr #6
     d7c:	01110100 	tsteq	r1, r0, lsl #2
     d80:	0b130e25 	bleq	4c461c <__Stack_Size+0x4c421c>
     d84:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     d88:	06120111 			; <UNDEFINED> instruction: 0x06120111
     d8c:	00001710 	andeq	r1, r0, r0, lsl r7
     d90:	0b002402 	bleq	9da0 <__Stack_Size+0x99a0>
     d94:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     d98:	0300000e 	movweq	r0, #14
     d9c:	08030016 	stmdaeq	r3, {r1, r2, r4}
     da0:	0b3b0b3a 	bleq	ec3a90 <__Stack_Size+0xec3690>
     da4:	00001349 	andeq	r1, r0, r9, asr #6
     da8:	03001604 	movweq	r1, #1540	; 0x604
     dac:	3b0b3a0e 	blcc	2cf5ec <__Stack_Size+0x2cf1ec>
     db0:	0013490b 	andseq	r4, r3, fp, lsl #18
     db4:	00350500 	eorseq	r0, r5, r0, lsl #10
     db8:	00001349 	andeq	r1, r0, r9, asr #6
     dbc:	49002606 	stmdbmi	r0, {r1, r2, r9, sl, sp}
     dc0:	07000013 	smladeq	r0, r3, r0, r0
     dc4:	0b0b0104 	bleq	2c11dc <__Stack_Size+0x2c0ddc>
     dc8:	0b3b0b3a 	bleq	ec3ab8 <__Stack_Size+0xec36b8>
     dcc:	00001301 	andeq	r1, r0, r1, lsl #6
     dd0:	03002808 	movweq	r2, #2056	; 0x808
     dd4:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     dd8:	00280900 	eoreq	r0, r8, r0, lsl #18
     ddc:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     de0:	130a0000 	movwne	r0, #40960	; 0xa000
     de4:	3a050b01 	bcc	1439f0 <__Stack_Size+0x1435f0>
     de8:	01053b0b 	tsteq	r5, fp, lsl #22
     dec:	0b000013 	bleq	e40 <__Stack_Size+0xa40>
     df0:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     df4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     df8:	0b381349 	bleq	e05b24 <__Stack_Size+0xe05724>
     dfc:	0d0c0000 	stceq	0, cr0, [ip, #-0]
     e00:	3a0e0300 	bcc	381a08 <__Stack_Size+0x381608>
     e04:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e08:	00053813 	andeq	r3, r5, r3, lsl r8
     e0c:	000d0d00 	andeq	r0, sp, r0, lsl #26
     e10:	0b3a0803 	bleq	e82e24 <__Stack_Size+0xe82a24>
     e14:	1349053b 	movtne	r0, #38203	; 0x953b
     e18:	00000538 	andeq	r0, r0, r8, lsr r5
     e1c:	4901010e 	stmdbmi	r1, {r1, r2, r3, r8}
     e20:	00130113 	andseq	r0, r3, r3, lsl r1
     e24:	00210f00 	eoreq	r0, r1, r0, lsl #30
     e28:	0b2f1349 	bleq	bc5b54 <__Stack_Size+0xbc5754>
     e2c:	16100000 	ldrne	r0, [r0], -r0
     e30:	3a0e0300 	bcc	381a38 <__Stack_Size+0x381638>
     e34:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e38:	11000013 	tstne	r0, r3, lsl r0
     e3c:	0b0b0113 	bleq	2c1290 <__Stack_Size+0x2c0e90>
     e40:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     e44:	00001301 	andeq	r1, r0, r1, lsl #6
     e48:	03000d12 	movweq	r0, #3346	; 0xd12
     e4c:	3b0b3a08 	blcc	2cf674 <__Stack_Size+0x2cf274>
     e50:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     e54:	1300000b 	movwne	r0, #11
     e58:	0b0b0113 	bleq	2c12ac <__Stack_Size+0x2c0eac>
     e5c:	0b3b0b3a 	bleq	ec3b4c <__Stack_Size+0xec374c>
     e60:	00001301 	andeq	r1, r0, r1, lsl #6
     e64:	03000d14 	movweq	r0, #3348	; 0xd14
     e68:	3b0b3a0e 	blcc	2cf6a8 <__Stack_Size+0x2cf2a8>
     e6c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     e70:	1500000b 	strne	r0, [r0, #-11]
     e74:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     e78:	0b3a0e03 	bleq	e8468c <__Stack_Size+0xe8428c>
     e7c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     e80:	06120111 			; <UNDEFINED> instruction: 0x06120111
     e84:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     e88:	00130119 	andseq	r0, r3, r9, lsl r1
     e8c:	00341600 	eorseq	r1, r4, r0, lsl #12
     e90:	0b3a0e03 	bleq	e846a4 <__Stack_Size+0xe842a4>
     e94:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e98:	00001702 	andeq	r1, r0, r2, lsl #14
     e9c:	03000517 	movweq	r0, #1303	; 0x517
     ea0:	3b0b3a0e 	blcc	2cf6e0 <__Stack_Size+0x2cf2e0>
     ea4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     ea8:	18000017 	stmdane	r0, {r0, r1, r2, r4}
     eac:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     eb0:	0b3b0b3a 	bleq	ec3ba0 <__Stack_Size+0xec37a0>
     eb4:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     eb8:	0f190000 	svceq	0x00190000
     ebc:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     ec0:	1a000013 	bne	f14 <__Stack_Size+0xb14>
     ec4:	00018289 	andeq	r8, r1, r9, lsl #5
     ec8:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     ecc:	00133119 	andseq	r3, r3, r9, lsl r1
     ed0:	82891b00 	addhi	r1, r9, #0, 22
     ed4:	01110101 	tsteq	r1, r1, lsl #2
     ed8:	31194295 			; <UNDEFINED> instruction: 0x31194295
     edc:	1c000013 	stcne	0, cr0, [r0], {19}
     ee0:	0001828a 	andeq	r8, r1, sl, lsl #5
     ee4:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     ee8:	1d000018 	stcne	0, cr0, [r0, #-96]	; 0xffffffa0
     eec:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     ef0:	0b3a0e03 	bleq	e84704 <__Stack_Size+0xe84304>
     ef4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     ef8:	01111349 	tsteq	r1, r9, asr #6
     efc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     f00:	01194297 			; <UNDEFINED> instruction: 0x01194297
     f04:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     f08:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     f0c:	0b3a0e03 	bleq	e84720 <__Stack_Size+0xe84320>
     f10:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     f14:	01111349 	tsteq	r1, r9, asr #6
     f18:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     f1c:	00194297 	mulseq	r9, r7, r2
     f20:	012e1f00 	teqeq	lr, r0, lsl #30
     f24:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     f28:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     f2c:	13491927 	movtne	r1, #39207	; 0x9927
     f30:	06120111 			; <UNDEFINED> instruction: 0x06120111
     f34:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     f38:	00130119 	andseq	r0, r3, r9, lsl r1
     f3c:	00052000 	andeq	r2, r5, r0
     f40:	0b3a0e03 	bleq	e84754 <__Stack_Size+0xe84354>
     f44:	1349053b 	movtne	r0, #38203	; 0x953b
     f48:	00001702 	andeq	r1, r0, r2, lsl #14
     f4c:	03003421 	movweq	r3, #1057	; 0x421
     f50:	3b0b3a0e 	blcc	2cf790 <__Stack_Size+0x2cf390>
     f54:	02134905 	andseq	r4, r3, #81920	; 0x14000
     f58:	22000017 	andcs	r0, r0, #23
     f5c:	08030034 	stmdaeq	r3, {r2, r4, r5}
     f60:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     f64:	17021349 	strne	r1, [r2, -r9, asr #6]
     f68:	2e230000 	cdpcs	0, 2, cr0, cr3, cr0, {0}
     f6c:	03193f01 	tsteq	r9, #1, 30
     f70:	3b0b3a0e 	blcc	2cf7b0 <__Stack_Size+0x2cf3b0>
     f74:	11192705 	tstne	r9, r5, lsl #14
     f78:	40061201 	andmi	r1, r6, r1, lsl #4
     f7c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     f80:	00001301 	andeq	r1, r0, r1, lsl #6
     f84:	03000524 	movweq	r0, #1316	; 0x524
     f88:	3b0b3a0e 	blcc	2cf7c8 <__Stack_Size+0x2cf3c8>
     f8c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     f90:	25000018 	strcs	r0, [r0, #-24]
     f94:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     f98:	0b3a0e03 	bleq	e847ac <__Stack_Size+0xe843ac>
     f9c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     fa0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     fa4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     fa8:	26000019 			; <UNDEFINED> instruction: 0x26000019
     fac:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     fb0:	0b3a0e03 	bleq	e847c4 <__Stack_Size+0xe843c4>
     fb4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     fb8:	0000193c 	andeq	r1, r0, ip, lsr r9
     fbc:	3f012e27 	svccc	0x00012e27
     fc0:	3a0e0319 	bcc	381c2c <__Stack_Size+0x38182c>
     fc4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     fc8:	01193c19 	tsteq	r9, r9, lsl ip
     fcc:	28000013 	stmdacs	r0, {r0, r1, r4}
     fd0:	13490005 	movtne	r0, #36869	; 0x9005
     fd4:	2e290000 	cdpcs	0, 2, cr0, cr9, cr0, {0}
     fd8:	03193f00 	tsteq	r9, #0, 30
     fdc:	3b0b3a0e 	blcc	2cf81c <__Stack_Size+0x2cf41c>
     fe0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     fe4:	00193c13 	andseq	r3, r9, r3, lsl ip
     fe8:	11010000 	mrsne	r0, (UNDEF: 1)
     fec:	130e2501 	movwne	r2, #58625	; 0xe501
     ff0:	1b0e030b 	blne	381c24 <__Stack_Size+0x381824>
     ff4:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     ff8:	00171006 	andseq	r1, r7, r6
     ffc:	00240200 	eoreq	r0, r4, r0, lsl #4
    1000:	0b3e0b0b 	bleq	f83c34 <__Stack_Size+0xf83834>
    1004:	00000e03 	andeq	r0, r0, r3, lsl #28
    1008:	03001603 	movweq	r1, #1539	; 0x603
    100c:	3b0b3a08 	blcc	2cf834 <__Stack_Size+0x2cf434>
    1010:	0013490b 	andseq	r4, r3, fp, lsl #18
    1014:	00160400 	andseq	r0, r6, r0, lsl #8
    1018:	0b3a0e03 	bleq	e8482c <__Stack_Size+0xe8442c>
    101c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1020:	35050000 	strcc	r0, [r5, #-0]
    1024:	00134900 	andseq	r4, r3, r0, lsl #18
    1028:	01040600 	tsteq	r4, r0, lsl #12
    102c:	0b3a0b0b 	bleq	e83c60 <__Stack_Size+0xe83860>
    1030:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1034:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
    1038:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    103c:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    1040:	08030028 	stmdaeq	r3, {r3, r5}
    1044:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1048:	0b011309 	bleq	45c74 <__Stack_Size+0x45874>
    104c:	3b0b3a0b 	blcc	2cf880 <__Stack_Size+0x2cf480>
    1050:	00130105 	andseq	r0, r3, r5, lsl #2
    1054:	000d0a00 	andeq	r0, sp, r0, lsl #20
    1058:	0b3a0803 	bleq	e8306c <__Stack_Size+0xe82c6c>
    105c:	1349053b 	movtne	r0, #38203	; 0x953b
    1060:	00000b38 	andeq	r0, r0, r8, lsr fp
    1064:	0300160b 	movweq	r1, #1547	; 0x60b
    1068:	3b0b3a0e 	blcc	2cf8a8 <__Stack_Size+0x2cf4a8>
    106c:	00134905 	andseq	r4, r3, r5, lsl #18
    1070:	012e0c00 	teqeq	lr, r0, lsl #24
    1074:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1078:	0b3b0b3a 	bleq	ec3d68 <__Stack_Size+0xec3968>
    107c:	01111927 	tsteq	r1, r7, lsr #18
    1080:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1084:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1088:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    108c:	01018289 	smlabbeq	r1, r9, r2, r8
    1090:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1094:	00001301 	andeq	r1, r0, r1, lsl #6
    1098:	01828a0e 	orreq	r8, r2, lr, lsl #20
    109c:	91180200 	tstls	r8, r0, lsl #4
    10a0:	00001842 	andeq	r1, r0, r2, asr #16
    10a4:	0182890f 	orreq	r8, r2, pc, lsl #18
    10a8:	95011101 	strls	r1, [r1, #-257]	; 0x101
    10ac:	13311942 	teqne	r1, #1081344	; 0x108000
    10b0:	05100000 	ldreq	r0, [r0, #-0]
    10b4:	3a0e0300 	bcc	381cbc <__Stack_Size+0x3818bc>
    10b8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    10bc:	00180213 	andseq	r0, r8, r3, lsl r2
    10c0:	00051100 	andeq	r1, r5, r0, lsl #2
    10c4:	0b3a0e03 	bleq	e848d8 <__Stack_Size+0xe844d8>
    10c8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    10cc:	00001702 	andeq	r1, r0, r2, lsl #14
    10d0:	03003412 	movweq	r3, #1042	; 0x412
    10d4:	3b0b3a0e 	blcc	2cf914 <__Stack_Size+0x2cf514>
    10d8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    10dc:	13000017 	movwne	r0, #23
    10e0:	00018289 	andeq	r8, r1, r9, lsl #5
    10e4:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    10e8:	00133119 	andseq	r3, r3, r9, lsl r1
    10ec:	012e1400 	teqeq	lr, r0, lsl #8
    10f0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    10f4:	0b3b0b3a 	bleq	ec3de4 <__Stack_Size+0xec39e4>
    10f8:	13491927 	movtne	r1, #39207	; 0x9927
    10fc:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1100:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1104:	00130119 	andseq	r0, r3, r9, lsl r1
    1108:	012e1500 	teqeq	lr, r0, lsl #10
    110c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1110:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1114:	01111927 	tsteq	r1, r7, lsr #18
    1118:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    111c:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1120:	16000013 			; <UNDEFINED> instruction: 0x16000013
    1124:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1128:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    112c:	17021349 	strne	r1, [r2, -r9, asr #6]
    1130:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
    1134:	03193f01 	tsteq	r9, #1, 30
    1138:	3b0b3a0e 	blcc	2cf978 <__Stack_Size+0x2cf578>
    113c:	3c192705 	ldccc	7, cr2, [r9], {5}
    1140:	00130119 	andseq	r0, r3, r9, lsl r1
    1144:	00051800 	andeq	r1, r5, r0, lsl #16
    1148:	00001349 	andeq	r1, r0, r9, asr #6
    114c:	3f002e19 	svccc	0x00002e19
    1150:	3a0e0319 	bcc	381dbc <__Stack_Size+0x3819bc>
    1154:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1158:	00193c19 	andseq	r3, r9, r9, lsl ip
    115c:	11010000 	mrsne	r0, (UNDEF: 1)
    1160:	130e2501 	movwne	r2, #58625	; 0xe501
    1164:	1b0e030b 	blne	381d98 <__Stack_Size+0x381998>
    1168:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    116c:	00171006 	andseq	r1, r7, r6
    1170:	00240200 	eoreq	r0, r4, r0, lsl #4
    1174:	0b3e0b0b 	bleq	f83da8 <__Stack_Size+0xf839a8>
    1178:	00000e03 	andeq	r0, r0, r3, lsl #28
    117c:	03001603 	movweq	r1, #1539	; 0x603
    1180:	3b0b3a08 	blcc	2cf9a8 <__Stack_Size+0x2cf5a8>
    1184:	0013490b 	andseq	r4, r3, fp, lsl #18
    1188:	00260400 	eoreq	r0, r6, r0, lsl #8
    118c:	00001349 	andeq	r1, r0, r9, asr #6
    1190:	03001605 	movweq	r1, #1541	; 0x605
    1194:	3b0b3a0e 	blcc	2cf9d4 <__Stack_Size+0x2cf5d4>
    1198:	0013490b 	andseq	r4, r3, fp, lsl #18
    119c:	00350600 	eorseq	r0, r5, r0, lsl #12
    11a0:	00001349 	andeq	r1, r0, r9, asr #6
    11a4:	0b010407 	bleq	421c8 <__Stack_Size+0x41dc8>
    11a8:	3b0b3a0b 	blcc	2cf9dc <__Stack_Size+0x2cf5dc>
    11ac:	0013010b 	andseq	r0, r3, fp, lsl #2
    11b0:	00280800 	eoreq	r0, r8, r0, lsl #16
    11b4:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    11b8:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
    11bc:	1c080300 	stcne	3, cr0, [r8], {-0}
    11c0:	0a00000d 	beq	11fc <__Stack_Size+0xdfc>
    11c4:	0b0b0113 	bleq	2c1618 <__Stack_Size+0x2c1218>
    11c8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    11cc:	00001301 	andeq	r1, r0, r1, lsl #6
    11d0:	03000d0b 	movweq	r0, #3339	; 0xd0b
    11d4:	3b0b3a08 	blcc	2cf9fc <__Stack_Size+0x2cf5fc>
    11d8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    11dc:	0c00000b 	stceq	0, cr0, [r0], {11}
    11e0:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    11e4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    11e8:	0b381349 	bleq	e05f14 <__Stack_Size+0xe05b14>
    11ec:	160d0000 	strne	r0, [sp], -r0
    11f0:	3a0e0300 	bcc	381df8 <__Stack_Size+0x3819f8>
    11f4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    11f8:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    11fc:	0b0b0113 	bleq	2c1650 <__Stack_Size+0x2c1250>
    1200:	0b3b0b3a 	bleq	ec3ef0 <__Stack_Size+0xec3af0>
    1204:	00001301 	andeq	r1, r0, r1, lsl #6
    1208:	03000d0f 	movweq	r0, #3343	; 0xd0f
    120c:	3b0b3a0e 	blcc	2cfa4c <__Stack_Size+0x2cf64c>
    1210:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1214:	1000000b 	andne	r0, r0, fp
    1218:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    121c:	0b3a0e03 	bleq	e84a30 <__Stack_Size+0xe84630>
    1220:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1224:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1228:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    122c:	11000019 	tstne	r0, r9, lsl r0
    1230:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1234:	0b3a0e03 	bleq	e84a48 <__Stack_Size+0xe84648>
    1238:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    123c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1240:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1244:	00130119 	andseq	r0, r3, r9, lsl r1
    1248:	00051200 	andeq	r1, r5, r0, lsl #4
    124c:	0b3a0e03 	bleq	e84a60 <__Stack_Size+0xe84660>
    1250:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1254:	00001802 	andeq	r1, r0, r2, lsl #16
    1258:	03000513 	movweq	r0, #1299	; 0x513
    125c:	3b0b3a0e 	blcc	2cfa9c <__Stack_Size+0x2cf69c>
    1260:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1264:	14000017 	strne	r0, [r0], #-23
    1268:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    126c:	0b3b0b3a 	bleq	ec3f5c <__Stack_Size+0xec3b5c>
    1270:	17021349 	strne	r1, [r2, -r9, asr #6]
    1274:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
    1278:	03193f01 	tsteq	r9, #1, 30
    127c:	3b0b3a0e 	blcc	2cfabc <__Stack_Size+0x2cf6bc>
    1280:	11192705 	tstne	r9, r5, lsl #14
    1284:	40061201 	andmi	r1, r6, r1, lsl #4
    1288:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    128c:	00001301 	andeq	r1, r0, r1, lsl #6
    1290:	03000516 	movweq	r0, #1302	; 0x516
    1294:	3b0b3a0e 	blcc	2cfad4 <__Stack_Size+0x2cf6d4>
    1298:	02134905 	andseq	r4, r3, #81920	; 0x14000
    129c:	17000018 	smladne	r0, r8, r0, r0
    12a0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    12a4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    12a8:	17021349 	strne	r1, [r2, -r9, asr #6]
    12ac:	34180000 	ldrcc	r0, [r8], #-0
    12b0:	3a0e0300 	bcc	381eb8 <__Stack_Size+0x381ab8>
    12b4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    12b8:	00170213 	andseq	r0, r7, r3, lsl r2
    12bc:	002e1900 	eoreq	r1, lr, r0, lsl #18
    12c0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    12c4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    12c8:	13491927 	movtne	r1, #39207	; 0x9927
    12cc:	06120111 			; <UNDEFINED> instruction: 0x06120111
    12d0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    12d4:	1a000019 	bne	1340 <__Stack_Size+0xf40>
    12d8:	08030034 	stmdaeq	r3, {r2, r4, r5}
    12dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    12e0:	17021349 	strne	r1, [r2, -r9, asr #6]
    12e4:	0f1b0000 	svceq	0x001b0000
    12e8:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    12ec:	1c000013 	stcne	0, cr0, [r0], {19}
    12f0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    12f4:	0b3a0e03 	bleq	e84b08 <__Stack_Size+0xe84708>
    12f8:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    12fc:	01111349 	tsteq	r1, r9, asr #6
    1300:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1304:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1308:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
    130c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1310:	0b3a0e03 	bleq	e84b24 <__Stack_Size+0xe84724>
    1314:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1318:	01111349 	tsteq	r1, r9, asr #6
    131c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1320:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1324:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    1328:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    132c:	0b3b0b3a 	bleq	ec401c <__Stack_Size+0xec3c1c>
    1330:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1334:	891f0000 	ldmdbhi	pc, {}	; <UNPREDICTABLE>
    1338:	11010182 	smlabbne	r1, r2, r1, r0
    133c:	01133101 	tsteq	r3, r1, lsl #2
    1340:	20000013 	andcs	r0, r0, r3, lsl r0
    1344:	0001828a 	andeq	r8, r1, sl, lsl #5
    1348:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    134c:	21000018 	tstcs	r0, r8, lsl r0
    1350:	01018289 	smlabbeq	r1, r9, r2, r8
    1354:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1358:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
    135c:	03193f00 	tsteq	r9, #0, 30
    1360:	3b0b3a0e 	blcc	2cfba0 <__Stack_Size+0x2cf7a0>
    1364:	11192705 	tstne	r9, r5, lsl #14
    1368:	40061201 	andmi	r1, r6, r1, lsl #4
    136c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1370:	01230000 	teqeq	r3, r0
    1374:	01134901 	tsteq	r3, r1, lsl #18
    1378:	24000013 	strcs	r0, [r0], #-19
    137c:	13490021 	movtne	r0, #36897	; 0x9021
    1380:	00000b2f 	andeq	r0, r0, pc, lsr #22
    1384:	01110100 	tsteq	r1, r0, lsl #2
    1388:	0b130e25 	bleq	4c4c24 <__Stack_Size+0x4c4824>
    138c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1390:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1394:	00001710 	andeq	r1, r0, r0, lsl r7
    1398:	0b002402 	bleq	a3a8 <__Stack_Size+0x9fa8>
    139c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    13a0:	0300000e 	movweq	r0, #14
    13a4:	08030016 	stmdaeq	r3, {r1, r2, r4}
    13a8:	0b3b0b3a 	bleq	ec4098 <__Stack_Size+0xec3c98>
    13ac:	00001349 	andeq	r1, r0, r9, asr #6
    13b0:	03001604 	movweq	r1, #1540	; 0x604
    13b4:	3b0b3a0e 	blcc	2cfbf4 <__Stack_Size+0x2cf7f4>
    13b8:	0013490b 	andseq	r4, r3, fp, lsl #18
    13bc:	00350500 	eorseq	r0, r5, r0, lsl #10
    13c0:	00001349 	andeq	r1, r0, r9, asr #6
    13c4:	49002606 	stmdbmi	r0, {r1, r2, r9, sl, sp}
    13c8:	07000013 	smladeq	r0, r3, r0, r0
    13cc:	0b0b0104 	bleq	2c17e4 <__Stack_Size+0x2c13e4>
    13d0:	0b3b0b3a 	bleq	ec40c0 <__Stack_Size+0xec3cc0>
    13d4:	00001301 	andeq	r1, r0, r1, lsl #6
    13d8:	03002808 	movweq	r2, #2056	; 0x808
    13dc:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    13e0:	00280900 	eoreq	r0, r8, r0, lsl #18
    13e4:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    13e8:	130a0000 	movwne	r0, #40960	; 0xa000
    13ec:	3a0b0b01 	bcc	2c3ff8 <__Stack_Size+0x2c3bf8>
    13f0:	01053b0b 	tsteq	r5, fp, lsl #22
    13f4:	0b000013 	bleq	1448 <__Stack_Size+0x1048>
    13f8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    13fc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1400:	0b381349 	bleq	e0612c <__Stack_Size+0xe05d2c>
    1404:	0d0c0000 	stceq	0, cr0, [ip, #-0]
    1408:	3a080300 	bcc	202010 <__Stack_Size+0x201c10>
    140c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1410:	000b3813 	andeq	r3, fp, r3, lsl r8
    1414:	00160d00 	andseq	r0, r6, r0, lsl #26
    1418:	0b3a0e03 	bleq	e84c2c <__Stack_Size+0xe8482c>
    141c:	1349053b 	movtne	r0, #38203	; 0x953b
    1420:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
    1424:	03193f01 	tsteq	r9, #1, 30
    1428:	3b0b3a0e 	blcc	2cfc68 <__Stack_Size+0x2cf868>
    142c:	1119270b 	tstne	r9, fp, lsl #14
    1430:	40061201 	andmi	r1, r6, r1, lsl #4
    1434:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1438:	00001301 	andeq	r1, r0, r1, lsl #6
    143c:	0300050f 	movweq	r0, #1295	; 0x50f
    1440:	3b0b3a0e 	blcc	2cfc80 <__Stack_Size+0x2cf880>
    1444:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1448:	10000018 	andne	r0, r0, r8, lsl r0
    144c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1450:	0b3b0b3a 	bleq	ec4140 <__Stack_Size+0xec3d40>
    1454:	17021349 	strne	r1, [r2, -r9, asr #6]
    1458:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
    145c:	03193f00 	tsteq	r9, #0, 30
    1460:	3b0b3a0e 	blcc	2cfca0 <__Stack_Size+0x2cf8a0>
    1464:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    1468:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    146c:	97184006 	ldrls	r4, [r8, -r6]
    1470:	00001942 	andeq	r1, r0, r2, asr #18
    1474:	3f012e12 	svccc	0x00012e12
    1478:	3a0e0319 	bcc	3820e4 <__Stack_Size+0x381ce4>
    147c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1480:	11134919 	tstne	r3, r9, lsl r9
    1484:	40061201 	andmi	r1, r6, r1, lsl #4
    1488:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    148c:	34130000 	ldrcc	r0, [r3], #-0
    1490:	3a0e0300 	bcc	382098 <__Stack_Size+0x381c98>
    1494:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1498:	00170213 	andseq	r0, r7, r3, lsl r2
    149c:	00341400 	eorseq	r1, r4, r0, lsl #8
    14a0:	0b3a0803 	bleq	e834b4 <__Stack_Size+0xe830b4>
    14a4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    14a8:	00001702 	andeq	r1, r0, r2, lsl #14
    14ac:	01110100 	tsteq	r1, r0, lsl #2
    14b0:	0b130e25 	bleq	4c4d4c <__Stack_Size+0x4c494c>
    14b4:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    14b8:	06120111 			; <UNDEFINED> instruction: 0x06120111
    14bc:	00001710 	andeq	r1, r0, r0, lsl r7
    14c0:	0b002402 	bleq	a4d0 <__Stack_Size+0xa0d0>
    14c4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    14c8:	0300000e 	movweq	r0, #14
    14cc:	08030016 	stmdaeq	r3, {r1, r2, r4}
    14d0:	0b3b0b3a 	bleq	ec41c0 <__Stack_Size+0xec3dc0>
    14d4:	00001349 	andeq	r1, r0, r9, asr #6
    14d8:	03001604 	movweq	r1, #1540	; 0x604
    14dc:	3b0b3a0e 	blcc	2cfd1c <__Stack_Size+0x2cf91c>
    14e0:	0013490b 	andseq	r4, r3, fp, lsl #18
    14e4:	00350500 	eorseq	r0, r5, r0, lsl #10
    14e8:	00001349 	andeq	r1, r0, r9, asr #6
    14ec:	0b010406 	bleq	4250c <__Stack_Size+0x4210c>
    14f0:	3b0b3a0b 	blcc	2cfd24 <__Stack_Size+0x2cf924>
    14f4:	0013010b 	andseq	r0, r3, fp, lsl #2
    14f8:	00280700 	eoreq	r0, r8, r0, lsl #14
    14fc:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1500:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    1504:	1c080300 	stcne	3, cr0, [r8], {-0}
    1508:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    150c:	0b0b0113 	bleq	2c1960 <__Stack_Size+0x2c1560>
    1510:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1514:	00001301 	andeq	r1, r0, r1, lsl #6
    1518:	03000d0a 	movweq	r0, #3338	; 0xd0a
    151c:	3b0b3a08 	blcc	2cfd44 <__Stack_Size+0x2cf944>
    1520:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1524:	0b00000b 	bleq	1558 <__Stack_Size+0x1158>
    1528:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    152c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1530:	0b381349 	bleq	e0625c <__Stack_Size+0xe05e5c>
    1534:	160c0000 	strne	r0, [ip], -r0
    1538:	3a0e0300 	bcc	382140 <__Stack_Size+0x381d40>
    153c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1540:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    1544:	0b0b0113 	bleq	2c1998 <__Stack_Size+0x2c1598>
    1548:	0b3b0b3a 	bleq	ec4238 <__Stack_Size+0xec3e38>
    154c:	00001301 	andeq	r1, r0, r1, lsl #6
    1550:	03000d0e 	movweq	r0, #3342	; 0xd0e
    1554:	3b0b3a0e 	blcc	2cfd94 <__Stack_Size+0x2cf994>
    1558:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    155c:	0f00000b 	svceq	0x0000000b
    1560:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1564:	0b3a0e03 	bleq	e84d78 <__Stack_Size+0xe84978>
    1568:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    156c:	13010b20 	movwne	r0, #6944	; 0x1b20
    1570:	05100000 	ldreq	r0, [r0, #-0]
    1574:	3a0e0300 	bcc	38217c <__Stack_Size+0x381d7c>
    1578:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    157c:	11000013 	tstne	r0, r3, lsl r0
    1580:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1584:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1588:	00001349 	andeq	r1, r0, r9, asr #6
    158c:	0b000f12 	bleq	51dc <__Stack_Size+0x4ddc>
    1590:	0013490b 	andseq	r4, r3, fp, lsl #18
    1594:	012e1300 	teqeq	lr, r0, lsl #6
    1598:	0b3a0e03 	bleq	e84dac <__Stack_Size+0xe849ac>
    159c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    15a0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    15a4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    15a8:	00130119 	andseq	r0, r3, r9, lsl r1
    15ac:	00051400 	andeq	r1, r5, r0, lsl #8
    15b0:	0b3a0e03 	bleq	e84dc4 <__Stack_Size+0xe849c4>
    15b4:	1349053b 	movtne	r0, #38203	; 0x953b
    15b8:	00001802 	andeq	r1, r0, r2, lsl #16
    15bc:	03000515 	movweq	r0, #1301	; 0x515
    15c0:	3b0b3a0e 	blcc	2cfe00 <__Stack_Size+0x2cfa00>
    15c4:	02134905 	andseq	r4, r3, #81920	; 0x14000
    15c8:	16000017 			; <UNDEFINED> instruction: 0x16000017
    15cc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    15d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    15d4:	17021349 	strne	r1, [r2, -r9, asr #6]
    15d8:	34170000 	ldrcc	r0, [r7], #-0
    15dc:	3a080300 	bcc	2021e4 <__Stack_Size+0x201de4>
    15e0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    15e4:	00170213 	andseq	r0, r7, r3, lsl r2
    15e8:	012e1800 	teqeq	lr, r0, lsl #16
    15ec:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    15f0:	0b3b0b3a 	bleq	ec42e0 <__Stack_Size+0xec3ee0>
    15f4:	01111927 	tsteq	r1, r7, lsr #18
    15f8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    15fc:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1600:	19000013 	stmdbne	r0, {r0, r1, r4}
    1604:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1608:	0b3b0b3a 	bleq	ec42f8 <__Stack_Size+0xec3ef8>
    160c:	17021349 	strne	r1, [r2, -r9, asr #6]
    1610:	891a0000 	ldmdbhi	sl, {}	; <UNPREDICTABLE>
    1614:	11010182 	smlabbne	r1, r2, r1, r0
    1618:	01133101 	tsteq	r3, r1, lsl #2
    161c:	1b000013 	blne	1670 <__Stack_Size+0x1270>
    1620:	0001828a 	andeq	r8, r1, sl, lsl #5
    1624:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1628:	1c000018 	stcne	0, cr0, [r0], {24}
    162c:	01018289 	smlabbeq	r1, r9, r2, r8
    1630:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1634:	01133119 	tsteq	r3, r9, lsl r1
    1638:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
    163c:	01018289 	smlabbeq	r1, r9, r2, r8
    1640:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1644:	00133119 	andseq	r3, r3, r9, lsl r1
    1648:	00051e00 	andeq	r1, r5, r0, lsl #28
    164c:	0b3a0e03 	bleq	e84e60 <__Stack_Size+0xe84a60>
    1650:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1654:	00001802 	andeq	r1, r0, r2, lsl #16
    1658:	0300341f 	movweq	r3, #1055	; 0x41f
    165c:	3b0b3a0e 	blcc	2cfe9c <__Stack_Size+0x2cfa9c>
    1660:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1664:	20000017 	andcs	r0, r0, r7, lsl r0
    1668:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    166c:	0b3a0e03 	bleq	e84e80 <__Stack_Size+0xe84a80>
    1670:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1674:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1678:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    167c:	00130119 	andseq	r0, r3, r9, lsl r1
    1680:	011d2100 	tsteq	sp, r0, lsl #2
    1684:	01111331 	tsteq	r1, r1, lsr r3
    1688:	0b580612 	bleq	1602ed8 <__Stack_Size+0x1602ad8>
    168c:	00000559 	andeq	r0, r0, r9, asr r5
    1690:	31000522 	tstcc	r0, r2, lsr #10
    1694:	00170213 	andseq	r0, r7, r3, lsl r2
    1698:	00052300 	andeq	r2, r5, r0, lsl #6
    169c:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
    16a0:	0b240000 	bleq	9016a8 <__Stack_Size+0x9012a8>
    16a4:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    16a8:	25000006 	strcs	r0, [r0, #-6]
    16ac:	13310034 	teqne	r1, #52	; 0x34
    16b0:	00001702 	andeq	r1, r0, r2, lsl #14
    16b4:	31011d26 	tstcc	r1, r6, lsr #26
    16b8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    16bc:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    16c0:	00130105 	andseq	r0, r3, r5, lsl #2
    16c4:	82892700 	addhi	r2, r9, #0, 14
    16c8:	01110001 	tsteq	r1, r1
    16cc:	00001331 	andeq	r1, r0, r1, lsr r3
    16d0:	01828928 	orreq	r8, r2, r8, lsr #18
    16d4:	31011101 	tstcc	r1, r1, lsl #2
    16d8:	29000013 	stmdbcs	r0, {r0, r1, r4}
    16dc:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
    16e0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    16e4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    16e8:	00130119 	andseq	r0, r3, r9, lsl r1
    16ec:	012e2a00 	teqeq	lr, r0, lsl #20
    16f0:	0b3a0e03 	bleq	e84f04 <__Stack_Size+0xe84b04>
    16f4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    16f8:	13010b20 	movwne	r0, #6944	; 0x1b20
    16fc:	342b0000 	strtcc	r0, [fp], #-0
    1700:	3a080300 	bcc	202308 <__Stack_Size+0x201f08>
    1704:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1708:	2c000013 	stccs	0, cr0, [r0], {19}
    170c:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    1710:	17550152 			; <UNDEFINED> instruction: 0x17550152
    1714:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xb58
    1718:	00001301 	andeq	r1, r0, r1, lsl #6
    171c:	55010b2d 	strpl	r0, [r1, #-2861]	; 0xb2d
    1720:	2e000017 	mcrcs	0, 0, r0, cr0, cr7, {0}
    1724:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1728:	0b3a0e03 	bleq	e84f3c <__Stack_Size+0xe84b3c>
    172c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1730:	01111349 	tsteq	r1, r9, asr #6
    1734:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1738:	01194297 			; <UNDEFINED> instruction: 0x01194297
    173c:	2f000013 	svccs	0x00000013
    1740:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1744:	0b3a0e03 	bleq	e84f58 <__Stack_Size+0xe84b58>
    1748:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    174c:	1301193c 	movwne	r1, #6460	; 0x193c
    1750:	05300000 	ldreq	r0, [r0, #-0]!
    1754:	00134900 	andseq	r4, r3, r0, lsl #18
    1758:	012e3100 	teqeq	lr, r0, lsl #2
    175c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1760:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1764:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1768:	01000000 	mrseq	r0, (UNDEF: 0)
    176c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1770:	0e030b13 	vmoveq.32	d3[0], r0
    1774:	01110e1b 	tsteq	r1, fp, lsl lr
    1778:	17100612 			; <UNDEFINED> instruction: 0x17100612
    177c:	24020000 	strcs	r0, [r2], #-0
    1780:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1784:	000e030b 	andeq	r0, lr, fp, lsl #6
    1788:	00160300 	andseq	r0, r6, r0, lsl #6
    178c:	0b3a0803 	bleq	e837a0 <__Stack_Size+0xe833a0>
    1790:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1794:	16040000 	strne	r0, [r4], -r0
    1798:	3a0e0300 	bcc	3823a0 <__Stack_Size+0x381fa0>
    179c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    17a0:	05000013 	streq	r0, [r0, #-19]
    17a4:	13490035 	movtne	r0, #36917	; 0x9035
    17a8:	04060000 	streq	r0, [r6], #-0
    17ac:	3a0b0b01 	bcc	2c43b8 <__Stack_Size+0x2c3fb8>
    17b0:	010b3b0b 	tsteq	fp, fp, lsl #22
    17b4:	07000013 	smladeq	r0, r3, r0, r0
    17b8:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    17bc:	00000d1c 	andeq	r0, r0, ip, lsl sp
    17c0:	03002808 	movweq	r2, #2056	; 0x808
    17c4:	000d1c08 	andeq	r1, sp, r8, lsl #24
    17c8:	01130900 	tsteq	r3, r0, lsl #18
    17cc:	0b3a0b0b 	bleq	e84400 <__Stack_Size+0xe84000>
    17d0:	1301053b 	movwne	r0, #5435	; 0x153b
    17d4:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    17d8:	3a080300 	bcc	2023e0 <__Stack_Size+0x201fe0>
    17dc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    17e0:	000b3813 	andeq	r3, fp, r3, lsl r8
    17e4:	000d0b00 	andeq	r0, sp, r0, lsl #22
    17e8:	0b3a0e03 	bleq	e84ffc <__Stack_Size+0xe84bfc>
    17ec:	1349053b 	movtne	r0, #38203	; 0x953b
    17f0:	00000b38 	andeq	r0, r0, r8, lsr fp
    17f4:	0300160c 	movweq	r1, #1548	; 0x60c
    17f8:	3b0b3a0e 	blcc	2d0038 <__Stack_Size+0x2cfc38>
    17fc:	00134905 	andseq	r4, r3, r5, lsl #18
    1800:	01130d00 	tsteq	r3, r0, lsl #26
    1804:	0b3a0b0b 	bleq	e84438 <__Stack_Size+0xe84038>
    1808:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    180c:	0d0e0000 	stceq	0, cr0, [lr, #-0]
    1810:	3a0e0300 	bcc	382418 <__Stack_Size+0x382018>
    1814:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1818:	000b3813 	andeq	r3, fp, r3, lsl r8
    181c:	012e0f00 	teqeq	lr, r0, lsl #30
    1820:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1824:	0b3b0b3a 	bleq	ec4514 <__Stack_Size+0xec4114>
    1828:	01111927 	tsteq	r1, r7, lsr #18
    182c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1830:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1834:	10000013 	andne	r0, r0, r3, lsl r0
    1838:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    183c:	0b3b0b3a 	bleq	ec452c <__Stack_Size+0xec412c>
    1840:	17021349 	strne	r1, [r2, -r9, asr #6]
    1844:	89110000 	ldmdbhi	r1, {}	; <UNPREDICTABLE>
    1848:	11010182 	smlabbne	r1, r2, r1, r0
    184c:	01133101 	tsteq	r3, r1, lsl #2
    1850:	12000013 	andne	r0, r0, #19
    1854:	0001828a 	andeq	r8, r1, sl, lsl #5
    1858:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    185c:	13000018 	movwne	r0, #24
    1860:	01018289 	smlabbeq	r1, r9, r2, r8
    1864:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1868:	01133119 	tsteq	r3, r9, lsl r1
    186c:	14000013 	strne	r0, [r0], #-19
    1870:	01018289 	smlabbeq	r1, r9, r2, r8
    1874:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1878:	00133119 	andseq	r3, r3, r9, lsl r1
    187c:	000f1500 	andeq	r1, pc, r0, lsl #10
    1880:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1884:	34160000 	ldrcc	r0, [r6], #-0
    1888:	3a0e0300 	bcc	382490 <__Stack_Size+0x382090>
    188c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1890:	00170213 	andseq	r0, r7, r3, lsl r2
    1894:	00341700 	eorseq	r1, r4, r0, lsl #14
    1898:	0b3a0e03 	bleq	e850ac <__Stack_Size+0xe84cac>
    189c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    18a0:	00001802 	andeq	r1, r0, r2, lsl #16
    18a4:	01828918 	orreq	r8, r2, r8, lsl r9
    18a8:	31011101 	tstcc	r1, r1, lsl #2
    18ac:	19000013 	stmdbne	r0, {r0, r1, r4}
    18b0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    18b4:	0b3b0b3a 	bleq	ec45a4 <__Stack_Size+0xec41a4>
    18b8:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    18bc:	341a0000 	ldrcc	r0, [sl], #-0
    18c0:	3a0e0300 	bcc	3824c8 <__Stack_Size+0x3820c8>
    18c4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    18c8:	00170213 	andseq	r0, r7, r3, lsl r2
    18cc:	012e1b00 	teqeq	lr, r0, lsl #22
    18d0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    18d4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    18d8:	01111927 	tsteq	r1, r7, lsr #18
    18dc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    18e0:	01194297 			; <UNDEFINED> instruction: 0x01194297
    18e4:	1c000013 	stcne	0, cr0, [r0], {19}
    18e8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    18ec:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    18f0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    18f4:	051d0000 	ldreq	r0, [sp, #-0]
    18f8:	3a0e0300 	bcc	382500 <__Stack_Size+0x382100>
    18fc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1900:	00170213 	andseq	r0, r7, r3, lsl r2
    1904:	00341e00 	eorseq	r1, r4, r0, lsl #28
    1908:	0b3a0e03 	bleq	e8511c <__Stack_Size+0xe84d1c>
    190c:	1349053b 	movtne	r0, #38203	; 0x953b
    1910:	00001802 	andeq	r1, r0, r2, lsl #16
    1914:	3f012e1f 	svccc	0x00012e1f
    1918:	3a0e0319 	bcc	382584 <__Stack_Size+0x382184>
    191c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1920:	11134919 	tstne	r3, r9, lsl r9
    1924:	40061201 	andmi	r1, r6, r1, lsl #4
    1928:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    192c:	00001301 	andeq	r1, r0, r1, lsl #6
    1930:	03003420 	movweq	r3, #1056	; 0x420
    1934:	3b0b3a0e 	blcc	2d0174 <__Stack_Size+0x2cfd74>
    1938:	00134905 	andseq	r4, r3, r5, lsl #18
    193c:	012e2100 	teqeq	lr, r0, lsl #2
    1940:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1944:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1948:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    194c:	00001301 	andeq	r1, r0, r1, lsl #6
    1950:	49000522 	stmdbmi	r0, {r1, r5, r8, sl}
    1954:	00000013 	andeq	r0, r0, r3, lsl r0
    1958:	10001101 	andne	r1, r0, r1, lsl #2
    195c:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
    1960:	1b080301 	blne	20256c <__Stack_Size+0x20216c>
    1964:	13082508 	movwne	r2, #34056	; 0x8508
    1968:	00000005 	andeq	r0, r0, r5
    196c:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1970:	030b130e 	movweq	r1, #45838	; 0xb30e
    1974:	110e1b0e 	tstne	lr, lr, lsl #22
    1978:	10061201 	andne	r1, r6, r1, lsl #4
    197c:	02000017 	andeq	r0, r0, #23
    1980:	0b0b0024 	bleq	2c1a18 <__Stack_Size+0x2c1618>
    1984:	0e030b3e 	vmoveq.16	d3[0], r0
    1988:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
    198c:	03193f01 	tsteq	r9, #1, 30
    1990:	3b0b3a0e 	blcc	2d01d0 <__Stack_Size+0x2cfdd0>
    1994:	1119270b 	tstne	r9, fp, lsl #14
    1998:	40061201 	andmi	r1, r6, r1, lsl #4
    199c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    19a0:	00001301 	andeq	r1, r0, r1, lsl #6
    19a4:	03003404 	movweq	r3, #1028	; 0x404
    19a8:	3b0b3a0e 	blcc	2d01e8 <__Stack_Size+0x2cfde8>
    19ac:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    19b0:	05000017 	streq	r0, [r0, #-23]
    19b4:	00018289 	andeq	r8, r1, r9, lsl #5
    19b8:	13310111 	teqne	r1, #1073741828	; 0x40000004
    19bc:	0f060000 	svceq	0x00060000
    19c0:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    19c4:	07000013 	smladeq	r0, r3, r0, r0
    19c8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    19cc:	0b3b0b3a 	bleq	ec46bc <__Stack_Size+0xec42bc>
    19d0:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    19d4:	0000193c 	andeq	r1, r0, ip, lsr r9
    19d8:	03003408 	movweq	r3, #1032	; 0x408
    19dc:	3b0b3a0e 	blcc	2d021c <__Stack_Size+0x2cfe1c>
    19e0:	3c193f0b 	ldccc	15, cr3, [r9], {11}
    19e4:	09000019 	stmdbeq	r0, {r0, r3, r4}
    19e8:	13490101 	movtne	r0, #37121	; 0x9101
    19ec:	00001301 	andeq	r1, r0, r1, lsl #6
    19f0:	4900210a 	stmdbmi	r0, {r1, r3, r8, sp}
    19f4:	000b2f13 	andeq	r2, fp, r3, lsl pc
    19f8:	00150b00 	andseq	r0, r5, r0, lsl #22
    19fc:	00001927 	andeq	r1, r0, r7, lsr #18
    1a00:	0300340c 	movweq	r3, #1036	; 0x40c
    1a04:	3b0b3a0e 	blcc	2d0244 <__Stack_Size+0x2cfe44>
    1a08:	3f13490b 	svccc	0x0013490b
    1a0c:	00180219 	andseq	r0, r8, r9, lsl r2
    1a10:	00260d00 	eoreq	r0, r6, r0, lsl #26
    1a14:	00001349 	andeq	r1, r0, r9, asr #6
    1a18:	3f002e0e 	svccc	0x00002e0e
    1a1c:	3a0e0319 	bcc	382688 <__Stack_Size+0x382288>
    1a20:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1a24:	3c134919 	ldccc	9, cr4, [r3], {25}
    1a28:	0f000019 	svceq	0x00000019
    1a2c:	0b0b0024 	bleq	2c1ac4 <__Stack_Size+0x2c16c4>
    1a30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    1a34:	Address 0x0000000000001a34 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	000000ed 	andeq	r0, r0, sp, ror #1
       4:	00ae0002 	adceq	r0, lr, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	41010000 	mrsmi	r0, (UNDEF: 1)
      1c:	732f5050 	teqvc	pc, #80	; 0x50
      20:	73006372 	movwvc	r6, #882	; 0x372
      24:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
      28:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
      2c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
      30:	636e692f 	cmnvs	lr, #770048	; 0xbc000
      34:	50504100 	subspl	r4, r0, r0, lsl #2
      38:	636e692f 	cmnvs	lr, #770048	; 0xbc000
      3c:	616d0000 	cmnvs	sp, r0
      40:	632e6e69 	teqvs	lr, #1680	; 0x690
      44:	00000100 	andeq	r0, r0, r0, lsl #2
      48:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
      4c:	30316632 	eorscc	r6, r1, r2, lsr r6
      50:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
      54:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
      58:	00000200 	andeq	r0, r0, r0, lsl #4
      5c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
      60:	30316632 	eorscc	r6, r1, r2, lsr r6
      64:	616d5f78 	smcvs	54776	; 0xd5f8
      68:	00682e70 	rsbeq	r2, r8, r0, ror lr
      6c:	50000002 	andpl	r0, r0, r2
      70:	6f435f43 	svcvs	0x00435f43
      74:	00682e6d 	rsbeq	r2, r8, sp, ror #28
      78:	44000003 	strmi	r0, [r0], #-3
      7c:	682e4c58 	stmdavs	lr!, {r3, r4, r6, sl, fp, lr}
      80:	00000300 	andeq	r0, r0, r0, lsl #6
      84:	5f737973 	svcpl	0x00737973
      88:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
      8c:	0300682e 	movweq	r6, #2094	; 0x82e
      90:	6f4d0000 	svcvs	0x004d0000
      94:	43726f74 	cmnmi	r2, #116, 30	; 0x1d0
      98:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
      9c:	682e6c6f 	stmdavs	lr!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}
      a0:	00000300 	andeq	r0, r0, r0, lsl #6
      a4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
      a8:	30316632 	eorscc	r6, r1, r2, lsr r6
      ac:	69745f78 	ldmdbvs	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
      b0:	00682e6d 	rsbeq	r2, r8, sp, ror #28
      b4:	00000002 	andeq	r0, r0, r2
      b8:	ec020500 	cfstr32	mvfx0, [r2], {-0}
      bc:	03080053 	movweq	r0, #32851	; 0x8053
      c0:	31220131 	teqcc	r2, r1, lsr r1
      c4:	3e303031 	mrccc	0, 1, r3, cr0, cr1, {1}
      c8:	413d305a 	teqmi	sp, sl, asr r0
      cc:	5a4c304c 	bpl	130c204 <__Stack_Size+0x130be04>
      d0:	3e3e5a3e 	mrccc	10, 1, r5, cr14, cr14, {1}
      d4:	083d5e3e 	ldmdaeq	sp!, {r1, r2, r3, r4, r5, r9, sl, fp, ip, lr}
      d8:	00010100 	andeq	r0, r1, r0, lsl #2
      dc:	31340205 	teqcc	r4, r5, lsl #4
      e0:	84030800 	strhi	r0, [r3], #-2048	; 0x800
      e4:	68210101 	stmdavs	r1!, {r0, r8}
      e8:	3d13c03d 	ldccc	0, cr12, [r3, #-244]	; 0xffffff0c
      ec:	01000702 	tsteq	r0, r2, lsl #14
      f0:	00012301 	andeq	r2, r1, r1, lsl #6
      f4:	3e000200 	cdpcc	2, 0, cr0, cr0, cr0, {0}
      f8:	02000000 	andeq	r0, r0, #0
      fc:	0d0efb01 	vstreq	d15, [lr, #-4]
     100:	01010100 	mrseq	r0, (UNDEF: 17)
     104:	00000001 	andeq	r0, r0, r1
     108:	01000001 	tsteq	r0, r1
     10c:	2f505041 	svccs	0x00505041
     110:	00637273 	rsbeq	r7, r3, r3, ror r2
     114:	2f505041 	svccs	0x00505041
     118:	00636e69 	rsbeq	r6, r3, r9, ror #28
     11c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     120:	31663233 	cmncc	r6, r3, lsr r2
     124:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^	; <UNPREDICTABLE>
     128:	00632e74 	rsbeq	r2, r3, r4, ror lr
     12c:	44000001 	strmi	r0, [r0], #-1
     130:	682e4c58 	stmdavs	lr!, {r3, r4, r6, sl, fp, lr}
     134:	00000200 	andeq	r0, r0, r0, lsl #4
     138:	02050000 	andeq	r0, r5, #0
     13c:	08003174 	stmdaeq	r0, {r2, r4, r5, r6, r8, ip, sp}
     140:	03012403 	movweq	r2, #5123	; 0x1403
     144:	0f03200b 	svceq	0x0003200b
     148:	200f0320 	andcs	r0, pc, r0, lsr #6
     14c:	03200f03 	teqeq	r0, #3, 30
     150:	0b03200f 	bleq	c8194 <__Stack_Size+0xc7d94>
     154:	200b0320 	andcs	r0, fp, r0, lsr #6
     158:	13200b03 	teqne	r0, #3072	; 0xc00
     15c:	032e0b03 	teqeq	lr, #3072	; 0xc00
     160:	0b03200b 	bleq	c8194 <__Stack_Size+0xc7d94>
     164:	200b0320 	andcs	r0, fp, r0, lsr #6
     168:	03200b03 	teqeq	r0, #3072	; 0xc00
     16c:	0b03200b 	bleq	c81a0 <__Stack_Size+0xc7da0>
     170:	200b0320 	andcs	r0, fp, r0, lsr #6
     174:	03200b03 	teqeq	r0, #3072	; 0xc00
     178:	0b03200b 	bleq	c81ac <__Stack_Size+0xc7dac>
     17c:	200b0320 	andcs	r0, fp, r0, lsr #6
     180:	03200b03 	teqeq	r0, #3072	; 0xc00
     184:	0b03200b 	bleq	c81b8 <__Stack_Size+0xc7db8>
     188:	200b0320 	andcs	r0, fp, r0, lsr #6
     18c:	03200b03 	teqeq	r0, #3072	; 0xc00
     190:	0c03200b 	stceq	0, cr2, [r3], {11}
     194:	200c0320 	andcs	r0, ip, r0, lsr #6
     198:	03200c03 	teqeq	r0, #768	; 0x300
     19c:	0b03200b 	bleq	c81d0 <__Stack_Size+0xc7dd0>
     1a0:	200b0320 	andcs	r0, fp, r0, lsr #6
     1a4:	03200b03 	teqeq	r0, #3072	; 0xc00
     1a8:	0c03200c 	stceq	0, cr2, [r3], {12}
     1ac:	200b0320 	andcs	r0, fp, r0, lsr #6
     1b0:	13200b03 	teqne	r0, #3072	; 0xc00
     1b4:	032e0b03 	teqeq	lr, #3072	; 0xc00
     1b8:	0b03200b 	bleq	c81ec <__Stack_Size+0xc7dec>
     1bc:	200b0320 	andcs	r0, fp, r0, lsr #6
     1c0:	03200b03 	teqeq	r0, #3072	; 0xc00
     1c4:	0b03200b 	bleq	c81f8 <__Stack_Size+0xc7df8>
     1c8:	200b0320 	andcs	r0, fp, r0, lsr #6
     1cc:	14200b03 	strtne	r0, [r0], #-2819	; 0xb03
     1d0:	032e0b03 	teqeq	lr, #3072	; 0xc00
     1d4:	0313200b 	tsteq	r3, #11
     1d8:	0b032e0b 	bleq	cba0c <__Stack_Size+0xcb60c>
     1dc:	200b0320 	andcs	r0, fp, r0, lsr #6
     1e0:	03200b03 	teqeq	r0, #3072	; 0xc00
     1e4:	0c03200c 	stceq	0, cr2, [r3], {12}
     1e8:	200b0320 	andcs	r0, fp, r0, lsr #6
     1ec:	03200b03 	teqeq	r0, #3072	; 0xc00
     1f0:	0b03200b 	bleq	c8224 <__Stack_Size+0xc7e24>
     1f4:	200b0320 	andcs	r0, fp, r0, lsr #6
     1f8:	03200b03 	teqeq	r0, #3072	; 0xc00
     1fc:	0b03200b 	bleq	c8230 <__Stack_Size+0xc7e30>
     200:	200b0320 	andcs	r0, fp, r0, lsr #6
     204:	03200b03 	teqeq	r0, #3072	; 0xc00
     208:	0b03200b 	bleq	c823c <__Stack_Size+0xc7e3c>
     20c:	200b0320 	andcs	r0, fp, r0, lsr #6
     210:	02200c03 	eoreq	r0, r0, #768	; 0x300
     214:	01010001 	tsteq	r1, r1
     218:	0000015b 	andeq	r0, r0, fp, asr r1
     21c:	00dc0002 	sbcseq	r0, ip, r2
     220:	01020000 	mrseq	r0, (UNDEF: 2)
     224:	000d0efb 	strdeq	r0, [sp], -fp
     228:	01010101 	tsteq	r1, r1, lsl #2
     22c:	01000000 	mrseq	r0, (UNDEF: 0)
     230:	41010000 	mrsmi	r0, (UNDEF: 1)
     234:	732f5050 	teqvc	pc, #80	; 0x50
     238:	73006372 	movwvc	r6, #882	; 0x372
     23c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     240:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     244:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     248:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     24c:	79730000 	ldmdbvc	r3!, {}^	; <UNPREDICTABLE>
     250:	6e695f73 	mcrvs	15, 3, r5, cr9, cr3, {3}
     254:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
     258:	00000100 	andeq	r0, r0, r0, lsl #2
     25c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     260:	30316632 	eorscc	r6, r1, r2, lsr r6
     264:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     268:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     26c:	00000200 	andeq	r0, r0, r0, lsl #4
     270:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     274:	30316632 	eorscc	r6, r1, r2, lsr r6
     278:	616d5f78 	smcvs	54776	; 0xd5f8
     27c:	00682e70 	rsbeq	r2, r8, r0, ror lr
     280:	73000002 	movwvc	r0, #2
     284:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     288:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     28c:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
     290:	00682e6f 	rsbeq	r2, r8, pc, ror #28
     294:	73000002 	movwvc	r0, #2
     298:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     29c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     2a0:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
     2a4:	00682e63 	rsbeq	r2, r8, r3, ror #28
     2a8:	73000002 	movwvc	r0, #2
     2ac:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     2b0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     2b4:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
     2b8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     2bc:	74730000 	ldrbtvc	r0, [r3], #-0
     2c0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     2c4:	5f783031 	svcpl	0x00783031
     2c8:	2e727770 	mrccs	7, 3, r7, cr2, cr0, {3}
     2cc:	00020068 	andeq	r0, r2, r8, rrx
     2d0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     2d4:	31663233 	cmncc	r6, r3, lsr r2
     2d8:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
     2dc:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     2e0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     2e4:	74730000 	ldrbtvc	r0, [r3], #-0
     2e8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     2ec:	5f783031 	svcpl	0x00783031
     2f0:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0x973
     2f4:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
     2f8:	00020068 	andeq	r0, r2, r8, rrx
     2fc:	05000000 	streq	r0, [r0, #-0]
     300:	00320802 	eorseq	r0, r2, r2, lsl #16
     304:	011c0308 	tsteq	ip, r8, lsl #6
     308:	304d3123 	subcc	r3, sp, r3, lsr #2
     30c:	2803221e 	stmdacs	r3, {r1, r2, r3, r4, r9, sp}
     310:	2d4d5b20 	vstrcs	d21, [sp, #-128]	; 0xffffff80
     314:	3f3c5603 	svccc	0x003c5603
     318:	4d3f3f3f 	ldcmi	15, cr3, [pc, #-252]!	; 224 <_Minimum_Stack_Size+0x124>
     31c:	04020069 	streq	r0, [r2], #-105	; 0x69
     320:	005d3f01 	subseq	r3, sp, r1, lsl #30
     324:	3f010402 	svccc	0x00010402
     328:	28741803 	ldmdacs	r4!, {r0, r1, fp, ip}^
     32c:	1d224e6a 	stcne	14, cr4, [r2, #-424]!	; 0xfffffe58
     330:	2f2f1c24 	svccs	0x002f1c24
     334:	24312f2f 	ldrtcs	r2, [r1], #-3887	; 0xf2f
     338:	2f2f2f1c 	svccs	0x002f2f1c
     33c:	0a032f2f 	beq	cc000 <__Stack_Size+0xcbc00>
     340:	7a03282e 	bvc	ca400 <__Stack_Size+0xca000>
     344:	3c090320 	stccc	3, cr0, [r9], {32}
     348:	21207a03 	teqcs	r0, r3, lsl #20
     34c:	2f2b2121 	svccs	0x002b2121
     350:	30302f2f 	eorscc	r2, r0, pc, lsr #30
     354:	302f2f3a 	eorcc	r2, pc, sl, lsr pc	; <UNPREDICTABLE>
     358:	2d211f4d 	stccs	15, cr1, [r1, #-308]!	; 0xfffffecc
     35c:	4b30302d 	blmi	c0c418 <__Stack_Size+0xc0c018>
     360:	784b4b4c 	stmdavc	fp, {r2, r3, r6, r8, r9, fp, lr}^
     364:	402d4022 	eormi	r4, sp, r2, lsr #32
     368:	212d3d13 	teqcs	sp, r3, lsl sp
     36c:	211f3f21 	tstcs	pc, r1, lsr #30
     370:	02023d21 	andeq	r3, r2, #2112	; 0x840
     374:	07010100 	streq	r0, [r1, -r0, lsl #2]
     378:	02000001 	andeq	r0, r0, #1
     37c:	00008c00 	andeq	r8, r0, r0, lsl #24
     380:	fb010200 	blx	40b8a <__Stack_Size+0x4078a>
     384:	01000d0e 	tsteq	r0, lr, lsl #26
     388:	00010101 	andeq	r0, r1, r1, lsl #2
     38c:	00010000 	andeq	r0, r1, r0
     390:	50410100 	subpl	r0, r1, r0, lsl #2
     394:	72732f50 	rsbsvc	r2, r3, #80, 30	; 0x140
     398:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
     39c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     3a0:	5f783031 	svcpl	0x00783031
     3a4:	2f62696c 	svccs	0x0062696c
     3a8:	00636e69 	rsbeq	r6, r3, r9, ror #28
     3ac:	5f435000 	svcpl	0x00435000
     3b0:	2e6d6f43 	cdpcs	15, 6, cr6, cr13, cr3, {2}
     3b4:	00010063 	andeq	r0, r1, r3, rrx
     3b8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     3bc:	31663233 	cmncc	r6, r3, lsr r2
     3c0:	745f7830 	ldrbvc	r7, [pc], #-2096	; 3c8 <_Minimum_Stack_Size+0x2c8>
     3c4:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     3c8:	00020068 	andeq	r0, r2, r8, rrx
     3cc:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     3d0:	31663233 	cmncc	r6, r3, lsr r2
     3d4:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 31c <_Minimum_Stack_Size+0x21c>
     3d8:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     3dc:	00000200 	andeq	r0, r0, r0, lsl #4
     3e0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     3e4:	30316632 	eorscc	r6, r1, r2, lsr r6
     3e8:	73755f78 	cmnvc	r5, #120, 30	; 0x1e0
     3ec:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
     3f0:	00020068 	andeq	r0, r2, r8, rrx
     3f4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     3f8:	31663233 	cmncc	r6, r3, lsr r2
     3fc:	735f7830 	cmpvc	pc, #48, 16	; 0x300000
     400:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     404:	682e6b63 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, fp, sp, lr}
     408:	00000200 	andeq	r0, r0, r0, lsl #4
     40c:	02050000 	andeq	r0, r5, #0
     410:	08003398 	stmdaeq	r0, {r3, r4, r7, r8, r9, ip, sp}
     414:	0100d703 	tsteq	r0, r3, lsl #14
     418:	0402002f 	streq	r0, [r2], #-47	; 0x2f
     41c:	03673d01 	cmneq	r7, #1, 26	; 0x40
     420:	02003c6f 	andeq	r3, r0, #28416	; 0x6f00
     424:	3d2f0104 	stfccs	f0, [pc, #-16]!	; 41c <__Stack_Size+0x1c>
     428:	3020223d 	eorcc	r2, r0, sp, lsr r2
     42c:	01040200 	mrseq	r0, R12_usr
     430:	02002006 	andeq	r2, r0, #6
     434:	30060204 	andcc	r0, r6, r4, lsl #4
     438:	02040200 	andeq	r0, r4, #0, 4
     43c:	0e03323a 	mcreq	2, 0, r3, cr3, cr10, {1}
     440:	3e222020 	cdpcc	0, 2, cr2, cr2, cr0, {1}
     444:	01040200 	mrseq	r0, R12_usr
     448:	214c3f30 	cmpcs	ip, r0, lsr pc
     44c:	4a70032d 	bmi	1c01108 <__Stack_Size+0x1c00d08>
     450:	7fbb0313 	svcvc	0x00bb0313
     454:	1c242e58 	stcne	14, cr2, [r4], #-352	; 0xfffffea0
     458:	2f3d3224 	svccs	0x003d3224
     45c:	251b2f2f 	ldrcs	r2, [fp, #-3887]	; 0xf2f
     460:	34032231 	strcc	r2, [r3], #-561	; 0x231
     464:	4a4f033c 	bmi	13c115c <__Stack_Size+0x13c0d5c>
     468:	30316a4d 	eorscc	r6, r1, sp, asr #20
     46c:	033c2503 	teqeq	ip, #12582912	; 0xc00000
     470:	6a4d4a5e 	bvs	1352df0 <__Stack_Size+0x13529f0>
     474:	662c034c 	strtvs	r0, [ip], -ip, asr #6
     478:	1f756821 	svcne	0x00756821
     47c:	00060221 	andeq	r0, r6, r1, lsr #4
     480:	01550101 	cmpeq	r5, r1, lsl #2
     484:	00020000 	andeq	r0, r2, r0
     488:	0000009a 	muleq	r0, sl, r0
     48c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     490:	0101000d 	tsteq	r1, sp
     494:	00000101 	andeq	r0, r0, r1, lsl #2
     498:	00000100 	andeq	r0, r0, r0, lsl #2
     49c:	50504101 	subspl	r4, r0, r1, lsl #2
     4a0:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     4a4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     4a8:	31663233 	cmncc	r6, r3, lsr r2
     4ac:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
     4b0:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     4b4:	4100636e 	tstmi	r0, lr, ror #6
     4b8:	692f5050 	stmdbvs	pc!, {r4, r6, ip, lr}	; <UNPREDICTABLE>
     4bc:	0000636e 	andeq	r6, r0, lr, ror #6
     4c0:	2e4c5844 	cdpcs	8, 4, cr5, cr12, cr4, {2}
     4c4:	00010063 	andeq	r0, r1, r3, rrx
     4c8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     4cc:	31663233 	cmncc	r6, r3, lsr r2
     4d0:	745f7830 	ldrbvc	r7, [pc], #-2096	; 4d8 <__Stack_Size+0xd8>
     4d4:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     4d8:	00020068 	andeq	r0, r2, r8, rrx
     4dc:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     4e0:	31663233 	cmncc	r6, r3, lsr r2
     4e4:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 42c <__Stack_Size+0x2c>
     4e8:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     4ec:	00000200 	andeq	r0, r0, r0, lsl #4
     4f0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     4f4:	30316632 	eorscc	r6, r1, r2, lsr r6
     4f8:	73755f78 	cmnvc	r5, #120, 30	; 0x1e0
     4fc:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
     500:	00020068 	andeq	r0, r2, r8, rrx
     504:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     508:	31663233 	cmncc	r6, r3, lsr r2
     50c:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
     510:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
     514:	00020068 	andeq	r0, r2, r8, rrx
     518:	5f435000 	svcpl	0x00435000
     51c:	2e6d6f43 	cdpcs	15, 6, cr6, cr13, cr3, {2}
     520:	00030068 	andeq	r0, r3, r8, rrx
     524:	05000000 	streq	r0, [r0, #-0]
     528:	0034c802 	eorseq	ip, r4, r2, lsl #16
     52c:	00e30308 	rsceq	r0, r3, r8, lsl #6
     530:	221e2201 	andscs	r2, lr, #268435456	; 0x10000000
     534:	02004e3d 	andeq	r4, r0, #976	; 0x3d0
     538:	6a4b0104 	bvs	12c0950 <__Stack_Size+0x12c0550>
     53c:	bf032c4d 	svclt	0x00032c4d
     540:	3223827f 	eorcc	r8, r3, #-268435449	; 0xf0000007
     544:	03200b03 	teqeq	r0, #3072	; 0xc00
     548:	09032078 	stmdbeq	r3, {r3, r4, r5, r6, sp}
     54c:	20770320 	rsbscs	r0, r7, r0, lsr #6
     550:	03200903 	teqeq	r0, #49152	; 0xc000
     554:	0a03207a 	beq	c8744 <__Stack_Size+0xc8344>
     558:	206c0320 	rsbcs	r0, ip, r0, lsr #6
     55c:	200d0321 	andcs	r0, sp, r1, lsr #6
     560:	0200281c 	andeq	r2, r0, #28, 16	; 0x1c0000
     564:	003e0104 	eorseq	r0, lr, r4, lsl #2
     568:	3e020402 	cdpcc	4, 0, cr0, cr2, cr2, {0}
     56c:	23311d50 	teqcs	r1, #80, 26	; 0x1400
     570:	02040200 	andeq	r0, r4, #0, 4
     574:	04020024 	streq	r0, [r2], #-36	; 0x24
     578:	2e064802 	cdpcs	8, 0, cr4, cr6, cr2, {0}
     57c:	02040200 	andeq	r0, r4, #0, 4
     580:	02003506 	andeq	r3, r0, #25165824	; 0x1800000
     584:	333a0204 	teqcc	sl, #4, 4	; 0x40000000
     588:	243c1c03 	ldrtcs	r1, [ip], #-3075	; 0xc03
     58c:	3130243d 	teqcc	r0, sp, lsr r4
     590:	207a0333 	rsbscs	r0, sl, r3, lsr r3
     594:	03207a03 	teqeq	r0, #12288	; 0x3000
     598:	0200200a 	andeq	r2, r0, #10
     59c:	003e0104 	eorseq	r0, lr, r4, lsl #2
     5a0:	3e020402 	cdpcc	4, 0, cr0, cr2, cr2, {0}
     5a4:	23311d50 	teqcs	r1, #80, 26	; 0x1400
     5a8:	02040200 	andeq	r0, r4, #0, 4
     5ac:	04020024 	streq	r0, [r2], #-36	; 0x24
     5b0:	0f034802 	svceq	0x00034802
     5b4:	2e76032e 	cdpcs	3, 7, cr0, cr6, cr14, {1}
     5b8:	21580d03 	cmpcs	r8, r3, lsl #26
     5bc:	20988368 	addscs	r8, r8, r8, ror #6
     5c0:	03283f24 	teqeq	r8, #36, 30	; 0x90
     5c4:	2f3d2079 	svccs	0x003d2079
     5c8:	3f1d322f 	svccc	0x001d322f
     5cc:	6a4d3e2f 	bvs	134fe90 <__Stack_Size+0x134fa90>
     5d0:	7ed5034c 	cdpvc	3, 13, cr0, cr5, cr12, {2}
     5d4:	02021358 	andeq	r1, r2, #88, 6	; 0x60000001
     5d8:	9b010100 	blls	409e0 <__Stack_Size+0x405e0>
     5dc:	02000000 	andeq	r0, r0, #0
     5e0:	00006400 	andeq	r6, r0, r0, lsl #8
     5e4:	fb010200 	blx	40dee <__Stack_Size+0x409ee>
     5e8:	01000d0e 	tsteq	r0, lr, lsl #26
     5ec:	00010101 	andeq	r0, r1, r1, lsl #2
     5f0:	00010000 	andeq	r0, r1, r0
     5f4:	50410100 	subpl	r0, r1, r0, lsl #2
     5f8:	72732f50 	rsbsvc	r2, r3, #80, 30	; 0x140
     5fc:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
     600:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     604:	5f783031 	svcpl	0x00783031
     608:	2f62696c 	svccs	0x0062696c
     60c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     610:	2f505041 	svccs	0x00505041
     614:	00636e69 	rsbeq	r6, r3, r9, ror #28
     618:	746f4d00 	strbtvc	r4, [pc], #-3328	; 620 <__Stack_Size+0x220>
     61c:	6f43726f 	svcvs	0x0043726f
     620:	6f72746e 	svcvs	0x0072746e
     624:	00632e6c 	rsbeq	r2, r3, ip, ror #28
     628:	73000001 	movwvc	r0, #1
     62c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     630:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     634:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     638:	00682e65 	rsbeq	r2, r8, r5, ror #28
     63c:	44000002 	strmi	r0, [r0], #-2
     640:	682e4c58 	stmdavs	lr!, {r3, r4, r6, sl, fp, lr}
     644:	00000300 	andeq	r0, r0, r0, lsl #6
     648:	02050000 	andeq	r0, r5, #0
     64c:	08003648 	stmdaeq	r0, {r3, r6, r9, sl, ip, sp}
     650:	6e011403 	cdpvs	4, 0, cr1, cr1, cr3, {0}
     654:	2d221f2f 	stccs	15, cr1, [r2, #-188]!	; 0xffffff44
     658:	2d3d2f21 	ldccs	15, cr2, [sp, #-132]!	; 0xffffff7c
     65c:	3b216e4e 	blcc	85bf9c <__Stack_Size+0x85bb9c>
     660:	3e312c21 	cdpcc	12, 3, cr2, cr1, cr1, {1}
     664:	03264f2c 	teqeq	r6, #44, 30	; 0xb0
     668:	d728207a 			; <UNDEFINED> instruction: 0xd728207a
     66c:	265d2c4c 	ldrbcs	r2, [sp], -ip, asr #24
     670:	2c686792 	stclcs	7, cr6, [r8], #-584	; 0xfffffdb8
     674:	0001024f 	andeq	r0, r1, pc, asr #4
     678:	01fd0101 	mvnseq	r0, r1, lsl #2
     67c:	00020000 	andeq	r0, r2, r0
     680:	00000088 	andeq	r0, r0, r8, lsl #1
     684:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     688:	0101000d 	tsteq	r1, sp
     68c:	00000101 	andeq	r0, r0, r1, lsl #2
     690:	00000100 	andeq	r0, r0, r0, lsl #2
     694:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
     698:	31663233 	cmncc	r6, r3, lsr r2
     69c:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
     6a0:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
     6a4:	73006372 	movwvc	r6, #882	; 0x372
     6a8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     6ac:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     6b0:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     6b4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     6b8:	74730000 	ldrbtvc	r0, [r3], #-0
     6bc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     6c0:	5f783031 	svcpl	0x00783031
     6c4:	73616c66 	cmnvc	r1, #26112	; 0x6600
     6c8:	00632e68 	rsbeq	r2, r3, r8, ror #28
     6cc:	73000001 	movwvc	r0, #1
     6d0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     6d4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     6d8:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     6dc:	00682e65 	rsbeq	r2, r8, r5, ror #28
     6e0:	73000002 	movwvc	r0, #2
     6e4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     6e8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     6ec:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     6f0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     6f4:	74730000 	ldrbtvc	r0, [r3], #-0
     6f8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     6fc:	5f783031 	svcpl	0x00783031
     700:	73616c66 	cmnvc	r1, #26112	; 0x6600
     704:	00682e68 	rsbeq	r2, r8, r8, ror #28
     708:	00000002 	andeq	r0, r0, r2
     70c:	1c020500 	cfstr32ne	mvfx0, [r2], {-0}
     710:	03080037 	movweq	r0, #32823	; 0x8037
     714:	170100d6 			; <UNDEFINED> instruction: 0x170100d6
     718:	740e0359 	strvc	r0, [lr], #-857	; 0x359
     71c:	0e035917 	mcreq	9, 0, r5, cr3, cr7, {0}
     720:	03591774 	cmpeq	r9, #116, 14	; 0x1d00000
     724:	3d14740c 	cfldrscc	mvf7, [r4, #-48]	; 0xffffffd0
     728:	14900b03 	ldrne	r0, [r0], #2819	; 0xb03
     72c:	8203f603 	andhi	pc, r3, #3145728	; 0x300000
     730:	0a032f14 	beq	cc388 <__Stack_Size+0xcbf88>
     734:	032f144a 	teqeq	pc, #1241513984	; 0x4a000000
     738:	03154a0b 	tsteq	r5, #45056	; 0xb000
     73c:	0a032e09 	beq	cbf68 <__Stack_Size+0xcbb68>
     740:	0a031566 	beq	c5ce0 <__Stack_Size+0xc58e0>
     744:	660e032e 	strvs	r0, [lr], -lr, lsr #6
     748:	33231d28 	teqcc	r3, #40, 26	; 0xa00
     74c:	18741203 	ldmdane	r4!, {r0, r1, r9, ip}^
     750:	2941263e 	stmdbcs	r1, {r1, r2, r3, r4, r5, r9, sl, sp}^
     754:	033c1003 	teqeq	ip, #3
     758:	03174a0f 	tsteq	r7, #61440	; 0xf000
     75c:	5015660c 	andspl	r6, r5, ip, lsl #12
     760:	74033e42 	strvc	r3, [r3], #-3650	; 0xe42
     764:	1003344a 	andne	r3, r3, sl, asr #8
     768:	3c0c0320 	stccc	3, cr0, [ip], {32}
     76c:	02002420 	andeq	r2, r0, #32, 8	; 0x20000000
     770:	00310104 	eorseq	r0, r1, r4, lsl #2
     774:	06020402 	streq	r0, [r2], -r2, lsl #8
     778:	1903062e 	stmdbne	r3, {r1, r2, r3, r5, r9, sl}
     77c:	68033020 	stmdavs	r3, {r5, ip, sp}
     780:	5d332f74 	ldcpl	15, cr2, [r3, #-464]!	; 0xfffffe30
     784:	2e7ab203 	cdpcs	2, 7, cr11, cr10, cr3, {0}
     788:	314c2720 	cmpcc	ip, r0, lsr #14
     78c:	214b2925 	cmpcs	fp, r5, lsr #18
     790:	5d31304d 	ldcpl	0, cr3, [r1, #-308]!	; 0xfffffecc
     794:	244a0c03 	strbcs	r0, [sl], #-3075	; 0xc03
     798:	2a24314c 	bcs	90ccd0 <__Stack_Size+0x90c8d0>
     79c:	31304d4b 	teqcc	r0, fp, asr #26
     7a0:	3c0c035d 	stccc	3, cr0, [ip], {93}	; 0x5d
     7a4:	36314c24 	ldrtcc	r4, [r1], -r4, lsr #24
     7a8:	212e7803 	teqcs	lr, r3, lsl #16
     7ac:	304d4b3f 	subcc	r4, sp, pc, lsr fp
     7b0:	1d235b31 	fstmdbxne	r3!, {d5-d28}	;@ Deprecated
     7b4:	231d233f 	tstcs	sp, #-67108864	; 0xfc000000
     7b8:	312e0a03 	teqcc	lr, r3, lsl #20
     7bc:	740d035e 	strvc	r0, [sp], #-862	; 0x35e
     7c0:	79032720 	stmdbvc	r3, {r5, r8, r9, sl, sp}
     7c4:	32302720 	eorscc	r2, r0, #32, 14	; 0x800000
     7c8:	314c1b25 	cmpcc	ip, r5, lsr #22
     7cc:	03313230 	teqeq	r1, #48, 4
     7d0:	5e313c0a 	cdppl	12, 3, cr3, cr1, cr10, {0}
     7d4:	204a0d03 	subcs	r0, sl, r3, lsl #26
     7d8:	20790327 	rsbscs	r0, r9, r7, lsr #6
     7dc:	24313027 	ldrtcs	r3, [r1], #-39	; 0x27
     7e0:	30224c1c 	eorcc	r4, r2, ip, lsl ip
     7e4:	0e035d31 	mcreq	13, 0, r5, cr3, cr1, {1}
     7e8:	0326204a 	teqeq	r6, #74	; 0x4a
     7ec:	3026207a 	eorcc	r2, r6, sl, ror r0
     7f0:	78033631 	stmdavc	r3, {r0, r4, r5, r9, sl, ip, sp}
     7f4:	4b3f2120 	blmi	fc8c7c <__Stack_Size+0xfc887c>
     7f8:	5d313023 	ldcpl	0, cr3, [r1, #-140]!	; 0xffffff74
     7fc:	20581403 	subscs	r1, r8, r3, lsl #8
     800:	3e200f03 	cdpcc	15, 2, cr0, cr0, cr3, {0}
     804:	2e740331 	mrccs	3, 3, r0, cr4, cr1, {1}
     808:	21200c03 	teqcs	r0, r3, lsl #24
     80c:	2073033d 	rsbscs	r0, r3, sp, lsr r3
     810:	30200d03 	eorcc	r0, r0, r3, lsl #26
     814:	7203221e 	andvc	r2, r3, #-536870911	; 0xe0000001
     818:	2e150320 	cdpcs	3, 1, cr0, cr5, cr0, {1}
     81c:	231d2337 	tstcs	sp, #-603979776	; 0xdc000000
     820:	1d233e30 	stcne	14, cr3, [r3, #-192]!	; 0xffffff40
     824:	64033123 	strvs	r3, [r3], #-291	; 0x123
     828:	2e1c032e 	cdpcs	3, 1, cr0, cr12, cr14, {1}
     82c:	231d2330 	tstcs	sp, #48, 6	; 0xc0000000
     830:	2e5d0331 	mrccs	3, 2, r0, cr13, cr1, {1}
     834:	4c202303 	stcmi	3, cr2, [r0], #-12
     838:	31231d23 	teqcc	r3, r3, lsr #26
     83c:	10036b31 	andne	r6, r3, r1, lsr fp
     840:	4c262082 	stcmi	0, cr2, [r6], #-520	; 0xfffffdf8
     844:	79033531 	stmdbvc	r3, {r0, r4, r5, r8, sl, ip, sp}
     848:	4b3e212e 	blmi	f88d08 <__Stack_Size+0xf88908>
     84c:	5b31304d 	blpl	c4c988 <__Stack_Size+0xc4c588>
     850:	3232225a 	eorscc	r2, r2, #-1610612731	; 0xa0000005
     854:	3179314c 	cmncc	r9, ip, asr #2
     858:	7418035e 	ldrvc	r0, [r8], #-862	; 0x35e
     85c:	03200903 	teqeq	r0, #49152	; 0xc000
     860:	09032e77 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, r9, sl, fp, sp}
     864:	033f2120 	teqeq	pc, #32, 2
     868:	0d032073 	stceq	0, cr2, [r3, #-460]	; 0xfffffe34
     86c:	2231302e 	eorscs	r3, r1, #46	; 0x2e
     870:	3e4d3e2c 	cdpcc	14, 4, cr3, cr13, cr12, {1}
     874:	07025d31 	smladxeq	r2, r1, sp, r5
     878:	78010100 	stmdavc	r1, {r8}
     87c:	02000001 	andeq	r0, r0, #1
     880:	00009900 	andeq	r9, r0, r0, lsl #18
     884:	fb010200 	blx	4108e <__Stack_Size+0x40c8e>
     888:	01000d0e 	tsteq	r0, lr, lsl #26
     88c:	00010101 	andeq	r0, r1, r1, lsl #2
     890:	00010000 	andeq	r0, r1, r0
     894:	74730100 	ldrbtvc	r0, [r3], #-256	; 0x100
     898:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     89c:	5f783031 	svcpl	0x00783031
     8a0:	2f62696c 	svccs	0x0062696c
     8a4:	00637273 	rsbeq	r7, r3, r3, ror r2
     8a8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     8ac:	30316632 	eorscc	r6, r1, r2, lsr r6
     8b0:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     8b4:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     8b8:	73000063 	movwvc	r0, #99	; 0x63
     8bc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     8c0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     8c4:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
     8c8:	00632e6f 	rsbeq	r2, r3, pc, ror #28
     8cc:	73000001 	movwvc	r0, #1
     8d0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     8d4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     8d8:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     8dc:	00682e65 	rsbeq	r2, r8, r5, ror #28
     8e0:	73000002 	movwvc	r0, #2
     8e4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     8e8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     8ec:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     8f0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     8f4:	74730000 	ldrbtvc	r0, [r3], #-0
     8f8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     8fc:	5f783031 	svcpl	0x00783031
     900:	6f697067 	svcvs	0x00697067
     904:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     908:	74730000 	ldrbtvc	r0, [r3], #-0
     90c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     910:	5f783031 	svcpl	0x00783031
     914:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
     918:	00020068 	andeq	r0, r2, r8, rrx
     91c:	05000000 	streq	r0, [r0, #-0]
     920:	003b9402 	eorseq	r9, fp, r2, lsl #8
     924:	01330308 	teqeq	r3, r8, lsl #6
     928:	2a4bf524 	bcs	12fddc0 <__Stack_Size+0x12fd9c0>
     92c:	4bac1703 	blmi	feb06540 <SCS_BASE+0x1eaf8540>
     930:	4b2e7003 	blmi	b9c944 <__Stack_Size+0xb9c544>
     934:	4b324b32 	blmi	c93604 <__Stack_Size+0xc93204>
     938:	4b2e0903 	blmi	b82d4c <__Stack_Size+0xb8294c>
     93c:	03425932 	movteq	r5, #10546	; 0x2932
     940:	12032e7a 	andne	r2, r3, #1952	; 0x7a0
     944:	2d4c2182 	stfcse	f2, [ip, #-520]	; 0xfffffdf8
     948:	034a0f03 	movteq	r0, #44803	; 0xaf03
     94c:	7603010a 	strvc	r0, [r3], -sl, lsl #2
     950:	200c0320 	andcs	r0, ip, r0, lsr #6
     954:	74033325 	strvc	r3, [r3], #-805	; 0x325
     958:	3e333520 	cfabs64cc	mvdx3, mvdx3
     95c:	30302222 	eorscc	r2, r0, r2, lsr #4
     960:	2b4e2230 	blcs	1389228 <__Stack_Size+0x1388e28>
     964:	22311d34 	eorscs	r1, r1, #52, 26	; 0xd00
     968:	66032233 			; <UNDEFINED> instruction: 0x66032233
     96c:	3c1f032e 	ldccc	3, cr0, [pc], {46}	; 0x2e
     970:	3e213025 	cdpcc	0, 2, cr3, cr1, cr5, {1}
     974:	22302f30 	eorscs	r2, r0, #48, 30	; 0xc0
     978:	1d342b4e 	vldmdbne	r4!, {d2-<overflow reg d40>}
     97c:	22312231 	eorscs	r2, r1, #268435459	; 0x10000003
     980:	032e6903 	teqeq	lr, #49152	; 0xc000
     984:	0d033c1b 	stceq	12, cr3, [r3, #-108]	; 0xffffff94
     988:	2f3d142e 	svccs	0x003d142e
     98c:	193c0d03 	ldmdbne	ip!, {r0, r1, r8, sl, fp}
     990:	032e0903 	teqeq	lr, #49152	; 0xc000
     994:	21164a0a 	tstcs	r6, sl, lsl #20
     998:	192e0c03 	stmdbne	lr!, {r0, r1, sl, fp}
     99c:	032e0903 	teqeq	lr, #49152	; 0xc000
     9a0:	21164a0a 	tstcs	r6, sl, lsl #20
     9a4:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
     9a8:	172e0e03 	strne	r0, [lr, -r3, lsl #28]!
     9ac:	182e1103 	stmdane	lr!, {r0, r1, r8, ip}
     9b0:	0e033222 	cdpeq	2, 0, cr3, cr3, cr2, {1}
     9b4:	0e03162e 	cfmadd32eq	mvax1, mvfx1, mvfx3, mvfx14
     9b8:	2230192e 	eorscs	r1, r0, #753664	; 0xb8000
     9bc:	03222222 	teqeq	r2, #536870914	; 0x20000002
     9c0:	03192e10 	tsteq	r9, #16, 28	; 0x100
     9c4:	22272079 	eorcs	r2, r7, #121	; 0x79
     9c8:	0330213d 	teqeq	r0, #1073741839	; 0x4000000f
     9cc:	0316580c 	tsteq	r6, #12, 16	; 0xc0000
     9d0:	25276627 	strcs	r6, [r7, #-1575]!	; 0x627
     9d4:	23222345 	teqcs	r2, #335544321	; 0x14000001
     9d8:	034c2f1f 	movteq	r2, #53023	; 0xcf1f
     9dc:	0a032e78 	beq	cc3c4 <__Stack_Size+0xcbfc4>
     9e0:	3167502e 	cmncc	r7, lr, lsr #32
     9e4:	10034d22 	andne	r4, r3, r2, lsr #26
     9e8:	035b1958 	cmpeq	fp, #88, 18	; 0x160000
     9ec:	09037476 	stmdbeq	r3, {r1, r2, r4, r5, r6, sl, ip, sp, lr}
     9f0:	04024b20 	streq	r4, [r2], #-2848	; 0xb20
     9f4:	bc010100 	stflts	f0, [r1], {-0}
     9f8:	02000001 	andeq	r0, r0, #1
     9fc:	00009a00 	andeq	r9, r0, r0, lsl #20
     a00:	fb010200 	blx	4120a <__Stack_Size+0x40e0a>
     a04:	01000d0e 	tsteq	r0, lr, lsl #26
     a08:	00010101 	andeq	r0, r1, r1, lsl #2
     a0c:	00010000 	andeq	r0, r1, r0
     a10:	74730100 	ldrbtvc	r0, [r3], #-256	; 0x100
     a14:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     a18:	5f783031 	svcpl	0x00783031
     a1c:	2f62696c 	svccs	0x0062696c
     a20:	00637273 	rsbeq	r7, r3, r3, ror r2
     a24:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     a28:	30316632 	eorscc	r6, r1, r2, lsr r6
     a2c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     a30:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     a34:	73000063 	movwvc	r0, #99	; 0x63
     a38:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     a3c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     a40:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
     a44:	00632e63 	rsbeq	r2, r3, r3, ror #28
     a48:	73000001 	movwvc	r0, #1
     a4c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     a50:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     a54:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     a58:	00682e65 	rsbeq	r2, r8, r5, ror #28
     a5c:	73000002 	movwvc	r0, #2
     a60:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     a64:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     a68:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     a6c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     a70:	74730000 	ldrbtvc	r0, [r3], #-0
     a74:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     a78:	5f783031 	svcpl	0x00783031
     a7c:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
     a80:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     a84:	6f630000 	svcvs	0x00630000
     a88:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
     a8c:	6d5f336d 	ldclvs	3, cr3, [pc, #-436]	; 8e0 <__Stack_Size+0x4e0>
     a90:	6f726361 	svcvs	0x00726361
     a94:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     a98:	00000000 	andeq	r0, r0, r0
     a9c:	3dec0205 	sfmcc	f0, 2, [ip, #20]!
     aa0:	24030800 	strcs	r0, [r3], #-2048	; 0x800
     aa4:	2d211501 	cfstr32cs	mvfx1, [r1, #-4]!
     aa8:	302f2f4b 	eorcc	r2, pc, fp, asr #30
     aac:	02040200 	andeq	r0, r4, #0, 4
     ab0:	04020022 	streq	r0, [r2], #-34	; 0x22
     ab4:	02002c02 	andeq	r2, r0, #512	; 0x200
     ab8:	00220204 	eoreq	r0, r2, r4, lsl #4
     abc:	1e020402 	cdpne	4, 0, cr0, cr2, cr2, {0}
     ac0:	02040200 	andeq	r0, r4, #0, 4
     ac4:	04020022 	streq	r0, [r2], #-34	; 0x22
     ac8:	03242c02 	teqeq	r4, #512	; 0x200
     acc:	3e154a0b 	vnmlscc.f32	s8, s10, s22
     ad0:	212f211e 	teqcs	pc, lr, lsl r1	; <UNPREDICTABLE>
     ad4:	213e2321 	teqcs	lr, r1, lsr #6
     ad8:	1703213d 	smladxne	r3, sp, r1, r2
     adc:	0e031766 	cdpeq	7, 0, cr1, cr3, cr6, {3}
     ae0:	010a039e 			; <UNDEFINED> instruction: 0x010a039e
     ae4:	03207603 	teqeq	r0, #3145728	; 0x300000
     ae8:	24232e0a 	strtcs	r2, [r3], #-3594	; 0xe0a
     aec:	3d1b251c 	cfldr32cc	mvfx2, [fp, #-112]	; 0xffffff90
     af0:	31312c31 	teqcc	r1, r1, lsr ip
     af4:	231d243b 	tstcs	sp, #989855744	; 0x3b000000
     af8:	212f3073 	teqcs	pc, r3, ror r0	; <UNPREDICTABLE>
     afc:	1f213122 	svcne	0x00213122
     b00:	57215d21 	strpl	r5, [r1, -r1, lsr #26]!
     b04:	149e0e03 	ldrne	r0, [lr], #3587	; 0xe03
     b08:	0321212f 	teqeq	r1, #-1073741813	; 0xc000000b
     b0c:	03132e0b 	tsteq	r3, #11, 28	; 0xb0
     b10:	03132e0b 	tsteq	r3, #11, 28	; 0xb0
     b14:	03132e0b 	tsteq	r3, #11, 28	; 0xb0
     b18:	03132e0b 	tsteq	r3, #11, 28	; 0xb0
     b1c:	03162e0d 	tsteq	r6, #13, 28	; 0xd0
     b20:	03133c0b 	tsteq	r3, #2816	; 0xb00
     b24:	2f132e0b 	svccs	0x00132e0b
     b28:	19580b03 	ldmdbne	r8, {r0, r1, r8, r9, fp}^
     b2c:	6609035a 			; <UNDEFINED> instruction: 0x6609035a
     b30:	16740a03 	ldrbtne	r0, [r4], -r3, lsl #20
     b34:	16660b03 	strbtne	r0, [r6], -r3, lsl #22
     b38:	13d60c03 	bicsne	r0, r6, #768	; 0x300
     b3c:	4a0b034b 	bmi	2c1870 <__Stack_Size+0x2c1470>
     b40:	09035a19 	stmdbeq	r3, {r0, r3, r4, r9, fp, ip, lr}
     b44:	740b0366 	strvc	r0, [fp], #-870	; 0x366
     b48:	10032f13 	andne	r2, r3, r3, lsl pc
     b4c:	0b03174a 	bleq	c687c <__Stack_Size+0xc647c>
     b50:	0b03139e 	bleq	c59d0 <__Stack_Size+0xc55d0>
     b54:	12031382 	andne	r1, r3, #134217730	; 0x8000002
     b58:	221e2782 	andscs	r2, lr, #34078720	; 0x2080000
     b5c:	74130332 	ldrvc	r0, [r3], #-818	; 0x332
     b60:	221e6a19 	andscs	r6, lr, #102400	; 0x19000
     b64:	661a0332 			; <UNDEFINED> instruction: 0x661a0332
     b68:	03010903 	movweq	r0, #6403	; 0x1903
     b6c:	09032077 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, sp}
     b70:	1e314b20 	vaddne.f64	d4, d1, d16
     b74:	212f333f 	teqcs	pc, pc, lsr r3	; <UNPREDICTABLE>
     b78:	792c241b 	stmdbvc	ip!, {r0, r1, r3, r4, sl, sp}
     b7c:	6611034b 	ldrvs	r0, [r1], -fp, asr #6
     b80:	0330301a 	teqeq	r0, #26
     b84:	0f033c0b 	svceq	0x00033c0b
     b88:	03301974 	teqeq	r0, #116, 18	; 0x1d0000
     b8c:	30199e0f 	andscc	r9, r9, pc, lsl #28
     b90:	1aba1503 	bne	fee85fa4 <SCS_BASE+0x1ee77fa4>
     b94:	0b033030 	bleq	ccc5c <__Stack_Size+0xcc85c>
     b98:	9011033c 	andsls	r0, r1, ip, lsr r3
     b9c:	30223f19 	eorcc	r3, r2, r9, lsl pc
     ba0:	362e7a03 	strtcc	r7, [lr], -r3, lsl #20
     ba4:	3340223d 	movtcc	r2, #573	; 0x23d
     ba8:	4a0f0323 	bmi	3c183c <__Stack_Size+0x3c143c>
     bac:	30200903 	eorcc	r0, r0, r3, lsl #18
     bb0:	04022332 	streq	r2, [r2], #-818	; 0x332
     bb4:	e7010100 	str	r0, [r1, -r0, lsl #2]
     bb8:	02000000 	andeq	r0, r0, #0
     bbc:	00009800 	andeq	r9, r0, r0, lsl #16
     bc0:	fb010200 	blx	413ca <__Stack_Size+0x40fca>
     bc4:	01000d0e 	tsteq	r0, lr, lsl #26
     bc8:	00010101 	andeq	r0, r1, r1, lsl #2
     bcc:	00010000 	andeq	r0, r1, r0
     bd0:	74730100 	ldrbtvc	r0, [r3], #-256	; 0x100
     bd4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     bd8:	5f783031 	svcpl	0x00783031
     bdc:	2f62696c 	svccs	0x0062696c
     be0:	00637273 	rsbeq	r7, r3, r3, ror r2
     be4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     be8:	30316632 	eorscc	r6, r1, r2, lsr r6
     bec:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     bf0:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     bf4:	73000063 	movwvc	r0, #99	; 0x63
     bf8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     bfc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     c00:	7277705f 	rsbsvc	r7, r7, #95	; 0x5f
     c04:	0100632e 	tsteq	r0, lr, lsr #6
     c08:	74730000 	ldrbtvc	r0, [r3], #-0
     c0c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     c10:	5f783031 	svcpl	0x00783031
     c14:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     c18:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     c1c:	74730000 	ldrbtvc	r0, [r3], #-0
     c20:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     c24:	5f783031 	svcpl	0x00783031
     c28:	2e70616d 	rpwcssz	f6, f0, #5.0
     c2c:	00020068 	andeq	r0, r2, r8, rrx
     c30:	726f6300 	rsbvc	r6, pc, #0, 6
     c34:	6d786574 	cfldr64vs	mvdx6, [r8, #-464]!	; 0xfffffe30
     c38:	616d5f33 	cmnvs	sp, r3, lsr pc
     c3c:	2e6f7263 	cdpcs	2, 6, cr7, cr15, cr3, {3}
     c40:	00020068 	andeq	r0, r2, r8, rrx
     c44:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     c48:	31663233 	cmncc	r6, r3, lsr r2
     c4c:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
     c50:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
     c54:	00000200 	andeq	r0, r0, r0, lsl #4
     c58:	02050000 	andeq	r0, r5, #0
     c5c:	08004110 	stmdaeq	r0, {r4, r8, lr}
     c60:	0100c303 	tsteq	r0, r3, lsl #6
     c64:	032d5a21 	teqeq	sp, #135168	; 0x21000
     c68:	0316580c 	tsteq	r6, #12, 16	; 0xc0000
     c6c:	0316580c 	tsteq	r6, #12, 16	; 0xc0000
     c70:	31186615 	tstcc	r8, r5, lsl r6
     c74:	0c032331 	stceq	3, cr2, [r3], {49}	; 0x31
     c78:	14031658 	strne	r1, [r3], #-1624	; 0x658
     c7c:	0f031a66 	svceq	0x00031a66
     c80:	20710320 	rsbscs	r0, r1, r0, lsr #6
     c84:	23313123 	teqcs	r1, #-1073741816	; 0xc0000008
     c88:	0333235b 	teqeq	r3, #1811939329	; 0x6c000001
     c8c:	5b14660c 	blpl	51a4c4 <__Stack_Size+0x51a0c4>
     c90:	0f035b4d 	svceq	0x00035b4d
     c94:	0b031866 	bleq	c6e34 <__Stack_Size+0xc6a34>
     c98:	740d033c 	strvc	r0, [sp], #-828	; 0x33c
     c9c:	00080216 	andeq	r0, r8, r6, lsl r2
     ca0:	01970101 	orrseq	r0, r7, r1, lsl #2
     ca4:	00020000 	andeq	r0, r2, r0
     ca8:	00000084 	andeq	r0, r0, r4, lsl #1
     cac:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     cb0:	0101000d 	tsteq	r1, sp
     cb4:	00000101 	andeq	r0, r0, r1, lsl #2
     cb8:	00000100 	andeq	r0, r0, r0, lsl #2
     cbc:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
     cc0:	31663233 	cmncc	r6, r3, lsr r2
     cc4:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
     cc8:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
     ccc:	73006372 	movwvc	r6, #882	; 0x372
     cd0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     cd4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     cd8:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     cdc:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     ce0:	74730000 	ldrbtvc	r0, [r3], #-0
     ce4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     ce8:	5f783031 	svcpl	0x00783031
     cec:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
     cf0:	00010063 	andeq	r0, r1, r3, rrx
     cf4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     cf8:	31663233 	cmncc	r6, r3, lsr r2
     cfc:	745f7830 	ldrbvc	r7, [pc], #-2096	; d04 <__Stack_Size+0x904>
     d00:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     d04:	00020068 	andeq	r0, r2, r8, rrx
     d08:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     d0c:	31663233 	cmncc	r6, r3, lsr r2
     d10:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; c58 <__Stack_Size+0x858>
     d14:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     d18:	00000200 	andeq	r0, r0, r0, lsl #4
     d1c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     d20:	30316632 	eorscc	r6, r1, r2, lsr r6
     d24:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
     d28:	00682e63 	rsbeq	r2, r8, r3, ror #28
     d2c:	00000002 	andeq	r0, r0, r2
     d30:	d8020500 	stmdale	r2, {r8, sl}
     d34:	03080041 	movweq	r0, #32833	; 0x8041
     d38:	140100fc 	strne	r0, [r1], #-252	; 0xfc
     d3c:	4d694d5b 	stclmi	13, cr4, [r9, #-364]!	; 0xfffffe94
     d40:	7412034d 	ldrvc	r0, [r2], #-845	; 0x34d
     d44:	7a032618 	bvc	ca5ac <__Stack_Size+0xca1ac>
     d48:	5c4d4d2e 	mcrrpl	13, 2, r4, sp, cr14
     d4c:	8235034f 	eorshi	r0, r5, #1006632961	; 0x3c000001
     d50:	31313118 	teqcc	r1, r8, lsl r1
     d54:	164a0e03 	strbne	r0, [sl], -r3, lsl #28
     d58:	19661503 	stmdbne	r6!, {r0, r1, r8, sl, ip}^
     d5c:	03313131 	teqeq	r1, #1073741836	; 0x4000000c
     d60:	03164a0d 	tsteq	r6, #53248	; 0xd000
     d64:	3118660f 	tstcc	r8, pc, lsl #12
     d68:	0f032331 	svceq	0x00032331
     d6c:	032f1358 	teqeq	pc, #88, 6	; 0x60000001
     d70:	31186615 	tstcc	r8, r5, lsl r6
     d74:	12032331 	andne	r2, r3, #-1006632960	; 0xc4000000
     d78:	31311858 	teqcc	r1, r8, asr r8
     d7c:	58120323 	ldmdapl	r2, {r0, r1, r5, r8, r9}
     d80:	31313118 	teqcc	r1, r8, lsl r1
     d84:	284a1403 	stmdacs	sl, {r0, r1, sl, ip}^
     d88:	0333231d 	teqeq	r3, #1946157056	; 0x74000000
     d8c:	03167412 	tsteq	r6, #301989888	; 0x12000000
     d90:	31186611 	tstcc	r8, r1, lsl r6
     d94:	10032331 	andne	r2, r3, r1, lsr r3
     d98:	03341858 	teqeq	r4, #88, 16	; 0x580000
     d9c:	2323207a 	teqcs	r3, #122	; 0x7a
     da0:	0324214e 	teqeq	r4, #-2147483629	; 0x80000013
     da4:	03165812 	tsteq	r6, #1179648	; 0x120000
     da8:	03176612 	tsteq	r7, #18874368	; 0x1200000
     dac:	0316820e 	tsteq	r6, #-536870912	; 0xe0000000
     db0:	1c16660c 	ldcne	6, cr6, [r6], {12}
     db4:	2f513e24 	svccs	0x00513e24
     db8:	321e2324 	andscc	r2, lr, #36, 6	; 0x90000000
     dbc:	3f27321c 	svccc	0x0027321c
     dc0:	3c0c0332 	stccc	3, cr0, [ip], {50}	; 0x32
     dc4:	32211e22 	eorcc	r1, r1, #544	; 0x220
     dc8:	4d32214d 	ldfmis	f2, [r2, #-308]!	; 0xfffffecc
     dcc:	213f3221 	teqcs	pc, r1, lsr #4
     dd0:	1603312f 	strne	r3, [r3], -pc, lsr #2
     dd4:	221e27c8 	andscs	r2, lr, #200, 14	; 0x3200000
     dd8:	74160332 	ldrvc	r0, [r6], #-818	; 0x332
     ddc:	32221e27 	eorcc	r1, r2, #624	; 0x270
     de0:	27741703 	ldrbcs	r1, [r4, -r3, lsl #14]!
     de4:	0332221e 	teqeq	r2, #-536870911	; 0xe0000001
     de8:	1e277415 	mcrne	4, 1, r7, cr7, cr5, {0}
     dec:	16033222 	strne	r3, [r3], -r2, lsr #4
     df0:	221e2774 	andscs	r2, lr, #116, 14	; 0x1d00000
     df4:	740d0332 	strvc	r0, [sp], #-818	; 0x332
     df8:	660c0316 			; <UNDEFINED> instruction: 0x660c0316
     dfc:	66110316 			; <UNDEFINED> instruction: 0x66110316
     e00:	66170317 			; <UNDEFINED> instruction: 0x66170317
     e04:	22010903 	andcs	r0, r1, #49152	; 0xc000
     e08:	3222303e 	eorcc	r3, r2, #62	; 0x3e
     e0c:	4a0b0326 	bmi	2c1aac <__Stack_Size+0x2c16ac>
     e10:	6679c303 	ldrbtvs	ip, [r9], -r3, lsl #6
     e14:	04020021 	streq	r0, [r2], #-33	; 0x21
     e18:	02003501 	andeq	r3, r0, #4194304	; 0x400000
     e1c:	003d0104 	eorseq	r0, sp, r4, lsl #2
     e20:	3d010402 	cfstrscc	mvf0, [r1, #-8]
     e24:	3c0a035b 	stccc	3, cr0, [sl], {91}	; 0x5b
     e28:	6606b303 	strvs	fp, [r6], -r3, lsl #6
     e2c:	90120314 	andsls	r0, r2, r4, lsl r3
     e30:	3c0b0319 	stccc	3, cr0, [fp], {25}
     e34:	18741103 	ldmdane	r4!, {r0, r1, r8, ip}^
     e38:	01000602 	tsteq	r0, r2, lsl #12
     e3c:	0000b101 	andeq	fp, r0, r1, lsl #2
     e40:	75000200 	strvc	r0, [r0, #-512]	; 0x200
     e44:	02000000 	andeq	r0, r0, #0
     e48:	0d0efb01 	vstreq	d15, [lr, #-4]
     e4c:	01010100 	mrseq	r0, (UNDEF: 17)
     e50:	00000001 	andeq	r0, r0, r1
     e54:	01000001 	tsteq	r0, r1
     e58:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     e5c:	30316632 	eorscc	r6, r1, r2, lsr r6
     e60:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     e64:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
     e68:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
     e6c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     e70:	5f783031 	svcpl	0x00783031
     e74:	2f62696c 	svccs	0x0062696c
     e78:	00636e69 	rsbeq	r6, r3, r9, ror #28
     e7c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     e80:	31663233 	cmncc	r6, r3, lsr r2
     e84:	735f7830 	cmpvc	pc, #48, 16	; 0x300000
     e88:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     e8c:	632e6b63 	teqvs	lr, #101376	; 0x18c00
     e90:	00000100 	andeq	r0, r0, r0, lsl #2
     e94:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     e98:	30316632 	eorscc	r6, r1, r2, lsr r6
     e9c:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     ea0:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     ea4:	00000200 	andeq	r0, r0, r0, lsl #4
     ea8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     eac:	30316632 	eorscc	r6, r1, r2, lsr r6
     eb0:	616d5f78 	smcvs	54776	; 0xd5f8
     eb4:	00682e70 	rsbeq	r2, r8, r0, ror lr
     eb8:	00000002 	andeq	r0, r0, r2
     ebc:	18020500 	stmdane	r2, {r8, sl}
     ec0:	03080045 	movweq	r0, #32837	; 0x8045
     ec4:	2224012b 	eorcs	r0, r4, #-1073741814	; 0xc000000a
     ec8:	660d034e 	strvs	r0, [sp], -lr, asr #6
     ecc:	660f0316 			; <UNDEFINED> instruction: 0x660f0316
     ed0:	304c3e16 	subcc	r3, ip, r6, lsl lr
     ed4:	660d035c 			; <UNDEFINED> instruction: 0x660d035c
     ed8:	40221e26 	eormi	r1, r2, r6, lsr #28
     edc:	13660c03 	cmnne	r6, #768	; 0x300
     ee0:	4a0e032f 	bmi	381ba4 <__Stack_Size+0x3817a4>
     ee4:	3e010a03 	vmlacc.f32	s0, s2, s6
     ee8:	09032332 	stmdbeq	r3, {r1, r4, r5, r8, r9, sp}
     eec:	0006022e 	andeq	r0, r6, lr, lsr #4
     ef0:	04bf0101 	ldrteq	r0, [pc], #257	; ef8 <__Stack_Size+0xaf8>
     ef4:	00020000 	andeq	r0, r2, r0
     ef8:	00000097 	muleq	r0, r7, r0
     efc:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     f00:	0101000d 	tsteq	r1, sp
     f04:	00000101 	andeq	r0, r0, r1, lsl #2
     f08:	00000100 	andeq	r0, r0, r0, lsl #2
     f0c:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
     f10:	31663233 	cmncc	r6, r3, lsr r2
     f14:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
     f18:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
     f1c:	73006372 	movwvc	r6, #882	; 0x372
     f20:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     f24:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f28:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     f2c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     f30:	74730000 	ldrbtvc	r0, [r3], #-0
     f34:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f38:	5f783031 	svcpl	0x00783031
     f3c:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
     f40:	00010063 	andeq	r0, r1, r3, rrx
     f44:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     f48:	31663233 	cmncc	r6, r3, lsr r2
     f4c:	745f7830 	ldrbvc	r7, [pc], #-2096	; f54 <__Stack_Size+0xb54>
     f50:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     f54:	00020068 	andeq	r0, r2, r8, rrx
     f58:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     f5c:	31663233 	cmncc	r6, r3, lsr r2
     f60:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; ea8 <__Stack_Size+0xaa8>
     f64:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     f68:	00000200 	andeq	r0, r0, r0, lsl #4
     f6c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     f70:	30316632 	eorscc	r6, r1, r2, lsr r6
     f74:	69745f78 	ldmdbvs	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     f78:	00682e6d 	rsbeq	r2, r8, sp, ror #28
     f7c:	73000002 	movwvc	r0, #2
     f80:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     f84:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f88:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
     f8c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     f90:	00000000 	andeq	r0, r0, r0
     f94:	45a40205 	strmi	r0, [r4, #517]!	; 0x205
     f98:	ee030800 	cdp	8, 0, cr0, cr3, cr0, {0}
     f9c:	68240117 	stmdavs	r4!, {r0, r1, r2, r4, r8}
     fa0:	2b241f21 	blcs	908c2c <__Stack_Size+0x90882c>
     fa4:	322b2324 	eorcc	r2, fp, #36, 6	; 0x90000000
     fa8:	2123242a 	teqcs	r3, sl, lsr #8
     fac:	242e1b03 	strtcs	r1, [lr], #-2819	; 0xb03
     fb0:	2a242168 	bcs	909558 <__Stack_Size+0x909158>
     fb4:	292f3324 	stmdbcs	pc!, {r2, r5, r8, r9, ip, sp}	; <UNPREDICTABLE>
     fb8:	242a322f 	strtcs	r3, [sl], #-559	; 0x22f
     fbc:	d5032123 	strle	r2, [r3, #-291]	; 0x123
     fc0:	ec242e68 	stc	14, cr2, [r4], #-416	; 0xfffffe60
     fc4:	2e77034b 	cdpcs	3, 7, cr0, cr7, cr11, {2}
     fc8:	03591508 	cmpeq	r9, #8, 10	; 0x2000000
     fcc:	034b3c09 	movteq	r3, #48137	; 0xbc09
     fd0:	61032e1f 	tstvs	r3, pc, lsl lr
     fd4:	324b322e 	subcc	r3, fp, #-536870910	; 0xe0000002
     fd8:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
     fdc:	4259324b 	subsmi	r3, r9, #-1342177276	; 0xb0000004
     fe0:	032e7a03 	teqeq	lr, #12288	; 0x3000
     fe4:	21199015 	tstcs	r9, r5, lsl r0
     fe8:	31773d1f 	cmncc	r7, pc, lsl sp
     fec:	02003031 	andeq	r3, r0, #49	; 0x31
     ff0:	3c060104 	stfccs	f0, [r6], {4}
     ff4:	11034d06 	tstne	r3, r6, lsl #26
     ff8:	010a0358 	tsteq	sl, r8, asr r3
     ffc:	03207603 	teqeq	r0, #3145728	; 0x300000
    1000:	235b200a 	cmpcs	fp, #10
    1004:	031d2623 	tsteq	sp, #36700160	; 0x2300000
    1008:	7a034a09 	bvc	d3834 <__Stack_Size+0xd3434>
    100c:	3f1d2620 	svccc	0x001d2620
    1010:	0323262b 	teqeq	r3, #45088768	; 0x2b00000
    1014:	1503206b 	strne	r2, [r3, #-107]	; 0x6b
    1018:	02002220 	andeq	r2, r0, #32, 4
    101c:	3c060104 	stfccs	f0, [r6], {4}
    1020:	4a0b0306 	bmi	2c1c40 <__Stack_Size+0x2c1840>
    1024:	1d26311d 	stfnes	f3, [r6, #-116]!	; 0xffffff8c
    1028:	4d3f2431 	cfldrsmi	mvf2, [pc, #-196]!	; f6c <__Stack_Size+0xb6c>
    102c:	03232323 	teqeq	r3, #-1946157056	; 0x8c000000
    1030:	0a035810 	beq	d7078 <__Stack_Size+0xd6c78>
    1034:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1038:	5b200a03 	blpl	80384c <__Stack_Size+0x80344c>
    103c:	1d262323 	stcne	3, cr2, [r6, #-140]!	; 0xffffff74
    1040:	23312b50 	teqcs	r1, #80, 22	; 0x14000
    1044:	0331231d 	teqeq	r1, #1946157056	; 0x74000000
    1048:	1203206e 	andne	r2, r3, #110	; 0x6e
    104c:	74033120 	strvc	r3, [r3], #-288	; 0x120
    1050:	200c0320 	andcs	r0, ip, r0, lsr #6
    1054:	00251b22 	eoreq	r1, r5, r2, lsr #22
    1058:	06010402 	streq	r0, [r1], -r2, lsl #8
    105c:	0b03062e 	bleq	c291c <__Stack_Size+0xc251c>
    1060:	313f1d4a 	teqcc	pc, sl, asr #26
    1064:	033f403f 	teqeq	pc, #63	; 0x3f
    1068:	31272079 	teqcc	r7, r9, ror r0
    106c:	0323234e 	teqeq	r3, #939524097	; 0x38000001
    1070:	0a034a10 	beq	d38b8 <__Stack_Size+0xd34b8>
    1074:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1078:	5b200a03 	blpl	80388c <__Stack_Size+0x80348c>
    107c:	1d262323 	stcne	3, cr2, [r6, #-140]!	; 0xffffff74
    1080:	23232b50 	teqcs	r3, #80, 22	; 0x14000
    1084:	0331231d 	teqeq	r1, #1946157056	; 0x74000000
    1088:	1203206e 	andne	r2, r3, #110	; 0x6e
    108c:	231d3120 	tstcs	sp, #32, 2
    1090:	04020022 	streq	r0, [r2], #-34	; 0x22
    1094:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
    1098:	1d4a0b03 	vstrne	d16, [sl, #-12]
    109c:	403f313f 	eorsmi	r3, pc, pc, lsr r1	; <UNPREDICTABLE>
    10a0:	2079033f 	rsbscs	r0, r9, pc, lsr r3
    10a4:	234e3127 	movtcs	r3, #57639	; 0xe127
    10a8:	4a100323 	bmi	401d3c <__Stack_Size+0x40193c>
    10ac:	03010a03 	movweq	r0, #6659	; 0x1a03
    10b0:	0a032076 	beq	c9290 <__Stack_Size+0xc8e90>
    10b4:	23235b20 	teqcs	r3, #32, 22	; 0x8000
    10b8:	2b501d26 	blcs	1408558 <__Stack_Size+0x1408158>
    10bc:	231d2331 	tstcs	sp, #-1006632960	; 0xc4000000
    10c0:	206e0331 	rsbcs	r0, lr, r1, lsr r3
    10c4:	31201203 	teqcc	r0, r3, lsl #4
    10c8:	03207403 	teqeq	r0, #50331648	; 0x3000000
    10cc:	1b30200c 	blne	c09104 <__Stack_Size+0xc08d04>
    10d0:	04020025 	streq	r0, [r2], #-37	; 0x25
    10d4:	062e0601 	strteq	r0, [lr], -r1, lsl #12
    10d8:	40311d52 	eorsmi	r1, r1, r2, asr sp
    10dc:	98032323 	stmdals	r3, {r0, r1, r5, r8, r9, sp}
    10e0:	0d034a01 	vstreq	s8, [r3, #-4]
    10e4:	08100301 	ldmdaeq	r0, {r0, r8, r9}
    10e8:	2f3d1412 	svccs	0x003d1412
    10ec:	0c032121 	stfeqs	f2, [r3], {33}	; 0x21
    10f0:	212f142e 	teqcs	pc, lr, lsr #8
    10f4:	21212121 	teqcs	r1, r1, lsr #2
    10f8:	2e0c0321 	cdpcs	3, 0, cr0, cr12, cr1, {1}
    10fc:	211e2214 	tstcs	lr, r4, lsl r2
    1100:	03212121 	teqeq	r1, #1073741832	; 0x40000008
    1104:	2f142e0c 	svccs	0x00142e0c
    1108:	21212121 	teqcs	r1, r1, lsr #2
    110c:	2e0d0321 	cdpcs	3, 0, cr0, cr13, cr1, {1}
    1110:	4f231d1a 	svcmi	0x00231d1a
    1114:	1a660e03 	bne	1984928 <__Stack_Size+0x1984528>
    1118:	036b232b 	cmneq	fp, #-1409286144	; 0xac000000
    111c:	0a035819 	beq	d7188 <__Stack_Size+0xd6d88>
    1120:	33232b01 	teqcc	r3, #1024	; 0x400
    1124:	194a1403 	stmdbne	sl, {r0, r1, sl, ip}^
    1128:	192e1803 	stmdbne	lr!, {r0, r1, fp, ip}
    112c:	034a1603 	movteq	r1, #42499	; 0xa603
    1130:	232b010a 	teqcs	fp, #-2147483646	; 0x80000002
    1134:	4a0d0333 	bmi	341e08 <__Stack_Size+0x341a08>
    1138:	74110317 	ldrvc	r0, [r1], #-791	; 0x317
    113c:	01029203 	tsteq	r2, r3, lsl #4
    1140:	03234d23 	teqeq	r3, #2240	; 0x8c0
    1144:	03207dee 	teqeq	r0, #15232	; 0x3b80
    1148:	28206617 	stmdacs	r0!, {r0, r1, r2, r4, r9, sl, sp, lr}
    114c:	03207803 	teqeq	r0, #196608	; 0x30000
    1150:	222c2e0a 	eorcs	r2, ip, #10, 28	; 0xa0
    1154:	01e40340 	mvneq	r0, r0, asr #6
    1158:	234d232e 	movtcs	r2, #54062	; 0xd32e
    115c:	207e9a03 	rsbscs	r9, lr, r3, lsl #20
    1160:	6600ef03 	strvs	lr, [r0], -r3, lsl #30
    1164:	26200903 	strtcs	r0, [r0], -r3, lsl #18
    1168:	033f232b 	teqeq	pc, #-1409286144	; 0xac000000
    116c:	202e7f98 	mlacs	lr, r8, pc, r7	; <UNPREDICTABLE>
    1170:	31200a03 	teqcc	r0, r3, lsl #20
    1174:	03314b28 	teqeq	r1, #40, 22	; 0xa000
    1178:	28202e19 	stmdacs	r0!, {r0, r3, r4, r9, sl, fp, sp}
    117c:	663d0331 			; <UNDEFINED> instruction: 0x663d0331
    1180:	13032318 	movwne	r2, #13080	; 0x3318
    1184:	4d23192e 	stcmi	9, cr1, [r3, #-184]!	; 0xffffff48
    1188:	2e160323 	cdpcs	3, 1, cr0, cr6, cr3, {1}
    118c:	234d231a 	movtcs	r2, #54042	; 0xd31a
    1190:	032e1d03 	teqeq	lr, #3, 26	; 0xc0
    1194:	2323200c 	teqcs	r3, #12
    1198:	2e790327 	cdpcs	3, 7, cr0, cr9, cr7, {1}
    119c:	78033227 	stmdavc	r3, {r0, r1, r2, r5, r9, ip, sp}
    11a0:	0325322e 	teqeq	r5, #-536870910	; 0xe0000002
    11a4:	1c242077 	stcne	0, cr2, [r4], #-476	; 0xfffffe24
    11a8:	78033225 	stmdavc	r3, {r0, r2, r5, r9, ip, sp}
    11ac:	2332242e 	teqcs	r2, #771751936	; 0x2e000000
    11b0:	12032323 	andne	r2, r3, #-1946157056	; 0x8c000000
    11b4:	4d23192e 	stcmi	9, cr1, [r3, #-184]!	; 0xffffff48
    11b8:	2e120323 	cdpcs	3, 1, cr0, cr2, cr3, {1}
    11bc:	3f4d2319 	svccc	0x004d2319
    11c0:	192e1203 	stmdbne	lr!, {r0, r1, r9, ip}
    11c4:	03234d23 	teqeq	r3, #2240	; 0x8c0
    11c8:	23182e12 	tstcs	r8, #288	; 0x120
    11cc:	0e033f4d 	cdpeq	15, 0, cr3, cr3, cr13, {2}
    11d0:	231d1a2e 	tstcs	sp, #188416	; 0x2e000
    11d4:	660e034f 	strvs	r0, [lr], -pc, asr #6
    11d8:	4f231d1a 	svcmi	0x00231d1a
    11dc:	1a660f03 	bne	1984df0 <__Stack_Size+0x19849f0>
    11e0:	034f231d 	movteq	r2, #62237	; 0xf31d
    11e4:	1d1a660f 	ldcne	6, cr6, [sl, #-60]	; 0xffffffc4
    11e8:	12034f23 	andne	r4, r3, #35, 30	; 0x8c
    11ec:	4d231966 	stcmi	9, cr1, [r3, #-408]!	; 0xfffffe68
    11f0:	2e110323 	cdpcs	3, 1, cr0, cr1, cr3, {1}
    11f4:	3f4d2319 	svccc	0x004d2319
    11f8:	192e1103 	stmdbne	lr!, {r0, r1, r8, ip}
    11fc:	03234d23 	teqeq	r3, #2240	; 0x8c0
    1200:	23192e11 	tstcs	r9, #272	; 0x110
    1204:	10033f4d 	andne	r3, r3, sp, asr #30
    1208:	4d231a2e 	vstmdbmi	r3!, {s2-s47}
    120c:	2e100323 	cdpcs	3, 1, cr0, cr0, cr3, {1}
    1210:	3f4d231a 	svccc	0x004d231a
    1214:	1a2e1003 	bne	b85228 <__Stack_Size+0xb84e28>
    1218:	03234d23 	teqeq	r3, #2240	; 0x8c0
    121c:	231a2e10 	tstcs	sl, #16, 28	; 0x100
    1220:	10033f4d 	andne	r3, r3, sp, asr #30
    1224:	4d23192e 	stcmi	9, cr1, [r3, #-184]!	; 0xffffff48
    1228:	2e100323 	cdpcs	3, 1, cr0, cr0, cr3, {1}
    122c:	3f312319 	svccc	0x00312319
    1230:	192e1003 	stmdbne	lr!, {r0, r1, ip}
    1234:	03234d23 	teqeq	r3, #2240	; 0x8c0
    1238:	23192e10 	tstcs	r9, #16, 28	; 0x100
    123c:	10033f31 	andne	r3, r3, r1, lsr pc
    1240:	4b23192e 	blmi	8c7700 <__Stack_Size+0x8c7300>
    1244:	2e0f0323 	cdpcs	3, 0, cr0, cr15, cr3, {1}
    1248:	234b2319 	movtcs	r2, #45849	; 0xb319
    124c:	192e1003 	stmdbne	lr!, {r0, r1, ip}
    1250:	033f4b23 	teqeq	pc, #35840	; 0x8c00
    1254:	23192e0f 	tstcs	r9, #15, 28	; 0xf0
    1258:	10033f4b 	andne	r3, r3, fp, asr #30
    125c:	4b23192e 	blmi	8c771c <__Stack_Size+0x8c731c>
    1260:	2e0f033f 	mcrcs	3, 0, r0, cr15, cr15, {1}
    1264:	3f4b2319 	svccc	0x004b2319
    1268:	192e1003 	stmdbne	lr!, {r0, r1, ip}
    126c:	033f4b23 	teqeq	pc, #35840	; 0x8c00
    1270:	31192e14 	tstcc	r9, r4, lsl lr
    1274:	27207603 	strcs	r7, [r0, -r3, lsl #12]!
    1278:	5812035b 	ldmdapl	r2, {r0, r1, r3, r4, r6, r8, r9}
    127c:	76033119 			; <UNDEFINED> instruction: 0x76033119
    1280:	035b2720 	cmpeq	fp, #32, 14	; 0x800000
    1284:	0319581e 	tsteq	r9, #1966080	; 0x1e0000
    1288:	68272e79 	stmdavs	r7!, {r0, r3, r4, r5, r6, r9, sl, fp, sp}
    128c:	8534693f 	ldrhi	r6, [r4, #-2367]!	; 0x93f
    1290:	1a660e03 	bne	1984aa4 <__Stack_Size+0x19846a4>
    1294:	034f231d 	movteq	r2, #62237	; 0xf31d
    1298:	1d1a6610 	ldcne	6, cr6, [sl, #-64]	; 0xffffffc0
    129c:	0e034f23 	cdpeq	15, 0, cr4, cr3, cr3, {1}
    12a0:	231d1a66 	tstcs	sp, #417792	; 0x66000
    12a4:	6610034f 	ldrvs	r0, [r0], -pc, asr #6
    12a8:	18036918 	stmdane	r3, {r3, r4, r8, fp, sp, lr}
    12ac:	03691958 	cmneq	r9, #88, 18	; 0x160000
    12b0:	69185812 	ldmdbvs	r8, {r1, r4, fp, ip, lr}
    12b4:	18581103 	ldmdane	r8, {r0, r1, r8, ip}^
    12b8:	580c0369 	stmdapl	ip, {r0, r3, r5, r6, r8, r9}
    12bc:	2e0c0317 	mcrcs	3, 0, r0, cr12, cr7, {0}
    12c0:	2e0d0317 	mcrcs	3, 0, r0, cr13, cr7, {0}
    12c4:	2e0d0317 	mcrcs	3, 0, r0, cr13, cr7, {0}
    12c8:	2e0d0317 	mcrcs	3, 0, r0, cr13, cr7, {0}
    12cc:	2e0d0317 	mcrcs	3, 0, r0, cr13, cr7, {0}
    12d0:	3c130317 	ldccc	3, cr0, [r3], {23}
    12d4:	13036918 	movwne	r6, #14616	; 0x3918
    12d8:	03691858 	cmneq	r9, #88, 16	; 0x580000
    12dc:	20746ffb 	ldrshtcs	r6, [r4], #-251	; 0xffffff05
    12e0:	03201203 	teqeq	r0, #805306368	; 0x30000000
    12e4:	13032076 	movwne	r2, #12406	; 0x3076
    12e8:	2e650320 	cdpcs	3, 6, cr0, cr5, cr0, {1}
    12ec:	03200a03 	teqeq	r0, #12288	; 0x3000
    12f0:	3f5f4a0a 	svccc	0x005f4a0a
    12f4:	03694d32 	cmneq	r9, #3200	; 0xc80
    12f8:	6f032e11 	svcvs	0x00032e11
    12fc:	4d32332e 	ldcmi	3, cr3, [r2, #-184]!	; 0xffffff48
    1300:	032c3069 	teqeq	ip, #105	; 0x69
    1304:	182e0fe1 	stmdane	lr!, {r0, r5, r6, r7, r8, r9, sl, fp}
    1308:	58130369 	ldmdapl	r3, {r0, r3, r5, r6, r8, r9}
    130c:	82036918 	andhi	r6, r3, #24, 18	; 0x60000
    1310:	0903746f 	stmdbeq	r3, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}
    1314:	20770320 	rsbscs	r0, r7, r0, lsr #6
    1318:	23580903 	cmpcs	r8, #49152	; 0xc000
    131c:	2e200333 	mcrcs	3, 1, r0, cr0, cr3, {1}
    1320:	302e6003 	eorcc	r6, lr, r3
    1324:	16033331 			; <UNDEFINED> instruction: 0x16033331
    1328:	2e6a032e 	cdpcs	3, 6, cr0, cr10, cr14, {1}
    132c:	13ea0330 	mvnne	r0, #48, 6	; 0xc0000000
    1330:	6c96032e 	ldcvs	3, cr0, [r6], {46}	; 0x2e
    1334:	13ea0320 	mvnne	r0, #32, 6	; 0x80000000
    1338:	1f215a20 	svcne	0x00215a20
    133c:	25292f25 	strcs	r2, [r9, #-3877]!	; 0xf25
    1340:	215b2f31 	cmpcs	fp, r1, lsr pc
    1344:	206c8e03 	rsbcs	r8, ip, r3, lsl #28
    1348:	03200c03 	teqeq	r0, #768	; 0x300
    134c:	91032e74 	tstls	r3, r4, ror lr
    1350:	215a2e14 	cmpcs	sl, r4, lsl lr
    1354:	21243824 	teqcs	r4, r4, lsr #16
    1358:	322a2f31 	eorcc	r2, sl, #49, 30	; 0xc4
    135c:	2131241c 	teqcs	r1, ip, lsl r4
    1360:	206be903 	rsbcs	lr, fp, r3, lsl #18
    1364:	e0032c22 	and	r2, r3, r2, lsr #24
    1368:	3f182e10 	svccc	0x00182e10
    136c:	17580b03 	ldrbne	r0, [r8, -r3, lsl #22]
    1370:	2e0b0321 	cdpcs	3, 0, cr0, cr11, cr1, {1}
    1374:	0b032117 	bleq	c97d8 <__Stack_Size+0xc93d8>
    1378:	0321172e 	teqeq	r1, #12058624	; 0xb80000
    137c:	2f172e0b 	svccs	0x00172e0b
    1380:	172e0a03 	strne	r0, [lr, -r3, lsl #20]!
    1384:	2e0a0321 	cdpcs	3, 0, cr0, cr10, cr1, {1}
    1388:	18032117 	stmdane	r3, {r0, r1, r2, r4, r8, sp}
    138c:	09031a2e 	stmdbeq	r3, {r1, r2, r3, r5, r9, fp, ip}
    1390:	4a18032e 	bmi	602050 <__Stack_Size+0x601c50>
    1394:	4a160318 	bmi	581ffc <__Stack_Size+0x581bfc>
    1398:	22010903 	andcs	r0, r1, #49152	; 0xc000
    139c:	00222c22 	eoreq	r2, r2, r2, lsr #24
    13a0:	06010402 	streq	r0, [r1], -r2, lsl #8
    13a4:	04020020 	streq	r0, [r2], #-32
    13a8:	43220601 	teqmi	r2, #1048576	; 0x100000
    13ac:	18201503 	stmdane	r0!, {r0, r1, r8, sl, ip}
    13b0:	01000402 	tsteq	r0, r2, lsl #8
    13b4:	0001e901 	andeq	lr, r1, r1, lsl #18
    13b8:	9b000200 	blls	1bc0 <__Stack_Size+0x17c0>
    13bc:	02000000 	andeq	r0, r0, #0
    13c0:	0d0efb01 	vstreq	d15, [lr, #-4]
    13c4:	01010100 	mrseq	r0, (UNDEF: 17)
    13c8:	00000001 	andeq	r0, r0, r1
    13cc:	01000001 	tsteq	r0, r1
    13d0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    13d4:	30316632 	eorscc	r6, r1, r2, lsr r6
    13d8:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    13dc:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    13e0:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
    13e4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    13e8:	5f783031 	svcpl	0x00783031
    13ec:	2f62696c 	svccs	0x0062696c
    13f0:	00636e69 	rsbeq	r6, r3, r9, ror #28
    13f4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    13f8:	31663233 	cmncc	r6, r3, lsr r2
    13fc:	755f7830 	ldrbvc	r7, [pc, #-2096]	; bd4 <__Stack_Size+0x7d4>
    1400:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    1404:	0100632e 	tsteq	r0, lr, lsr #6
    1408:	74730000 	ldrbtvc	r0, [r3], #-0
    140c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1410:	5f783031 	svcpl	0x00783031
    1414:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    1418:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    141c:	74730000 	ldrbtvc	r0, [r3], #-0
    1420:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1424:	5f783031 	svcpl	0x00783031
    1428:	2e70616d 	rpwcssz	f6, f0, #5.0
    142c:	00020068 	andeq	r0, r2, r8, rrx
    1430:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1434:	31663233 	cmncc	r6, r3, lsr r2
    1438:	755f7830 	ldrbvc	r7, [pc, #-2096]	; c10 <__Stack_Size+0x810>
    143c:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    1440:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1444:	74730000 	ldrbtvc	r0, [r3], #-0
    1448:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    144c:	5f783031 	svcpl	0x00783031
    1450:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    1454:	00020068 	andeq	r0, r2, r8, rrx
    1458:	05000000 	streq	r0, [r0, #-0]
    145c:	004fe802 	subeq	lr, pc, r2, lsl #16
    1460:	00da0308 	sbcseq	r0, sl, r8, lsl #6
    1464:	3f082401 	svccc	0x00082401
    1468:	03581b03 	cmpeq	r8, #3072	; 0xc00
    146c:	595c2e66 	ldmdbpl	ip, {r1, r2, r5, r6, r9, sl, fp, sp}^
    1470:	59405940 	stmdbpl	r0, {r6, r8, fp, ip, lr}^
    1474:	03425940 	movteq	r5, #10560	; 0x2940
    1478:	16032e7a 			; <UNDEFINED> instruction: 0x16032e7a
    147c:	01150374 	tsteq	r5, r4, ror r3
    1480:	207a0326 	rsbscs	r0, sl, r6, lsr #6
    1484:	65033222 	strvs	r3, [r3, #-546]	; 0x222
    1488:	201e0320 	andscs	r0, lr, r0, lsr #6
    148c:	03206203 	teqeq	r0, #805306368	; 0x30000000
    1490:	03282021 	teqeq	r8, #33	; 0x21
    1494:	03342e7a 	teqeq	r4, #1952	; 0x7a0
    1498:	0334207a 	teqeq	r4, #122	; 0x7a
    149c:	0326207a 	teqeq	r6, #122	; 0x7a
    14a0:	3226207a 	eorcc	r2, r6, #122	; 0x7a
    14a4:	7a032623 	bvc	cad38 <__Stack_Size+0xca938>
    14a8:	4e032220 	cdpmi	2, 0, cr2, cr3, cr0, {1}
    14ac:	2036032e 	eorscs	r0, r6, lr, lsr #6
    14b0:	03204a03 	teqeq	r0, #12288	; 0x3000
    14b4:	3f242039 	svccc	0x00242039
    14b8:	67521c24 	ldrbvs	r1, [r2, -r4, lsr #24]
    14bc:	2f773d4d 	svccs	0x00773d4d
    14c0:	144a0b03 	strbne	r0, [sl], #-2819	; 0xb03
    14c4:	212f1d40 	teqcs	pc, r0, asr #26
    14c8:	10032121 	andne	r2, r3, r1, lsr #2
    14cc:	0115032e 	tsteq	r5, lr, lsr #6
    14d0:	03206b03 	teqeq	r0, #3072	; 0xc00
    14d4:	76032015 			; <UNDEFINED> instruction: 0x76032015
    14d8:	200a0320 	andcs	r0, sl, r0, lsr #6
    14dc:	033c7603 	teqeq	ip, #3145728	; 0x300000
    14e0:	7803200a 	stmdavc	r3, {r1, r3, sp}
    14e4:	0332352e 	teqeq	r2, #192937984	; 0xb800000
    14e8:	2f142e0c 	svccs	0x00142e0c
    14ec:	0f032121 	svceq	0x00032121
    14f0:	231d1a2e 	tstcs	sp, #188416	; 0x2e000
    14f4:	661e034f 	ldrvs	r0, [lr], -pc, asr #6
    14f8:	03010d03 	movweq	r0, #7427	; 0x1d03
    14fc:	12032e73 	andne	r2, r3, #1840	; 0x730
    1500:	301e3e20 	andscc	r3, lr, r0, lsr #28
    1504:	32223022 	eorcc	r3, r2, #34	; 0x22
    1508:	32221e24 	eorcc	r1, r2, #36, 28	; 0x240
    150c:	034a1503 	movteq	r1, #42243	; 0xa503
    1510:	242a010a 	strtcs	r0, [sl], #-266	; 0x10a
    1514:	4a0f0334 	bmi	3c21ec <__Stack_Size+0x3c1dec>
    1518:	11036818 	tstne	r3, r8, lsl r8
    151c:	03671758 	cmneq	r7, #88, 14	; 0x1600000
    1520:	1d1a580f 	ldcne	8, cr5, [sl, #-60]	; 0xffffffc4
    1524:	13034f23 	movwne	r4, #16163	; 0x3f23
    1528:	03671766 	cmneq	r7, #26738688	; 0x1980000
    152c:	1d1a580f 	ldcne	8, cr5, [sl, #-60]	; 0xffffffc4
    1530:	0f034f23 	svceq	0x00034f23
    1534:	0d031866 	stceq	8, cr1, [r3, #-408]	; 0xfffffe68
    1538:	0321174a 	teqeq	r1, #19398656	; 0x1280000
    153c:	03173c0c 	tsteq	r7, #12, 24	; 0xc00
    1540:	3e17660e 	cfmsub32cc	mvax0, mvfx6, mvfx7, mvfx14
    1544:	17660f03 	strbne	r0, [r6, -r3, lsl #30]!
    1548:	580f034c 	stmdapl	pc, {r2, r3, r6, r8, r9}	; <UNPREDICTABLE>
    154c:	4f231d1a 	svcmi	0x00231d1a
    1550:	1a661003 	bne	1985564 <__Stack_Size+0x1985164>
    1554:	034f231d 	movteq	r2, #62237	; 0xf31d
    1558:	1d1a6610 	ldcne	6, cr6, [sl, #-64]	; 0xffffffc0
    155c:	12034f23 	andne	r4, r3, #35, 30	; 0x8c
    1560:	03671766 	cmneq	r7, #26738688	; 0x1980000
    1564:	1d1a580f 	ldcne	8, cr5, [sl, #-60]	; 0xffffffc4
    1568:	1b034f23 	blne	d51fc <__Stack_Size+0xd4dfc>
    156c:	09031a66 	stmdbeq	r3, {r1, r2, r5, r6, r9, fp, ip}
    1570:	4a23032e 	bmi	8c2230 <__Stack_Size+0x8c1e30>
    1574:	4a1b0318 	bmi	6c21dc <__Stack_Size+0x6c1ddc>
    1578:	33200a03 	teqcc	r0, #12288	; 0x3000
    157c:	22301e3e 	eorscs	r1, r0, #992	; 0x3e0
    1580:	42322230 	eorsmi	r2, r2, #48, 4
    1584:	04020030 	streq	r0, [r2], #-48	; 0x30
    1588:	02001d01 	andeq	r1, r0, #1, 26	; 0x40
    158c:	004d0104 	subeq	r0, sp, r4, lsl #2
    1590:	22010402 	andcs	r0, r1, #33554432	; 0x2000000
    1594:	2303244e 	movwcs	r2, #13390	; 0x344e
    1598:	010a0320 	tsteq	sl, r0, lsr #6
    159c:	0004023d 	andeq	r0, r4, sp, lsr r2
    15a0:	00a00101 	adceq	r0, r0, r1, lsl #2
    15a4:	00020000 	andeq	r0, r2, r0
    15a8:	00000039 	andeq	r0, r0, r9, lsr r0
    15ac:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    15b0:	0101000d 	tsteq	r1, sp
    15b4:	00000101 	andeq	r0, r0, r1, lsl #2
    15b8:	00000100 	andeq	r0, r0, r0, lsl #2
    15bc:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    15c0:	31663233 	cmncc	r6, r3, lsr r2
    15c4:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    15c8:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    15cc:	00006372 	andeq	r6, r0, r2, ror r3
    15d0:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
    15d4:	336d7865 	cmncc	sp, #6619136	; 0x650000
    15d8:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    15dc:	732e6f72 	teqvc	lr, #456	; 0x1c8
    15e0:	00000100 	andeq	r0, r0, r0, lsl #2
    15e4:	02050000 	andeq	r0, r5, #0
    15e8:	0800532c 	stmdaeq	r0, {r2, r3, r5, r8, r9, ip, lr}
    15ec:	21013403 	tstcs	r1, r3, lsl #8
    15f0:	21200b03 	teqcs	r0, r3, lsl #22
    15f4:	21200b03 	teqcs	r0, r3, lsl #22
    15f8:	2f200b03 	svccs	0x00200b03
    15fc:	2f200b03 	svccs	0x00200b03
    1600:	2f200b03 	svccs	0x00200b03
    1604:	21200b03 	teqcs	r0, r3, lsl #22
    1608:	2f200b03 	svccs	0x00200b03
    160c:	2f200b03 	svccs	0x00200b03
    1610:	200a032f 	andcs	r0, sl, pc, lsr #6
    1614:	200b032f 	andcs	r0, fp, pc, lsr #6
    1618:	200b032f 	andcs	r0, fp, pc, lsr #6
    161c:	200b032f 	andcs	r0, fp, pc, lsr #6
    1620:	200a032f 	andcs	r0, sl, pc, lsr #6
    1624:	200b0321 	andcs	r0, fp, r1, lsr #6
    1628:	200b0321 	andcs	r0, fp, r1, lsr #6
    162c:	200b0321 	andcs	r0, fp, r1, lsr #6
    1630:	200b0321 	andcs	r0, fp, r1, lsr #6
    1634:	200b032f 	andcs	r0, fp, pc, lsr #6
    1638:	200a032f 	andcs	r0, sl, pc, lsr #6
    163c:	200b0321 	andcs	r0, fp, r1, lsr #6
    1640:	00010221 	andeq	r0, r1, r1, lsr #4
    1644:	00630101 	rsbeq	r0, r3, r1, lsl #2
    1648:	00020000 	andeq	r0, r2, r0
    164c:	0000003b 	andeq	r0, r0, fp, lsr r0
    1650:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1654:	0101000d 	tsteq	r1, sp
    1658:	00000101 	andeq	r0, r0, r1, lsl #2
    165c:	00000100 	andeq	r0, r0, r0, lsl #2
    1660:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1664:	31663233 	cmncc	r6, r3, lsr r2
    1668:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    166c:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1670:	00006372 	andeq	r6, r0, r2, ror r3
    1674:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1678:	30316632 	eorscc	r6, r1, r2, lsr r6
    167c:	65765f78 	ldrbvs	r5, [r6, #-3960]!	; 0xf78
    1680:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    1684:	0100632e 	tsteq	r0, lr, lsr #6
    1688:	00000000 	andeq	r0, r0, r0
    168c:	539c0205 	orrspl	r0, ip, #1342177280	; 0x50000000
    1690:	91030800 	tstls	r3, r0, lsl #16
    1694:	005f0101 	subseq	r0, pc, r1, lsl #2
    1698:	06010402 	streq	r0, [r1], -r2, lsl #8
    169c:	564c062e 	strbpl	r0, [ip], -lr, lsr #12
    16a0:	01040200 	mrseq	r0, R12_usr
    16a4:	2f503e28 	svccs	0x00503e28
    16a8:	01000e02 	tsteq	r0, r2, lsl #28
    16ac:	Address 0x00000000000016ac is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	00000014 	andeq	r0, r0, r4, lsl r0
      14:	00000000 	andeq	r0, r0, r0
      18:	080053ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, ip, lr}
      1c:	000000a4 	andeq	r0, r0, r4, lsr #1
      20:	83080e41 	movwhi	r0, #36417	; 0x8e41
      24:	00018e02 	andeq	r8, r1, r2, lsl #28
      28:	00000014 	andeq	r0, r0, r4, lsl r0
      2c:	00000000 	andeq	r0, r0, r0
      30:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
      34:	0000002c 	andeq	r0, r0, ip, lsr #32
      38:	83080e41 	movwhi	r0, #36417	; 0x8e41
      3c:	00018e02 	andeq	r8, r1, r2, lsl #28
      40:	0000000c 	andeq	r0, r0, ip
      44:	00000000 	andeq	r0, r0, r0
      48:	08003160 	stmdaeq	r0, {r5, r6, r8, ip, sp}
      4c:	00000014 	andeq	r0, r0, r4, lsl r0
      50:	0000000c 	andeq	r0, r0, ip
      54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
      58:	7c020001 	stcvc	0, cr0, [r2], {1}
      5c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      60:	0000000c 	andeq	r0, r0, ip
      64:	00000050 	andeq	r0, r0, r0, asr r0
      68:	08003174 	stmdaeq	r0, {r2, r4, r5, r6, r8, ip, sp}
      6c:	00000002 	andeq	r0, r0, r2
      70:	0000000c 	andeq	r0, r0, ip
      74:	00000050 	andeq	r0, r0, r0, asr r0
      78:	08003176 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, ip, sp}
      7c:	00000002 	andeq	r0, r0, r2
      80:	0000000c 	andeq	r0, r0, ip
      84:	00000050 	andeq	r0, r0, r0, asr r0
      88:	08003178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip, sp}
      8c:	00000002 	andeq	r0, r0, r2
      90:	0000000c 	andeq	r0, r0, ip
      94:	00000050 	andeq	r0, r0, r0, asr r0
      98:	0800317a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, ip, sp}
      9c:	00000002 	andeq	r0, r0, r2
      a0:	0000000c 	andeq	r0, r0, ip
      a4:	00000050 	andeq	r0, r0, r0, asr r0
      a8:	0800317c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, ip, sp}
      ac:	00000002 	andeq	r0, r0, r2
      b0:	0000000c 	andeq	r0, r0, ip
      b4:	00000050 	andeq	r0, r0, r0, asr r0
      b8:	0800317e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, ip, sp}
      bc:	00000002 	andeq	r0, r0, r2
      c0:	0000000c 	andeq	r0, r0, ip
      c4:	00000050 	andeq	r0, r0, r0, asr r0
      c8:	08003180 	stmdaeq	r0, {r7, r8, ip, sp}
      cc:	00000002 	andeq	r0, r0, r2
      d0:	0000000c 	andeq	r0, r0, ip
      d4:	00000050 	andeq	r0, r0, r0, asr r0
      d8:	08003182 	stmdaeq	r0, {r1, r7, r8, ip, sp}
      dc:	00000002 	andeq	r0, r0, r2
      e0:	0000000c 	andeq	r0, r0, ip
      e4:	00000050 	andeq	r0, r0, r0, asr r0
      e8:	08003184 	stmdaeq	r0, {r2, r7, r8, ip, sp}
      ec:	00000004 	andeq	r0, r0, r4
      f0:	0000000c 	andeq	r0, r0, ip
      f4:	00000050 	andeq	r0, r0, r0, asr r0
      f8:	08003188 	stmdaeq	r0, {r3, r7, r8, ip, sp}
      fc:	00000002 	andeq	r0, r0, r2
     100:	0000000c 	andeq	r0, r0, ip
     104:	00000050 	andeq	r0, r0, r0, asr r0
     108:	0800318a 	stmdaeq	r0, {r1, r3, r7, r8, ip, sp}
     10c:	00000002 	andeq	r0, r0, r2
     110:	0000000c 	andeq	r0, r0, ip
     114:	00000050 	andeq	r0, r0, r0, asr r0
     118:	0800318c 	stmdaeq	r0, {r2, r3, r7, r8, ip, sp}
     11c:	00000002 	andeq	r0, r0, r2
     120:	0000000c 	andeq	r0, r0, ip
     124:	00000050 	andeq	r0, r0, r0, asr r0
     128:	0800318e 	stmdaeq	r0, {r1, r2, r3, r7, r8, ip, sp}
     12c:	00000002 	andeq	r0, r0, r2
     130:	0000000c 	andeq	r0, r0, ip
     134:	00000050 	andeq	r0, r0, r0, asr r0
     138:	08003190 	stmdaeq	r0, {r4, r7, r8, ip, sp}
     13c:	00000002 	andeq	r0, r0, r2
     140:	0000000c 	andeq	r0, r0, ip
     144:	00000050 	andeq	r0, r0, r0, asr r0
     148:	08003192 	stmdaeq	r0, {r1, r4, r7, r8, ip, sp}
     14c:	00000002 	andeq	r0, r0, r2
     150:	0000000c 	andeq	r0, r0, ip
     154:	00000050 	andeq	r0, r0, r0, asr r0
     158:	08003194 	stmdaeq	r0, {r2, r4, r7, r8, ip, sp}
     15c:	00000002 	andeq	r0, r0, r2
     160:	0000000c 	andeq	r0, r0, ip
     164:	00000050 	andeq	r0, r0, r0, asr r0
     168:	08003196 	stmdaeq	r0, {r1, r2, r4, r7, r8, ip, sp}
     16c:	00000002 	andeq	r0, r0, r2
     170:	0000000c 	andeq	r0, r0, ip
     174:	00000050 	andeq	r0, r0, r0, asr r0
     178:	08003198 	stmdaeq	r0, {r3, r4, r7, r8, ip, sp}
     17c:	00000002 	andeq	r0, r0, r2
     180:	0000000c 	andeq	r0, r0, ip
     184:	00000050 	andeq	r0, r0, r0, asr r0
     188:	0800319a 	stmdaeq	r0, {r1, r3, r4, r7, r8, ip, sp}
     18c:	00000002 	andeq	r0, r0, r2
     190:	0000000c 	andeq	r0, r0, ip
     194:	00000050 	andeq	r0, r0, r0, asr r0
     198:	0800319c 	stmdaeq	r0, {r2, r3, r4, r7, r8, ip, sp}
     19c:	00000002 	andeq	r0, r0, r2
     1a0:	0000000c 	andeq	r0, r0, ip
     1a4:	00000050 	andeq	r0, r0, r0, asr r0
     1a8:	0800319e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, ip, sp}
     1ac:	00000002 	andeq	r0, r0, r2
     1b0:	0000000c 	andeq	r0, r0, ip
     1b4:	00000050 	andeq	r0, r0, r0, asr r0
     1b8:	080031a0 	stmdaeq	r0, {r5, r7, r8, ip, sp}
     1bc:	00000002 	andeq	r0, r0, r2
     1c0:	0000000c 	andeq	r0, r0, ip
     1c4:	00000050 	andeq	r0, r0, r0, asr r0
     1c8:	080031a2 	stmdaeq	r0, {r1, r5, r7, r8, ip, sp}
     1cc:	00000002 	andeq	r0, r0, r2
     1d0:	0000000c 	andeq	r0, r0, ip
     1d4:	00000050 	andeq	r0, r0, r0, asr r0
     1d8:	080031a4 	stmdaeq	r0, {r2, r5, r7, r8, ip, sp}
     1dc:	00000002 	andeq	r0, r0, r2
     1e0:	0000000c 	andeq	r0, r0, ip
     1e4:	00000050 	andeq	r0, r0, r0, asr r0
     1e8:	080031a6 	stmdaeq	r0, {r1, r2, r5, r7, r8, ip, sp}
     1ec:	00000002 	andeq	r0, r0, r2
     1f0:	0000000c 	andeq	r0, r0, ip
     1f4:	00000050 	andeq	r0, r0, r0, asr r0
     1f8:	080031a8 	stmdaeq	r0, {r3, r5, r7, r8, ip, sp}
     1fc:	00000002 	andeq	r0, r0, r2
     200:	0000000c 	andeq	r0, r0, ip
     204:	00000050 	andeq	r0, r0, r0, asr r0
     208:	080031aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, ip, sp}
     20c:	00000002 	andeq	r0, r0, r2
     210:	0000000c 	andeq	r0, r0, ip
     214:	00000050 	andeq	r0, r0, r0, asr r0
     218:	080031ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, ip, sp}
     21c:	00000002 	andeq	r0, r0, r2
     220:	0000000c 	andeq	r0, r0, ip
     224:	00000050 	andeq	r0, r0, r0, asr r0
     228:	080031ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, ip, sp}
     22c:	00000002 	andeq	r0, r0, r2
     230:	0000000c 	andeq	r0, r0, ip
     234:	00000050 	andeq	r0, r0, r0, asr r0
     238:	080031b0 	stmdaeq	r0, {r4, r5, r7, r8, ip, sp}
     23c:	00000002 	andeq	r0, r0, r2
     240:	0000000c 	andeq	r0, r0, ip
     244:	00000050 	andeq	r0, r0, r0, asr r0
     248:	080031b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, ip, sp}
     24c:	00000002 	andeq	r0, r0, r2
     250:	0000000c 	andeq	r0, r0, ip
     254:	00000050 	andeq	r0, r0, r0, asr r0
     258:	080031b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, ip, sp}
     25c:	00000002 	andeq	r0, r0, r2
     260:	0000000c 	andeq	r0, r0, ip
     264:	00000050 	andeq	r0, r0, r0, asr r0
     268:	080031b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, ip, sp}
     26c:	00000002 	andeq	r0, r0, r2
     270:	0000000c 	andeq	r0, r0, ip
     274:	00000050 	andeq	r0, r0, r0, asr r0
     278:	080031b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, ip, sp}
     27c:	00000002 	andeq	r0, r0, r2
     280:	0000000c 	andeq	r0, r0, ip
     284:	00000050 	andeq	r0, r0, r0, asr r0
     288:	080031ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, ip, sp}
     28c:	00000002 	andeq	r0, r0, r2
     290:	0000000c 	andeq	r0, r0, ip
     294:	00000050 	andeq	r0, r0, r0, asr r0
     298:	080031bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip, sp}
     29c:	00000002 	andeq	r0, r0, r2
     2a0:	0000000c 	andeq	r0, r0, ip
     2a4:	00000050 	andeq	r0, r0, r0, asr r0
     2a8:	080031be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, ip, sp}
     2ac:	00000002 	andeq	r0, r0, r2
     2b0:	0000000c 	andeq	r0, r0, ip
     2b4:	00000050 	andeq	r0, r0, r0, asr r0
     2b8:	080031c0 	stmdaeq	r0, {r6, r7, r8, ip, sp}
     2bc:	00000004 	andeq	r0, r0, r4
     2c0:	0000000c 	andeq	r0, r0, ip
     2c4:	00000050 	andeq	r0, r0, r0, asr r0
     2c8:	080031c4 	stmdaeq	r0, {r2, r6, r7, r8, ip, sp}
     2cc:	00000002 	andeq	r0, r0, r2
     2d0:	0000000c 	andeq	r0, r0, ip
     2d4:	00000050 	andeq	r0, r0, r0, asr r0
     2d8:	080031c6 	stmdaeq	r0, {r1, r2, r6, r7, r8, ip, sp}
     2dc:	00000002 	andeq	r0, r0, r2
     2e0:	0000000c 	andeq	r0, r0, ip
     2e4:	00000050 	andeq	r0, r0, r0, asr r0
     2e8:	080031c8 	stmdaeq	r0, {r3, r6, r7, r8, ip, sp}
     2ec:	00000002 	andeq	r0, r0, r2
     2f0:	0000000c 	andeq	r0, r0, ip
     2f4:	00000050 	andeq	r0, r0, r0, asr r0
     2f8:	080031ca 	stmdaeq	r0, {r1, r3, r6, r7, r8, ip, sp}
     2fc:	00000002 	andeq	r0, r0, r2
     300:	0000000c 	andeq	r0, r0, ip
     304:	00000050 	andeq	r0, r0, r0, asr r0
     308:	080031cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, ip, sp}
     30c:	00000002 	andeq	r0, r0, r2
     310:	0000000c 	andeq	r0, r0, ip
     314:	00000050 	andeq	r0, r0, r0, asr r0
     318:	080031ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, ip, sp}
     31c:	00000002 	andeq	r0, r0, r2
     320:	0000000c 	andeq	r0, r0, ip
     324:	00000050 	andeq	r0, r0, r0, asr r0
     328:	080031d0 	stmdaeq	r0, {r4, r6, r7, r8, ip, sp}
     32c:	00000002 	andeq	r0, r0, r2
     330:	0000000c 	andeq	r0, r0, ip
     334:	00000050 	andeq	r0, r0, r0, asr r0
     338:	080031d2 	stmdaeq	r0, {r1, r4, r6, r7, r8, ip, sp}
     33c:	00000002 	andeq	r0, r0, r2
     340:	0000000c 	andeq	r0, r0, ip
     344:	00000050 	andeq	r0, r0, r0, asr r0
     348:	080031d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, ip, sp}
     34c:	00000004 	andeq	r0, r0, r4
     350:	0000000c 	andeq	r0, r0, ip
     354:	00000050 	andeq	r0, r0, r0, asr r0
     358:	080031d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, ip, sp}
     35c:	00000002 	andeq	r0, r0, r2
     360:	0000000c 	andeq	r0, r0, ip
     364:	00000050 	andeq	r0, r0, r0, asr r0
     368:	080031da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, ip, sp}
     36c:	00000004 	andeq	r0, r0, r4
     370:	0000000c 	andeq	r0, r0, ip
     374:	00000050 	andeq	r0, r0, r0, asr r0
     378:	080031de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, ip, sp}
     37c:	00000002 	andeq	r0, r0, r2
     380:	0000000c 	andeq	r0, r0, ip
     384:	00000050 	andeq	r0, r0, r0, asr r0
     388:	080031e0 	stmdaeq	r0, {r5, r6, r7, r8, ip, sp}
     38c:	00000002 	andeq	r0, r0, r2
     390:	0000000c 	andeq	r0, r0, ip
     394:	00000050 	andeq	r0, r0, r0, asr r0
     398:	080031e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, ip, sp}
     39c:	00000002 	andeq	r0, r0, r2
     3a0:	0000000c 	andeq	r0, r0, ip
     3a4:	00000050 	andeq	r0, r0, r0, asr r0
     3a8:	080031e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip, sp}
     3ac:	00000002 	andeq	r0, r0, r2
     3b0:	0000000c 	andeq	r0, r0, ip
     3b4:	00000050 	andeq	r0, r0, r0, asr r0
     3b8:	080031e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, ip, sp}
     3bc:	00000002 	andeq	r0, r0, r2
     3c0:	0000000c 	andeq	r0, r0, ip
     3c4:	00000050 	andeq	r0, r0, r0, asr r0
     3c8:	080031e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, ip, sp}
     3cc:	00000002 	andeq	r0, r0, r2
     3d0:	0000000c 	andeq	r0, r0, ip
     3d4:	00000050 	andeq	r0, r0, r0, asr r0
     3d8:	080031ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, ip, sp}
     3dc:	00000002 	andeq	r0, r0, r2
     3e0:	0000000c 	andeq	r0, r0, ip
     3e4:	00000050 	andeq	r0, r0, r0, asr r0
     3e8:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
     3ec:	00000002 	andeq	r0, r0, r2
     3f0:	0000000c 	andeq	r0, r0, ip
     3f4:	00000050 	andeq	r0, r0, r0, asr r0
     3f8:	080031ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, ip, sp}
     3fc:	00000002 	andeq	r0, r0, r2
     400:	0000000c 	andeq	r0, r0, ip
     404:	00000050 	andeq	r0, r0, r0, asr r0
     408:	080031f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, ip, sp}
     40c:	00000002 	andeq	r0, r0, r2
     410:	0000000c 	andeq	r0, r0, ip
     414:	00000050 	andeq	r0, r0, r0, asr r0
     418:	080031f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, ip, sp}
     41c:	00000002 	andeq	r0, r0, r2
     420:	0000000c 	andeq	r0, r0, ip
     424:	00000050 	andeq	r0, r0, r0, asr r0
     428:	080031f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip, sp}
     42c:	00000002 	andeq	r0, r0, r2
     430:	0000000c 	andeq	r0, r0, ip
     434:	00000050 	andeq	r0, r0, r0, asr r0
     438:	080031f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, ip, sp}
     43c:	00000002 	andeq	r0, r0, r2
     440:	0000000c 	andeq	r0, r0, ip
     444:	00000050 	andeq	r0, r0, r0, asr r0
     448:	080031f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, ip, sp}
     44c:	00000002 	andeq	r0, r0, r2
     450:	0000000c 	andeq	r0, r0, ip
     454:	00000050 	andeq	r0, r0, r0, asr r0
     458:	080031fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, ip, sp}
     45c:	00000002 	andeq	r0, r0, r2
     460:	0000000c 	andeq	r0, r0, ip
     464:	00000050 	andeq	r0, r0, r0, asr r0
     468:	080031fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, ip, sp}
     46c:	00000002 	andeq	r0, r0, r2
     470:	0000000c 	andeq	r0, r0, ip
     474:	00000050 	andeq	r0, r0, r0, asr r0
     478:	080031fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}
     47c:	00000002 	andeq	r0, r0, r2
     480:	0000000c 	andeq	r0, r0, ip
     484:	00000050 	andeq	r0, r0, r0, asr r0
     488:	08003200 	stmdaeq	r0, {r9, ip, sp}
     48c:	00000002 	andeq	r0, r0, r2
     490:	0000000c 	andeq	r0, r0, ip
     494:	00000050 	andeq	r0, r0, r0, asr r0
     498:	08003202 	stmdaeq	r0, {r1, r9, ip, sp}
     49c:	00000002 	andeq	r0, r0, r2
     4a0:	0000000c 	andeq	r0, r0, ip
     4a4:	00000050 	andeq	r0, r0, r0, asr r0
     4a8:	08003204 	stmdaeq	r0, {r2, r9, ip, sp}
     4ac:	00000002 	andeq	r0, r0, r2
     4b0:	0000000c 	andeq	r0, r0, ip
     4b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     4b8:	7c020001 	stcvc	0, cr0, [r2], {1}
     4bc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     4c0:	00000014 	andeq	r0, r0, r4, lsl r0
     4c4:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
     4c8:	08003208 	stmdaeq	r0, {r3, r9, ip, sp}
     4cc:	00000084 	andeq	r0, r0, r4, lsl #1
     4d0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     4d4:	00018e02 	andeq	r8, r1, r2, lsl #28
     4d8:	0000001c 	andeq	r0, r0, ip, lsl r0
     4dc:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
     4e0:	0800328c 	stmdaeq	r0, {r2, r3, r7, r9, ip, sp}
     4e4:	0000004e 	andeq	r0, r0, lr, asr #32
     4e8:	80180e41 	andshi	r0, r8, r1, asr #28
     4ec:	82058106 	andhi	r8, r5, #-2147483647	; 0x80000001
     4f0:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     4f4:	00018e02 	andeq	r8, r1, r2, lsl #28
     4f8:	00000020 	andeq	r0, r0, r0, lsr #32
     4fc:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
     500:	080032da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, ip, sp}
     504:	00000086 	andeq	r0, r0, r6, lsl #1
     508:	80200e41 	eorhi	r0, r0, r1, asr #28
     50c:	82078108 	andhi	r8, r7, #8, 2
     510:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     514:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     518:	00018e02 	andeq	r8, r1, r2, lsl #28
     51c:	00000014 	andeq	r0, r0, r4, lsl r0
     520:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
     524:	08003360 	stmdaeq	r0, {r5, r6, r8, r9, ip, sp}
     528:	00000012 	andeq	r0, r0, r2, lsl r0
     52c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     530:	00018e02 	andeq	r8, r1, r2, lsl #28
     534:	0000000c 	andeq	r0, r0, ip
     538:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
     53c:	08003372 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, ip, sp}
     540:	00000024 	andeq	r0, r0, r4, lsr #32
     544:	0000000c 	andeq	r0, r0, ip
     548:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     54c:	7c020001 	stcvc	0, cr0, [r2], {1}
     550:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     554:	00000014 	andeq	r0, r0, r4, lsl r0
     558:	00000544 	andeq	r0, r0, r4, asr #10
     55c:	08003398 	stmdaeq	r0, {r3, r4, r7, r8, r9, ip, sp}
     560:	0000001c 	andeq	r0, r0, ip, lsl r0
     564:	83080e42 	movwhi	r0, #36418	; 0x8e42
     568:	00018e02 	andeq	r8, r1, r2, lsl #28
     56c:	00000014 	andeq	r0, r0, r4, lsl r0
     570:	00000544 	andeq	r0, r0, r4, asr #10
     574:	080033b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, ip, sp}
     578:	00000012 	andeq	r0, r0, r2, lsl r0
     57c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     580:	00018e02 	andeq	r8, r1, r2, lsl #28
     584:	00000018 	andeq	r0, r0, r8, lsl r0
     588:	00000544 	andeq	r0, r0, r4, asr #10
     58c:	080033c6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, ip, sp}
     590:	00000018 	andeq	r0, r0, r8, lsl r0
     594:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     598:	86038504 	strhi	r8, [r3], -r4, lsl #10
     59c:	00018e02 	andeq	r8, r1, r2, lsl #28
     5a0:	00000014 	andeq	r0, r0, r4, lsl r0
     5a4:	00000544 	andeq	r0, r0, r4, asr #10
     5a8:	080033de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, r9, ip, sp}
     5ac:	0000002a 	andeq	r0, r0, sl, lsr #32
     5b0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     5b4:	00018e02 	andeq	r8, r1, r2, lsl #28
     5b8:	0000000c 	andeq	r0, r0, ip
     5bc:	00000544 	andeq	r0, r0, r4, asr #10
     5c0:	08003408 	stmdaeq	r0, {r3, sl, ip, sp}
     5c4:	0000000a 	andeq	r0, r0, sl
     5c8:	00000018 	andeq	r0, r0, r8, lsl r0
     5cc:	00000544 	andeq	r0, r0, r4, asr #10
     5d0:	08003412 	stmdaeq	r0, {r1, r4, sl, ip, sp}
     5d4:	0000008a 	andeq	r0, r0, sl, lsl #1
     5d8:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     5dc:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     5e0:	200e4101 	andcs	r4, lr, r1, lsl #2
     5e4:	00000018 	andeq	r0, r0, r8, lsl r0
     5e8:	00000544 	andeq	r0, r0, r4, asr #10
     5ec:	0800349c 	stmdaeq	r0, {r2, r3, r4, r7, sl, ip, sp}
     5f0:	0000002c 	andeq	r0, r0, ip, lsr #32
     5f4:	83100e41 	tsthi	r0, #1040	; 0x410
     5f8:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     5fc:	00018e02 	andeq	r8, r1, r2, lsl #28
     600:	0000000c 	andeq	r0, r0, ip
     604:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     608:	7c020001 	stcvc	0, cr0, [r2], {1}
     60c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     610:	00000014 	andeq	r0, r0, r4, lsl r0
     614:	00000600 	andeq	r0, r0, r0, lsl #12
     618:	080034c8 	stmdaeq	r0, {r3, r6, r7, sl, ip, sp}
     61c:	00000044 	andeq	r0, r0, r4, asr #32
     620:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     624:	00018e02 	andeq	r8, r1, r2, lsl #28
     628:	00000018 	andeq	r0, r0, r8, lsl r0
     62c:	00000600 	andeq	r0, r0, r0, lsl #12
     630:	0800350c 	stmdaeq	r0, {r2, r3, r8, sl, ip, sp}
     634:	0000005c 	andeq	r0, r0, ip, asr r0
     638:	83100e41 	tsthi	r0, #1040	; 0x410
     63c:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     640:	00018e02 	andeq	r8, r1, r2, lsl #28
     644:	00000018 	andeq	r0, r0, r8, lsl r0
     648:	00000600 	andeq	r0, r0, r0, lsl #12
     64c:	08003568 	stmdaeq	r0, {r3, r5, r6, r8, sl, ip, sp}
     650:	00000054 	andeq	r0, r0, r4, asr r0
     654:	83100e41 	tsthi	r0, #1040	; 0x410
     658:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     65c:	00018e02 	andeq	r8, r1, r2, lsl #28
     660:	00000018 	andeq	r0, r0, r8, lsl r0
     664:	00000600 	andeq	r0, r0, r0, lsl #12
     668:	080035bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, ip, sp}
     66c:	00000030 	andeq	r0, r0, r0, lsr r0
     670:	83100e41 	tsthi	r0, #1040	; 0x410
     674:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     678:	00018e02 	andeq	r8, r1, r2, lsl #28
     67c:	0000001c 	andeq	r0, r0, ip, lsl r0
     680:	00000600 	andeq	r0, r0, r0, lsl #12
     684:	080035ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, ip, sp}
     688:	00000058 	andeq	r0, r0, r8, asr r0
     68c:	80180e41 	andshi	r0, r8, r1, asr #28
     690:	82058106 	andhi	r8, r5, #-2147483647	; 0x80000001
     694:	84038304 	strhi	r8, [r3], #-772	; 0x304
     698:	00018e02 	andeq	r8, r1, r2, lsl #28
     69c:	0000000c 	andeq	r0, r0, ip
     6a0:	00000600 	andeq	r0, r0, r0, lsl #12
     6a4:	08003644 	stmdaeq	r0, {r2, r6, r9, sl, ip, sp}
     6a8:	00000004 	andeq	r0, r0, r4
     6ac:	0000000c 	andeq	r0, r0, ip
     6b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     6b4:	7c020001 	stcvc	0, cr0, [r2], {1}
     6b8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     6bc:	00000014 	andeq	r0, r0, r4, lsl r0
     6c0:	000006ac 	andeq	r0, r0, ip, lsr #13
     6c4:	08003648 	stmdaeq	r0, {r3, r6, r9, sl, ip, sp}
     6c8:	00000030 	andeq	r0, r0, r0, lsr r0
     6cc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     6d0:	00018e02 	andeq	r8, r1, r2, lsl #28
     6d4:	00000014 	andeq	r0, r0, r4, lsl r0
     6d8:	000006ac 	andeq	r0, r0, ip, lsr #13
     6dc:	08003678 	stmdaeq	r0, {r3, r4, r5, r6, r9, sl, ip, sp}
     6e0:	00000030 	andeq	r0, r0, r0, lsr r0
     6e4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     6e8:	00018e02 	andeq	r8, r1, r2, lsl #28
     6ec:	00000018 	andeq	r0, r0, r8, lsl r0
     6f0:	000006ac 	andeq	r0, r0, ip, lsr #13
     6f4:	080036a8 	stmdaeq	r0, {r3, r5, r7, r9, sl, ip, sp}
     6f8:	00000038 	andeq	r0, r0, r8, lsr r0
     6fc:	83100e41 	tsthi	r0, #1040	; 0x410
     700:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     704:	00018e02 	andeq	r8, r1, r2, lsl #28
     708:	00000014 	andeq	r0, r0, r4, lsl r0
     70c:	000006ac 	andeq	r0, r0, ip, lsr #13
     710:	080036e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, ip, sp}
     714:	00000038 	andeq	r0, r0, r8, lsr r0
     718:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     71c:	00018e02 	andeq	r8, r1, r2, lsl #28
     720:	0000000c 	andeq	r0, r0, ip
     724:	000006ac 	andeq	r0, r0, ip, lsr #13
     728:	08003718 	stmdaeq	r0, {r3, r4, r8, r9, sl, ip, sp}
     72c:	00000002 	andeq	r0, r0, r2
     730:	0000000c 	andeq	r0, r0, ip
     734:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     738:	7c020001 	stcvc	0, cr0, [r2], {1}
     73c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     740:	0000000c 	andeq	r0, r0, ip
     744:	00000730 	andeq	r0, r0, r0, lsr r7
     748:	0800371c 	stmdaeq	r0, {r2, r3, r4, r8, r9, sl, ip, sp}
     74c:	00000018 	andeq	r0, r0, r8, lsl r0
     750:	0000000c 	andeq	r0, r0, ip
     754:	00000730 	andeq	r0, r0, r0, lsr r7
     758:	08003734 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, ip, sp}
     75c:	00000018 	andeq	r0, r0, r8, lsl r0
     760:	0000000c 	andeq	r0, r0, ip
     764:	00000730 	andeq	r0, r0, r0, lsr r7
     768:	0800374c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl, ip, sp}
     76c:	00000018 	andeq	r0, r0, r8, lsl r0
     770:	0000000c 	andeq	r0, r0, ip
     774:	00000730 	andeq	r0, r0, r0, lsr r7
     778:	08003764 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, ip, sp}
     77c:	00000018 	andeq	r0, r0, r8, lsl r0
     780:	0000000c 	andeq	r0, r0, ip
     784:	00000730 	andeq	r0, r0, r0, lsr r7
     788:	0800377c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, ip, sp}
     78c:	00000010 	andeq	r0, r0, r0, lsl r0
     790:	0000000c 	andeq	r0, r0, ip
     794:	00000730 	andeq	r0, r0, r0, lsr r7
     798:	0800378c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, ip, sp}
     79c:	0000000c 	andeq	r0, r0, ip
     7a0:	0000000c 	andeq	r0, r0, ip
     7a4:	00000730 	andeq	r0, r0, r0, lsr r7
     7a8:	08003798 	stmdaeq	r0, {r3, r4, r7, r8, r9, sl, ip, sp}
     7ac:	0000000c 	andeq	r0, r0, ip
     7b0:	0000000c 	andeq	r0, r0, ip
     7b4:	00000730 	andeq	r0, r0, r0, lsr r7
     7b8:	080037a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, sl, ip, sp}
     7bc:	00000010 	andeq	r0, r0, r0, lsl r0
     7c0:	0000000c 	andeq	r0, r0, ip
     7c4:	00000730 	andeq	r0, r0, r0, lsr r7
     7c8:	080037b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, ip, sp}
     7cc:	00000010 	andeq	r0, r0, r0, lsl r0
     7d0:	0000000c 	andeq	r0, r0, ip
     7d4:	00000730 	andeq	r0, r0, r0, lsr r7
     7d8:	080037c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, ip, sp}
     7dc:	00000018 	andeq	r0, r0, r8, lsl r0
     7e0:	0000000c 	andeq	r0, r0, ip
     7e4:	00000730 	andeq	r0, r0, r0, lsr r7
     7e8:	080037dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}
     7ec:	00000020 	andeq	r0, r0, r0, lsr #32
     7f0:	0000000c 	andeq	r0, r0, ip
     7f4:	00000730 	andeq	r0, r0, r0, lsr r7
     7f8:	080037fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}
     7fc:	0000000c 	andeq	r0, r0, ip
     800:	0000000c 	andeq	r0, r0, ip
     804:	00000730 	andeq	r0, r0, r0, lsr r7
     808:	08003808 	stmdaeq	r0, {r3, fp, ip, sp}
     80c:	00000028 	andeq	r0, r0, r8, lsr #32
     810:	00000018 	andeq	r0, r0, r8, lsl r0
     814:	00000730 	andeq	r0, r0, r0, lsr r7
     818:	08003830 	stmdaeq	r0, {r4, r5, fp, ip, sp}
     81c:	00000036 	andeq	r0, r0, r6, lsr r0
     820:	80100e41 	andshi	r0, r0, r1, asr #28
     824:	84038104 	strhi	r8, [r3], #-260	; 0x104
     828:	00018e02 	andeq	r8, r1, r2, lsl #28
     82c:	00000018 	andeq	r0, r0, r8, lsl r0
     830:	00000730 	andeq	r0, r0, r0, lsr r7
     834:	08003866 	stmdaeq	r0, {r1, r2, r5, r6, fp, ip, sp}
     838:	00000042 	andeq	r0, r0, r2, asr #32
     83c:	83100e41 	tsthi	r0, #1040	; 0x410
     840:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     844:	00018e02 	andeq	r8, r1, r2, lsl #28
     848:	00000014 	andeq	r0, r0, r4, lsl r0
     84c:	00000730 	andeq	r0, r0, r0, lsr r7
     850:	080038a8 	stmdaeq	r0, {r3, r5, r7, fp, ip, sp}
     854:	0000003c 	andeq	r0, r0, ip, lsr r0
     858:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     85c:	00018e02 	andeq	r8, r1, r2, lsl #28
     860:	00000014 	andeq	r0, r0, r4, lsl r0
     864:	00000730 	andeq	r0, r0, r0, lsr r7
     868:	080038e4 	stmdaeq	r0, {r2, r5, r6, r7, fp, ip, sp}
     86c:	00000070 	andeq	r0, r0, r0, ror r0
     870:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     874:	00018e02 	andeq	r8, r1, r2, lsl #28
     878:	00000018 	andeq	r0, r0, r8, lsl r0
     87c:	00000730 	andeq	r0, r0, r0, lsr r7
     880:	08003954 	stmdaeq	r0, {r2, r4, r6, r8, fp, ip, sp}
     884:	00000048 	andeq	r0, r0, r8, asr #32
     888:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     88c:	86038504 	strhi	r8, [r3], -r4, lsl #10
     890:	00018e02 	andeq	r8, r1, r2, lsl #28
     894:	00000018 	andeq	r0, r0, r8, lsl r0
     898:	00000730 	andeq	r0, r0, r0, lsr r7
     89c:	0800399c 	stmdaeq	r0, {r2, r3, r4, r7, r8, fp, ip, sp}
     8a0:	00000038 	andeq	r0, r0, r8, lsr r0
     8a4:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     8a8:	86038504 	strhi	r8, [r3], -r4, lsl #10
     8ac:	00018e02 	andeq	r8, r1, r2, lsl #28
     8b0:	00000018 	andeq	r0, r0, r8, lsl r0
     8b4:	00000730 	andeq	r0, r0, r0, lsr r7
     8b8:	080039d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, fp, ip, sp}
     8bc:	00000044 	andeq	r0, r0, r4, asr #32
     8c0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     8c4:	86038504 	strhi	r8, [r3], -r4, lsl #10
     8c8:	00018e02 	andeq	r8, r1, r2, lsl #28
     8cc:	00000014 	andeq	r0, r0, r4, lsl r0
     8d0:	00000730 	andeq	r0, r0, r0, lsr r7
     8d4:	08003a18 	stmdaeq	r0, {r3, r4, r9, fp, ip, sp}
     8d8:	0000009c 	muleq	r0, ip, r0
     8dc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     8e0:	00018e02 	andeq	r8, r1, r2, lsl #28
     8e4:	00000018 	andeq	r0, r0, r8, lsl r0
     8e8:	00000730 	andeq	r0, r0, r0, lsr r7
     8ec:	08003ab4 	stmdaeq	r0, {r2, r4, r5, r7, r9, fp, ip, sp}
     8f0:	0000008c 	andeq	r0, r0, ip, lsl #1
     8f4:	83100e41 	tsthi	r0, #1040	; 0x410
     8f8:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     8fc:	00018e02 	andeq	r8, r1, r2, lsl #28
     900:	0000001c 	andeq	r0, r0, ip, lsl r0
     904:	00000730 	andeq	r0, r0, r0, lsr r7
     908:	08003b40 	stmdaeq	r0, {r6, r8, r9, fp, ip, sp}
     90c:	00000054 	andeq	r0, r0, r4, asr r0
     910:	83180e41 	tsthi	r8, #1040	; 0x410
     914:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     918:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     91c:	00018e02 	andeq	r8, r1, r2, lsl #28
     920:	0000000c 	andeq	r0, r0, ip
     924:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     928:	7c020001 	stcvc	0, cr0, [r2], {1}
     92c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     930:	00000014 	andeq	r0, r0, r4, lsl r0
     934:	00000920 	andeq	r0, r0, r0, lsr #18
     938:	08003b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp, ip, sp}
     93c:	000000a4 	andeq	r0, r0, r4, lsr #1
     940:	83080e41 	movwhi	r0, #36417	; 0x8e41
     944:	00018e02 	andeq	r8, r1, r2, lsl #28
     948:	00000014 	andeq	r0, r0, r4, lsl r0
     94c:	00000920 	andeq	r0, r0, r0, lsr #18
     950:	08003c38 	stmdaeq	r0, {r3, r4, r5, sl, fp, ip, sp}
     954:	00000016 	andeq	r0, r0, r6, lsl r0
     958:	83080e41 	movwhi	r0, #36417	; 0x8e41
     95c:	00018e02 	andeq	r8, r1, r2, lsl #28
     960:	0000001c 	andeq	r0, r0, ip, lsl r0
     964:	00000920 	andeq	r0, r0, r0, lsr #18
     968:	08003c4e 	stmdaeq	r0, {r1, r2, r3, r6, sl, fp, ip, sp}
     96c:	0000009c 	muleq	r0, ip, r0
     970:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xe42
     974:	86048505 	strhi	r8, [r4], -r5, lsl #10
     978:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     97c:	00000001 	andeq	r0, r0, r1
     980:	0000000c 	andeq	r0, r0, ip
     984:	00000920 	andeq	r0, r0, r0, lsr #18
     988:	08003cea 	stmdaeq	r0, {r1, r3, r5, r6, r7, sl, fp, ip, sp}
     98c:	00000010 	andeq	r0, r0, r0, lsl r0
     990:	0000000c 	andeq	r0, r0, ip
     994:	00000920 	andeq	r0, r0, r0, lsr #18
     998:	08003cfa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, sl, fp, ip, sp}
     99c:	0000000c 	andeq	r0, r0, ip
     9a0:	0000000c 	andeq	r0, r0, ip
     9a4:	00000920 	andeq	r0, r0, r0, lsr #18
     9a8:	08003d06 	stmdaeq	r0, {r1, r2, r8, sl, fp, ip, sp}
     9ac:	00000006 	andeq	r0, r0, r6
     9b0:	0000000c 	andeq	r0, r0, ip
     9b4:	00000920 	andeq	r0, r0, r0, lsr #18
     9b8:	08003d0c 	stmdaeq	r0, {r2, r3, r8, sl, fp, ip, sp}
     9bc:	0000000c 	andeq	r0, r0, ip
     9c0:	0000000c 	andeq	r0, r0, ip
     9c4:	00000920 	andeq	r0, r0, r0, lsr #18
     9c8:	08003d18 	stmdaeq	r0, {r3, r4, r8, sl, fp, ip, sp}
     9cc:	00000006 	andeq	r0, r0, r6
     9d0:	0000000c 	andeq	r0, r0, ip
     9d4:	00000920 	andeq	r0, r0, r0, lsr #18
     9d8:	08003d1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, sl, fp, ip, sp}
     9dc:	00000004 	andeq	r0, r0, r4
     9e0:	0000000c 	andeq	r0, r0, ip
     9e4:	00000920 	andeq	r0, r0, r0, lsr #18
     9e8:	08003d22 	stmdaeq	r0, {r1, r5, r8, sl, fp, ip, sp}
     9ec:	00000004 	andeq	r0, r0, r4
     9f0:	0000000c 	andeq	r0, r0, ip
     9f4:	00000920 	andeq	r0, r0, r0, lsr #18
     9f8:	08003d26 	stmdaeq	r0, {r1, r2, r5, r8, sl, fp, ip, sp}
     9fc:	0000000a 	andeq	r0, r0, sl
     a00:	0000000c 	andeq	r0, r0, ip
     a04:	00000920 	andeq	r0, r0, r0, lsr #18
     a08:	08003d30 	stmdaeq	r0, {r4, r5, r8, sl, fp, ip, sp}
     a0c:	00000004 	andeq	r0, r0, r4
     a10:	0000000c 	andeq	r0, r0, ip
     a14:	00000920 	andeq	r0, r0, r0, lsr #18
     a18:	08003d34 	stmdaeq	r0, {r2, r4, r5, r8, sl, fp, ip, sp}
     a1c:	00000010 	andeq	r0, r0, r0, lsl r0
     a20:	00000014 	andeq	r0, r0, r4, lsl r0
     a24:	00000920 	andeq	r0, r0, r0, lsr #18
     a28:	08003d44 	stmdaeq	r0, {r2, r6, r8, sl, fp, ip, sp}
     a2c:	0000001c 	andeq	r0, r0, ip, lsl r0
     a30:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     a34:	00018e02 	andeq	r8, r1, r2, lsl #28
     a38:	0000000c 	andeq	r0, r0, ip
     a3c:	00000920 	andeq	r0, r0, r0, lsr #18
     a40:	08003d60 	stmdaeq	r0, {r5, r6, r8, sl, fp, ip, sp}
     a44:	0000000c 	andeq	r0, r0, ip
     a48:	00000018 	andeq	r0, r0, r8, lsl r0
     a4c:	00000920 	andeq	r0, r0, r0, lsr #18
     a50:	08003d6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sl, fp, ip, sp}
     a54:	00000054 	andeq	r0, r0, r4, asr r0
     a58:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     a5c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     a60:	00000001 	andeq	r0, r0, r1
     a64:	00000014 	andeq	r0, r0, r4, lsl r0
     a68:	00000920 	andeq	r0, r0, r0, lsr #18
     a6c:	08003dc0 	stmdaeq	r0, {r6, r7, r8, sl, fp, ip, sp}
     a70:	0000002a 	andeq	r0, r0, sl, lsr #32
     a74:	84080e4d 	strhi	r0, [r8], #-3661	; 0xe4d
     a78:	00018e02 	andeq	r8, r1, r2, lsl #28
     a7c:	0000000c 	andeq	r0, r0, ip
     a80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a84:	7c020001 	stcvc	0, cr0, [r2], {1}
     a88:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a8c:	0000000c 	andeq	r0, r0, ip
     a90:	00000a7c 	andeq	r0, r0, ip, ror sl
     a94:	08003dec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, fp, ip, sp}
     a98:	00000034 	andeq	r0, r0, r4, lsr r0
     a9c:	0000000c 	andeq	r0, r0, ip
     aa0:	00000a7c 	andeq	r0, r0, ip, ror sl
     aa4:	08003e20 	stmdaeq	r0, {r5, r9, sl, fp, ip, sp}
     aa8:	00000030 	andeq	r0, r0, r0, lsr r0
     aac:	0000000c 	andeq	r0, r0, ip
     ab0:	00000a7c 	andeq	r0, r0, ip, ror sl
     ab4:	08003e50 	stmdaeq	r0, {r4, r6, r9, sl, fp, ip, sp}
     ab8:	00000014 	andeq	r0, r0, r4, lsl r0
     abc:	00000018 	andeq	r0, r0, r8, lsl r0
     ac0:	00000a7c 	andeq	r0, r0, ip, ror sl
     ac4:	08003e64 	stmdaeq	r0, {r2, r5, r6, r9, sl, fp, ip, sp}
     ac8:	00000080 	andeq	r0, r0, r0, lsl #1
     acc:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
     ad0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     ad4:	00000001 	andeq	r0, r0, r1
     ad8:	0000000c 	andeq	r0, r0, ip
     adc:	00000a7c 	andeq	r0, r0, ip, ror sl
     ae0:	08003ee4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, fp, ip, sp}
     ae4:	0000000c 	andeq	r0, r0, ip
     ae8:	0000000c 	andeq	r0, r0, ip
     aec:	00000a7c 	andeq	r0, r0, ip, ror sl
     af0:	08003ef0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, fp, ip, sp}
     af4:	00000004 	andeq	r0, r0, r4
     af8:	0000000c 	andeq	r0, r0, ip
     afc:	00000a7c 	andeq	r0, r0, ip, ror sl
     b00:	08003ef4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, fp, ip, sp}
     b04:	00000004 	andeq	r0, r0, r4
     b08:	0000000c 	andeq	r0, r0, ip
     b0c:	00000a7c 	andeq	r0, r0, ip, ror sl
     b10:	08003ef8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, fp, ip, sp}
     b14:	00000004 	andeq	r0, r0, r4
     b18:	0000000c 	andeq	r0, r0, ip
     b1c:	00000a7c 	andeq	r0, r0, ip, ror sl
     b20:	08003efc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp}
     b24:	00000004 	andeq	r0, r0, r4
     b28:	0000000c 	andeq	r0, r0, ip
     b2c:	00000a7c 	andeq	r0, r0, ip, ror sl
     b30:	08003f00 	stmdaeq	r0, {r8, r9, sl, fp, ip, sp}
     b34:	00000006 	andeq	r0, r0, r6
     b38:	0000000c 	andeq	r0, r0, ip
     b3c:	00000a7c 	andeq	r0, r0, ip, ror sl
     b40:	08003f06 	stmdaeq	r0, {r1, r2, r8, r9, sl, fp, ip, sp}
     b44:	00000004 	andeq	r0, r0, r4
     b48:	0000000c 	andeq	r0, r0, ip
     b4c:	00000a7c 	andeq	r0, r0, ip, ror sl
     b50:	08003f0a 	stmdaeq	r0, {r1, r3, r8, r9, sl, fp, ip, sp}
     b54:	0000000e 	andeq	r0, r0, lr
     b58:	0000000c 	andeq	r0, r0, ip
     b5c:	00000a7c 	andeq	r0, r0, ip, ror sl
     b60:	08003f18 	stmdaeq	r0, {r3, r4, r8, r9, sl, fp, ip, sp}
     b64:	00000024 	andeq	r0, r0, r4, lsr #32
     b68:	0000000c 	andeq	r0, r0, ip
     b6c:	00000a7c 	andeq	r0, r0, ip, ror sl
     b70:	08003f3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, fp, ip, sp}
     b74:	0000000c 	andeq	r0, r0, ip
     b78:	0000000c 	andeq	r0, r0, ip
     b7c:	00000a7c 	andeq	r0, r0, ip, ror sl
     b80:	08003f48 	stmdaeq	r0, {r3, r6, r8, r9, sl, fp, ip, sp}
     b84:	0000001c 	andeq	r0, r0, ip, lsl r0
     b88:	0000000c 	andeq	r0, r0, ip
     b8c:	00000a7c 	andeq	r0, r0, ip, ror sl
     b90:	08003f64 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, fp, ip, sp}
     b94:	00000010 	andeq	r0, r0, r0, lsl r0
     b98:	0000000c 	andeq	r0, r0, ip
     b9c:	00000a7c 	andeq	r0, r0, ip, ror sl
     ba0:	08003f74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, fp, ip, sp}
     ba4:	00000024 	andeq	r0, r0, r4, lsr #32
     ba8:	0000000c 	andeq	r0, r0, ip
     bac:	00000a7c 	andeq	r0, r0, ip, ror sl
     bb0:	08003f98 	stmdaeq	r0, {r3, r4, r7, r8, r9, sl, fp, ip, sp}
     bb4:	0000000c 	andeq	r0, r0, ip
     bb8:	0000000c 	andeq	r0, r0, ip
     bbc:	00000a7c 	andeq	r0, r0, ip, ror sl
     bc0:	08003fa4 	stmdaeq	r0, {r2, r5, r7, r8, r9, sl, fp, ip, sp}
     bc4:	00000014 	andeq	r0, r0, r4, lsl r0
     bc8:	0000000c 	andeq	r0, r0, ip
     bcc:	00000a7c 	andeq	r0, r0, ip, ror sl
     bd0:	08003fb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp}
     bd4:	00000010 	andeq	r0, r0, r0, lsl r0
     bd8:	0000000c 	andeq	r0, r0, ip
     bdc:	00000a7c 	andeq	r0, r0, ip, ror sl
     be0:	08003fc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sl, fp, ip, sp}
     be4:	00000010 	andeq	r0, r0, r0, lsl r0
     be8:	0000000c 	andeq	r0, r0, ip
     bec:	00000a7c 	andeq	r0, r0, ip, ror sl
     bf0:	08003fd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sl, fp, ip, sp}
     bf4:	00000018 	andeq	r0, r0, r8, lsl r0
     bf8:	0000000c 	andeq	r0, r0, ip
     bfc:	00000a7c 	andeq	r0, r0, ip, ror sl
     c00:	08003ff0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}
     c04:	00000020 	andeq	r0, r0, r0, lsr #32
     c08:	00000014 	andeq	r0, r0, r4, lsl r0
     c0c:	00000a7c 	andeq	r0, r0, ip, ror sl
     c10:	08004010 	stmdaeq	r0, {r4, lr}
     c14:	0000004c 	andeq	r0, r0, ip, asr #32
     c18:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     c1c:	00018e02 	andeq	r8, r1, r2, lsl #28
     c20:	0000000c 	andeq	r0, r0, ip
     c24:	00000a7c 	andeq	r0, r0, ip, ror sl
     c28:	0800405c 	stmdaeq	r0, {r2, r3, r4, r6, lr}
     c2c:	0000001c 	andeq	r0, r0, ip, lsl r0
     c30:	0000000c 	andeq	r0, r0, ip
     c34:	00000a7c 	andeq	r0, r0, ip, ror sl
     c38:	08004078 	stmdaeq	r0, {r3, r4, r5, r6, lr}
     c3c:	00000018 	andeq	r0, r0, r8, lsl r0
     c40:	0000000c 	andeq	r0, r0, ip
     c44:	00000a7c 	andeq	r0, r0, ip, ror sl
     c48:	08004090 	stmdaeq	r0, {r4, r7, lr}
     c4c:	0000001c 	andeq	r0, r0, ip, lsl r0
     c50:	0000000c 	andeq	r0, r0, ip
     c54:	00000a7c 	andeq	r0, r0, ip, ror sl
     c58:	080040ac 	stmdaeq	r0, {r2, r3, r5, r7, lr}
     c5c:	00000020 	andeq	r0, r0, r0, lsr #32
     c60:	0000000c 	andeq	r0, r0, ip
     c64:	00000a7c 	andeq	r0, r0, ip, ror sl
     c68:	080040cc 	stmdaeq	r0, {r2, r3, r6, r7, lr}
     c6c:	00000030 	andeq	r0, r0, r0, lsr r0
     c70:	0000000c 	andeq	r0, r0, ip
     c74:	00000a7c 	andeq	r0, r0, ip, ror sl
     c78:	080040fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, lr}
     c7c:	00000014 	andeq	r0, r0, r4, lsl r0
     c80:	0000000c 	andeq	r0, r0, ip
     c84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c88:	7c020001 	stcvc	0, cr0, [r2], {1}
     c8c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c90:	00000014 	andeq	r0, r0, r4, lsl r0
     c94:	00000c80 	andeq	r0, r0, r0, lsl #25
     c98:	08004110 	stmdaeq	r0, {r4, r8, lr}
     c9c:	0000001a 	andeq	r0, r0, sl, lsl r0
     ca0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     ca4:	00018e02 	andeq	r8, r1, r2, lsl #28
     ca8:	0000000c 	andeq	r0, r0, ip
     cac:	00000c80 	andeq	r0, r0, r0, lsl #25
     cb0:	0800412a 	stmdaeq	r0, {r1, r3, r5, r8, lr}
     cb4:	0000000a 	andeq	r0, r0, sl
     cb8:	0000000c 	andeq	r0, r0, ip
     cbc:	00000c80 	andeq	r0, r0, r0, lsl #25
     cc0:	08004134 	stmdaeq	r0, {r2, r4, r5, r8, lr}
     cc4:	0000000c 	andeq	r0, r0, ip
     cc8:	0000000c 	andeq	r0, r0, ip
     ccc:	00000c80 	andeq	r0, r0, r0, lsl #25
     cd0:	08004140 	stmdaeq	r0, {r6, r8, lr}
     cd4:	00000014 	andeq	r0, r0, r4, lsl r0
     cd8:	0000000c 	andeq	r0, r0, ip
     cdc:	00000c80 	andeq	r0, r0, r0, lsl #25
     ce0:	08004154 	stmdaeq	r0, {r2, r4, r6, r8, lr}
     ce4:	0000000c 	andeq	r0, r0, ip
     ce8:	0000000c 	andeq	r0, r0, ip
     cec:	00000c80 	andeq	r0, r0, r0, lsl #25
     cf0:	08004160 	stmdaeq	r0, {r5, r6, r8, lr}
     cf4:	0000002c 	andeq	r0, r0, ip, lsr #32
     cf8:	0000000c 	andeq	r0, r0, ip
     cfc:	00000c80 	andeq	r0, r0, r0, lsl #25
     d00:	0800418c 	stmdaeq	r0, {r2, r3, r7, r8, lr}
     d04:	00000028 	andeq	r0, r0, r8, lsr #32
     d08:	0000000c 	andeq	r0, r0, ip
     d0c:	00000c80 	andeq	r0, r0, r0, lsl #25
     d10:	080041b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, lr}
     d14:	00000014 	andeq	r0, r0, r4, lsl r0
     d18:	0000000c 	andeq	r0, r0, ip
     d1c:	00000c80 	andeq	r0, r0, r0, lsl #25
     d20:	080041c8 	stmdaeq	r0, {r3, r6, r7, r8, lr}
     d24:	00000010 	andeq	r0, r0, r0, lsl r0
     d28:	0000000c 	andeq	r0, r0, ip
     d2c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     d30:	7c020001 	stcvc	0, cr0, [r2], {1}
     d34:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d38:	0000000c 	andeq	r0, r0, ip
     d3c:	00000d28 	andeq	r0, r0, r8, lsr #26
     d40:	080041d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, lr}
     d44:	0000003c 	andeq	r0, r0, ip, lsr r0
     d48:	0000000c 	andeq	r0, r0, ip
     d4c:	00000d28 	andeq	r0, r0, r8, lsr #26
     d50:	08004214 	stmdaeq	r0, {r2, r4, r9, lr}
     d54:	00000038 	andeq	r0, r0, r8, lsr r0
     d58:	0000000c 	andeq	r0, r0, ip
     d5c:	00000d28 	andeq	r0, r0, r8, lsr #26
     d60:	0800424c 	stmdaeq	r0, {r2, r3, r6, r9, lr}
     d64:	00000014 	andeq	r0, r0, r4, lsl r0
     d68:	0000000c 	andeq	r0, r0, ip
     d6c:	00000d28 	andeq	r0, r0, r8, lsr #26
     d70:	08004260 	stmdaeq	r0, {r5, r6, r9, lr}
     d74:	0000000c 	andeq	r0, r0, ip
     d78:	0000000c 	andeq	r0, r0, ip
     d7c:	00000d28 	andeq	r0, r0, r8, lsr #26
     d80:	0800426c 	stmdaeq	r0, {r2, r3, r5, r6, r9, lr}
     d84:	00000014 	andeq	r0, r0, r4, lsl r0
     d88:	0000000c 	andeq	r0, r0, ip
     d8c:	00000d28 	andeq	r0, r0, r8, lsr #26
     d90:	08004280 	stmdaeq	r0, {r7, r9, lr}
     d94:	0000000c 	andeq	r0, r0, ip
     d98:	0000000c 	andeq	r0, r0, ip
     d9c:	00000d28 	andeq	r0, r0, r8, lsr #26
     da0:	0800428c 	stmdaeq	r0, {r2, r3, r7, r9, lr}
     da4:	00000014 	andeq	r0, r0, r4, lsl r0
     da8:	0000000c 	andeq	r0, r0, ip
     dac:	00000d28 	andeq	r0, r0, r8, lsr #26
     db0:	080042a0 	stmdaeq	r0, {r5, r7, r9, lr}
     db4:	00000010 	andeq	r0, r0, r0, lsl r0
     db8:	0000000c 	andeq	r0, r0, ip
     dbc:	00000d28 	andeq	r0, r0, r8, lsr #26
     dc0:	080042b0 	stmdaeq	r0, {r4, r5, r7, r9, lr}
     dc4:	00000014 	andeq	r0, r0, r4, lsl r0
     dc8:	0000000c 	andeq	r0, r0, ip
     dcc:	00000d28 	andeq	r0, r0, r8, lsr #26
     dd0:	080042c4 	stmdaeq	r0, {r2, r6, r7, r9, lr}
     dd4:	00000014 	andeq	r0, r0, r4, lsl r0
     dd8:	0000000c 	andeq	r0, r0, ip
     ddc:	00000d28 	andeq	r0, r0, r8, lsr #26
     de0:	080042d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, lr}
     de4:	00000014 	andeq	r0, r0, r4, lsl r0
     de8:	0000000c 	andeq	r0, r0, ip
     dec:	00000d28 	andeq	r0, r0, r8, lsr #26
     df0:	080042ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, lr}
     df4:	00000018 	andeq	r0, r0, r8, lsl r0
     df8:	0000000c 	andeq	r0, r0, ip
     dfc:	00000d28 	andeq	r0, r0, r8, lsr #26
     e00:	08004304 	stmdaeq	r0, {r2, r8, r9, lr}
     e04:	0000000c 	andeq	r0, r0, ip
     e08:	0000000c 	andeq	r0, r0, ip
     e0c:	00000d28 	andeq	r0, r0, r8, lsr #26
     e10:	08004310 	stmdaeq	r0, {r4, r8, r9, lr}
     e14:	00000014 	andeq	r0, r0, r4, lsl r0
     e18:	0000000c 	andeq	r0, r0, ip
     e1c:	00000d28 	andeq	r0, r0, r8, lsr #26
     e20:	08004324 	stmdaeq	r0, {r2, r5, r8, r9, lr}
     e24:	00000020 	andeq	r0, r0, r0, lsr #32
     e28:	0000000c 	andeq	r0, r0, ip
     e2c:	00000d28 	andeq	r0, r0, r8, lsr #26
     e30:	08004344 	stmdaeq	r0, {r2, r6, r8, r9, lr}
     e34:	0000000c 	andeq	r0, r0, ip
     e38:	0000000c 	andeq	r0, r0, ip
     e3c:	00000d28 	andeq	r0, r0, r8, lsr #26
     e40:	08004350 	stmdaeq	r0, {r4, r6, r8, r9, lr}
     e44:	00000010 	andeq	r0, r0, r0, lsl r0
     e48:	0000000c 	andeq	r0, r0, ip
     e4c:	00000d28 	andeq	r0, r0, r8, lsr #26
     e50:	08004360 	stmdaeq	r0, {r5, r6, r8, r9, lr}
     e54:	0000000c 	andeq	r0, r0, ip
     e58:	00000014 	andeq	r0, r0, r4, lsl r0
     e5c:	00000d28 	andeq	r0, r0, r8, lsr #26
     e60:	0800436c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, lr}
     e64:	00000088 	andeq	r0, r0, r8, lsl #1
     e68:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     e6c:	00018e02 	andeq	r8, r1, r2, lsl #28
     e70:	0000000c 	andeq	r0, r0, ip
     e74:	00000d28 	andeq	r0, r0, r8, lsr #26
     e78:	080043f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, lr}
     e7c:	00000018 	andeq	r0, r0, r8, lsl r0
     e80:	0000000c 	andeq	r0, r0, ip
     e84:	00000d28 	andeq	r0, r0, r8, lsr #26
     e88:	0800440c 	stmdaeq	r0, {r2, r3, sl, lr}
     e8c:	00000018 	andeq	r0, r0, r8, lsl r0
     e90:	0000000c 	andeq	r0, r0, ip
     e94:	00000d28 	andeq	r0, r0, r8, lsr #26
     e98:	08004424 	stmdaeq	r0, {r2, r5, sl, lr}
     e9c:	00000018 	andeq	r0, r0, r8, lsl r0
     ea0:	0000000c 	andeq	r0, r0, ip
     ea4:	00000d28 	andeq	r0, r0, r8, lsr #26
     ea8:	0800443c 	stmdaeq	r0, {r2, r3, r4, r5, sl, lr}
     eac:	00000018 	andeq	r0, r0, r8, lsl r0
     eb0:	0000000c 	andeq	r0, r0, ip
     eb4:	00000d28 	andeq	r0, r0, r8, lsr #26
     eb8:	08004454 	stmdaeq	r0, {r2, r4, r6, sl, lr}
     ebc:	00000018 	andeq	r0, r0, r8, lsl r0
     ec0:	0000000c 	andeq	r0, r0, ip
     ec4:	00000d28 	andeq	r0, r0, r8, lsr #26
     ec8:	0800446c 	stmdaeq	r0, {r2, r3, r5, r6, sl, lr}
     ecc:	0000000c 	andeq	r0, r0, ip
     ed0:	0000000c 	andeq	r0, r0, ip
     ed4:	00000d28 	andeq	r0, r0, r8, lsr #26
     ed8:	08004478 	stmdaeq	r0, {r3, r4, r5, r6, sl, lr}
     edc:	0000000c 	andeq	r0, r0, ip
     ee0:	0000000c 	andeq	r0, r0, ip
     ee4:	00000d28 	andeq	r0, r0, r8, lsr #26
     ee8:	08004484 	stmdaeq	r0, {r2, r7, sl, lr}
     eec:	0000000c 	andeq	r0, r0, ip
     ef0:	0000000c 	andeq	r0, r0, ip
     ef4:	00000d28 	andeq	r0, r0, r8, lsr #26
     ef8:	08004490 	stmdaeq	r0, {r4, r7, sl, lr}
     efc:	00000028 	andeq	r0, r0, r8, lsr #32
     f00:	00000018 	andeq	r0, r0, r8, lsl r0
     f04:	00000d28 	andeq	r0, r0, r8, lsr #26
     f08:	080044b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, lr}
     f0c:	0000002e 	andeq	r0, r0, lr, lsr #32
     f10:	80100e41 	andshi	r0, r0, r1, asr #28
     f14:	82038104 	andhi	r8, r3, #4, 2
     f18:	00018e02 	andeq	r8, r1, r2, lsl #28
     f1c:	0000000c 	andeq	r0, r0, ip
     f20:	00000d28 	andeq	r0, r0, r8, lsr #26
     f24:	080044e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, sl, lr}
     f28:	00000012 	andeq	r0, r0, r2, lsl r0
     f2c:	0000000c 	andeq	r0, r0, ip
     f30:	00000d28 	andeq	r0, r0, r8, lsr #26
     f34:	080044f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sl, lr}
     f38:	00000014 	andeq	r0, r0, r4, lsl r0
     f3c:	0000000c 	andeq	r0, r0, ip
     f40:	00000d28 	andeq	r0, r0, r8, lsr #26
     f44:	0800450c 	stmdaeq	r0, {r2, r3, r8, sl, lr}
     f48:	0000000c 	andeq	r0, r0, ip
     f4c:	0000000c 	andeq	r0, r0, ip
     f50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f54:	7c020001 	stcvc	0, cr0, [r2], {1}
     f58:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f5c:	0000000c 	andeq	r0, r0, ip
     f60:	00000f4c 	andeq	r0, r0, ip, asr #30
     f64:	08004518 	stmdaeq	r0, {r3, r4, r8, sl, lr}
     f68:	00000018 	andeq	r0, r0, r8, lsl r0
     f6c:	0000000c 	andeq	r0, r0, ip
     f70:	00000f4c 	andeq	r0, r0, ip, asr #30
     f74:	08004530 	stmdaeq	r0, {r4, r5, r8, sl, lr}
     f78:	0000000c 	andeq	r0, r0, ip
     f7c:	0000000c 	andeq	r0, r0, ip
     f80:	00000f4c 	andeq	r0, r0, ip, asr #30
     f84:	0800453c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sl, lr}
     f88:	00000028 	andeq	r0, r0, r8, lsr #32
     f8c:	0000000c 	andeq	r0, r0, ip
     f90:	00000f4c 	andeq	r0, r0, ip, asr #30
     f94:	08004564 	stmdaeq	r0, {r2, r5, r6, r8, sl, lr}
     f98:	00000018 	andeq	r0, r0, r8, lsl r0
     f9c:	0000000c 	andeq	r0, r0, ip
     fa0:	00000f4c 	andeq	r0, r0, ip, asr #30
     fa4:	0800457c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, sl, lr}
     fa8:	0000000c 	andeq	r0, r0, ip
     fac:	0000000c 	andeq	r0, r0, ip
     fb0:	00000f4c 	andeq	r0, r0, ip, asr #30
     fb4:	08004588 	stmdaeq	r0, {r3, r7, r8, sl, lr}
     fb8:	0000001c 	andeq	r0, r0, ip, lsl r0
     fbc:	0000000c 	andeq	r0, r0, ip
     fc0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fc4:	7c020001 	stcvc	0, cr0, [r2], {1}
     fc8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fcc:	00000018 	andeq	r0, r0, r8, lsl r0
     fd0:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
     fd4:	080045a4 	stmdaeq	r0, {r2, r5, r7, r8, sl, lr}
     fd8:	00000032 	andeq	r0, r0, r2, lsr r0
     fdc:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     fe0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     fe4:	00000001 	andeq	r0, r0, r1
     fe8:	00000018 	andeq	r0, r0, r8, lsl r0
     fec:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
     ff0:	080045d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, sl, lr}
     ff4:	0000003a 	andeq	r0, r0, sl, lsr r0
     ff8:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     ffc:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1000:	00000001 	andeq	r0, r0, r1
    1004:	00000014 	andeq	r0, r0, r4, lsl r0
    1008:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    100c:	08004610 	stmdaeq	r0, {r4, r9, sl, lr}
    1010:	000000c8 	andeq	r0, r0, r8, asr #1
    1014:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1018:	00018e02 	andeq	r8, r1, r2, lsl #28
    101c:	0000000c 	andeq	r0, r0, ip
    1020:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1024:	080046d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, lr}
    1028:	0000003c 	andeq	r0, r0, ip, lsr r0
    102c:	00000018 	andeq	r0, r0, r8, lsl r0
    1030:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1034:	08004714 	stmdaeq	r0, {r2, r4, r8, r9, sl, lr}
    1038:	00000074 	andeq	r0, r0, r4, ror r0
    103c:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    1040:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1044:	00018e02 	andeq	r8, r1, r2, lsl #28
    1048:	00000018 	andeq	r0, r0, r8, lsl r0
    104c:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1050:	08004788 	stmdaeq	r0, {r3, r7, r8, r9, sl, lr}
    1054:	00000088 	andeq	r0, r0, r8, lsl #1
    1058:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    105c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1060:	00000001 	andeq	r0, r0, r1
    1064:	00000018 	andeq	r0, r0, r8, lsl r0
    1068:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    106c:	08004810 	stmdaeq	r0, {r4, fp, lr}
    1070:	00000084 	andeq	r0, r0, r4, lsl #1
    1074:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    1078:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    107c:	00000001 	andeq	r0, r0, r1
    1080:	00000018 	andeq	r0, r0, r8, lsl r0
    1084:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1088:	08004894 	stmdaeq	r0, {r2, r4, r7, fp, lr}
    108c:	00000068 	andeq	r0, r0, r8, rrx
    1090:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    1094:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1098:	00000001 	andeq	r0, r0, r1
    109c:	0000000c 	andeq	r0, r0, ip
    10a0:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    10a4:	080048fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, fp, lr}
    10a8:	00000022 	andeq	r0, r0, r2, lsr #32
    10ac:	0000000c 	andeq	r0, r0, ip
    10b0:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    10b4:	0800491e 	stmdaeq	r0, {r1, r2, r3, r4, r8, fp, lr}
    10b8:	00000012 	andeq	r0, r0, r2, lsl r0
    10bc:	0000000c 	andeq	r0, r0, ip
    10c0:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    10c4:	08004930 	stmdaeq	r0, {r4, r5, r8, fp, lr}
    10c8:	00000014 	andeq	r0, r0, r4, lsl r0
    10cc:	0000000c 	andeq	r0, r0, ip
    10d0:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    10d4:	08004944 	stmdaeq	r0, {r2, r6, r8, fp, lr}
    10d8:	00000010 	andeq	r0, r0, r0, lsl r0
    10dc:	0000000c 	andeq	r0, r0, ip
    10e0:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    10e4:	08004954 	stmdaeq	r0, {r2, r4, r6, r8, fp, lr}
    10e8:	00000012 	andeq	r0, r0, r2, lsl r0
    10ec:	0000000c 	andeq	r0, r0, ip
    10f0:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    10f4:	08004966 	stmdaeq	r0, {r1, r2, r5, r6, r8, fp, lr}
    10f8:	00000018 	andeq	r0, r0, r8, lsl r0
    10fc:	0000000c 	andeq	r0, r0, ip
    1100:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1104:	0800497e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, fp, lr}
    1108:	0000001c 	andeq	r0, r0, ip, lsl r0
    110c:	0000000c 	andeq	r0, r0, ip
    1110:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1114:	0800499a 	stmdaeq	r0, {r1, r3, r4, r7, r8, fp, lr}
    1118:	00000012 	andeq	r0, r0, r2, lsl r0
    111c:	0000000c 	andeq	r0, r0, ip
    1120:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1124:	080049ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, fp, lr}
    1128:	00000004 	andeq	r0, r0, r4
    112c:	0000000c 	andeq	r0, r0, ip
    1130:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1134:	080049b0 	stmdaeq	r0, {r4, r5, r7, r8, fp, lr}
    1138:	00000008 	andeq	r0, r0, r8
    113c:	0000000c 	andeq	r0, r0, ip
    1140:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1144:	080049b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, fp, lr}
    1148:	00000012 	andeq	r0, r0, r2, lsl r0
    114c:	0000000c 	andeq	r0, r0, ip
    1150:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1154:	080049ca 	stmdaeq	r0, {r1, r3, r6, r7, r8, fp, lr}
    1158:	0000000e 	andeq	r0, r0, lr
    115c:	0000000c 	andeq	r0, r0, ip
    1160:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1164:	080049d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, fp, lr}
    1168:	0000001a 	andeq	r0, r0, sl, lsl r0
    116c:	00000018 	andeq	r0, r0, r8, lsl r0
    1170:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1174:	080049f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, fp, lr}
    1178:	00000034 	andeq	r0, r0, r4, lsr r0
    117c:	83100e41 	tsthi	r0, #1040	; 0x410
    1180:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1184:	00018e02 	andeq	r8, r1, r2, lsl #28
    1188:	00000014 	andeq	r0, r0, r4, lsl r0
    118c:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1190:	08004a26 	stmdaeq	r0, {r1, r2, r5, r9, fp, lr}
    1194:	00000014 	andeq	r0, r0, r4, lsl r0
    1198:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    119c:	00018e02 	andeq	r8, r1, r2, lsl #28
    11a0:	00000014 	andeq	r0, r0, r4, lsl r0
    11a4:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    11a8:	08004a3a 	stmdaeq	r0, {r1, r3, r4, r5, r9, fp, lr}
    11ac:	0000001a 	andeq	r0, r0, sl, lsl r0
    11b0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    11b4:	00018e02 	andeq	r8, r1, r2, lsl #28
    11b8:	00000014 	andeq	r0, r0, r4, lsl r0
    11bc:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    11c0:	08004a54 	stmdaeq	r0, {r2, r4, r6, r9, fp, lr}
    11c4:	00000014 	andeq	r0, r0, r4, lsl r0
    11c8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    11cc:	00018e02 	andeq	r8, r1, r2, lsl #28
    11d0:	0000000c 	andeq	r0, r0, ip
    11d4:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    11d8:	08004a68 	stmdaeq	r0, {r3, r5, r6, r9, fp, lr}
    11dc:	00000006 	andeq	r0, r0, r6
    11e0:	0000000c 	andeq	r0, r0, ip
    11e4:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    11e8:	08004a6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r9, fp, lr}
    11ec:	00000010 	andeq	r0, r0, r0, lsl r0
    11f0:	0000000c 	andeq	r0, r0, ip
    11f4:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    11f8:	08004a7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, fp, lr}
    11fc:	00000010 	andeq	r0, r0, r0, lsl r0
    1200:	00000018 	andeq	r0, r0, r8, lsl r0
    1204:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1208:	08004a8e 	stmdaeq	r0, {r1, r2, r3, r7, r9, fp, lr}
    120c:	0000003c 	andeq	r0, r0, ip, lsr r0
    1210:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1214:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1218:	00018e02 	andeq	r8, r1, r2, lsl #28
    121c:	0000000c 	andeq	r0, r0, ip
    1220:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1224:	08004aca 	stmdaeq	r0, {r1, r3, r6, r7, r9, fp, lr}
    1228:	00000010 	andeq	r0, r0, r0, lsl r0
    122c:	0000000c 	andeq	r0, r0, ip
    1230:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1234:	08004ada 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, fp, lr}
    1238:	00000014 	andeq	r0, r0, r4, lsl r0
    123c:	0000000c 	andeq	r0, r0, ip
    1240:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1244:	08004aee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, fp, lr}
    1248:	00000010 	andeq	r0, r0, r0, lsl r0
    124c:	0000000c 	andeq	r0, r0, ip
    1250:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1254:	08004afe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp, lr}
    1258:	00000014 	andeq	r0, r0, r4, lsl r0
    125c:	0000000c 	andeq	r0, r0, ip
    1260:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1264:	08004b12 	stmdaeq	r0, {r1, r4, r8, r9, fp, lr}
    1268:	00000018 	andeq	r0, r0, r8, lsl r0
    126c:	0000000c 	andeq	r0, r0, ip
    1270:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1274:	08004b2a 	stmdaeq	r0, {r1, r3, r5, r8, r9, fp, lr}
    1278:	00000018 	andeq	r0, r0, r8, lsl r0
    127c:	0000000c 	andeq	r0, r0, ip
    1280:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1284:	08004b42 	stmdaeq	r0, {r1, r6, r8, r9, fp, lr}
    1288:	00000018 	andeq	r0, r0, r8, lsl r0
    128c:	0000000c 	andeq	r0, r0, ip
    1290:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1294:	08004b5a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, fp, lr}
    1298:	00000018 	andeq	r0, r0, r8, lsl r0
    129c:	0000000c 	andeq	r0, r0, ip
    12a0:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    12a4:	08004b72 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, fp, lr}
    12a8:	00000010 	andeq	r0, r0, r0, lsl r0
    12ac:	0000000c 	andeq	r0, r0, ip
    12b0:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    12b4:	08004b82 	stmdaeq	r0, {r1, r7, r8, r9, fp, lr}
    12b8:	00000014 	andeq	r0, r0, r4, lsl r0
    12bc:	0000000c 	andeq	r0, r0, ip
    12c0:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    12c4:	08004b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp, lr}
    12c8:	00000010 	andeq	r0, r0, r0, lsl r0
    12cc:	0000000c 	andeq	r0, r0, ip
    12d0:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    12d4:	08004ba6 	stmdaeq	r0, {r1, r2, r5, r7, r8, r9, fp, lr}
    12d8:	00000014 	andeq	r0, r0, r4, lsl r0
    12dc:	0000000c 	andeq	r0, r0, ip
    12e0:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    12e4:	08004bba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, r9, fp, lr}
    12e8:	00000010 	andeq	r0, r0, r0, lsl r0
    12ec:	0000000c 	andeq	r0, r0, ip
    12f0:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    12f4:	08004bca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, fp, lr}
    12f8:	00000014 	andeq	r0, r0, r4, lsl r0
    12fc:	0000000c 	andeq	r0, r0, ip
    1300:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1304:	08004bde 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, r9, fp, lr}
    1308:	00000010 	andeq	r0, r0, r0, lsl r0
    130c:	0000000c 	andeq	r0, r0, ip
    1310:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1314:	08004bee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, r9, fp, lr}
    1318:	00000014 	andeq	r0, r0, r4, lsl r0
    131c:	0000000c 	andeq	r0, r0, ip
    1320:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1324:	08004c02 	stmdaeq	r0, {r1, sl, fp, lr}
    1328:	00000010 	andeq	r0, r0, r0, lsl r0
    132c:	0000000c 	andeq	r0, r0, ip
    1330:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1334:	08004c12 	stmdaeq	r0, {r1, r4, sl, fp, lr}
    1338:	00000010 	andeq	r0, r0, r0, lsl r0
    133c:	0000000c 	andeq	r0, r0, ip
    1340:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1344:	08004c22 	stmdaeq	r0, {r1, r5, sl, fp, lr}
    1348:	00000010 	andeq	r0, r0, r0, lsl r0
    134c:	0000000c 	andeq	r0, r0, ip
    1350:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1354:	08004c32 	stmdaeq	r0, {r1, r4, r5, sl, fp, lr}
    1358:	00000010 	andeq	r0, r0, r0, lsl r0
    135c:	0000000c 	andeq	r0, r0, ip
    1360:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1364:	08004c42 	stmdaeq	r0, {r1, r6, sl, fp, lr}
    1368:	00000010 	andeq	r0, r0, r0, lsl r0
    136c:	0000000c 	andeq	r0, r0, ip
    1370:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1374:	08004c52 	stmdaeq	r0, {r1, r4, r6, sl, fp, lr}
    1378:	00000010 	andeq	r0, r0, r0, lsl r0
    137c:	0000000c 	andeq	r0, r0, ip
    1380:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1384:	08004c62 	stmdaeq	r0, {r1, r5, r6, sl, fp, lr}
    1388:	00000014 	andeq	r0, r0, r4, lsl r0
    138c:	0000000c 	andeq	r0, r0, ip
    1390:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1394:	08004c76 	stmdaeq	r0, {r1, r2, r4, r5, r6, sl, fp, lr}
    1398:	00000014 	andeq	r0, r0, r4, lsl r0
    139c:	0000000c 	andeq	r0, r0, ip
    13a0:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    13a4:	08004c8a 	stmdaeq	r0, {r1, r3, r7, sl, fp, lr}
    13a8:	00000014 	andeq	r0, r0, r4, lsl r0
    13ac:	0000000c 	andeq	r0, r0, ip
    13b0:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    13b4:	08004c9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, sl, fp, lr}
    13b8:	00000014 	andeq	r0, r0, r4, lsl r0
    13bc:	0000000c 	andeq	r0, r0, ip
    13c0:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    13c4:	08004cb2 	stmdaeq	r0, {r1, r4, r5, r7, sl, fp, lr}
    13c8:	00000014 	andeq	r0, r0, r4, lsl r0
    13cc:	00000014 	andeq	r0, r0, r4, lsl r0
    13d0:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    13d4:	08004cc6 	stmdaeq	r0, {r1, r2, r6, r7, sl, fp, lr}
    13d8:	0000001c 	andeq	r0, r0, ip, lsl r0
    13dc:	84080e44 	strhi	r0, [r8], #-3652	; 0xe44
    13e0:	00018e02 	andeq	r8, r1, r2, lsl #28
    13e4:	00000014 	andeq	r0, r0, r4, lsl r0
    13e8:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    13ec:	08004ce2 	stmdaeq	r0, {r1, r5, r6, r7, sl, fp, lr}
    13f0:	0000001c 	andeq	r0, r0, ip, lsl r0
    13f4:	84080e44 	strhi	r0, [r8], #-3652	; 0xe44
    13f8:	00018e02 	andeq	r8, r1, r2, lsl #28
    13fc:	00000014 	andeq	r0, r0, r4, lsl r0
    1400:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1404:	08004cfe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, sl, fp, lr}
    1408:	00000044 	andeq	r0, r0, r4, asr #32
    140c:	84080e43 	strhi	r0, [r8], #-3651	; 0xe43
    1410:	00018e02 	andeq	r8, r1, r2, lsl #28
    1414:	0000000c 	andeq	r0, r0, ip
    1418:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    141c:	08004d42 	stmdaeq	r0, {r1, r6, r8, sl, fp, lr}
    1420:	00000018 	andeq	r0, r0, r8, lsl r0
    1424:	0000000c 	andeq	r0, r0, ip
    1428:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    142c:	08004d5a 	stmdaeq	r0, {r1, r3, r4, r6, r8, sl, fp, lr}
    1430:	00000018 	andeq	r0, r0, r8, lsl r0
    1434:	0000000c 	andeq	r0, r0, ip
    1438:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    143c:	08004d72 	stmdaeq	r0, {r1, r4, r5, r6, r8, sl, fp, lr}
    1440:	00000018 	andeq	r0, r0, r8, lsl r0
    1444:	0000000c 	andeq	r0, r0, ip
    1448:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    144c:	08004d8a 	stmdaeq	r0, {r1, r3, r7, r8, sl, fp, lr}
    1450:	00000016 	andeq	r0, r0, r6, lsl r0
    1454:	0000000c 	andeq	r0, r0, ip
    1458:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    145c:	08004da0 	stmdaeq	r0, {r5, r7, r8, sl, fp, lr}
    1460:	00000016 	andeq	r0, r0, r6, lsl r0
    1464:	0000000c 	andeq	r0, r0, ip
    1468:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    146c:	08004db6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, sl, fp, lr}
    1470:	00000016 	andeq	r0, r0, r6, lsl r0
    1474:	0000000c 	andeq	r0, r0, ip
    1478:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    147c:	08004dcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, fp, lr}
    1480:	00000016 	andeq	r0, r0, r6, lsl r0
    1484:	0000000c 	andeq	r0, r0, ip
    1488:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    148c:	08004de2 	stmdaeq	r0, {r1, r5, r6, r7, r8, sl, fp, lr}
    1490:	00000004 	andeq	r0, r0, r4
    1494:	0000000c 	andeq	r0, r0, ip
    1498:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    149c:	08004de6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, sl, fp, lr}
    14a0:	00000004 	andeq	r0, r0, r4
    14a4:	0000000c 	andeq	r0, r0, ip
    14a8:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    14ac:	08004dea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, sl, fp, lr}
    14b0:	00000004 	andeq	r0, r0, r4
    14b4:	0000000c 	andeq	r0, r0, ip
    14b8:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    14bc:	08004dee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, sl, fp, lr}
    14c0:	00000004 	andeq	r0, r0, r4
    14c4:	0000000c 	andeq	r0, r0, ip
    14c8:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    14cc:	08004df2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, sl, fp, lr}
    14d0:	00000004 	andeq	r0, r0, r4
    14d4:	0000000c 	andeq	r0, r0, ip
    14d8:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    14dc:	08004df6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, sl, fp, lr}
    14e0:	00000006 	andeq	r0, r0, r6
    14e4:	0000000c 	andeq	r0, r0, ip
    14e8:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    14ec:	08004dfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, fp, lr}
    14f0:	00000016 	andeq	r0, r0, r6, lsl r0
    14f4:	0000000c 	andeq	r0, r0, ip
    14f8:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    14fc:	08004e12 	stmdaeq	r0, {r1, r4, r9, sl, fp, lr}
    1500:	0000001a 	andeq	r0, r0, sl, lsl r0
    1504:	0000001c 	andeq	r0, r0, ip, lsl r0
    1508:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    150c:	08004e2c 	stmdaeq	r0, {r2, r3, r5, r9, sl, fp, lr}
    1510:	0000006e 	andeq	r0, r0, lr, rrx
    1514:	83180e41 	tsthi	r8, #1040	; 0x410
    1518:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    151c:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1520:	00018e02 	andeq	r8, r1, r2, lsl #28
    1524:	0000000c 	andeq	r0, r0, ip
    1528:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    152c:	08004e9a 	stmdaeq	r0, {r1, r3, r4, r7, r9, sl, fp, lr}
    1530:	00000016 	andeq	r0, r0, r6, lsl r0
    1534:	0000000c 	andeq	r0, r0, ip
    1538:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    153c:	08004eb0 	stmdaeq	r0, {r4, r5, r7, r9, sl, fp, lr}
    1540:	0000001a 	andeq	r0, r0, sl, lsl r0
    1544:	0000001c 	andeq	r0, r0, ip, lsl r0
    1548:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    154c:	08004eca 	stmdaeq	r0, {r1, r3, r6, r7, r9, sl, fp, lr}
    1550:	000000b4 	strheq	r0, [r0], -r4
    1554:	83180e41 	tsthi	r8, #1040	; 0x410
    1558:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    155c:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1560:	00018e02 	andeq	r8, r1, r2, lsl #28
    1564:	0000000c 	andeq	r0, r0, ip
    1568:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    156c:	08004f7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, lr}
    1570:	00000010 	andeq	r0, r0, r0, lsl r0
    1574:	0000000c 	andeq	r0, r0, ip
    1578:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    157c:	08004f8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, sl, fp, lr}
    1580:	00000006 	andeq	r0, r0, r6
    1584:	0000000c 	andeq	r0, r0, ip
    1588:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    158c:	08004f94 	stmdaeq	r0, {r2, r4, r7, r8, r9, sl, fp, lr}
    1590:	00000006 	andeq	r0, r0, r6
    1594:	0000000c 	andeq	r0, r0, ip
    1598:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    159c:	08004f9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, sl, fp, lr}
    15a0:	00000006 	andeq	r0, r0, r6
    15a4:	0000000c 	andeq	r0, r0, ip
    15a8:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    15ac:	08004fa0 	stmdaeq	r0, {r5, r7, r8, r9, sl, fp, lr}
    15b0:	00000008 	andeq	r0, r0, r8
    15b4:	0000000c 	andeq	r0, r0, ip
    15b8:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    15bc:	08004fa8 	stmdaeq	r0, {r3, r5, r7, r8, r9, sl, fp, lr}
    15c0:	00000006 	andeq	r0, r0, r6
    15c4:	0000000c 	andeq	r0, r0, ip
    15c8:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    15cc:	08004fae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, sl, fp, lr}
    15d0:	00000006 	andeq	r0, r0, r6
    15d4:	0000000c 	andeq	r0, r0, ip
    15d8:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    15dc:	08004fb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, fp, lr}
    15e0:	0000000c 	andeq	r0, r0, ip
    15e4:	0000000c 	andeq	r0, r0, ip
    15e8:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    15ec:	08004fc0 	stmdaeq	r0, {r6, r7, r8, r9, sl, fp, lr}
    15f0:	00000008 	andeq	r0, r0, r8
    15f4:	0000000c 	andeq	r0, r0, ip
    15f8:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    15fc:	08004fc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sl, fp, lr}
    1600:	00000016 	andeq	r0, r0, r6, lsl r0
    1604:	0000000c 	andeq	r0, r0, ip
    1608:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    160c:	08004fde 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, lr}
    1610:	00000008 	andeq	r0, r0, r8
    1614:	0000000c 	andeq	r0, r0, ip
    1618:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    161c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1620:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1624:	00000014 	andeq	r0, r0, r4, lsl r0
    1628:	00001614 	andeq	r1, r0, r4, lsl r6
    162c:	08004fe8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl, fp, lr}
    1630:	00000094 	muleq	r0, r4, r0
    1634:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1638:	00018e02 	andeq	r8, r1, r2, lsl #28
    163c:	00000018 	andeq	r0, r0, r8, lsl r0
    1640:	00001614 	andeq	r1, r0, r4, lsl r6
    1644:	0800507c 	stmdaeq	r0, {r2, r3, r4, r5, r6, ip, lr}
    1648:	00000088 	andeq	r0, r0, r8, lsl #1
    164c:	840c0e47 	strhi	r0, [ip], #-3655	; 0xe47
    1650:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1654:	280e5701 	stmdacs	lr, {r0, r8, r9, sl, ip, lr}
    1658:	0000000c 	andeq	r0, r0, ip
    165c:	00001614 	andeq	r1, r0, r4, lsl r6
    1660:	08005104 	stmdaeq	r0, {r2, r8, ip, lr}
    1664:	00000016 	andeq	r0, r0, r6, lsl r0
    1668:	00000014 	andeq	r0, r0, r4, lsl r0
    166c:	00001614 	andeq	r1, r0, r4, lsl r6
    1670:	0800511a 	stmdaeq	r0, {r1, r3, r4, r8, ip, lr}
    1674:	00000020 	andeq	r0, r0, r0, lsr #32
    1678:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    167c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1680:	0000000c 	andeq	r0, r0, ip
    1684:	00001614 	andeq	r1, r0, r4, lsl r6
    1688:	0800513a 	stmdaeq	r0, {r1, r3, r4, r5, r8, ip, lr}
    168c:	0000000c 	andeq	r0, r0, ip
    1690:	0000000c 	andeq	r0, r0, ip
    1694:	00001614 	andeq	r1, r0, r4, lsl r6
    1698:	08005146 	stmdaeq	r0, {r1, r2, r6, r8, ip, lr}
    169c:	00000018 	andeq	r0, r0, r8, lsl r0
    16a0:	00000014 	andeq	r0, r0, r4, lsl r0
    16a4:	00001614 	andeq	r1, r0, r4, lsl r6
    16a8:	0800515e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, ip, lr}
    16ac:	00000030 	andeq	r0, r0, r0, lsr r0
    16b0:	84080e43 	strhi	r0, [r8], #-3651	; 0xe43
    16b4:	00018e02 	andeq	r8, r1, r2, lsl #28
    16b8:	0000000c 	andeq	r0, r0, ip
    16bc:	00001614 	andeq	r1, r0, r4, lsl r6
    16c0:	0800518e 	stmdaeq	r0, {r1, r2, r3, r7, r8, ip, lr}
    16c4:	00000012 	andeq	r0, r0, r2, lsl r0
    16c8:	0000000c 	andeq	r0, r0, ip
    16cc:	00001614 	andeq	r1, r0, r4, lsl r6
    16d0:	080051a0 	stmdaeq	r0, {r5, r7, r8, ip, lr}
    16d4:	00000016 	andeq	r0, r0, r6, lsl r0
    16d8:	0000000c 	andeq	r0, r0, ip
    16dc:	00001614 	andeq	r1, r0, r4, lsl r6
    16e0:	080051b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, ip, lr}
    16e4:	00000016 	andeq	r0, r0, r6, lsl r0
    16e8:	0000000c 	andeq	r0, r0, ip
    16ec:	00001614 	andeq	r1, r0, r4, lsl r6
    16f0:	080051cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, ip, lr}
    16f4:	00000018 	andeq	r0, r0, r8, lsl r0
    16f8:	0000000c 	andeq	r0, r0, ip
    16fc:	00001614 	andeq	r1, r0, r4, lsl r6
    1700:	080051e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip, lr}
    1704:	00000016 	andeq	r0, r0, r6, lsl r0
    1708:	0000000c 	andeq	r0, r0, ip
    170c:	00001614 	andeq	r1, r0, r4, lsl r6
    1710:	080051fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, ip, lr}
    1714:	00000018 	andeq	r0, r0, r8, lsl r0
    1718:	0000000c 	andeq	r0, r0, ip
    171c:	00001614 	andeq	r1, r0, r4, lsl r6
    1720:	08005212 	stmdaeq	r0, {r1, r4, r9, ip, lr}
    1724:	00000008 	andeq	r0, r0, r8
    1728:	0000000c 	andeq	r0, r0, ip
    172c:	00001614 	andeq	r1, r0, r4, lsl r6
    1730:	0800521a 	stmdaeq	r0, {r1, r3, r4, r9, ip, lr}
    1734:	00000008 	andeq	r0, r0, r8
    1738:	0000000c 	andeq	r0, r0, ip
    173c:	00001614 	andeq	r1, r0, r4, lsl r6
    1740:	08005222 	stmdaeq	r0, {r1, r5, r9, ip, lr}
    1744:	0000000c 	andeq	r0, r0, ip
    1748:	0000000c 	andeq	r0, r0, ip
    174c:	00001614 	andeq	r1, r0, r4, lsl r6
    1750:	0800522e 	stmdaeq	r0, {r1, r2, r3, r5, r9, ip, lr}
    1754:	00000012 	andeq	r0, r0, r2, lsl r0
    1758:	0000000c 	andeq	r0, r0, ip
    175c:	00001614 	andeq	r1, r0, r4, lsl r6
    1760:	08005240 	stmdaeq	r0, {r6, r9, ip, lr}
    1764:	00000012 	andeq	r0, r0, r2, lsl r0
    1768:	0000000c 	andeq	r0, r0, ip
    176c:	00001614 	andeq	r1, r0, r4, lsl r6
    1770:	08005252 	stmdaeq	r0, {r1, r4, r6, r9, ip, lr}
    1774:	00000018 	andeq	r0, r0, r8, lsl r0
    1778:	0000000c 	andeq	r0, r0, ip
    177c:	00001614 	andeq	r1, r0, r4, lsl r6
    1780:	0800526a 	stmdaeq	r0, {r1, r3, r5, r6, r9, ip, lr}
    1784:	00000018 	andeq	r0, r0, r8, lsl r0
    1788:	0000000c 	andeq	r0, r0, ip
    178c:	00001614 	andeq	r1, r0, r4, lsl r6
    1790:	08005282 	stmdaeq	r0, {r1, r7, r9, ip, lr}
    1794:	00000018 	andeq	r0, r0, r8, lsl r0
    1798:	0000000c 	andeq	r0, r0, ip
    179c:	00001614 	andeq	r1, r0, r4, lsl r6
    17a0:	0800529a 	stmdaeq	r0, {r1, r3, r4, r7, r9, ip, lr}
    17a4:	00000016 	andeq	r0, r0, r6, lsl r0
    17a8:	0000000c 	andeq	r0, r0, ip
    17ac:	00001614 	andeq	r1, r0, r4, lsl r6
    17b0:	080052b0 	stmdaeq	r0, {r4, r5, r7, r9, ip, lr}
    17b4:	00000018 	andeq	r0, r0, r8, lsl r0
    17b8:	0000000c 	andeq	r0, r0, ip
    17bc:	00001614 	andeq	r1, r0, r4, lsl r6
    17c0:	080052c8 	stmdaeq	r0, {r3, r6, r7, r9, ip, lr}
    17c4:	0000000c 	andeq	r0, r0, ip
    17c8:	0000000c 	andeq	r0, r0, ip
    17cc:	00001614 	andeq	r1, r0, r4, lsl r6
    17d0:	080052d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, ip, lr}
    17d4:	00000008 	andeq	r0, r0, r8
    17d8:	00000014 	andeq	r0, r0, r4, lsl r0
    17dc:	00001614 	andeq	r1, r0, r4, lsl r6
    17e0:	080052dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, ip, lr}
    17e4:	00000040 	andeq	r0, r0, r0, asr #32
    17e8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    17ec:	00018e02 	andeq	r8, r1, r2, lsl #28
    17f0:	0000000c 	andeq	r0, r0, ip
    17f4:	00001614 	andeq	r1, r0, r4, lsl r6
    17f8:	0800531c 	stmdaeq	r0, {r2, r3, r4, r8, r9, ip, lr}
    17fc:	0000000e 	andeq	r0, r0, lr
    1800:	0000000c 	andeq	r0, r0, ip
    1804:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1808:	7c020001 	stcvc	0, cr0, [r2], {1}
    180c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1810:	00000018 	andeq	r0, r0, r8, lsl r0
    1814:	00001800 	andeq	r1, r0, r0, lsl #16
    1818:	0800539c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, ip, lr}
    181c:	00000050 	andeq	r0, r0, r0, asr r0
    1820:	000d0941 	andeq	r0, sp, r1, asr #18
    1824:	8d080e44 	stchi	14, cr0, [r8, #-272]	; 0xfffffef0
    1828:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	746c6f56 	strbtvc	r6, [ip], #-3926	; 0xf56
       4:	00656761 	rsbeq	r6, r5, r1, ror #14
       8:	52454343 	subpl	r4, r5, #201326593	; 0xc000001
       c:	33757600 	cmncc	r5, #0, 12
      10:	49540032 	ldmdbmi	r4, {r1, r4, r5}^
      14:	79545f4d 	ldmdbvc	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
      18:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
      1c:	58440066 	stmdapl	r4, {r1, r2, r5, r6}^
      20:	6e695f4c 	cdpvs	15, 6, cr5, cr9, cr12, {2}
      24:	44007469 	strmi	r7, [r0], #-1129	; 0x469
      28:	0052414d 	subseq	r4, r2, sp, asr #2
      2c:	524d4343 	subpl	r4, sp, #201326593	; 0xc000001
      30:	43430031 	movtmi	r0, #12337	; 0x3031
      34:	0032524d 	eorseq	r5, r2, sp, asr #4
      38:	20554e47 	subscs	r4, r5, r7, asr #28
      3c:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
      40:	20322e38 	eorscs	r2, r2, r8, lsr lr
      44:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
      48:	6f633d75 	svcvs	0x00633d75
      4c:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
      50:	20336d2d 	eorscs	r6, r3, sp, lsr #26
      54:	68746d2d 	ldmdavs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
      58:	20626d75 	rsbcs	r6, r2, r5, ror sp
      5c:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
      60:	2d20734f 	stccs	3, cr7, [r0, #-316]!	; 0xfffffec4
      64:	2d6f6e66 	stclcs	14, cr6, [pc, #-408]!	; fffffed4 <SCS_BASE+0x1fff1ed4>
      68:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
      6c:	67006e6f 	strvs	r6, [r0, -pc, ror #28]
      70:	6d695477 	cfstrdvs	mvd5, [r9, #-476]!	; 0xfffffe24
      74:	44676e69 	strbtmi	r6, [r7], #-3689	; 0xe69
      78:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
      7c:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
      80:	6873006e 	ldmdavs	r3!, {r1, r2, r3, r5, r6}^
      84:	2074726f 	rsbscs	r7, r4, pc, ror #4
      88:	00746e69 	rsbseq	r6, r4, r9, ror #28
      8c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
      90:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
      94:	45520032 	ldrbmi	r0, [r2, #-50]	; 0x32
      98:	56524553 			; <UNDEFINED> instruction: 0x56524553
      9c:	00334445 	eorseq	r4, r3, r5, asr #8
      a0:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
      a4:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
      a8:	6f430034 	svcvs	0x00430034
      ac:	74536d6d 	ldrbvc	r6, [r3], #-3437	; 0xd6d
      b0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
      b4:	53455200 	movtpl	r5, #20992	; 0x5200
      b8:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
      bc:	5f003644 	svcpl	0x00003644
      c0:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
      c4:	4c45445f 	cfstrdmi	mvd4, [r5], {95}	; 0x5f
      c8:	62005941 	andvs	r5, r0, #1064960	; 0x104000
      cc:	69766f4d 	ldmdbvs	r6!, {r0, r2, r3, r6, r8, r9, sl, fp, sp, lr}^
      d0:	5500676e 	strpl	r6, [r0, #-1902]	; 0x76e
      d4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
      d8:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
      dc:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
      e0:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
      e4:	42006e6f 	andmi	r6, r0, #1776	; 0x6f0
      e8:	72647561 	rsbvc	r7, r4, #406847488	; 0x18400000
      ec:	5f657461 	svcpl	0x00657461
      f0:	43004350 	movwmi	r4, #848	; 0x350
      f4:	00315243 	eorseq	r5, r1, r3, asr #4
      f8:	32524343 	subscc	r4, r2, #201326593	; 0xc000001
      fc:	52434300 	subpl	r4, r3, #0, 6
     100:	43430033 	movtmi	r0, #12339	; 0x3033
     104:	4e003452 	cfmvsrmi	mvf0, r3
     108:	5f434956 	svcpl	0x00434956
     10c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     110:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     114:	6f697461 	svcvs	0x00697461
     118:	6e49006e 	cdpvs	0, 4, cr0, cr9, cr14, {3}
     11c:	545f7469 	ldrbpl	r7, [pc], #-1129	; 124 <_Minimum_Stack_Size+0x24>
     120:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
     124:	43520032 	cmpmi	r2, #50	; 0x32
     128:	6f435f43 	svcvs	0x00435f43
     12c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     130:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
     134:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     138:	5f4d4954 	svcpl	0x004d4954
     13c:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
     140:	61745354 	cmnvs	r4, r4, asr r3
     144:	00737574 	rsbseq	r7, r3, r4, ror r5
     148:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     14c:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     150:	5f003531 	svcpl	0x00003531
     154:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84
     158:	53495f32 	movtpl	r5, #40754	; 0x9f32
     15c:	58440052 	stmdapl	r4, {r1, r4, r6}^
     160:	58525f4c 	ldmdapl	r2, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     164:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!	; fffffff0 <SCS_BASE+0x1fff1ff0>
     168:	6675625f 			; <UNDEFINED> instruction: 0x6675625f
     16c:	766f6d00 	strbtvc	r6, [pc], -r0, lsl #26
     170:	6f665f65 	svcvs	0x00665f65
     174:	72617772 	rsbvc	r7, r1, #29884416	; 0x1c80000
     178:	43500064 	cmpmi	r0, #100	; 0x64
     17c:	5f58525f 	svcpl	0x0058525f
     180:	5f6d6f63 	svcpl	0x006d6f63
     184:	00667562 	rsbeq	r7, r6, r2, ror #10
     188:	6c65446d 	cfstrdvs	mvd4, [r5], #-436	; 0xfffffe4c
     18c:	53007961 	movwpl	r7, #2401	; 0x961
     190:	0052434d 	subseq	r4, r2, sp, asr #6
     194:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     198:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
     19c:	61686320 	cmnvs	r8, r0, lsr #6
     1a0:	45520072 	ldrbmi	r0, [r2, #-114]	; 0x72
     1a4:	56524553 			; <UNDEFINED> instruction: 0x56524553
     1a8:	30314445 	eorscc	r4, r1, r5, asr #8
     1ac:	53455200 	movtpl	r5, #20992	; 0x5200
     1b0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     1b4:	00313144 	eorseq	r3, r1, r4, asr #2
     1b8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     1bc:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     1c0:	52003231 	andpl	r3, r0, #268435459	; 0x10000003
     1c4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     1c8:	31444556 	cmpcc	r4, r6, asr r5
     1cc:	45520033 	ldrbmi	r0, [r2, #-51]	; 0x33
     1d0:	56524553 			; <UNDEFINED> instruction: 0x56524553
     1d4:	34314445 	ldrtcc	r4, [r1], #-1093	; 0x445
     1d8:	31757600 	cmncc	r5, r0, lsl #12
     1dc:	45520036 	ldrbmi	r0, [r2, #-54]	; 0x36
     1e0:	56524553 			; <UNDEFINED> instruction: 0x56524553
     1e4:	36314445 	ldrtcc	r4, [r1], -r5, asr #8
     1e8:	53455200 	movtpl	r5, #20992	; 0x5200
     1ec:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     1f0:	00373144 	eorseq	r3, r7, r4, asr #2
     1f4:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     1f8:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     1fc:	52003831 	andpl	r3, r0, #3211264	; 0x310000
     200:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     204:	31444556 	cmpcc	r4, r6, asr r5
     208:	50470039 	subpl	r0, r7, r9, lsr r0
     20c:	435f4f49 	cmpmi	pc, #292	; 0x124
     210:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     214:	61727567 	cmnvs	r2, r7, ror #10
     218:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     21c:	44785400 	ldrbtmi	r5, [r8], #-1024	; 0x400
     220:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
     224:	6c00676e 	stcvs	7, cr6, [r0], {110}	; 0x6e
     228:	20676e6f 	rsbcs	r6, r7, pc, ror #28
     22c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     230:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
     234:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
     238:	5f435000 	svcpl	0x00435000
     23c:	61746164 	cmnvs	r4, r4, ror #2
     240:	7964725f 	stmdbvc	r4!, {r0, r1, r2, r3, r4, r6, r9, ip, sp, lr}^
     244:	45494400 	strbmi	r4, [r9, #-1024]	; 0x400
     248:	6f470052 	svcvs	0x00470052
     24c:	6f506c61 	svcvs	0x00506c61
     250:	68730073 	ldmdavs	r3!, {r0, r1, r4, r5, r6}^
     254:	2074726f 	rsbscs	r7, r4, pc, ror #4
     258:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     25c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
     260:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
     264:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
     268:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
     26c:	44420074 	strbmi	r0, [r2], #-116	; 0x74
     270:	6d005254 	sfmvs	f5, 4, [r0, #-336]	; 0xfffffeb0
     274:	5f65766f 	svcpl	0x0065766f
     278:	6b636162 	blvs	18d8808 <__Stack_Size+0x18d8408>
     27c:	64726177 	ldrbtvs	r6, [r2], #-375	; 0x177
     280:	766f6d00 	strbtvc	r6, [pc], -r0, lsl #26
     284:	69725f65 	ldmdbvs	r2!, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     288:	00746867 	rsbseq	r6, r4, r7, ror #16
     28c:	74706163 	ldrbtvc	r6, [r0], #-355	; 0x163
     290:	00657275 	rsbeq	r7, r5, r5, ror r2
     294:	52706267 	rsbspl	r6, r0, #1879048198	; 0x70000006
     298:	746e4978 	strbtvc	r4, [lr], #-2424	; 0x978
     29c:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0x265
     2a0:	75427470 	strbvc	r7, [r2, #-1136]	; 0x470
     2a4:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     2a8:	53455200 	movtpl	r5, #20992	; 0x5200
     2ac:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     2b0:	52003044 	andpl	r3, r0, #68	; 0x44
     2b4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     2b8:	31444556 	cmpcc	r4, r6, asr r5
     2bc:	52626700 	rsbpl	r6, r2, #0, 14
     2c0:	66754278 			; <UNDEFINED> instruction: 0x66754278
     2c4:	57726566 	ldrbpl	r6, [r2, -r6, ror #10]!
     2c8:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
     2cc:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     2d0:	00726574 	rsbseq	r6, r2, r4, ror r5
     2d4:	64756142 	ldrbtvs	r6, [r5], #-322	; 0x142
     2d8:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
     2dc:	4c58445f 	cfldrdmi	mvd4, [r8], {95}	; 0x5f
     2e0:	53455200 	movtpl	r5, #20992	; 0x5200
     2e4:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     2e8:	77003544 	strvc	r3, [r0, -r4, asr #10]
     2ec:	73657250 	cmnvc	r5, #80, 4
     2f0:	50746e65 	rsbspl	r6, r4, r5, ror #28
     2f4:	4900736f 	stmdbmi	r0, {r0, r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}
     2f8:	5845444e 	stmdapl	r5, {r1, r2, r3, r6, sl, lr}^
     2fc:	53455200 	movtpl	r5, #20992	; 0x5200
     300:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     304:	52003844 	andpl	r3, r0, #68, 16	; 0x440000
     308:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     30c:	39444556 	stmdbcc	r4, {r1, r2, r4, r6, r8, sl, lr}^
     310:	53455200 	movtpl	r5, #20992	; 0x5200
     314:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     318:	67003744 	strvs	r3, [r0, -r4, asr #14]
     31c:	42785262 	rsbsmi	r5, r8, #536870918	; 0x20000006
     320:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
     324:	61655272 	smcvs	21794	; 0x5522
     328:	696f5064 	stmdbvs	pc!, {r2, r5, r6, ip, lr}^	; <UNPREDICTABLE>
     32c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     330:	766f6d00 	strbtvc	r6, [pc], -r0, lsl #26
     334:	656c5f65 	strbvs	r5, [ip, #-3941]!	; 0xf65
     338:	73007466 	movwvc	r7, #1126	; 0x466
     33c:	74657a69 	strbtvc	r7, [r5], #-2665	; 0xa69
     340:	00657079 	rsbeq	r7, r5, r9, ror r0
     344:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
     348:	5f6b6369 	svcpl	0x006b6369
     34c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     350:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     354:	6f697461 	svcvs	0x00697461
     358:	6f50006e 	svcvs	0x0050006e
     35c:	69746973 	ldmdbvs	r4!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^
     360:	41006e6f 	tstmi	r0, pc, ror #28
     364:	732f5050 	teqvc	pc, #80	; 0x50
     368:	6d2f6372 	stcvs	3, cr6, [pc, #-456]!	; 1a8 <_Minimum_Stack_Size+0xa8>
     36c:	2e6e6961 	cdpcs	9, 6, cr6, cr14, cr1, {3}
     370:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	; <UNPREDICTABLE>
     374:	2f656d6f 	svccs	0x00656d6f
     378:	69726863 	ldmdbvs	r2!, {r0, r1, r5, r6, fp, sp, lr}^
     37c:	61697473 	smcvs	38723	; 0x9743
     380:	6f442f6e 	svcvs	0x00442f6e
     384:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0x563
     388:	2f73746e 	svccs	0x0073746e
     38c:	75646f4d 	strbvc	r6, [r4, #-3917]!	; 0xf4d
     390:	2072616c 	rsbscs	r6, r2, ip, ror #2
     394:	6f626f52 	svcvs	0x00626f52
     398:	73636974 	cmnvc	r3, #116, 18	; 0x1d0000
     39c:	336d432f 	cmncc	sp, #-1140850688	; 0xbc000000
     3a0:	7361745f 	cmnvc	r1, #1593835520	; 0x5f000000
     3a4:	572f316b 	strpl	r3, [pc, -fp, ror #2]!
     3a8:	6c656568 	cfstr64vs	mvdx6, [r5], #-416	; 0xfffffe60
     3ac:	6f526465 	svcvs	0x00526465
     3b0:	52746f62 	rsbspl	r6, r4, #392	; 0x188
     3b4:	746f6d65 	strbtvc	r6, [pc], #-3429	; 3bc <_Minimum_Stack_Size+0x2bc>
     3b8:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
     3bc:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 1f4 <_Minimum_Stack_Size+0xf4>
     3c0:	49003156 	stmdbmi	r0, {r1, r2, r4, r6, r8, ip, sp}
     3c4:	5f314332 	svcpl	0x00314332
     3c8:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
     3cc:	61485152 	cmpvs	r8, r2, asr r1
     3d0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     3d4:	50410072 	subpl	r0, r1, r2, ror r0
     3d8:	72732f50 	rsbsvc	r2, r3, #80, 30	; 0x140
     3dc:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
     3e0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     3e4:	5f783031 	svcpl	0x00783031
     3e8:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
     3ec:	4c584400 	cfldrdmi	mvd4, [r8], {-0}
     3f0:	5f58525f 	svcpl	0x0058525f
     3f4:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
     3f8:	70757272 	rsbsvc	r7, r5, r2, ror r2
     3fc:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
     400:	425f314d 	subsmi	r3, pc, #1073741843	; 0x40000013
     404:	495f4b52 	ldmdbmi	pc, {r1, r4, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>
     408:	61485152 	cmpvs	r8, r2, asr r1
     40c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     410:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     414:	545f314d 	ldrbpl	r3, [pc], #-333	; 41c <__Stack_Size+0x1c>
     418:	435f4752 	cmpmi	pc, #21495808	; 0x1480000
     41c:	495f4d4f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
     420:	61485152 	cmpvs	r8, r2, asr r1
     424:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     428:	73550072 	cmpvc	r5, #114	; 0x72
     42c:	46656761 	strbtmi	r6, [r5], -r1, ror #14
     430:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
     434:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
     438:	6f697470 	svcvs	0x00697470
     43c:	4d44006e 	stclmi	0, cr0, [r4, #-440]	; 0xfffffe48
     440:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     444:	6e6e6168 	powvsez	f6, f6, #0.0
     448:	5f356c65 	svcpl	0x00356c65
     44c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     450:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     454:	54007265 	strpl	r7, [r0], #-613	; 0x265
     458:	5f324d49 	svcpl	0x00324d49
     45c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     460:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     464:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     468:	495f4354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     46c:	61485152 	cmpvs	r8, r2, asr r1
     470:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     474:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     478:	495f334d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     47c:	61485152 	cmpvs	r8, r2, asr r1
     480:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     484:	53460072 	movtpl	r0, #24690	; 0x6072
     488:	495f434d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     48c:	61485152 	cmpvs	r8, r2, asr r1
     490:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     494:	79530072 	ldmdbvc	r3, {r1, r4, r5, r6}^
     498:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     49c:	6e61486b 	cdpvs	8, 6, cr4, cr1, cr11, {3}
     4a0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     4a4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     4a8:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
     4ac:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     4b0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     4b4:	42535500 	subsmi	r5, r3, #0, 10
     4b8:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
     4bc:	495f7055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, sp, lr}^	; <UNPREDICTABLE>
     4c0:	61485152 	cmpvs	r8, r2, asr r1
     4c4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     4c8:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     4cc:	495f354d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
     4d0:	61485152 	cmpvs	r8, r2, asr r1
     4d4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     4d8:	50530072 	subspl	r0, r3, r2, ror r0
     4dc:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>
     4e0:	61485152 	cmpvs	r8, r2, asr r1
     4e4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     4e8:	75420072 	strbvc	r0, [r2, #-114]	; 0x72
     4ec:	75614673 	strbvc	r4, [r1, #-1651]!	; 0x673
     4f0:	7845746c 	stmdavc	r5, {r2, r3, r5, r6, sl, ip, sp, lr}^
     4f4:	74706563 	ldrbtvc	r6, [r0], #-1379	; 0x563
     4f8:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     4fc:	32495053 	subcc	r5, r9, #83	; 0x53
     500:	5152495f 	cmppl	r2, pc, asr r9
     504:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     508:	0072656c 	rsbseq	r6, r2, ip, ror #10
     50c:	5f425355 	svcpl	0x00425355
     510:	435f5048 	cmpmi	pc, #72	; 0x48
     514:	545f4e41 	ldrbpl	r4, [pc], #-3649	; 51c <__Stack_Size+0x11c>
     518:	52495f58 	subpl	r5, r9, #88, 30	; 0x160
     51c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     520:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     524:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     528:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     52c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     530:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     534:	44565000 	ldrbmi	r5, [r6], #-0
     538:	5152495f 	cmppl	r2, pc, asr r9
     53c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     540:	0072656c 	rsbseq	r6, r2, ip, ror #10
     544:	314d4954 	cmpcc	sp, r4, asr r9
     548:	5f43435f 	svcpl	0x0043435f
     54c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     550:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     554:	55007265 	strpl	r7, [r0, #-613]	; 0x265
     558:	34545241 	ldrbcc	r5, [r4], #-577	; 0x241
     55c:	5152495f 	cmppl	r2, pc, asr r9
     560:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     564:	0072656c 	rsbseq	r6, r2, ip, ror #10
     568:	43505f5f 	cmpmi	r0, #380	; 0x17c
     56c:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!	; 3f8 <_Minimum_Stack_Size+0x2f8>
     570:	5f58525f 	svcpl	0x0058525f
     574:	00525349 	subseq	r5, r2, r9, asr #6
     578:	31434441 	cmpcc	r3, r1, asr #8
     57c:	495f325f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     580:	61485152 	cmpvs	r8, r2, asr r1
     584:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     588:	41550072 	cmpmi	r5, r2, ror r0
     58c:	5f355452 	svcpl	0x00355452
     590:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     594:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     598:	44007265 	strmi	r7, [r0], #-613	; 0x265
     59c:	5f32414d 	svcpl	0x0032414d
     5a0:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     5a4:	316c656e 	cmncc	ip, lr, ror #10
     5a8:	5152495f 	cmppl	r2, pc, asr r9
     5ac:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     5b0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     5b4:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
     5b8:	5f56455f 	svcpl	0x0056455f
     5bc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5c0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     5c4:	44007265 	strmi	r7, [r0], #-613	; 0x265
     5c8:	5f32414d 	svcpl	0x0032414d
     5cc:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     5d0:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
     5d4:	5152495f 	cmppl	r2, pc, asr r9
     5d8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     5dc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     5e0:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     5e4:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
     5e8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5ec:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     5f0:	414d4400 	cmpmi	sp, r0, lsl #8
     5f4:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     5f8:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     5fc:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     600:	61485152 	cmpvs	r8, r2, asr r1
     604:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     608:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     60c:	5f324954 	svcpl	0x00324954
     610:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     614:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     618:	44007265 	strmi	r7, [r0], #-613	; 0x265
     61c:	5f31414d 	svcpl	0x0031414d
     620:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     624:	376c656e 	strbcc	r6, [ip, -lr, ror #10]!
     628:	5152495f 	cmppl	r2, pc, asr r9
     62c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     630:	0072656c 	rsbseq	r6, r2, ip, ror #10
     634:	4f494453 	svcmi	0x00494453
     638:	5152495f 	cmppl	r2, pc, asr r9
     63c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     640:	0072656c 	rsbseq	r6, r2, ip, ror #10
     644:	5f425355 	svcpl	0x00425355
     648:	435f504c 	cmpmi	pc, #76	; 0x4c
     64c:	525f4e41 	subspl	r4, pc, #1040	; 0x410
     650:	495f3058 	ldmdbmi	pc, {r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>
     654:	61485152 	cmpvs	r8, r2, asr r1
     658:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     65c:	56530072 			; <UNDEFINED> instruction: 0x56530072
     660:	6e614843 	cdpvs	8, 6, cr4, cr1, cr3, {2}
     664:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     668:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
     66c:	495f3349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     670:	61485152 	cmpvs	r8, r2, asr r1
     674:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     678:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     67c:	5f394954 	svcpl	0x00394954
     680:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
     684:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     688:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     68c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     690:	52545f38 	subspl	r5, r4, #56, 30	; 0xe0
     694:	4f435f47 	svcmi	0x00435f47
     698:	52495f4d 	subpl	r5, r9, #308	; 0x134
     69c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     6a0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     6a4:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
     6a8:	3158525f 	cmpcc	r8, pc, asr r2
     6ac:	5152495f 	cmppl	r2, pc, asr r9
     6b0:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     6b4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     6b8:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     6bc:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
     6c0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     6c4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     6c8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     6cc:	50555f31 	subspl	r5, r5, r1, lsr pc
     6d0:	5152495f 	cmppl	r2, pc, asr r9
     6d4:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     6d8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     6dc:	64726148 	ldrbtvs	r6, [r2], #-328	; 0x148
     6e0:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     6e4:	63784574 	cmnvs	r8, #116, 10	; 0x1d000000
     6e8:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     6ec:	52006e6f 	andpl	r6, r0, #1776	; 0x6f0
     6f0:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     6f4:	61485152 	cmpvs	r8, r2, asr r1
     6f8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     6fc:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
     700:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     704:	6e6e6168 	powvsez	f6, f6, #0.0
     708:	5f366c65 	svcpl	0x00366c65
     70c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     710:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     714:	54007265 	strpl	r7, [r0], #-613	; 0x265
     718:	5f384d49 	svcpl	0x00384d49
     71c:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     720:	61485152 	cmpvs	r8, r2, asr r1
     724:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     728:	57570072 			; <UNDEFINED> instruction: 0x57570072
     72c:	495f4744 	ldmdbmi	pc, {r2, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>
     730:	61485152 	cmpvs	r8, r2, asr r1
     734:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     738:	41540072 	cmpmi	r4, r2, ror r0
     73c:	5245504d 	subpl	r5, r5, #77	; 0x4d
     740:	5152495f 	cmppl	r2, pc, asr r9
     744:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     748:	0072656c 	rsbseq	r6, r2, ip, ror #10
     74c:	31433249 	cmpcc	r3, r9, asr #4
     750:	5f56455f 	svcpl	0x0056455f
     754:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     758:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     75c:	54007265 	strpl	r7, [r0], #-613	; 0x265
     760:	5f384d49 	svcpl	0x00384d49
     764:	5f4b5242 	svcpl	0x004b5242
     768:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     76c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     770:	46007265 	strmi	r7, [r0], -r5, ror #4
     774:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     778:	5152495f 	cmppl	r2, pc, asr r9
     77c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     780:	0072656c 	rsbseq	r6, r2, ip, ror #10
     784:	364d4954 			; <UNDEFINED> instruction: 0x364d4954
     788:	5152495f 	cmppl	r2, pc, asr r9
     78c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     790:	0072656c 	rsbseq	r6, r2, ip, ror #10
     794:	41435452 	cmpmi	r3, r2, asr r4
     798:	6d72616c 	ldfvse	f6, [r2, #-432]!	; 0xfffffe50
     79c:	5152495f 	cmppl	r2, pc, asr r9
     7a0:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     7a4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     7a8:	374d4954 	smlsldcc	r4, sp, r4, r9
     7ac:	5152495f 	cmppl	r2, pc, asr r9
     7b0:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     7b4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     7b8:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
     7bc:	5f52455f 	svcpl	0x0052455f
     7c0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     7c4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     7c8:	41007265 	tstmi	r0, r5, ror #4
     7cc:	5f334344 	svcpl	0x00334344
     7d0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     7d4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     7d8:	44007265 	strmi	r7, [r0], #-613	; 0x265
     7dc:	67756265 	ldrbvs	r6, [r5, -r5, ror #4]!
     7e0:	696e6f4d 	stmdbvs	lr!, {r0, r2, r3, r6, r8, r9, sl, fp, sp, lr}^
     7e4:	00726f74 	rsbseq	r6, r2, r4, ror pc
     7e8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     7ec:	495f3154 	ldmdbmi	pc, {r2, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>
     7f0:	61485152 	cmpvs	r8, r2, asr r1
     7f4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     7f8:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
     7fc:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     800:	6e6e6168 	powvsez	f6, f6, #0.0
     804:	5f346c65 	svcpl	0x00346c65
     808:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
     80c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     810:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     814:	6e655000 	cdpvs	0, 6, cr5, cr5, cr0, {0}
     818:	43565364 	cmpmi	r6, #100, 6	; 0x90000001
     81c:	494d4e00 	stmdbmi	sp, {r9, sl, fp, lr}^
     820:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
     824:	6f697470 	svcvs	0x00697470
     828:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
     82c:	555f384d 	ldrbpl	r3, [pc, #-2125]	; ffffffe7 <SCS_BASE+0x1fff1fe7>
     830:	52495f50 	subpl	r5, r9, #80, 30	; 0x140
     834:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     838:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     83c:	41535500 	cmpmi	r3, r0, lsl #10
     840:	5f325452 	svcpl	0x00325452
     844:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     848:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     84c:	44007265 	strmi	r7, [r0], #-613	; 0x265
     850:	5f31414d 	svcpl	0x0031414d
     854:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     858:	346c656e 	strbtcc	r6, [ip], #-1390	; 0x56e
     85c:	5152495f 	cmppl	r2, pc, asr r9
     860:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     864:	0072656c 	rsbseq	r6, r2, ip, ror #10
     868:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     86c:	495f3354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     870:	61485152 	cmpvs	r8, r2, asr r1
     874:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     878:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     87c:	5f304954 	svcpl	0x00304954
     880:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     884:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     888:	45007265 	strmi	r7, [r0, #-613]	; 0x265
     88c:	31495458 	cmpcc	r9, r8, asr r4
     890:	30315f35 	eorscc	r5, r1, r5, lsr pc
     894:	5152495f 	cmppl	r2, pc, asr r9
     898:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     89c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     8a0:	31414d44 	cmpcc	r1, r4, asr #26
     8a4:	6168435f 	cmnvs	r8, pc, asr r3
     8a8:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     8ac:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
     8b0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     8b4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     8b8:	414d4400 	cmpmi	sp, r0, lsl #8
     8bc:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     8c0:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     8c4:	495f326c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     8c8:	61485152 	cmpvs	r8, r2, asr r1
     8cc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     8d0:	41430072 	hvcmi	12290	; 0x3002
     8d4:	43535f4e 	cmpmi	r3, #312	; 0x138
     8d8:	52495f45 	subpl	r5, r9, #276	; 0x114
     8dc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     8e0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     8e4:	414d4400 	cmpmi	sp, r0, lsl #8
     8e8:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     8ec:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     8f0:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     8f4:	61485152 	cmpvs	r8, r2, asr r1
     8f8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     8fc:	654d0072 	strbvs	r0, [sp, #-114]	; 0x72
     900:	6e614d6d 	cdpvs	13, 6, cr4, cr1, cr13, {3}
     904:	45656761 	strbmi	r6, [r5, #-1889]!	; 0x761
     908:	70656378 	rsbvc	r6, r5, r8, ror r3
     90c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     910:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     914:	6f4d5f4f 	svcvs	0x004d5f4f
     918:	4f5f6564 	svcmi	0x005f6564
     91c:	505f7475 	subspl	r7, pc, r5, ror r4	; <UNPREDICTABLE>
     920:	52450050 	subpl	r0, r5, #80	; 0x50
     924:	00524f52 	subseq	r4, r2, r2, asr pc
     928:	5f434352 	svcpl	0x00434352
     92c:	43535953 	cmpmi	r3, #1359872	; 0x14c000
     930:	6f434b4c 	svcvs	0x00434b4c
     934:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     938:	43435200 	movtmi	r5, #12800	; 0x3200
     93c:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
     940:	0074696e 	rsbseq	r6, r4, lr, ror #18
     944:	52525342 	subspl	r5, r2, #134217729	; 0x8000001
     948:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     94c:	6f4d5f4f 	svcvs	0x004d5f4f
     950:	47006564 	strmi	r6, [r0, -r4, ror #10]
     954:	5f4f4950 	svcpl	0x004f4950
     958:	006e6950 	rsbeq	r6, lr, r0, asr r9
     95c:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
     960:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     964:	74536c61 	ldrbvc	r6, [r3], #-3169	; 0xc61
     968:	00657461 	rsbeq	r7, r5, r1, ror #8
     96c:	6f727245 	svcvs	0x00727245
     970:	61745372 	cmnvs	r4, r2, ror r3
     974:	00737574 	rsbseq	r7, r3, r4, ror r5
     978:	5f434352 	svcpl	0x00434352
     97c:	434c4c50 	movtmi	r4, #52304	; 0xcc50
     980:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     984:	50470067 	subpl	r0, r7, r7, rrx
     988:	505f4f49 	subspl	r4, pc, r9, asr #30
     98c:	65526e69 	ldrbvs	r6, [r2, #-3689]	; 0xe69
     990:	4370616d 	cmnmi	r0, #1073741851	; 0x4000001b
     994:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     998:	4c460067 	mcrrmi	0, 6, r0, r6, cr7
     99c:	5f485341 	svcpl	0x00485341
     9a0:	66657250 			; <UNDEFINED> instruction: 0x66657250
     9a4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
     9a8:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     9ac:	6d437265 	sfmvs	f7, 2, [r3, #-404]	; 0xfffffe6c
     9b0:	79530064 	ldmdbvc	r3, {r2, r5, r6}^
     9b4:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     9b8:	65535f6b 	ldrbvs	r5, [r3, #-3947]	; 0xf6b
     9bc:	6c655274 	sfmvs	f5, 2, [r5], #-464	; 0xfffffe30
     9c0:	0064616f 	rsbeq	r6, r4, pc, ror #2
     9c4:	4f495047 	svcmi	0x00495047
     9c8:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     9cc:	43520074 	cmpmi	r2, #116	; 0x74
     9d0:	43505f43 	cmpmi	r0, #268	; 0x10c
     9d4:	43324b4c 	teqmi	r2, #76, 22	; 0x13000
     9d8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     9dc:	50470067 	subpl	r0, r7, r7, rrx
     9e0:	535f4f49 	cmppl	pc, #292	; 0x124
     9e4:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
     9e8:	484d325f 	stmdami	sp, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^
     9ec:	4352007a 	cmpmi	r2, #122	; 0x7a
     9f0:	61575f43 	cmpvs	r7, r3, asr #30
     9f4:	6f467469 	svcvs	0x00467469
     9f8:	45534872 	ldrbmi	r4, [r3, #-2162]	; 0x872
     9fc:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     a00:	00705574 	rsbseq	r5, r0, r4, ror r5
     a04:	4349564e 	movtmi	r5, #38478	; 0x964e
     a08:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     a0c:	70795474 	rsbsvc	r5, r9, r4, ror r4
     a10:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     a14:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     a18:	70535f4f 	subsvc	r5, r3, pc, asr #30
     a1c:	5f646565 	svcpl	0x00646565
     a20:	484d3031 	stmdami	sp, {r0, r4, r5, ip, sp}^
     a24:	5047007a 	subpl	r0, r7, sl, ror r0
     a28:	535f4f49 	cmppl	pc, #292	; 0x124
     a2c:	69427465 	stmdbvs	r2, {r0, r2, r5, r6, sl, ip, sp, lr}^
     a30:	47007374 	smlsdxmi	r0, r4, r3, r7
     a34:	5f4f4950 	svcpl	0x004f4950
     a38:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     a3c:	4450495f 	ldrbmi	r4, [r0], #-2399	; 0x95f
     a40:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     a44:	6f4d5f4f 	svcvs	0x004d5f4f
     a48:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
     a4c:	47005550 	smlsdmi	r0, r0, r5, r5
     a50:	5f4f4950 	svcpl	0x004f4950
     a54:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     a58:	74754f5f 	ldrbtvc	r4, [r5], #-3935	; 0xf5f
     a5c:	00444f5f 	subeq	r4, r4, pc, asr pc
     a60:	4349564e 	movtmi	r5, #38478	; 0x964e
     a64:	5152495f 	cmppl	r2, pc, asr r9
     a68:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     a6c:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
     a70:	5300646d 	movwpl	r6, #1133	; 0x46d
     a74:	45434355 	strbmi	r4, [r3, #-853]	; 0x355
     a78:	4e005353 	mcrmi	3, 0, r5, cr0, cr3, {2}
     a7c:	5f434956 	svcpl	0x00434956
     a80:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     a84:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
     a88:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     a8c:	49440065 	stmdbmi	r4, {r0, r2, r5, r6}^
     a90:	4c424153 	stfmie	f4, [r2], {83}	; 0x53
     a94:	43520045 	cmpmi	r2, #69	; 0x45
     a98:	50415f43 	subpl	r5, r1, r3, asr #30
     a9c:	65503142 	ldrbvs	r3, [r0, #-322]	; 0x142
     aa0:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     aa4:	636f6c43 	cmnvs	pc, #17152	; 0x4300
     aa8:	646d436b 	strbtvs	r4, [sp], #-875	; 0x36b
     aac:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     ab0:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xf43
     ab4:	63655674 	cmnvs	r5, #116, 12	; 0x7400000
     ab8:	54726f74 	ldrbtpl	r6, [r2], #-3956	; 0xf74
     abc:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
     ac0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     ac4:	74535f4f 	ldrbvc	r5, [r3], #-3919	; 0xf4f
     ac8:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     acc:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     ad0:	43435200 	movtmi	r5, #12800	; 0x3200
     ad4:	4553485f 	ldrbmi	r4, [r3, #-2143]	; 0x85f
     ad8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     adc:	50006769 	andpl	r6, r0, r9, ror #14
     ae0:	425f5257 	subsmi	r5, pc, #1879048197	; 0x70000005
     ae4:	756b6361 	strbvc	r6, [fp, #-865]!	; 0x361
     ae8:	63634170 	cmnvs	r3, #112, 2
     aec:	43737365 	cmnmi	r3, #-1811939327	; 0x94000001
     af0:	4700646d 	strmi	r6, [r0, -sp, ror #8]
     af4:	5f4f4950 	svcpl	0x004f4950
     af8:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     afc:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
     b00:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     b04:	43520065 	cmpmi	r2, #101	; 0x65
     b08:	43485f43 	movtmi	r5, #36675	; 0x8f43
     b0c:	6f434b4c 	svcvs	0x00434b4c
     b10:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     b14:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     b18:	52495f43 	subpl	r5, r9, #268	; 0x10c
     b1c:	61684351 	cmnvs	r8, r1, asr r3
     b20:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     b24:	43435200 	movtmi	r5, #12800	; 0x3200
     b28:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
     b2c:	6f43314b 	svcvs	0x0043314b
     b30:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     b34:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     b38:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     b3c:	47007469 	strmi	r7, [r0, -r9, ror #8]
     b40:	5f4f4950 	svcpl	0x004f4950
     b44:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     b48:	5f46415f 	svcpl	0x0046415f
     b4c:	4700444f 	strmi	r4, [r0, -pc, asr #8]
     b50:	5f4f4950 	svcpl	0x004f4950
     b54:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
     b58:	74694274 	strbtvc	r4, [r9], #-628	; 0x274
     b5c:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
     b60:	5f485341 	svcpl	0x00485341
     b64:	4c746553 	cfldr64mi	mvdx6, [r4], #-332	; 0xfffffeb4
     b68:	6e657461 	cdpvs	4, 6, cr7, cr5, cr1, {3}
     b6c:	53007963 	movwpl	r7, #2403	; 0x963
     b70:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     b74:	495f6b63 	ldmdbmi	pc, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^	; <UNPREDICTABLE>
     b78:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
     b7c:	00676966 	rsbeq	r6, r7, r6, ror #18
     b80:	5f434352 	svcpl	0x00434352
     b84:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
     b88:	5367616c 	cmnpl	r7, #108, 2
     b8c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     b90:	50470073 	subpl	r0, r7, r3, ror r0
     b94:	70534f49 	subsvc	r4, r3, r9, asr #30
     b98:	5f646565 	svcpl	0x00646565
     b9c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     ba0:	00666544 	rsbeq	r6, r6, r4, asr #10
     ba4:	4f495047 	svcmi	0x00495047
     ba8:	646f4d5f 	strbtvs	r4, [pc], #-3423	; bb0 <__Stack_Size+0x7b0>
     bac:	49415f65 	stmdbmi	r1, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     bb0:	5047004e 	subpl	r0, r7, lr, asr #32
     bb4:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; a98 <__Stack_Size+0x698>
     bb8:	5f65646f 	svcpl	0x0065646f
     bbc:	505f4641 	subspl	r4, pc, r1, asr #12
     bc0:	50470050 	subpl	r0, r7, r0, asr r0
     bc4:	535f4f49 	cmppl	pc, #292	; 0x124
     bc8:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
     bcc:	50504100 	subspl	r4, r0, r0, lsl #2
     bd0:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     bd4:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
     bd8:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     bdc:	00632e74 	rsbeq	r2, r3, r4, ror lr
     be0:	4f495047 	svcmi	0x00495047
     be4:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     be8:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     bec:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     bf0:	646f4d4f 	strbtvs	r4, [pc], #-3407	; bf8 <__Stack_Size+0x7f8>
     bf4:	79545f65 	ldmdbvc	r4, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     bf8:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     bfc:	43520066 	cmpmi	r2, #102	; 0x66
     c00:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
     c04:	53595374 	cmppl	r9, #116, 6	; 0xd0000001
     c08:	534b4c43 	movtpl	r4, #48195	; 0xbc43
     c0c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     c10:	4e450065 	cdpmi	0, 4, cr0, cr5, cr5, {3}
     c14:	454c4241 	strbmi	r4, [ip, #-577]	; 0x241
     c18:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     c1c:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
     c20:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     c24:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     c28:	50470066 	subpl	r0, r7, r6, rrx
     c2c:	535f4f49 	cmppl	pc, #292	; 0x124
     c30:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
     c34:	4d30355f 	cfldr32mi	mvfx3, [r0, #-380]!	; 0xfffffe84
     c38:	4e007a48 	vmlsmi.f32	s14, s0, s16
     c3c:	5f434956 	svcpl	0x00434956
     c40:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
     c44:	6e6e6168 	powvsez	f6, f6, #0.0
     c48:	75536c65 	ldrbvc	r6, [r3, #-3173]	; 0xc65
     c4c:	69725062 	ldmdbvs	r2!, {r1, r5, r6, ip, lr}^
     c50:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
     c54:	43520079 	cmpmi	r2, #121	; 0x79
     c58:	50415f43 	subpl	r5, r1, r3, asr #30
     c5c:	65503242 	ldrbvs	r3, [r0, #-578]	; 0x242
     c60:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     c64:	636f6c43 	cmnvs	pc, #17152	; 0x4300
     c68:	646d436b 	strbtvs	r4, [sp], #-875	; 0x36b
     c6c:	43435200 	movtmi	r5, #12800	; 0x3200
     c70:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
     c74:	00646d43 	rsbeq	r6, r4, r3, asr #26
     c78:	4349564e 	movtmi	r5, #38478	; 0x964e
     c7c:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
     c80:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
     c84:	6f724779 	svcvs	0x00724779
     c88:	6f437075 	svcvs	0x00437075
     c8c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     c90:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     c94:	52495f43 	subpl	r5, r9, #268	; 0x10c
     c98:	61684351 	cmnvs	r8, r1, asr r3
     c9c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     ca0:	65657250 	strbvs	r7, [r5, #-592]!	; 0x250
     ca4:	6974706d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
     ca8:	72506e6f 	subsvc	r6, r0, #1776	; 0x6f0
     cac:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
     cb0:	47007974 	smlsdxmi	r0, r4, r9, r7
     cb4:	5f4f4950 	svcpl	0x004f4950
     cb8:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     cbc:	5f4e495f 	svcpl	0x004e495f
     cc0:	414f4c46 	cmpmi	pc, r6, asr #24
     cc4:	474e4954 	smlsldmi	r4, lr, r4, r9
     cc8:	45534800 	ldrbmi	r4, [r3, #-2048]	; 0x800
     ccc:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     cd0:	53705574 	cmnpl	r0, #116, 10	; 0x1d000000
     cd4:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     cd8:	434c0073 	movtmi	r0, #49267	; 0xc073
     cdc:	4700524b 	strmi	r5, [r0, -fp, asr #4]
     ce0:	00525054 	subseq	r5, r2, r4, asr r0
     ce4:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
     ce8:	5f6b6369 	svcpl	0x006b6369
     cec:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     cf0:	43726574 	cmnmi	r2, #116, 10	; 0x1d000000
     cf4:	6700646d 	strvs	r6, [r0, -sp, ror #8]
     cf8:	736d3177 	cmnvc	sp, #-1073741795	; 0xc000001d
     cfc:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     d00:	00726574 	rsbseq	r6, r2, r4, ror r5
     d04:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     d08:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
     d0c:	41007469 	tstmi	r0, r9, ror #8
     d10:	732f5050 	teqvc	pc, #80	; 0x50
     d14:	502f6372 	eorpl	r6, pc, r2, ror r3	; <UNPREDICTABLE>
     d18:	6f435f43 	svcvs	0x00435f43
     d1c:	00632e6d 	rsbeq	r2, r3, sp, ror #28
     d20:	74614462 	strbtvc	r4, [r1], #-1122	; 0x462
     d24:	53550061 	cmppl	r5, #97	; 0x61
     d28:	5f545241 	svcpl	0x00545241
     d2c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     d30:	00666544 	rsbeq	r6, r6, r4, asr #10
     d34:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     d38:	74535f54 	ldrbvc	r5, [r3], #-3924	; 0xf54
     d3c:	6942706f 	stmdbvs	r2, {r0, r1, r2, r3, r5, r6, ip, sp, lr}^
     d40:	55007374 	strpl	r7, [r0, #-884]	; 0x374
     d44:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     d48:	646d435f 	strbtvs	r4, [sp], #-863	; 0x35f
     d4c:	41535500 	cmpmi	r3, r0, lsl #10
     d50:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
     d54:	44646e65 	strbtmi	r6, [r4], #-3685	; 0xe65
     d58:	00617461 	rsbeq	r7, r1, r1, ror #8
     d5c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     d60:	6f575f54 	svcvs	0x00575f54
     d64:	654c6472 	strbvs	r6, [ip, #-1138]	; 0x472
     d68:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     d6c:	41535500 	cmpmi	r3, r0, lsl #10
     d70:	425f5452 	subsmi	r5, pc, #1375731712	; 0x52000000
     d74:	52647561 	rsbpl	r7, r4, #406847488	; 0x18400000
     d78:	00657461 	rsbeq	r7, r5, r1, ror #8
     d7c:	64756162 	ldrbtvs	r6, [r5], #-354	; 0x162
     d80:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
     d84:	41535500 	cmpmi	r3, r0, lsl #10
     d88:	505f5452 	subspl	r5, pc, r2, asr r4	; <UNPREDICTABLE>
     d8c:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
     d90:	4f500079 	svcmi	0x00500079
     d94:	55005452 	strpl	r5, [r0, #-1106]	; 0x452
     d98:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     d9c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     da0:	70795474 	rsbsvc	r5, r9, r4, ror r4
     da4:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     da8:	41535500 	cmpmi	r3, r0, lsl #10
     dac:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
     db0:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
     db4:	00676966 	rsbeq	r6, r7, r6, ror #18
     db8:	42447854 	submi	r7, r4, #84, 16	; 0x540000
     dbc:	5f657479 	svcpl	0x00657479
     dc0:	55004350 	strpl	r4, [r0, #-848]	; 0x350
     dc4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     dc8:	7261485f 	rsbvc	r4, r1, #6225920	; 0x5f0000
     dcc:	72617764 	rsbvc	r7, r1, #100, 14	; 0x1900000
     dd0:	6f6c4665 	svcvs	0x006c4665
     dd4:	6e6f4377 	mcrvs	3, 3, r4, cr15, cr7, {3}
     dd8:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; c10 <__Stack_Size+0x810>
     ddc:	41535500 	cmpmi	r3, r0, lsl #10
     de0:	4d5f5452 	cfldrdmi	mvd5, [pc, #-328]	; ca0 <__Stack_Size+0x8a0>
     de4:	0065646f 	rsbeq	r6, r5, pc, ror #8
     de8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     dec:	65475f54 	strbvs	r5, [r7, #-3924]	; 0xf54
     df0:	53544974 	cmppl	r4, #116, 18	; 0x1d0000
     df4:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     df8:	43500073 	cmpmi	r0, #115	; 0x73
     dfc:	5f58525f 	svcpl	0x0058525f
     e00:	66667562 	strbtvs	r7, [r6], -r2, ror #10
     e04:	646e695f 	strbtvs	r6, [lr], #-2399	; 0x95f
     e08:	55007865 	strpl	r7, [r0, #-2149]	; 0x865
     e0c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     e10:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
     e14:	0074696e 	rsbseq	r6, r4, lr, ror #18
     e18:	72417854 	subvc	r7, r1, #84, 16	; 0x540000
     e1c:	00796172 	rsbseq	r6, r9, r2, ror r1
     e20:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     e24:	65475f54 	strbvs	r5, [r7, #-3924]	; 0xf54
     e28:	616c4674 	smcvs	50276	; 0xc464
     e2c:	61745367 	cmnvs	r4, r7, ror #6
     e30:	00737574 	rsbseq	r7, r3, r4, ror r5
     e34:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     e38:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
     e3c:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
     e40:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     e44:	00657275 	rsbeq	r7, r5, r5, ror r2
     e48:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     e4c:	65525f54 	ldrbvs	r5, [r2, #-3924]	; 0xf54
     e50:	76696563 	strbtvc	r6, [r9], -r3, ror #10
     e54:	74614465 	strbtvc	r4, [r1], #-1125	; 0x465
     e58:	53550061 	cmppl	r5, #97	; 0x61
     e5c:	5f545241 	svcpl	0x00545241
     e60:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
     e64:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
     e68:	6e007469 	cdpvs	4, 0, cr7, cr0, cr9, {3}
     e6c:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     e70:	65447500 	strbvs	r7, [r4, #-1280]	; 0x500
     e74:	0079616c 	rsbseq	r6, r9, ip, ror #2
     e78:	64785462 	ldrbtvs	r5, [r8], #-1122	; 0x462
     e7c:	61746144 	cmnvs	r4, r4, asr #2
     e80:	4c584400 	cfldrdmi	mvd4, [r8], {-0}
     e84:	0058545f 	subseq	r5, r8, pc, asr r4
     e88:	63656863 	cmnvs	r5, #6488064	; 0x630000
     e8c:	6d75736b 	ldclvs	3, cr7, [r5, #-428]!	; 0xfffffe54
     e90:	4c584400 	cfldrdmi	mvd4, [r8], {-0}
     e94:	5f58545f 	svcpl	0x0058545f
     e98:	5f6d6f63 	svcpl	0x006d6f63
     e9c:	00667562 	rsbeq	r7, r6, r2, ror #10
     ea0:	5f4c5844 	svcpl	0x004c5844
     ea4:	646e6573 	strbtvs	r6, [lr], #-1395	; 0x573
     ea8:	726f775f 	rsbvc	r7, pc, #24903680	; 0x17c0000
     eac:	58440064 	stmdapl	r4, {r2, r5, r6}^
     eb0:	58525f4c 	ldmdapl	r2, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     eb4:	6675625f 			; <UNDEFINED> instruction: 0x6675625f
     eb8:	6e695f66 	cdpvs	15, 6, cr5, cr9, cr6, {3}
     ebc:	00786564 	rsbseq	r6, r8, r4, ror #10
     ec0:	64756162 	ldrbtvs	r6, [r5], #-354	; 0x162
     ec4:	50504100 	subspl	r4, r0, r0, lsl #2
     ec8:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     ecc:	4c58442f 	cfldrdmi	mvd4, [r8], {47}	; 0x2f
     ed0:	6400632e 	strvs	r6, [r0], #-814	; 0x32e
     ed4:	64497665 	strbvs	r7, [r9], #-1637	; 0x665
     ed8:	41535500 	cmpmi	r3, r0, lsl #10
     edc:	6f435452 	svcvs	0x00435452
     ee0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     ee4:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
     ee8:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     eec:	5f4c5844 	svcpl	0x004c5844
     ef0:	625f5854 	subsvs	r5, pc, #84, 16	; 0x540000
     ef4:	5f666675 	svcpl	0x00666675
     ef8:	65646e69 	strbvs	r6, [r4, #-3689]!	; 0xe69
     efc:	58440078 	stmdapl	r4, {r3, r4, r5, r6}^
     f00:	65725f4c 	ldrbvs	r5, [r2, #-3916]!	; 0xf4c
     f04:	625f6461 	subsvs	r6, pc, #1627389952	; 0x61000000
     f08:	00657479 	rsbeq	r7, r5, r9, ror r4
     f0c:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
     f10:	746f6d5f 	strbtvc	r6, [pc], #-3423	; f18 <__Stack_Size+0xb18>
     f14:	0073726f 	rsbseq	r7, r3, pc, ror #4
     f18:	706d6574 	rsbvc	r6, sp, r4, ror r5
     f1c:	646c6f00 	strbtvs	r6, [ip], #-3840	; 0xf00
     f20:	6570735f 	ldrbvs	r7, [r0, #-863]!	; 0x35f
     f24:	41006465 	tstmi	r0, r5, ror #8
     f28:	732f5050 	teqvc	pc, #80	; 0x50
     f2c:	4d2f6372 	stcmi	3, cr6, [pc, #-456]!	; d6c <__Stack_Size+0x96c>
     f30:	726f746f 	rsbvc	r7, pc, #1862270976	; 0x6f000000
     f34:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
     f38:	2e6c6f72 	mcrcs	15, 3, r6, cr12, cr2, {3}
     f3c:	4c460063 	mcrrmi	0, 6, r0, r6, cr3
     f40:	5f485341 	svcpl	0x00485341
     f44:	6f435449 	svcvs	0x00435449
     f48:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     f4c:	50525700 	subspl	r5, r2, r0, lsl #14
     f50:	61445f32 	cmpvs	r4, r2, lsr pc
     f54:	46006174 			; <UNDEFINED> instruction: 0x46006174
     f58:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     f5c:	6172455f 	cmnvs	r2, pc, asr r5
     f60:	704f6573 	subvc	r6, pc, r3, ror r5	; <UNPREDICTABLE>
     f64:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     f68:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
     f6c:	65720073 	ldrbvs	r0, [r2, #-115]!	; 0x73
     f70:	756f6461 	strbvc	r6, [pc, #-1121]!	; b17 <__Stack_Size+0x717>
     f74:	61747374 	cmnvs	r4, r4, ror r3
     f78:	00737574 	rsbseq	r7, r3, r4, ror r5
     f7c:	53414c46 	movtpl	r4, #7238	; 0x1c46
     f80:	52455f48 	subpl	r5, r5, #72, 30	; 0x120
     f84:	5f524f52 	svcpl	0x00524f52
     f88:	00505257 	subseq	r5, r0, r7, asr r2
     f8c:	53414c46 	movtpl	r4, #7238	; 0x1c46
     f90:	72455f48 	subvc	r5, r5, #72, 30	; 0x120
     f94:	50657361 	rsbpl	r7, r5, r1, ror #6
     f98:	00656761 	rsbeq	r6, r5, r1, ror #14
     f9c:	53414c46 	movtpl	r4, #7238	; 0x1c46
     fa0:	614c5f48 	cmpvs	ip, r8, asr #30
     fa4:	636e6574 	cmnvs	lr, #116, 10	; 0x1d000000
     fa8:	4c460079 	mcrrmi	0, 7, r0, r6, cr9
     fac:	5f485341 	svcpl	0x00485341
     fb0:	50746547 	rsbspl	r6, r4, r7, asr #10
     fb4:	65666572 	strbvs	r6, [r6, #-1394]!	; 0x572
     fb8:	42686374 	rsbmi	r6, r8, #116, 6	; 0xd0000001
     fbc:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
     fc0:	61745372 	cmnvs	r4, r2, ror r3
     fc4:	00737574 	rsbseq	r7, r3, r4, ror r5
     fc8:	616c6564 	cmnvs	ip, r4, ror #10
     fcc:	4c460079 	mcrrmi	0, 7, r0, r6, cr9
     fd0:	5f485341 	svcpl	0x00485341
     fd4:	66657250 			; <UNDEFINED> instruction: 0x66657250
     fd8:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
     fdc:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     fe0:	57007265 	strpl	r7, [r0, -r5, ror #4]
     fe4:	00525052 	subseq	r5, r2, r2, asr r0
     fe8:	53414c46 	movtpl	r4, #7238	; 0x1c46
     fec:	6e555f48 	cdpvs	15, 5, cr5, cr5, cr8, {2}
     ff0:	6b636f6c 	blvs	18dcda8 <__Stack_Size+0x18dc9a8>
     ff4:	414c4600 	cmpmi	ip, r0, lsl #12
     ff8:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 7ad <__Stack_Size+0x3ad>
     ffc:	65736172 	ldrbvs	r6, [r3, #-370]!	; 0x172
    1000:	506c6c41 	rsbpl	r6, ip, r1, asr #24
    1004:	73656761 	cmnvc	r5, #25427968	; 0x1840000
    1008:	414c4600 	cmpmi	ip, r0, lsl #12
    100c:	535f4853 	cmppl	pc, #5439488	; 0x530000
    1010:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1014:	654e0073 	strbvs	r0, [lr, #-115]	; 0x73
    1018:	61745377 	cmnvs	r4, r7, ror r3
    101c:	57006574 	smlsdxpl	r0, r4, r5, r6
    1020:	00305052 	eorseq	r5, r0, r2, asr r0
    1024:	31505257 	cmpcc	r0, r7, asr r2
    1028:	50525700 	subspl	r5, r2, r0, lsl #14
    102c:	52570032 	subspl	r0, r7, #50	; 0x32
    1030:	46003350 			; <UNDEFINED> instruction: 0x46003350
    1034:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1038:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    103c:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    1040:	6f725065 	svcvs	0x00725065
    1044:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
    1048:	4f6e6f69 	svcmi	0x006e6f69
    104c:	6f697470 	svcvs	0x00697470
    1050:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    1054:	504f0065 	subpl	r0, pc, r5, rrx
    1058:	59454b54 	stmdbpl	r5, {r2, r4, r6, r8, r9, fp, lr}^
    105c:	4c460052 	mcrrmi	0, 5, r0, r6, cr2
    1060:	5f485341 	svcpl	0x00485341
    1064:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    1068:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    106c:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1070:	6f436574 	svcvs	0x00436574
    1074:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1078:	5f424f00 	svcpl	0x00424f00
    107c:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    1080:	414c4600 	cmpmi	ip, r0, lsl #12
    1084:	525f4853 	subspl	r4, pc, #5439488	; 0x530000
    1088:	4f646165 	svcmi	0x00646165
    108c:	72507475 	subsvc	r7, r0, #1962934272	; 0x75000000
    1090:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
    1094:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1098:	616c6600 	cmnvs	ip, r0, lsl #12
    109c:	74736873 	ldrbtvc	r6, [r3], #-2163	; 0x873
    10a0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    10a4:	74696200 	strbtvc	r6, [r9], #-512	; 0x200
    10a8:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    10ac:	50007375 	andpl	r7, r0, r5, ror r3
    10b0:	5f656761 	svcpl	0x00656761
    10b4:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    10b8:	00737365 	rsbseq	r7, r3, r5, ror #6
    10bc:	53414c46 	movtpl	r4, #7238	; 0x1c46
    10c0:	52455f48 	subpl	r5, r5, #72, 30	; 0x120
    10c4:	5f524f52 	svcpl	0x00524f52
    10c8:	46004750 			; <UNDEFINED> instruction: 0x46004750
    10cc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    10d0:	636f4c5f 	cmnvs	pc, #24320	; 0x5f00
    10d4:	5257006b 	subspl	r0, r7, #107	; 0x6b
    10d8:	445f3350 	ldrbmi	r3, [pc], #-848	; 10e0 <__Stack_Size+0xce0>
    10dc:	00617461 	rsbeq	r7, r1, r1, ror #8
    10e0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    10e4:	30316632 	eorscc	r6, r1, r2, lsr r6
    10e8:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    10ec:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    10f0:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    10f4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    10f8:	5f783031 	svcpl	0x00783031
    10fc:	73616c66 	cmnvc	r1, #26112	; 0x6600
    1100:	00632e68 	rsbeq	r2, r3, r8, ror #28
    1104:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1108:	65475f48 	strbvs	r5, [r7, #-3912]	; 0xf48
    110c:	616c4674 	smcvs	50276	; 0xc464
    1110:	61745367 	cmnvs	r4, r7, ror #6
    1114:	00737574 	rsbseq	r7, r3, r4, ror r5
    1118:	53414c46 	movtpl	r4, #7238	; 0x1c46
    111c:	6c435f48 	mcrrvs	15, 4, r5, r3, cr8
    1120:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    1124:	0067616c 	rsbeq	r6, r7, ip, ror #2
    1128:	53414c46 	movtpl	r4, #7238	; 0x1c46
    112c:	4f435f48 	svcmi	0x00435f48
    1130:	454c504d 	strbmi	r5, [ip, #-77]	; 0x4d
    1134:	46004554 			; <UNDEFINED> instruction: 0x46004554
    1138:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    113c:	5355425f 	cmppl	r5, #-268435451	; 0xf0000005
    1140:	52570059 	subspl	r0, r7, #89	; 0x59
    1144:	445f3150 	ldrbmi	r3, [pc], #-336	; 114c <__Stack_Size+0xd4c>
    1148:	00617461 	rsbeq	r7, r1, r1, ror #8
    114c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1150:	49545f48 	ldmdbmi	r4, {r3, r6, r8, r9, sl, fp, ip, lr}^
    1154:	554f454d 	strbpl	r4, [pc, #-1357]	; c0f <__Stack_Size+0x80f>
    1158:	69540054 	ldmdbvs	r4, {r2, r4, r6}^
    115c:	756f656d 	strbvc	r6, [pc, #-1389]!	; bf7 <__Stack_Size+0x7f7>
    1160:	4c460074 	mcrrmi	0, 7, r0, r6, cr4
    1164:	5f485341 	svcpl	0x00485341
    1168:	52746547 	rsbspl	r6, r4, #297795584	; 0x11c00000
    116c:	4f646165 	svcmi	0x00646165
    1170:	72507475 	subsvc	r7, r0, #1962934272	; 0x75000000
    1174:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
    1178:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    117c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1180:	4f007375 	svcmi	0x00007375
    1184:	54535f42 	ldrbpl	r5, [r3], #-3906	; 0xf42
    1188:	00594244 	subseq	r4, r9, r4, asr #4
    118c:	30505257 	subscc	r5, r0, r7, asr r2
    1190:	7461445f 	strbtvc	r4, [r1], #-1119	; 0x45f
    1194:	4c460061 	mcrrmi	0, 6, r0, r6, cr1
    1198:	5f485341 	svcpl	0x00485341
    119c:	666c6148 	strbtvs	r6, [ip], -r8, asr #2
    11a0:	6c637943 	stclvs	9, cr7, [r3], #-268	; 0xfffffef4
    11a4:	63634165 	cmnvs	r3, #1073741849	; 0x40000019
    11a8:	00737365 	rsbseq	r7, r3, r5, ror #6
    11ac:	53414c46 	movtpl	r4, #7238	; 0x1c46
    11b0:	65475f48 	strbvs	r5, [r7, #-3912]	; 0xf48
    11b4:	61745374 	cmnvs	r4, r4, ror r3
    11b8:	00737574 	rsbseq	r7, r3, r4, ror r5
    11bc:	545f424f 	ldrbpl	r4, [pc], #-591	; 11c4 <__Stack_Size+0xdc4>
    11c0:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    11c4:	46006665 	strmi	r6, [r0], -r5, ror #12
    11c8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    11cc:	6c61485f 	stclvs	8, cr4, [r1], #-380	; 0xfffffe84
    11d0:	63794366 	cmnvs	r9, #-1744830463	; 0x98000001
    11d4:	6341656c 	movtvs	r6, #5484	; 0x156c
    11d8:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    11dc:	00646d43 	rsbeq	r6, r4, r3, asr #26
    11e0:	53414c46 	movtpl	r4, #7238	; 0x1c46
    11e4:	72505f48 	subsvc	r5, r0, #72, 30	; 0x120
    11e8:	6172676f 	cmnvs	r2, pc, ror #14
    11ec:	74704f6d 	ldrbtvc	r4, [r0], #-3949	; 0xf6d
    11f0:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    11f4:	44657479 	strbtmi	r7, [r5], #-1145	; 0x479
    11f8:	00617461 	rsbeq	r7, r1, r1, ror #8
    11fc:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1200:	65475f48 	strbvs	r5, [r7, #-3912]	; 0xf48
    1204:	65735574 	ldrbvs	r5, [r3, #-1396]!	; 0x574
    1208:	74704f72 	ldrbtvc	r4, [r0], #-3954	; 0xf72
    120c:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    1210:	00657479 	rsbeq	r7, r5, r9, ror r4
    1214:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1218:	72505f48 	subsvc	r5, r0, #72, 30	; 0x120
    121c:	6172676f 	cmnvs	r2, pc, ror #14
    1220:	6c61486d 	stclvs	8, cr4, [r1], #-436	; 0xfffffe4c
    1224:	726f5766 	rsbvc	r5, pc, #26738688	; 0x1980000
    1228:	4c460064 	mcrrmi	0, 6, r0, r6, cr4
    122c:	5f485341 	svcpl	0x00485341
    1230:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    1234:	414c4600 	cmpmi	ip, r0, lsl #12
    1238:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 9ed <__Stack_Size+0x5ed>
    123c:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
    1240:	69725765 	ldmdbvs	r2!, {r0, r2, r5, r6, r8, r9, sl, ip, lr}^
    1244:	72506574 	subsvc	r6, r0, #116, 10	; 0x1d000000
    1248:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
    124c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1250:	45535500 	ldrbmi	r5, [r3, #-1280]	; 0x500
    1254:	61440052 	qdaddvs	r0, r2, r4
    1258:	00306174 	eorseq	r6, r0, r4, ror r1
    125c:	61746144 	cmnvs	r4, r4, asr #2
    1260:	4c460031 	mcrrmi	0, 3, r0, r6, cr1
    1264:	5f485341 	svcpl	0x00485341
    1268:	65676150 	strbvs	r6, [r7, #-336]!	; 0x150
    126c:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    1270:	5f485341 	svcpl	0x00485341
    1274:	46005449 	strmi	r5, [r0], -r9, asr #8
    1278:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    127c:	6f72505f 	svcvs	0x0072505f
    1280:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
    1284:	64726f57 	ldrbtvs	r6, [r2], #-3927	; 0xf57
    1288:	53455200 	movtpl	r5, #20992	; 0x5200
    128c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    1290:	4c460044 	mcrrmi	0, 4, r0, r6, cr4
    1294:	5f485341 	svcpl	0x00485341
    1298:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    129c:	00666544 	rsbeq	r6, r6, r4, asr #10
    12a0:	53414c46 	movtpl	r4, #7238	; 0x1c46
    12a4:	61575f48 	cmpvs	r7, r8, asr #30
    12a8:	6f467469 	svcvs	0x00467469
    12ac:	73614c72 	cmnvc	r1, #29184	; 0x7200
    12b0:	65704f74 	ldrbvs	r4, [r0, #-3956]!	; 0xf74
    12b4:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    12b8:	4f006e6f 	svcmi	0x00006e6f
    12bc:	54535f42 	ldrbpl	r5, [r3], #-3906	; 0xf42
    12c0:	7000504f 	andvc	r5, r0, pc, asr #32
    12c4:	6f706e69 	svcvs	0x00706e69
    12c8:	69420073 	stmdbvs	r2, {r0, r1, r4, r5, r6}^
    12cc:	45535f74 	ldrbmi	r5, [r3, #-3956]	; 0xf74
    12d0:	50470054 	subpl	r0, r7, r4, asr r0
    12d4:	525f4f49 	subspl	r4, pc, #292	; 0x124
    12d8:	4f646165 	svcmi	0x00646165
    12dc:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    12e0:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
    12e4:	50470061 	subpl	r0, r7, r1, rrx
    12e8:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 3a7 <_Minimum_Stack_Size+0x2a7>
    12ec:	746e6576 	strbtvc	r6, [lr], #-1398	; 0x576
    12f0:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    12f4:	6d437475 	cfstrdvs	mvd7, [r3, #-468]	; 0xfffffe2c
    12f8:	69420064 	stmdbvs	r2, {r2, r5, r6}^
    12fc:	6c615674 	stclvs	6, cr5, [r1], #-464	; 0xfffffe30
    1300:	74694200 	strbtvc	r4, [r9], #-512	; 0x200
    1304:	5345525f 	movtpl	r5, #21087	; 0x525f
    1308:	47005445 	strmi	r5, [r0, -r5, asr #8]
    130c:	5f4f4950 	svcpl	0x004f4950
    1310:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    1314:	74694265 	strbtvc	r4, [r9], #-613	; 0x265
    1318:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
    131c:	00524349 	subseq	r4, r2, r9, asr #6
    1320:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1324:	30316632 	eorscc	r6, r1, r2, lsr r6
    1328:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    132c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1330:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    1334:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1338:	5f783031 	svcpl	0x00783031
    133c:	6f697067 	svcvs	0x00697067
    1340:	7000632e 	andvc	r6, r0, lr, lsr #6
    1344:	616d6e69 	cmnvs	sp, r9, ror #28
    1348:	47006b73 	smlsdxmi	r0, r3, fp, r6
    134c:	5f4f4950 	svcpl	0x004f4950
    1350:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1354:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1358:	47006563 	strmi	r6, [r0, -r3, ror #10]
    135c:	5f4f4950 	svcpl	0x004f4950
    1360:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1364:	47007469 	strmi	r7, [r0, -r9, ror #8]
    1368:	5f4f4950 	svcpl	0x004f4950
    136c:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    1370:	74754f74 	ldrbtvc	r4, [r5], #-3956	; 0xf74
    1374:	43747570 	cmnmi	r4, #112, 10	; 0x1c000000
    1378:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    137c:	50470067 	subpl	r0, r7, r7, rrx
    1380:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1384:	70616d65 	rsbvc	r6, r1, r5, ror #26
    1388:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    138c:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xf4f
    1390:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
    1394:	44747570 	ldrbtmi	r7, [r4], #-1392	; 0x570
    1398:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
    139c:	74007469 	strvc	r7, [r0], #-1129	; 0x469
    13a0:	6572706d 	ldrbvs	r7, [r2, #-109]!	; 0x6d
    13a4:	6f500067 	svcvs	0x00500067
    13a8:	61567472 	cmpvs	r6, r2, ror r4
    13ac:	7563006c 	strbvc	r0, [r3, #-108]!	; 0x6c
    13b0:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    13b4:	646f6d74 	strbtvs	r6, [pc], #-3444	; 13bc <__Stack_Size+0xfbc>
    13b8:	50470065 	subpl	r0, r7, r5, rrx
    13bc:	505f4f49 	subspl	r4, pc, r9, asr #30
    13c0:	6f536e69 	svcvs	0x00536e69
    13c4:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    13c8:	43435200 	movtmi	r5, #12800	; 0x3200
    13cc:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    13d0:	72655032 	rsbvc	r5, r5, #50	; 0x32
    13d4:	52687069 	rsbpl	r7, r8, #105	; 0x69
    13d8:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
    13dc:	00646d43 	rsbeq	r6, r4, r3, asr #26
    13e0:	4f495047 	svcmi	0x00495047
    13e4:	6165525f 	cmnvs	r5, pc, asr r2
    13e8:	706e4964 	rsbvc	r4, lr, r4, ror #18
    13ec:	61447475 	hvcvs	18245	; 0x4745
    13f0:	74006174 	strvc	r6, [r0], #-372	; 0x174
    13f4:	616d706d 	cmnvs	sp, sp, rrx
    13f8:	47006b73 	smlsdxmi	r0, r3, fp, r6
    13fc:	5f4f4950 	svcpl	0x004f4950
    1400:	4c6e6950 	stclmi	9, cr6, [lr], #-320	; 0xfffffec0
    1404:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    1408:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    140c:	75630067 	strbvc	r0, [r3, #-103]!	; 0x67
    1410:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1414:	6e697074 	mcrvs	0, 3, r7, cr9, cr4, {3}
    1418:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    141c:	72575f4f 	subsvc	r5, r7, #316	; 0x13c
    1420:	00657469 	rsbeq	r7, r5, r9, ror #8
    1424:	31706d74 	cmncc	r0, r4, ror sp
    1428:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    142c:	58455f4f 	stmdapl	r5, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1430:	694c4954 	stmdbvs	ip, {r2, r4, r6, r8, fp, lr}^
    1434:	6f43656e 	svcvs	0x0043656e
    1438:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    143c:	49464100 	stmdbmi	r6, {r8, lr}^
    1440:	79545f4f 	ldmdbvc	r4, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1444:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    1448:	69420066 	stmdbvs	r2, {r1, r2, r5, r6}^
    144c:	74634174 	strbtvc	r4, [r3], #-372	; 0x174
    1450:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1454:	5250414d 	subspl	r4, r0, #1073741843	; 0x40000013
    1458:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    145c:	4700784f 	strmi	r7, [r0, -pc, asr #16]
    1460:	5f4f4950 	svcpl	0x004f4950
    1464:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    1468:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    146c:	45007463 	strmi	r7, [r0, #-1123]	; 0x463
    1470:	00524356 	subseq	r4, r2, r6, asr r3
    1474:	4f495047 	svcmi	0x00495047
    1478:	6165525f 	cmnvs	r5, pc, asr r2
    147c:	74754f64 	ldrbtvc	r4, [r5], #-3940	; 0xf64
    1480:	44747570 	ldrbtmi	r7, [r4], #-1392	; 0x570
    1484:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
    1488:	47007469 	strmi	r7, [r0, -r9, ror #8]
    148c:	5f4f4950 	svcpl	0x004f4950
    1490:	4f494641 	svcmi	0x00494641
    1494:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1498:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    149c:	00524241 	subseq	r4, r2, r1, asr #4
    14a0:	4349564e 	movtmi	r5, #38478	; 0x964e
    14a4:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    14a8:	52497261 	subpl	r7, r9, #268435462	; 0x10000006
    14ac:	61684351 	cmnvs	r8, r1, asr r3
    14b0:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    14b4:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    14b8:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    14bc:	4e007469 	cdpmi	4, 0, cr7, cr0, cr9, {3}
    14c0:	5f434956 	svcpl	0x00434956
    14c4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    14c8:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    14cc:	4e007463 	cdpmi	4, 0, cr7, cr0, cr3, {3}
    14d0:	5f434956 	svcpl	0x00434956
    14d4:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    14d8:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
    14dc:	6550746e 	ldrbvs	r7, [r0, #-1134]	; 0x46e
    14e0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    14e4:	51524967 	cmppl	r2, r7, ror #18
    14e8:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    14ec:	006c656e 	rsbeq	r6, ip, lr, ror #10
    14f0:	4349564e 	movtmi	r5, #38478	; 0x964e
    14f4:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    14f8:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
    14fc:	64644174 	strbtvs	r4, [r4], #-372	; 0x174
    1500:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    1504:	73795300 	cmnvc	r9, #0, 6
    1508:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    150c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1510:	75537265 	ldrbvc	r7, [r3, #-613]	; 0x265
    1514:	69725062 	ldmdbvs	r2!, {r1, r5, r6, ip, lr}^
    1518:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
    151c:	564e0079 			; <UNDEFINED> instruction: 0x564e0079
    1520:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1524:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    1528:	53414d49 	movtpl	r4, #7497	; 0x1d49
    152c:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    1530:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1534:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    1538:	53657461 	cmnpl	r5, #1627389952	; 0x61000000
    153c:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    1540:	7365526d 	cmnvc	r5, #-805306362	; 0xd0000006
    1544:	74007465 	strvc	r7, [r0], #-1125	; 0x465
    1548:	7270706d 	rsbsvc	r7, r0, #109	; 0x6d
    154c:	564e0065 	strbpl	r0, [lr], -r5, rrx
    1550:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    1554:	54455345 	strbpl	r5, [r5], #-837	; 0x345
    1558:	4d495250 	sfmmi	f5, 2, [r9, #-320]	; 0xfffffec0
    155c:	004b5341 	subeq	r5, fp, r1, asr #6
    1560:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
    1564:	64646174 	strbtvs	r6, [r4], #-372	; 0x174
    1568:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    156c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1570:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1574:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    1578:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    157c:	5072656c 	rsbspl	r6, r2, ip, ror #10
    1580:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    1584:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    1588:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    158c:	5f5f0067 	svcpl	0x005f0067
    1590:	42746547 	rsbsmi	r6, r4, #297795584	; 0x11c00000
    1594:	50455341 	subpl	r5, r5, r1, asr #6
    1598:	73004952 	movwvc	r4, #2386	; 0x952
    159c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    15a0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    15a4:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    15a8:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    15ac:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
    15b0:	31663233 	cmncc	r6, r3, lsr r2
    15b4:	6e5f7830 	mrcvs	8, 2, r7, cr15, cr0, {1}
    15b8:	2e636976 	mcrcs	9, 3, r6, cr3, cr6, {3}
    15bc:	564e0063 	strbpl	r0, [lr], -r3, rrx
    15c0:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    15c4:	50437465 	subpl	r7, r3, r5, ror #8
    15c8:	00444955 	subeq	r4, r4, r5, asr r9
    15cc:	4349564e 	movtmi	r5, #38478	; 0x964e
    15d0:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
    15d4:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
    15d8:	6f724779 	svcvs	0x00724779
    15dc:	4e007075 	mcrmi	0, 0, r7, cr0, cr5, {3}
    15e0:	5f434956 	svcpl	0x00434956
    15e4:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    15e8:	55414654 	strbpl	r4, [r1, #-1620]	; 0x654
    15ec:	414d544c 	cmpmi	sp, ip, asr #8
    15f0:	4e004b53 	mcrmi	11, 0, r4, cr0, cr3, {2}
    15f4:	5f434956 	svcpl	0x00434956
    15f8:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    15fc:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
    1600:	6341746e 	movtvs	r7, #5230	; 0x146e
    1604:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    1608:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    160c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1610:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    1614:	61486d65 	cmpvs	r8, r5, ror #26
    1618:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    161c:	43490072 	movtmi	r0, #36978	; 0x9072
    1620:	52005253 	andpl	r5, r0, #805306373	; 0x30000005
    1624:	56524553 			; <UNDEFINED> instruction: 0x56524553
    1628:	00314445 	eorseq	r4, r1, r5, asr #8
    162c:	45535f5f 	ldrbmi	r5, [r3, #-3935]	; 0xf5f
    1630:	55414654 	strbpl	r4, [r1, #-1620]	; 0x654
    1634:	414d544c 	cmpmi	sp, ip, asr #8
    1638:	4e004b53 	mcrmi	11, 0, r4, cr0, cr3, {2}
    163c:	5f434956 	svcpl	0x00434956
    1640:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0x547
    1644:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
    1648:	65726f43 	ldrbvs	r6, [r2, #-3907]!	; 0xf43
    164c:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
    1650:	564e0074 			; <UNDEFINED> instruction: 0x564e0074
    1654:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1658:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    165c:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    1660:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1664:	4172656c 	cmnmi	r2, ip, ror #10
    1668:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    166c:	74694265 	strbtvc	r4, [r9], #-613	; 0x265
    1670:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1674:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
    1678:	5f434956 	svcpl	0x00434956
    167c:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    1680:	43495250 	movtmi	r5, #37456	; 0x9250
    1684:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    1688:	46420047 	strbmi	r0, [r2], -r7, asr #32
    168c:	4e005241 	cdpmi	2, 0, cr5, cr0, cr1, {2}
    1690:	5f434956 	svcpl	0x00434956
    1694:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1698:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    169c:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    16a0:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    16a4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    16a8:	00746942 	rsbseq	r6, r4, r2, asr #18
    16ac:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    16b0:	4300736f 	movwmi	r7, #879	; 0x36f
    16b4:	00525346 	subseq	r5, r2, r6, asr #6
    16b8:	4349564e 	movtmi	r5, #38478	; 0x964e
    16bc:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    16c0:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    16c4:	61486d65 	cmpvs	r8, r5, ror #26
    16c8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    16cc:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    16d0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    16d4:	00746942 	rsbseq	r6, r4, r2, asr #18
    16d8:	43524941 	cmpmi	r2, #1064960	; 0x104000
    16dc:	43490052 	movtmi	r0, #36946	; 0x9052
    16e0:	5f005250 	svcpl	0x00005250
    16e4:	5341425f 	movtpl	r4, #4703	; 0x125f
    16e8:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
    16ec:	464e4f43 	strbmi	r4, [lr], -r3, asr #30
    16f0:	53004749 	movwpl	r4, #1865	; 0x749
    16f4:	00525048 	subseq	r5, r2, r8, asr #32
    16f8:	53434853 	movtpl	r4, #14419	; 0x3853
    16fc:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    1700:	545f4349 	ldrbpl	r4, [pc], #-841	; 1708 <__Stack_Size+0x1308>
    1704:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    1708:	4e006665 	cfmadd32mi	mvax3, mvfx6, mvfx0, mvfx5
    170c:	5f434956 	svcpl	0x00434956
    1710:	42746547 	rsbsmi	r6, r4, #297795584	; 0x11c00000
    1714:	50455341 	subpl	r5, r5, r1, asr #6
    1718:	5f004952 	svcpl	0x00004952
    171c:	5345525f 	movtpl	r5, #21087	; 0x525f
    1720:	41465445 	cmpmi	r6, r5, asr #8
    1724:	4d544c55 	ldclmi	12, cr4, [r4, #-340]	; 0xfffffeac
    1728:	004b5341 	subeq	r5, fp, r1, asr #6
    172c:	41464d4d 	cmpmi	r6, sp, asr #26
    1730:	6d740052 	ldclvs	0, cr0, [r4, #-328]!	; 0xfffffeb8
    1734:	62757370 	rsbsvs	r7, r5, #112, 6	; 0xc0000001
    1738:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    173c:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1740:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    1744:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1748:	4372656c 	cmnmi	r2, #108, 10	; 0x1b000000
    174c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1750:	564e0067 	strbpl	r0, [lr], -r7, rrx
    1754:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1758:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    175c:	43504c6d 	cmpmi	r0, #27904	; 0x6d00
    1760:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1764:	664f0067 	strbvs	r0, [pc], -r7, rrx
    1768:	74657366 	strbtvc	r7, [r5], #-870	; 0x366
    176c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1770:	74535f43 	ldrbvc	r5, [r3], #-3907	; 0xf43
    1774:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    1778:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    177c:	45434900 	strbmi	r4, [r3, #-2304]	; 0x900
    1780:	6d740052 	ldclvs	0, cr0, [r4, #-328]!	; 0xfffffeb8
    1784:	69727070 	ldmdbvs	r2!, {r4, r5, r6, ip, sp, lr}^
    1788:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
    178c:	54560079 	ldrbpl	r0, [r6], #-121	; 0x79
    1790:	4900524f 	stmdbmi	r0, {r0, r1, r2, r3, r6, r9, ip, lr}
    1794:	00525053 	subseq	r5, r2, r3, asr r0
    1798:	52534644 	subspl	r4, r3, #68, 12	; 0x4400000
    179c:	53464800 	movtpl	r4, #26624	; 0x6800
    17a0:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    17a4:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    17a8:	41465445 	cmpmi	r6, r5, asr #8
    17ac:	4d544c55 	ldclmi	12, cr4, [r4, #-340]	; 0xfffffeac
    17b0:	004b5341 	subeq	r5, fp, r1, asr #6
    17b4:	52534641 	subspl	r4, r3, #68157440	; 0x4100000
    17b8:	45534900 	ldrbmi	r4, [r3, #-2304]	; 0x900
    17bc:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    17c0:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    17c4:	61467465 	cmpvs	r6, r5, ror #8
    17c8:	48746c75 	ldmdami	r4!, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
    17cc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    17d0:	6f537265 	svcvs	0x00537265
    17d4:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    17d8:	43530073 	cmpmi	r3, #115	; 0x73
    17dc:	79545f42 	ldmdbvc	r4, {r1, r6, r8, r9, sl, fp, ip, lr}^
    17e0:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    17e4:	6d740066 	ldclvs	0, cr0, [r4, #-408]!	; 0xfffffe68
    17e8:	4e003270 	mcrmi	2, 0, r3, cr0, cr0, {3}
    17ec:	5f434956 	svcpl	0x00434956
    17f0:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    17f4:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    17f8:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    17fc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1800:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    1804:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1808:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    180c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1810:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1814:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    1818:	53726165 	cmnpl	r2, #1073741849	; 0x40000019
    181c:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    1820:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    1824:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1828:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    182c:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1830:	76007469 	strvc	r7, [r0], -r9, ror #8
    1834:	32336375 	eorscc	r6, r3, #-738197503	; 0xd4000001
    1838:	75616600 	strbvc	r6, [r1, #-1536]!	; 0x600
    183c:	6f73746c 	svcvs	0x0073746c
    1840:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    1844:	79530073 	ldmdbvc	r3, {r0, r1, r4, r5, r6}^
    1848:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    184c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1850:	5072656c 	rsbspl	r6, r2, ip, ror #10
    1854:	6d656572 	cfstr64vs	mvdx6, [r5, #-456]!	; 0xfffffe38
    1858:	6f697470 	svcvs	0x00697470
    185c:	6972506e 	ldmdbvs	r2!, {r1, r2, r3, r5, r6, ip, lr}^
    1860:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
    1864:	564e0079 			; <UNDEFINED> instruction: 0x564e0079
    1868:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    186c:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    1870:	61684351 	cmnvs	r8, r1, asr r3
    1874:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    1878:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    187c:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1880:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    1884:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1888:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    188c:	43535f43 	cmpmi	r3, #268	; 0x10c
    1890:	49654442 	stmdbmi	r5!, {r1, r6, sl, lr}^
    1894:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1898:	5077654e 	rsbspl	r6, r7, lr, asr #10
    189c:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    18a0:	00797469 	rsbseq	r7, r9, r9, ror #8
    18a4:	4349564e 	movtmi	r5, #38478	; 0x964e
    18a8:	6365565f 	cmnvs	r5, #99614720	; 0x5f00000
    18ac:	62615474 	rsbvs	r5, r1, #116, 8	; 0x74000000
    18b0:	74636100 	strbtvc	r6, [r3], #-256	; 0x100
    18b4:	69657669 	stmdbvs	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^
    18b8:	74737172 	ldrbtvc	r7, [r3], #-370	; 0x172
    18bc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    18c0:	535f5f00 	cmppl	pc, #0, 30
    18c4:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    18c8:	53414d49 	movtpl	r4, #7497	; 0x1d49
    18cc:	6168004b 	cmnvs	r8, fp, asr #32
    18d0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    18d4:	73616d72 	cmnvc	r1, #7296	; 0x1c80
    18d8:	5f5f006b 	svcpl	0x005f006b
    18dc:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    18e0:	49525054 	ldmdbmi	r2, {r2, r4, r6, ip, lr}^
    18e4:	4b53414d 	blmi	14d1e20 <__Stack_Size+0x14d1a20>
    18e8:	776f4c00 	strbvc	r4, [pc, -r0, lsl #24]!
    18ec:	65776f50 	ldrbvs	r6, [r7, #-3920]!	; 0xf50
    18f0:	646f4d72 	strbtvs	r4, [pc], #-3442	; 18f8 <__Stack_Size+0x14f8>
    18f4:	564e0065 	strbpl	r0, [lr], -r5, rrx
    18f8:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    18fc:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    1900:	61684351 	cmnvs	r8, r1, asr r3
    1904:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    1908:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    190c:	69426576 	stmdbvs	r2, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
    1910:	61745374 	cmnvs	r4, r4, ror r3
    1914:	00737574 	rsbseq	r7, r3, r4, ror r5
    1918:	4349564e 	movtmi	r5, #38478	; 0x964e
    191c:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    1920:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1924:	646e6570 	strbtvs	r6, [lr], #-1392	; 0x570
    1928:	69676e69 	stmdbvs	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    192c:	74737172 	ldrbtvc	r7, [r3], #-370	; 0x172
    1930:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1934:	52575000 	subspl	r5, r7, #0
    1938:	746e455f 	strbtvc	r4, [lr], #-1375	; 0x55f
    193c:	54537265 	ldrbpl	r7, [r3], #-613	; 0x265
    1940:	42444e41 	submi	r4, r4, #1040	; 0x410
    1944:	646f4d59 	strbtvs	r4, [pc], #-3417	; 194c <__Stack_Size+0x154c>
    1948:	57500065 	ldrbpl	r0, [r0, -r5, rrx]
    194c:	6c435f52 	mcrrvs	15, 5, r5, r3, cr2
    1950:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    1954:	0067616c 	rsbeq	r6, r7, ip, ror #2
    1958:	5f525750 	svcpl	0x00525750
    195c:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1960:	50007469 	andpl	r7, r0, r9, ror #8
    1964:	525f5257 	subspl	r5, pc, #1879048197	; 0x70000005
    1968:	6c756765 	ldclvs	7, cr6, [r5], #-404	; 0xfffffe6c
    196c:	726f7461 	rsbvc	r7, pc, #1627389952	; 0x61000000
    1970:	52575000 	subspl	r5, r7, #0
    1974:	4456505f 	ldrbmi	r5, [r6], #-95	; 0x5f
    1978:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
    197c:	5750006c 	ldrbpl	r0, [r0, -ip, rrx]
    1980:	4c465f52 	mcrrmi	15, 5, r5, r6, cr2
    1984:	50004741 	andpl	r4, r0, r1, asr #14
    1988:	545f5257 	ldrbpl	r5, [pc], #-599	; 1990 <__Stack_Size+0x1590>
    198c:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    1990:	50006665 	andpl	r6, r0, r5, ror #12
    1994:	505f5257 	subspl	r5, pc, r7, asr r2	; <UNPREDICTABLE>
    1998:	6d434456 	cfstrdvs	mvd4, [r3, #-344]	; 0xfffffea8
    199c:	74730064 	ldrbtvc	r0, [r3], #-100	; 0x64
    19a0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    19a4:	5f783031 	svcpl	0x00783031
    19a8:	2f62696c 	svccs	0x0062696c
    19ac:	2f637273 	svccs	0x00637273
    19b0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    19b4:	30316632 	eorscc	r6, r1, r2, lsr r6
    19b8:	77705f78 			; <UNDEFINED> instruction: 0x77705f78
    19bc:	00632e72 	rsbeq	r2, r3, r2, ror lr
    19c0:	5f525750 	svcpl	0x00525750
    19c4:	4c445650 	mcrrmi	6, 5, r5, r4, cr0
    19c8:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
    19cc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    19d0:	50006769 	andpl	r6, r0, r9, ror #14
    19d4:	475f5257 			; <UNDEFINED> instruction: 0x475f5257
    19d8:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    19dc:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    19e0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    19e4:	575f5f00 	ldrbpl	r5, [pc, -r0, lsl #30]
    19e8:	5f004546 	svcpl	0x00004546
    19ec:	4946575f 	stmdbmi	r6, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    19f0:	52575000 	subspl	r5, r7, #0
    19f4:	746e455f 	strbtvc	r4, [lr], #-1375	; 0x55f
    19f8:	54537265 	ldrbpl	r7, [r3], #-613	; 0x265
    19fc:	6f4d504f 	svcvs	0x004d504f
    1a00:	52006564 	andpl	r6, r0, #100, 10	; 0x19000000
    1a04:	415f4343 	cmpmi	pc, r3, asr #6
    1a08:	50314250 	eorspl	r4, r1, r0, asr r2
    1a0c:	70697265 	rsbvc	r7, r9, r5, ror #4
    1a10:	73655268 	cmnvc	r5, #104, 4	; 0x80000006
    1a14:	6d437465 	cfstrdvs	mvd7, [r3, #-404]	; 0xfffffe6c
    1a18:	57500064 	ldrbpl	r0, [r0, -r4, rrx]
    1a1c:	54535f52 	ldrbpl	r5, [r3], #-3922	; 0xf52
    1a20:	6e45504f 	cdpvs	0, 4, cr5, cr5, cr15, {2}
    1a24:	00797274 	rsbseq	r7, r9, r4, ror r2
    1a28:	5f525750 	svcpl	0x00525750
    1a2c:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
    1a30:	69507055 	ldmdbvs	r0, {r0, r2, r4, r6, ip, sp, lr}^
    1a34:	646d436e 	strbtvs	r4, [sp], #-878	; 0x36e
    1a38:	43435200 	movtmi	r5, #12800	; 0x3200
    1a3c:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    1a40:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1a44:	42504100 	subsmi	r4, r0, #0, 2
    1a48:	54535231 	ldrbpl	r5, [r3], #-561	; 0x231
    1a4c:	43520052 	cmpmi	r2, #82	; 0x52
    1a50:	43485f43 	movtmi	r5, #36675	; 0x8f43
    1a54:	52004b4c 	andpl	r4, r0, #76, 22	; 0x13000
    1a58:	415f4343 	cmpmi	pc, r3, asr #6
    1a5c:	4c434344 	mcrrmi	3, 4, r4, r3, cr4
    1a60:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    1a64:	00676966 	rsbeq	r6, r7, r6, ror #18
    1a68:	5f434352 	svcpl	0x00434352
    1a6c:	61656c43 	cmnvs	r5, r3, asr #24
    1a70:	50544972 	subspl	r4, r4, r2, ror r9
    1a74:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1a78:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1a7c:	43520074 	cmpmi	r2, #116	; 0x74
    1a80:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    1a84:	43520045 	cmpmi	r2, #69	; 0x45
    1a88:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    1a8c:	53544974 	cmppl	r4, #116, 18	; 0x1d0000
    1a90:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1a94:	44420073 	strbmi	r0, [r2], #-115	; 0x73
    1a98:	52005243 	andpl	r5, r0, #805306372	; 0x30000004
    1a9c:	415f4343 	cmpmi	pc, r3, asr #6
    1aa0:	50324250 	eorspl	r4, r2, r0, asr r2
    1aa4:	70697265 	rsbvc	r7, r9, r5, ror #4
    1aa8:	43520068 	cmpmi	r2, #104	; 0x68
    1aac:	43505f43 	cmpmi	r0, #268	; 0x10c
    1ab0:	00324b4c 	eorseq	r4, r2, ip, asr #22
    1ab4:	5f434352 	svcpl	0x00434352
    1ab8:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1abc:	7954736b 	ldmdbvc	r4, {r0, r1, r3, r5, r6, r8, r9, ip, sp, lr}^
    1ac0:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    1ac4:	43520066 	cmpmi	r2, #102	; 0x66
    1ac8:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
    1acc:	6c754d4c 	ldclvs	13, cr4, [r5], #-304	; 0xfffffed0
    1ad0:	43435200 	movtmi	r5, #12800	; 0x3200
    1ad4:	4248415f 	submi	r4, r8, #-1073741801	; 0xc0000017
    1ad8:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    1adc:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
    1ae0:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    1ae4:	4300646d 	movwmi	r6, #1133	; 0x46d
    1ae8:	00524746 	subseq	r4, r2, r6, asr #14
    1aec:	4b4c4348 	blmi	1312814 <__Stack_Size+0x1312414>
    1af0:	6572465f 	ldrbvs	r4, [r2, #-1631]!	; 0x65f
    1af4:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    1af8:	41007963 	tstmi	r0, r3, ror #18
    1afc:	45314250 	ldrmi	r4, [r1, #-592]!	; 0x250
    1b00:	5200524e 	andpl	r5, r0, #-536870908	; 0xe0000004
    1b04:	4d5f4343 	ldclmi	3, cr4, [pc, #-268]	; 1a00 <__Stack_Size+0x1600>
    1b08:	6f434f43 	svcvs	0x00434f43
    1b0c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1b10:	43435200 	movtmi	r5, #12800	; 0x3200
    1b14:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    1b18:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    1b1c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1b20:	6c700065 	ldclvs	0, cr0, [r0], #-404	; 0xfffffe6c
    1b24:	6c756d6c 	ldclvs	13, cr6, [r5], #-432	; 0xfffffe50
    1b28:	4352006c 	cmpmi	r2, #108	; 0x6c
    1b2c:	53555f43 	cmppl	r5, #268	; 0x10c
    1b30:	4b4c4342 	blmi	1312840 <__Stack_Size+0x1312440>
    1b34:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1b38:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    1b3c:	4c5f4343 	mrrcmi	3, 4, r4, pc, cr3	; <UNPREDICTABLE>
    1b40:	6d434953 	stclvs	9, cr4, [r3, #-332]	; 0xfffffeb4
    1b44:	50410064 	subpl	r0, r1, r4, rrx
    1b48:	53523242 	cmppl	r2, #536870916	; 0x20000004
    1b4c:	52005254 	andpl	r5, r0, #84, 4	; 0x40000005
    1b50:	415f4343 	cmpmi	pc, r3, asr #6
    1b54:	50314250 	eorspl	r4, r1, r0, asr r2
    1b58:	70697265 	rsbvc	r7, r9, r5, ror #4
    1b5c:	6c700068 	ldclvs	0, cr0, [r0], #-416	; 0xfffffe60
    1b60:	756f736c 	strbvc	r7, [pc, #-876]!	; 17fc <__Stack_Size+0x13fc>
    1b64:	00656372 	rsbeq	r6, r5, r2, ror r3
    1b68:	45424841 	strbmi	r4, [r2, #-2113]	; 0x841
    1b6c:	7300524e 	movwvc	r5, #590	; 0x24e
    1b70:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1b74:	67657273 			; <UNDEFINED> instruction: 0x67657273
    1b78:	42504100 	subsmi	r4, r0, #0, 2
    1b7c:	524e4532 	subpl	r4, lr, #209715200	; 0xc800000
    1b80:	43435200 	movtmi	r5, #12800	; 0x3200
    1b84:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
    1b88:	5270756b 	rsbspl	r7, r0, #448790528	; 0x1ac00000
    1b8c:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
    1b90:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1b94:	5f434352 	svcpl	0x00434352
    1b98:	756a6441 	strbvc	r6, [sl, #-1089]!	; 0x441
    1b9c:	53487473 	movtpl	r7, #33907	; 0x8473
    1ba0:	6c614349 	stclvs	3, cr4, [r1], #-292	; 0xfffffedc
    1ba4:	61726269 	cmnvs	r2, r9, ror #4
    1ba8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1bac:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    1bb0:	44410065 	strbmi	r0, [r1], #-101	; 0x65
    1bb4:	4b4c4343 	blmi	13128c8 <__Stack_Size+0x13124c8>
    1bb8:	6572465f 	ldrbvs	r4, [r2, #-1631]!	; 0x65f
    1bbc:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    1bc0:	52007963 	andpl	r7, r0, #1622016	; 0x18c000
    1bc4:	465f4343 	ldrbmi	r4, [pc], -r3, asr #6
    1bc8:	0047414c 	subeq	r4, r7, ip, asr #2
    1bcc:	5f434352 	svcpl	0x00434352
    1bd0:	534c4c50 	movtpl	r4, #52304	; 0xcc50
    1bd4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1bd8:	43520065 	cmpmi	r2, #101	; 0x65
    1bdc:	54525f43 	ldrbpl	r5, [r2], #-3907	; 0xf43
    1be0:	4b4c4343 	blmi	13128f4 <__Stack_Size+0x13124f4>
    1be4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1be8:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    1bec:	555f4343 	ldrbpl	r4, [pc, #-835]	; 18b1 <__Stack_Size+0x14b1>
    1bf0:	4c434253 	sfmmi	f4, 2, [r3], {83}	; 0x53
    1bf4:	756f534b 	strbvc	r5, [pc, #-843]!	; 18b1 <__Stack_Size+0x14b1>
    1bf8:	00656372 	rsbeq	r6, r5, r2, ror r3
    1bfc:	5f434352 	svcpl	0x00434352
    1c00:	61656c43 	cmnvs	r5, r3, asr #24
    1c04:	616c4672 	smcvs	50274	; 0xc462
    1c08:	43520067 	cmpmi	r2, #103	; 0x67
    1c0c:	59535f43 	ldmdbpl	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1c10:	4b4c4353 	blmi	1312964 <__Stack_Size+0x1312564>
    1c14:	45534800 	ldrbmi	r4, [r3, #-2048]	; 0x800
    1c18:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1c1c:	53007375 	movwpl	r7, #885	; 0x375
    1c20:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
    1c24:	6f437055 	svcvs	0x00437055
    1c28:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
    1c2c:	59530072 	ldmdbpl	r3, {r1, r4, r5, r6}^
    1c30:	4b4c4353 	blmi	1312984 <__Stack_Size+0x1312584>
    1c34:	6572465f 	ldrbvs	r4, [r2, #-1631]!	; 0x65f
    1c38:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    1c3c:	52007963 	andpl	r7, r0, #1622016	; 0x18c000
    1c40:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    1c44:	6b636f6c 	blvs	18dd9fc <__Stack_Size+0x18dd5fc>
    1c48:	43500073 	cmpmi	r0, #115	; 0x73
    1c4c:	5f324b4c 	svcpl	0x00324b4c
    1c50:	71657246 	cmnvc	r5, r6, asr #4
    1c54:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    1c58:	43520079 	cmpmi	r2, #121	; 0x79
    1c5c:	54495f43 	strbpl	r5, [r9], #-3907	; 0xf43
    1c60:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1c64:	70006769 	andvc	r6, r0, r9, ror #14
    1c68:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    1c6c:	43435200 	movtmi	r5, #12800	; 0x3200
    1c70:	4553485f 	ldrbmi	r4, [r3, #-2143]	; 0x85f
    1c74:	43435200 	movtmi	r5, #12800	; 0x3200
    1c78:	5359535f 	cmppl	r9, #2080374785	; 0x7c000001
    1c7c:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    1c80:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1c84:	43500065 	cmpmi	r0, #101	; 0x65
    1c88:	5f314b4c 	svcpl	0x00314b4c
    1c8c:	71657246 	cmnvc	r5, r6, asr #4
    1c90:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    1c94:	43520079 	cmpmi	r2, #121	; 0x79
    1c98:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    1c9c:	6e6f4345 	cdpvs	3, 6, cr4, cr15, cr5, {2}
    1ca0:	00676966 	rsbeq	r6, r7, r6, ror #18
    1ca4:	41425041 	cmpmi	r2, r1, asr #32
    1ca8:	72504248 	subsvc	r4, r0, #72, 4	; 0x80000004
    1cac:	54637365 	strbtpl	r7, [r3], #-869	; 0x365
    1cb0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    1cb4:	43435200 	movtmi	r5, #12800	; 0x3200
    1cb8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1cbc:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1cc0:	7246736b 	subvc	r7, r6, #-1409286143	; 0xac000001
    1cc4:	73007165 	movwvc	r7, #357	; 0x165
    1cc8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1ccc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1cd0:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1cd4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1cd8:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
    1cdc:	31663233 	cmncc	r6, r3, lsr r2
    1ce0:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    1ce4:	632e6363 	teqvs	lr, #-1946157055	; 0x8c000001
    1ce8:	43435200 	movtmi	r5, #12800	; 0x3200
    1cec:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    1cf0:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    1cf4:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    1cf8:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    1cfc:	6b636f6c 	blvs	18ddab4 <__Stack_Size+0x18dd6b4>
    1d00:	75636553 	strbvc	r6, [r3, #-1363]!	; 0x553
    1d04:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1d08:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    1d0c:	6d436d65 	stclvs	13, cr6, [r3, #-404]	; 0xfffffe6c
    1d10:	43520064 	cmpmi	r2, #100	; 0x64
    1d14:	53485f43 	movtpl	r5, #36675	; 0x8f43
    1d18:	646d4349 	strbtvs	r4, [sp], #-841	; 0x349
    1d1c:	43435200 	movtmi	r5, #12800	; 0x3200
    1d20:	4f434d5f 	svcmi	0x00434d5f
    1d24:	43435200 	movtmi	r5, #12800	; 0x3200
    1d28:	0054495f 	subseq	r4, r4, pc, asr r9
    1d2c:	5f434352 	svcpl	0x00434352
    1d30:	50424841 	subpl	r4, r2, r1, asr #16
    1d34:	70697265 	rsbvc	r7, r9, r5, ror #4
    1d38:	44410068 	strbmi	r0, [r1], #-104	; 0x68
    1d3c:	65725043 	ldrbvs	r5, [r2, #-67]!	; 0x43
    1d40:	61546373 	cmpvs	r4, r3, ror r3
    1d44:	00656c62 	rsbeq	r6, r5, r2, ror #24
    1d48:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    1d4c:	5f6b6369 	svcpl	0x006b6369
    1d50:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1d54:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    1d58:	53007265 	movwpl	r7, #613	; 0x265
    1d5c:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    1d60:	545f6b63 	ldrbpl	r6, [pc], #-2915	; 1d68 <__Stack_Size+0x1968>
    1d64:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    1d68:	53006665 	movwpl	r6, #1637	; 0x665
    1d6c:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    1d70:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    1d74:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    1d78:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    1d7c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1d80:	73795300 	cmnvc	r9, #0, 6
    1d84:	6b636954 	blvs	18dc2dc <__Stack_Size+0x18dbedc>
    1d88:	414c465f 	cmpmi	ip, pc, asr r6
    1d8c:	41430047 	cmpmi	r3, r7, asr #32
    1d90:	0042494c 	subeq	r4, r2, ip, asr #18
    1d94:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1d98:	30316632 	eorscc	r6, r1, r2, lsr r6
    1d9c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1da0:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1da4:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    1da8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1dac:	5f783031 	svcpl	0x00783031
    1db0:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0x973
    1db4:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
    1db8:	54430063 	strbpl	r0, [r3], #-99	; 0x63
    1dbc:	53004c52 	movwpl	r4, #3154	; 0xc52
    1dc0:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    1dc4:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    1dc8:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    1dcc:	53007265 	movwpl	r7, #613	; 0x265
    1dd0:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    1dd4:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    1dd8:	6f534b4c 	svcvs	0x00534b4c
    1ddc:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    1de0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1de4:	4c006769 	stcmi	7, cr6, [r0], {105}	; 0x69
    1de8:	0044414f 	subeq	r4, r4, pc, asr #2
    1dec:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    1df0:	5f6b6369 	svcpl	0x006b6369
    1df4:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    1df8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1dfc:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    1e00:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1e04:	73614634 	cmnvc	r1, #52, 12	; 0x3400000
    1e08:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1e0c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1e10:	5f4d4954 	svcpl	0x004d4954
    1e14:	5031434f 	eorspl	r4, r1, pc, asr #6
    1e18:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    1e1c:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    1e20:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1e24:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    1e28:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    1e2c:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    1e30:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    1e34:	54007469 	strpl	r7, [r0], #-1129	; 0x469
    1e38:	4f5f4d49 	svcmi	0x005f4d49
    1e3c:	72503443 	subsvc	r3, r0, #1124073472	; 0x43000000
    1e40:	616f6c65 	cmnvs	pc, r5, ror #24
    1e44:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1e48:	00676966 	rsbeq	r6, r7, r6, ror #18
    1e4c:	5f4d4954 	svcpl	0x004d4954
    1e50:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    1e54:	61706d6f 	cmnvs	r0, pc, ror #26
    1e58:	00316572 	eorseq	r6, r1, r2, ror r5
    1e5c:	5f4d4954 	svcpl	0x004d4954
    1e60:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    1e64:	61706d6f 	cmnvs	r0, pc, ror #26
    1e68:	00326572 	eorseq	r6, r2, r2, ror r5
    1e6c:	5f4d4954 	svcpl	0x004d4954
    1e70:	73657250 	cmnvc	r5, #80, 4
    1e74:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    1e78:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    1e7c:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    1e80:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!	; 1cb8 <__Stack_Size+0x18b8>
    1e84:	65726170 	ldrbvs	r6, [r2, #-368]!	; 0x170
    1e88:	49540034 	ldmdbmi	r4, {r2, r4, r5}^
    1e8c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1e90:	6f504e33 	svcvs	0x00504e33
    1e94:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    1e98:	6f437974 	svcvs	0x00437974
    1e9c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1ea0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1ea4:	50434f5f 	subpl	r4, r3, pc, asr pc
    1ea8:	6f6c6572 	svcvs	0x006c6572
    1eac:	54006461 	strpl	r6, [r0], #-1121	; 0x461
    1eb0:	4f5f4d49 	svcmi	0x005f4d49
    1eb4:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    1eb8:	70795474 	rsbsvc	r5, r9, r4, ror r4
    1ebc:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1ec0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1ec4:	50434f5f 	subpl	r4, r3, pc, asr pc
    1ec8:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    1ecc:	00797469 	rsbseq	r7, r9, r9, ror #8
    1ed0:	5f4d4954 	svcpl	0x004d4954
    1ed4:	5033434f 	eorspl	r4, r3, pc, asr #6
    1ed8:	6f6c6572 	svcvs	0x006c6572
    1edc:	6f436461 	svcvs	0x00436461
    1ee0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1ee4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1ee8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1eec:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1ef0:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1ef4:	54007375 	strpl	r7, [r0], #-885	; 0x375
    1ef8:	435f3249 	cmpmi	pc, #-1879048188	; 0x90000004
    1efc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1f00:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    1f04:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1f08:	74736146 	ldrbtvc	r6, [r3], #-326	; 0x146
    1f0c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1f10:	444b435f 	strbmi	r4, [fp], #-863	; 0x35f
    1f14:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1f18:	4943495f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1f1c:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    1f20:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    1f24:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    1f28:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    1f2c:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0x6e
    1f30:	67697254 			; <UNDEFINED> instruction: 0x67697254
    1f34:	53726567 	cmnpl	r2, #432013312	; 0x19c00000
    1f38:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1f3c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    1f40:	78455f4d 	stmdavc	r5, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1f44:	47525474 			; <UNDEFINED> instruction: 0x47525474
    1f48:	73657250 	cmnvc	r5, #80, 4
    1f4c:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    1f50:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    1f54:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    1f58:	6d434e78 	stclvs	14, cr4, [r3, #-480]	; 0xfffffe20
    1f5c:	74690064 	strbtvc	r0, [r9], #-100	; 0x64
    1f60:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
    1f64:	5400656c 	strpl	r6, [r0], #-1388	; 0x56c
    1f68:	4f5f4d49 	svcmi	0x005f4d49
    1f6c:	72503243 	subsvc	r3, r0, #805306372	; 0x30000004
    1f70:	616f6c65 	cmnvs	pc, r5, ror #24
    1f74:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1f78:	00676966 	rsbeq	r6, r7, r6, ror #18
    1f7c:	5f4d4954 	svcpl	0x004d4954
    1f80:	63726f46 	cmnvs	r2, #280	; 0x118
    1f84:	434f6465 	movtmi	r6, #62565	; 0xf465
    1f88:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    1f8c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1f90:	5f4d4954 	svcpl	0x004d4954
    1f94:	7453434f 	ldrbvc	r4, [r3], #-847	; 0x34f
    1f98:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    1f9c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    1fa0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1fa4:	6470555f 	ldrbtvs	r5, [r0], #-1375	; 0x55f
    1fa8:	52657461 	rsbpl	r7, r5, #1627389952	; 0x61000000
    1fac:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    1fb0:	6f437473 	svcvs	0x00437473
    1fb4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1fb8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1fbc:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    1fc0:	43746365 	cmnmi	r4, #-1811939327	; 0x94000001
    1fc4:	414d4443 	cmpmi	sp, r3, asr #8
    1fc8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1fcc:	4d504f5f 	ldclmi	15, cr4, [r0, #-380]	; 0xfffffe84
    1fd0:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1fd4:	5f4d4954 	svcpl	0x004d4954
    1fd8:	4931434f 	ldmdbmi	r1!, {r0, r1, r2, r3, r6, r8, r9, lr}
    1fdc:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1fe0:	5f4d4954 	svcpl	0x004d4954
    1fe4:	5031434f 	eorspl	r4, r1, pc, asr #6
    1fe8:	6f6c6572 	svcvs	0x006c6572
    1fec:	6f436461 	svcvs	0x00436461
    1ff0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1ff4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1ff8:	3143495f 	cmpcc	r3, pc, asr r9
    1ffc:	616c6f50 	cmnvs	ip, r0, asr pc
    2000:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2004:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2008:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    200c:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    2010:	31657275 	smccc	22309	; 0x5725
    2014:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2018:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    201c:	53656c64 	cmnpl	r5, #100, 24	; 0x6400
    2020:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    2024:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2028:	72636d73 	rsbvc	r6, r3, #7360	; 0x1cc0
    202c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2030:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    2034:	74736146 	ldrbtvc	r6, [r3], #-326	; 0x146
    2038:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    203c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2040:	00784d49 	rsbseq	r4, r8, r9, asr #26
    2044:	5f4d4954 	svcpl	0x004d4954
    2048:	63726f46 	cmnvs	r2, #280	; 0x118
    204c:	63416465 	movtvs	r6, #5221	; 0x1465
    2050:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2054:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2058:	3243495f 	subcc	r4, r3, #1556480	; 0x17c000
    205c:	616c6f50 	cmnvs	ip, r0, asr pc
    2060:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2064:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2068:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    206c:	50344349 	eorspl	r4, r4, r9, asr #6
    2070:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2074:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2078:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    207c:	616c535f 	cmnvs	ip, pc, asr r3
    2080:	6f4d6576 	svcvs	0x004d6576
    2084:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    2088:	4f5f4d49 	svcmi	0x005f4d49
    208c:	53495353 	movtpl	r5, #37715	; 0x9353
    2090:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    2094:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2098:	00317263 	eorseq	r7, r1, r3, ror #4
    209c:	5f4d4954 	svcpl	0x004d4954
    20a0:	4932434f 	ldmdbmi	r2!, {r0, r1, r2, r3, r6, r8, r9, lr}
    20a4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    20a8:	5f4d4954 	svcpl	0x004d4954
    20ac:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    20b0:	6b636f6c 	blvs	18dde68 <__Stack_Size+0x18dda68>
    20b4:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    20b8:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    20bc:	00676966 	rsbeq	r6, r7, r6, ror #18
    20c0:	5f314954 	svcpl	0x00314954
    20c4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    20c8:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    20cc:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    20d0:	61437465 	cmpvs	r3, r5, ror #8
    20d4:	72757470 	rsbsvc	r7, r5, #112, 8	; 0x70000000
    20d8:	54003265 	strpl	r3, [r0], #-613	; 0x265
    20dc:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    20e0:	61437465 	cmpvs	r3, r5, ror #8
    20e4:	72757470 	rsbsvc	r7, r5, #112, 8	; 0x70000000
    20e8:	54003365 	strpl	r3, [r0], #-869	; 0x365
    20ec:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    20f0:	61437465 	cmpvs	r3, r5, ror #8
    20f4:	72757470 	rsbsvc	r7, r5, #112, 8	; 0x70000000
    20f8:	54003465 	strpl	r3, [r0], #-1125	; 0x465
    20fc:	505f4d49 	subspl	r4, pc, r9, asr #26
    2100:	65736c75 	ldrbvs	r6, [r3, #-3189]!	; 0xc75
    2104:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2108:	414d445f 	cmpmi	sp, pc, asr r4
    210c:	73727542 	cmnvc	r2, #276824064	; 0x10800000
    2110:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    2114:	00687467 	rsbeq	r7, r8, r7, ror #8
    2118:	5f4d4954 	svcpl	0x004d4954
    211c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2120:	7669446b 	strbtvc	r4, [r9], -fp, ror #8
    2124:	6f697369 	svcvs	0x00697369
    2128:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    212c:	754f5f4d 	strbvc	r5, [pc, #-3917]	; 11e7 <__Stack_Size+0xde7>
    2130:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    2134:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2138:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    213c:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2140:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    2144:	0067616c 	rsbeq	r6, r7, ip, ror #2
    2148:	5f4d4954 	svcpl	0x004d4954
    214c:	4933434f 	ldmdbmi	r3!, {r0, r1, r2, r3, r6, r8, r9, lr}
    2150:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2154:	5f4d4954 	svcpl	0x004d4954
    2158:	61656c43 	cmnvs	r5, r3, asr #24
    215c:	34434f72 	strbcc	r4, [r3], #-3954	; 0xf72
    2160:	00666552 	rsbeq	r6, r6, r2, asr r5
    2164:	5f4d4954 	svcpl	0x004d4954
    2168:	78525449 	ldmdavc	r2, {r0, r3, r6, sl, ip, lr}^
    216c:	65747845 	ldrbvs	r7, [r4, #-2117]!	; 0x845
    2170:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    2174:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2178:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    217c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2180:	5f4d4954 	svcpl	0x004d4954
    2184:	61656c43 	cmnvs	r5, r3, asr #24
    2188:	50544972 	subspl	r4, r4, r2, ror r9
    218c:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2190:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    2194:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2198:	4d445f4d 	stclmi	15, cr5, [r4, #-308]	; 0xfffffecc
    219c:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    21a0:	00676966 	rsbeq	r6, r7, r6, ror #18
    21a4:	5f4d4954 	svcpl	0x004d4954
    21a8:	50525241 	subspl	r5, r2, r1, asr #4
    21ac:	6f6c6572 	svcvs	0x006c6572
    21b0:	6f436461 	svcvs	0x00436461
    21b4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    21b8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    21bc:	31663233 	cmncc	r6, r3, lsr r2
    21c0:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    21c4:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    21c8:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    21cc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    21d0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    21d4:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
    21d8:	5400632e 	strpl	r6, [r0], #-814	; 0x32e
    21dc:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    21e0:	49525444 	ldmdbmi	r2, {r2, r6, sl, ip, lr}^
    21e4:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    21e8:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    21ec:	6d740074 	ldclvs	0, cr0, [r4, #-464]!	; 0xfffffe30
    21f0:	65636370 	strbvs	r6, [r3, #-880]!	; 0x370
    21f4:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    21f8:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    21fc:	6f6c4374 	svcvs	0x006c4374
    2200:	69446b63 	stmdbvs	r4, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
    2204:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
    2208:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
    220c:	4f5f4d49 	svcmi	0x005f4d49
    2210:	61463243 	cmpvs	r6, r3, asr #4
    2214:	6f437473 	svcvs	0x00437473
    2218:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    221c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2220:	6572425f 	ldrbvs	r4, [r2, #-607]!	; 0x25f
    2224:	6f506b61 	svcvs	0x00506b61
    2228:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    222c:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    2230:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2234:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2238:	74754f74 	ldrbtvc	r4, [r5], #-3956	; 0xf74
    223c:	54747570 	ldrbtpl	r7, [r4], #-1392	; 0x570
    2240:	67676972 			; <UNDEFINED> instruction: 0x67676972
    2244:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2248:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 2250 <__Stack_Size+0x1e50>
    224c:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    2250:	49657361 	stmdbmi	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
    2254:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    2258:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    225c:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2260:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2264:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    2268:	4d78434f 	ldclmi	3, cr4, [r8, #-316]!	; 0xfffffec4
    226c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2270:	414c465f 	cmpmi	ip, pc, asr r6
    2274:	49540047 	ldmdbmi	r4, {r0, r1, r2, r6}^
    2278:	4f4c5f4d 	svcmi	0x004c5f4d
    227c:	654c4b43 	strbvs	r4, [ip, #-2883]	; 0xb43
    2280:	006c6576 	rsbeq	r6, ip, r6, ror r5
    2284:	5f4d4954 	svcpl	0x004d4954
    2288:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    228c:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    2290:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2294:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 1553 <__Stack_Size+0x1153>
    2298:	646f636e 	strbtvs	r6, [pc], #-878	; 22a0 <__Stack_Size+0x1ea0>
    229c:	6f4d7265 	svcvs	0x004d7265
    22a0:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    22a4:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    22a8:	65725043 	ldrbvs	r5, [r2, #-67]!	; 0x43
    22ac:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    22b0:	54007265 	strpl	r7, [r0], #-613	; 0x265
    22b4:	4f5f4d49 	svcmi	0x005f4d49
    22b8:	656c4343 	strbvs	r4, [ip, #-835]!	; 0x343
    22bc:	54007261 	strpl	r7, [r0], #-609	; 0x261
    22c0:	505f4d49 	subspl	r4, pc, r9, asr #26
    22c4:	65524353 	ldrbvs	r4, [r2, #-851]	; 0x353
    22c8:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    22cc:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    22d0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    22d4:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    22d8:	00646d43 	rsbeq	r6, r4, r3, asr #26
    22dc:	5f4d4954 	svcpl	0x004d4954
    22e0:	50746547 	rsbspl	r6, r4, r7, asr #10
    22e4:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    22e8:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    22ec:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    22f0:	414d445f 	cmpmi	sp, pc, asr r4
    22f4:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0x142
    22f8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    22fc:	5444425f 	strbpl	r4, [r4], #-607	; 0x25f
    2300:	696e4952 	stmdbvs	lr!, {r1, r4, r6, r8, fp, lr}^
    2304:	70795474 	rsbsvc	r5, r9, r4, ror r4
    2308:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    230c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2310:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    2314:	48746365 	ldmdami	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    2318:	536c6c61 	cmnpl	ip, #24832	; 0x6100
    231c:	6f736e65 	svcvs	0x00736e65
    2320:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2324:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xf4d
    2328:	6172656e 	cmnvs	r2, lr, ror #10
    232c:	76456574 			; <UNDEFINED> instruction: 0x76456574
    2330:	00746e65 	rsbseq	r6, r4, r5, ror #28
    2334:	5f4d4954 	svcpl	0x004d4954
    2338:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    233c:	72503243 	subsvc	r3, r0, #805306372	; 0x30000004
    2340:	61637365 	cmnvs	r3, r5, ror #6
    2344:	0072656c 	rsbseq	r6, r2, ip, ror #10
    2348:	5f4d4954 	svcpl	0x004d4954
    234c:	65706552 	ldrbvs	r6, [r0, #-1362]!	; 0x552
    2350:	69746974 	ldmdbvs	r4!, {r2, r4, r5, r6, r8, fp, sp, lr}^
    2354:	6f436e6f 	svcvs	0x00436e6f
    2358:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
    235c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2360:	6e455f4d 	cdpvs	15, 4, cr5, cr5, cr13, {2}
    2364:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xf63
    2368:	746e4972 	strbtvc	r4, [lr], #-2418	; 0x972
    236c:	61667265 	cmnvs	r6, r5, ror #4
    2370:	6f436563 	svcvs	0x00436563
    2374:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2378:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    237c:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    2380:	4954004e 	ldmdbmi	r4, {r1, r2, r3, r6}^
    2384:	72425f4d 	subvc	r5, r2, #308	; 0x134
    2388:	006b6165 	rsbeq	r6, fp, r5, ror #2
    238c:	5f4d4954 	svcpl	0x004d4954
    2390:	504e434f 	subpl	r4, lr, pc, asr #6
    2394:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2398:	00797469 	rsbseq	r7, r9, r9, ror #8
    239c:	5f4d4954 	svcpl	0x004d4954
    23a0:	45784954 	ldrbmi	r4, [r8, #-2388]!	; 0x954
    23a4:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
    23a8:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    23ac:	6f534b4c 	svcvs	0x00534b4c
    23b0:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    23b4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    23b8:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
    23bc:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    23c0:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    23c4:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    23c8:	70555f4d 	subsvc	r5, r5, sp, asr #30
    23cc:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0x164
    23d0:	61736944 	cmnvs	r3, r4, asr #18
    23d4:	43656c62 	cmnmi	r5, #25088	; 0x6200
    23d8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    23dc:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    23e0:	70555f4d 	subsvc	r5, r5, sp, asr #30
    23e4:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0x164
    23e8:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    23ec:	54006563 	strpl	r6, [r0], #-1379	; 0x563
    23f0:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    23f4:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    23f8:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    23fc:	00746375 	rsbseq	r6, r4, r5, ror r3
    2400:	5f334954 	svcpl	0x00334954
    2404:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2408:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    240c:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2410:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    2414:	6f4d7265 	svcvs	0x004d7265
    2418:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    241c:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2420:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    2424:	6f4d7265 	svcvs	0x004d7265
    2428:	6f436564 	svcvs	0x00436564
    242c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2430:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2434:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    2438:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    243c:	33657261 	cmncc	r5, #268435462	; 0x10000006
    2440:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2444:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    2448:	434f7261 	movtmi	r7, #62049	; 0xf261
    244c:	66655233 			; <UNDEFINED> instruction: 0x66655233
    2450:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2454:	34434f5f 	strbcc	r4, [r3], #-3935	; 0xf5f
    2458:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    245c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2460:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    2464:	4f646563 	svcmi	0x00646563
    2468:	6f433443 	svcvs	0x00433443
    246c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2470:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2474:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2478:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    247c:	00726574 	rsbseq	r6, r2, r4, ror r5
    2480:	5f4d4954 	svcpl	0x004d4954
    2484:	6e49434f 	cdpvs	3, 4, cr4, cr9, cr15, {2}
    2488:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    248c:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    2490:	74784500 	ldrbtvc	r4, [r8], #-1280	; 0x500
    2494:	46475254 			; <UNDEFINED> instruction: 0x46475254
    2498:	65746c69 	ldrbvs	r6, [r4, #-3177]!	; 0xc69
    249c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    24a0:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    24a4:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    24a8:	76616c53 			; <UNDEFINED> instruction: 0x76616c53
    24ac:	646f4d65 	strbtvs	r4, [pc], #-3429	; 24b4 <__Stack_Size+0x20b4>
    24b0:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    24b4:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    24b8:	73614631 	cmnvc	r1, #51380224	; 0x3100000
    24bc:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    24c0:	00676966 	rsbeq	r6, r7, r6, ror #18
    24c4:	5f4d4954 	svcpl	0x004d4954
    24c8:	494e434f 	stmdbmi	lr, {r0, r1, r2, r3, r6, r8, r9, lr}^
    24cc:	53656c64 	cmnpl	r5, #100, 24	; 0x6400
    24d0:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    24d4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    24d8:	5254455f 	subspl	r4, r4, #398458880	; 0x17c00000
    24dc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    24e0:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    24e4:	4f5f4d49 	svcmi	0x005f4d49
    24e8:	504e3143 	subpl	r3, lr, r3, asr #2
    24ec:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    24f0:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    24f4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    24f8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    24fc:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2500:	00435350 	subeq	r5, r3, r0, asr r3
    2504:	5f4d4954 	svcpl	0x004d4954
    2508:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    250c:	756f5374 	strbvc	r5, [pc, #-884]!	; 21a0 <__Stack_Size+0x1da0>
    2510:	00656372 	rsbeq	r6, r5, r2, ror r3
    2514:	63706d74 	cmnvs	r0, #116, 26	; 0x1d00
    2518:	31726d63 	cmncc	r2, r3, ror #26
    251c:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2520:	726d6363 	rsbvc	r6, sp, #-1946157055	; 0x8c000001
    2524:	49540032 	ldmdbmi	r4, {r1, r4, r5}^
    2528:	68435f4d 	stmdavs	r3, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    252c:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    2530:	4954006c 	ldmdbmi	r4, {r2, r3, r5, r6}^
    2534:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2538:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    253c:	004d4f43 	subeq	r4, sp, r3, asr #30
    2540:	5f4d4954 	svcpl	0x004d4954
    2544:	72504343 	subsvc	r4, r0, #201326593	; 0xc000001
    2548:	616f6c65 	cmnvs	pc, r5, ror #24
    254c:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    2550:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 2388 <__Stack_Size+0x1f88>
    2554:	6f636900 	svcvs	0x00636900
    2558:	736f7070 	cmnvc	pc, #112	; 0x70
    255c:	73657469 	cmnvc	r5, #1761607680	; 0x69000000
    2560:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2564:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2568:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    256c:	746e495f 	strbtvc	r4, [lr], #-2399	; 0x95f
    2570:	616e7265 	cmnvs	lr, r5, ror #4
    2574:	6f6c436c 	svcvs	0x006c436c
    2578:	6f436b63 	svcvs	0x00436b63
    257c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2580:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2584:	7265505f 	rsbvc	r5, r5, #95	; 0x5f
    2588:	00646f69 	rsbeq	r6, r4, r9, ror #30
    258c:	5f4d4954 	svcpl	0x004d4954
    2590:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    2594:	72503143 	subsvc	r3, r0, #-1073741808	; 0xc0000010
    2598:	61637365 	cmnvs	r3, r5, ror #6
    259c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    25a0:	5f4d4954 	svcpl	0x004d4954
    25a4:	00784343 	rsbseq	r4, r8, r3, asr #6
    25a8:	5f4d4954 	svcpl	0x004d4954
    25ac:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    25b0:	72503343 	subsvc	r3, r0, #201326593	; 0xc000001
    25b4:	61637365 	cmnvs	r3, r5, ror #6
    25b8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    25bc:	5f4d4954 	svcpl	0x004d4954
    25c0:	65534349 	ldrbvs	r4, [r3, #-841]	; 0x349
    25c4:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    25c8:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    25cc:	5f4d4954 	svcpl	0x004d4954
    25d0:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    25d4:	6b636f6c 	blvs	18de38c <__Stack_Size+0x18ddf8c>
    25d8:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    25dc:	6e6f4331 	mcrvs	3, 3, r4, cr15, cr1, {1}
    25e0:	00676966 	rsbeq	r6, r7, r6, ror #18
    25e4:	63706d74 	cmnvs	r0, #116, 26	; 0x1d00
    25e8:	78726d63 	ldmdavc	r2!, {r0, r1, r5, r6, r8, sl, fp, sp, lr}^
    25ec:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    25f0:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    25f4:	4f746365 	svcmi	0x00746365
    25f8:	7550656e 	ldrbvc	r6, [r0, #-1390]	; 0x56e
    25fc:	4d65736c 	stclmi	3, cr7, [r5, #-432]!	; 0xfffffe50
    2600:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2604:	5f4d4954 	svcpl	0x004d4954
    2608:	6f4d434f 	svcvs	0x004d434f
    260c:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    2610:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 2618 <__Stack_Size+0x2218>
    2614:	534f4752 	movtpl	r4, #63314	; 0xf752
    2618:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    261c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2620:	534f5f4d 	movtpl	r5, #65357	; 0xff4d
    2624:	74535253 	ldrbvc	r5, [r3], #-595	; 0x253
    2628:	00657461 	rsbeq	r7, r5, r1, ror #8
    262c:	5f4d4954 	svcpl	0x004d4954
    2630:	6f504349 	svcvs	0x00504349
    2634:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2638:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    263c:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2640:	506c7274 	rsbpl	r7, ip, r4, ror r2
    2644:	754f4d57 	strbvc	r4, [pc, #-3415]	; 18f5 <__Stack_Size+0x14f5>
    2648:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    264c:	63690073 	cmnvs	r9, #115	; 0x73
    2650:	6f70706f 	svcvs	0x0070706f
    2654:	65746973 	ldrbvs	r6, [r4, #-2419]!	; 0x973
    2658:	616c6f70 	smcvs	50928	; 0xc6f0
    265c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2660:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2664:	5444425f 	strbpl	r4, [r4], #-607	; 0x25f
    2668:	6e6f4352 	mcrvs	3, 3, r4, cr15, cr2, {2}
    266c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2670:	5f4d4954 	svcpl	0x004d4954
    2674:	61656c43 	cmnvs	r5, r3, asr #24
    2678:	32434f72 	subcc	r4, r3, #456	; 0x1c8
    267c:	00666552 	rsbeq	r6, r6, r2, asr r5
    2680:	5f4d4954 	svcpl	0x004d4954
    2684:	45784954 	ldrbmi	r4, [r8, #-2388]!	; 0x954
    2688:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
    268c:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    2690:	6b636f6c 	blvs	18de448 <__Stack_Size+0x18de048>
    2694:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2698:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    269c:	4d5f4d49 	ldclmi	13, cr4, [pc, #-292]	; 2580 <__Stack_Size+0x2180>
    26a0:	65747361 	ldrbvs	r7, [r4, #-865]!	; 0x361
    26a4:	616c5372 	smcvs	50482	; 0xc532
    26a8:	6f4d6576 	svcvs	0x004d6576
    26ac:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    26b0:	415f4d49 	cmpmi	pc, r9, asr #26
    26b4:	6d6f7475 	cfstrdvs	mvd7, [pc, #-468]!	; 24e8 <__Stack_Size+0x20e8>
    26b8:	63697461 	cmnvs	r9, #1627389952	; 0x61000000
    26bc:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    26c0:	54007475 	strpl	r7, [r0], #-1141	; 0x475
    26c4:	535f4d49 	cmppl	pc, #4672	; 0x1240
    26c8:	75417465 	strbvc	r7, [r1, #-1125]	; 0x465
    26cc:	65726f74 	ldrbvs	r6, [r2, #-3956]!	; 0xf74
    26d0:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    26d4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    26d8:	74754f5f 	ldrbtvc	r4, [r5], #-3935	; 0xf5f
    26dc:	4e747570 	mrcmi	5, 3, r7, cr4, cr0, {3}
    26e0:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    26e4:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    26e8:	4d445f4d 	stclmi	15, cr5, [r4, #-308]	; 0xfffffecc
    26ec:	646d4341 	strbtvs	r4, [sp], #-833	; 0x341
    26f0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    26f4:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
    26f8:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    26fc:	72745365 	rsbsvc	r5, r4, #-1811939327	; 0x94000001
    2700:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    2704:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2708:	5f4d4954 	svcpl	0x004d4954
    270c:	6f435449 	svcvs	0x00435449
    2710:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2714:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2718:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    271c:	4f646563 	svcmi	0x00646563
    2720:	6f433143 	svcvs	0x00433143
    2724:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2728:	34495400 	strbcc	r5, [r9], #-1024	; 0x400
    272c:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    2730:	00676966 	rsbeq	r6, r7, r6, ror #18
    2734:	5f4d4954 	svcpl	0x004d4954
    2738:	64616544 	strbtvs	r6, [r1], #-1348	; 0x544
    273c:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    2740:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2744:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    2748:	0074696e 	rsbseq	r6, r4, lr, ror #18
    274c:	5f4d4954 	svcpl	0x004d4954
    2750:	4e32434f 	cdpmi	3, 3, cr4, cr2, cr15, {2}
    2754:	616c6f50 	cmnvs	ip, r0, asr pc
    2758:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    275c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2760:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2764:	4f5f4d49 	svcmi	0x005f4d49
    2768:	6f503443 	svcvs	0x00503443
    276c:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2770:	6f437974 	svcvs	0x00437974
    2774:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2778:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    277c:	5444425f 	strbpl	r4, [r4], #-607	; 0x25f
    2780:	72745352 	rsbsvc	r5, r4, #1207959553	; 0x48000001
    2784:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    2788:	0074696e 	rsbseq	r6, r4, lr, ror #18
    278c:	5f4d4954 	svcpl	0x004d4954
    2790:	61656c43 	cmnvs	r5, r3, asr #24
    2794:	31434f72 	hvccc	13554	; 0x34f2
    2798:	00666552 	rsbeq	r6, r6, r2, asr r5
    279c:	5f4d4954 	svcpl	0x004d4954
    27a0:	5033434f 	eorspl	r4, r3, pc, asr #6
    27a4:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    27a8:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    27ac:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    27b0:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    27b4:	78455f4d 	stmdavc	r5, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    27b8:	47525474 			; <UNDEFINED> instruction: 0x47525474
    27bc:	616c6f50 	cmnvs	ip, r0, asr pc
    27c0:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    27c4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    27c8:	4d57505f 	ldclmi	0, cr5, [r7, #-380]	; 0xfffffe84
    27cc:	6e6f4349 	cdpvs	3, 6, cr4, cr15, cr9, {2}
    27d0:	00676966 	rsbeq	r6, r7, r6, ror #18
    27d4:	5f4d4954 	svcpl	0x004d4954
    27d8:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    27dc:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0x142
    27e0:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    27e4:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    27e8:	00666544 	rsbeq	r6, r6, r4, asr #10
    27ec:	63706d74 	cmnvs	r0, #116, 26	; 0x1d00
    27f0:	54003272 	strpl	r3, [r0], #-626	; 0x272
    27f4:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    27f8:	49540054 	ldmdbmi	r4, {r2, r4, r6}^
    27fc:	6f465f4d 	svcvs	0x00465f4d
    2800:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    2804:	4333434f 	teqmi	r3, #1006632961	; 0x3c000001
    2808:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    280c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2810:	6d435f4d 	stclvs	15, cr5, [r3, #-308]	; 0xfffffecc
    2814:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    2818:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    281c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2820:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2824:	4643495f 			; <UNDEFINED> instruction: 0x4643495f
    2828:	65746c69 	ldrbvs	r6, [r4, #-3177]!	; 0xc69
    282c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2830:	4d445f4d 	stclmi	15, cr5, [r4, #-308]	; 0xfffffecc
    2834:	756f5341 	strbvc	r5, [pc, #-833]!	; 24fb <__Stack_Size+0x20fb>
    2838:	00656372 	rsbeq	r6, r5, r2, ror r3
    283c:	5f4d4954 	svcpl	0x004d4954
    2840:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    2844:	614d7463 	cmpvs	sp, r3, ror #8
    2848:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
    284c:	76616c53 			; <UNDEFINED> instruction: 0x76616c53
    2850:	646f4d65 	strbtvs	r4, [pc], #-3429	; 2858 <__Stack_Size+0x2458>
    2854:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2858:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    285c:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    2860:	75706e49 	ldrbvc	r6, [r0, #-3657]!	; 0xe49
    2864:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    2868:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    286c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2870:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
    2874:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    2878:	6f437265 	svcvs	0x00437265
    287c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2880:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2884:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    2888:	616c6f50 	cmnvs	ip, r0, asr pc
    288c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2890:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2894:	69006769 	stmdbvs	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    2898:	6765746e 	strbvs	r7, [r5, -lr, ror #8]!
    289c:	69647265 	stmdbvs	r4!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    28a0:	65646976 	strbvs	r6, [r4, #-2422]!	; 0x976
    28a4:	53550072 	cmppl	r5, #114	; 0x72
    28a8:	5f545241 	svcpl	0x00545241
    28ac:	41485043 	cmpmi	r8, r3, asr #32
    28b0:	41535500 	cmpmi	r3, r0, lsl #10
    28b4:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    28b8:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
    28bc:	61637365 	cmnvs	r3, r5, ror #6
    28c0:	0072656c 	rsbseq	r6, r2, ip, ror #10
    28c4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    28c8:	494c5f54 	stmdbmi	ip, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    28cc:	6572424e 	ldrbvs	r4, [r2, #-590]!	; 0x24e
    28d0:	65446b61 	strbvs	r6, [r4, #-2913]	; 0xb61
    28d4:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
    28d8:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    28dc:	55006874 	strpl	r6, [r0, #-2164]	; 0x874
    28e0:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    28e4:	6f6c435f 	svcvs	0x006c435f
    28e8:	6e496b63 	vmlsvs.f64	d22, d9, d19
    28ec:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    28f0:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    28f4:	53550066 	cmppl	r5, #102	; 0x66
    28f8:	5f545241 	svcpl	0x00545241
    28fc:	666c6148 	strbtvs	r6, [ip], -r8, asr #2
    2900:	6c707544 	cfldr64vs	mvdx7, [r0], #-272	; 0xfffffef0
    2904:	6d437865 	stclvs	8, cr7, [r3, #-404]	; 0xfffffe6c
    2908:	53550064 	cmppl	r5, #100	; 0x64
    290c:	5f545241 	svcpl	0x00545241
    2910:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
    2914:	55007055 	strpl	r7, [r0, #-85]	; 0x55
    2918:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    291c:	414d445f 	cmpmi	sp, pc, asr r4
    2920:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2924:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2928:	54495f54 	strbpl	r5, [r9], #-3924	; 0xf54
    292c:	41535500 	cmpmi	r3, r0, lsl #10
    2930:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    2934:	4d414472 	cfstrdmi	mvd4, [r1, #-456]	; 0xfffffe38
    2938:	0065646f 	rsbeq	r6, r5, pc, ror #8
    293c:	63627061 	cmnvs	r2, #97	; 0x61
    2940:	6b636f6c 	blvs	18de6f8 <__Stack_Size+0x18de2f8>
    2944:	41535500 	cmpmi	r3, r0, lsl #10
    2948:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    294c:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2950:	65505449 	ldrbvs	r5, [r0, #-1097]	; 0x449
    2954:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2958:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    295c:	41535500 	cmpmi	r3, r0, lsl #10
    2960:	475f5452 			; <UNDEFINED> instruction: 0x475f5452
    2964:	64726175 	ldrbtvs	r6, [r2], #-373	; 0x175
    2968:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    296c:	41535500 	cmpmi	r3, r0, lsl #10
    2970:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    2974:	72424e49 	subvc	r4, r2, #1168	; 0x490
    2978:	446b6165 	strbtmi	r6, [fp], #-357	; 0x165
    297c:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    2980:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    2984:	43687467 	cmnmi	r8, #1728053248	; 0x67000000
    2988:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    298c:	53550067 	cmppl	r5, #103	; 0x67
    2990:	5f545241 	svcpl	0x00545241
    2994:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    2998:	41535500 	cmpmi	r3, r0, lsl #10
    299c:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    29a0:	6b636f6c 	blvs	18de758 <__Stack_Size+0x18de358>
    29a4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    29a8:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    29ac:	55007463 	strpl	r7, [r0, #-1123]	; 0x463
    29b0:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    29b4:	414d445f 	cmpmi	sp, pc, asr r4
    29b8:	00716552 	rsbseq	r6, r1, r2, asr r5
    29bc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    29c0:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    29c4:	536b636f 	cmnpl	fp, #-1140850687	; 0xbc000001
    29c8:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    29cc:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    29d0:	73750074 	cmnvc	r5, #116	; 0x74
    29d4:	78747261 	ldmdavc	r4!, {r0, r5, r6, r9, ip, sp, lr}^
    29d8:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0x162
    29dc:	43435200 	movtmi	r5, #12800	; 0x3200
    29e0:	6f6c435f 	svcvs	0x006c435f
    29e4:	53736b63 	cmnpl	r3, #101376	; 0x18c00
    29e8:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    29ec:	53550073 	cmppl	r5, #115	; 0x73
    29f0:	5f545241 	svcpl	0x00545241
    29f4:	41746553 	cmnmi	r4, r3, asr r5
    29f8:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    29fc:	55007373 	strpl	r7, [r0, #-883]	; 0x373
    2a00:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    2a04:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    2a08:	72617547 	rsbvc	r7, r1, #297795584	; 0x11c00000
    2a0c:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    2a10:	53550065 	cmppl	r5, #101	; 0x65
    2a14:	5f545241 	svcpl	0x00545241
    2a18:	646e6553 	strbtvs	r6, [lr], #-1363	; 0x553
    2a1c:	61657242 	cmnvs	r5, r2, asr #4
    2a20:	5355006b 	cmppl	r5, #107	; 0x6b
    2a24:	78545241 	ldmdavc	r4, {r0, r6, r9, ip, lr}^
    2a28:	41535500 	cmpmi	r3, r0, lsl #10
    2a2c:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    2a30:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    2a34:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    2a38:	53550074 	cmppl	r5, #116	; 0x74
    2a3c:	5f545241 	svcpl	0x00545241
    2a40:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    2a44:	00737365 	rsbseq	r7, r3, r5, ror #6
    2a48:	70746962 	rsbsvc	r6, r4, r2, ror #18
    2a4c:	5500736f 	strpl	r7, [r0, #-879]	; 0x36f
    2a50:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    2a54:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    2a58:	6c467261 	sfmvs	f7, 2, [r6], {97}	; 0x61
    2a5c:	55006761 	strpl	r6, [r0, #-1889]	; 0x761
    2a60:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    2a64:	4472495f 	ldrbtmi	r4, [r2], #-2399	; 0x95f
    2a68:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    2a6c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2a70:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2a74:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    2a78:	006b636f 	rsbeq	r6, fp, pc, ror #6
    2a7c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2a80:	65525f54 	ldrbvs	r5, [r2, #-3924]	; 0xf54
    2a84:	76696563 	strbtvc	r6, [r9], -r3, ror #10
    2a88:	61577265 	cmpvs	r7, r5, ror #4
    2a8c:	7055656b 	subsvc	r6, r5, fp, ror #10
    2a90:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2a94:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2a98:	72495f54 	subvc	r5, r9, #84, 30	; 0x150
    2a9c:	6d434144 	stfvse	f4, [r3, #-272]	; 0xfffffef0
    2aa0:	53550064 	cmppl	r5, #100	; 0x64
    2aa4:	5f545241 	svcpl	0x00545241
    2aa8:	434e494c 	movtmi	r4, #59724	; 0xe94c
    2aac:	6600646d 	strvs	r6, [r0], -sp, ror #8
    2ab0:	74636172 	strbtvc	r6, [r3], #-370	; 0x172
    2ab4:	616e6f69 	cmnvs	lr, r9, ror #30
    2ab8:	7669646c 	strbtvc	r6, [r9], -ip, ror #8
    2abc:	72656469 	rsbvc	r6, r5, #1761607680	; 0x69000000
    2ac0:	41535500 	cmpmi	r3, r0, lsl #10
    2ac4:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    2ac8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0x16d
    2acc:	64726143 	ldrbtvs	r6, [r2], #-323	; 0x143
    2ad0:	4b43414e 	blmi	10d3010 <__Stack_Size+0x10d2c10>
    2ad4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2ad8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2adc:	6d535f54 	ldclvs	15, cr5, [r3, #-336]	; 0xfffffeb0
    2ae0:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    2ae4:	43647261 	cmnmi	r4, #268435462	; 0x10000006
    2ae8:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    2aec:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    2af0:	6f6c435f 	svcvs	0x006c435f
    2af4:	6e496b63 	vmlsvs.f64	d22, d9, d19
    2af8:	55007469 	strpl	r7, [r0, #-1129]	; 0x469
    2afc:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    2b00:	6b61575f 	blvs	1858884 <__Stack_Size+0x1858484>
    2b04:	43705565 	cmnmi	r0, #423624704	; 0x19400000
    2b08:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2b0c:	53550067 	cmppl	r5, #103	; 0x67
    2b10:	5f545241 	svcpl	0x00545241
    2b14:	73657250 	cmnvc	r5, #80, 4
    2b18:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2b1c:	53550072 	cmppl	r5, #114	; 0x72
    2b20:	5f545241 	svcpl	0x00545241
    2b24:	4c4f5043 	mcrrmi	0, 4, r5, pc, cr3
    2b28:	6d746900 	ldclvs	9, cr6, [r4, #-0]
    2b2c:	006b7361 	rsbeq	r7, fp, r1, ror #6
    2b30:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2b34:	614c5f54 	cmpvs	ip, r4, asr pc
    2b38:	69427473 	stmdbvs	r2, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    2b3c:	74730074 	ldrbtvc	r0, [r3], #-116	; 0x74
    2b40:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2b44:	5f783031 	svcpl	0x00783031
    2b48:	2f62696c 	svccs	0x0062696c
    2b4c:	2f637273 	svccs	0x00637273
    2b50:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2b54:	30316632 	eorscc	r6, r1, r2, lsr r6
    2b58:	73755f78 	cmnvc	r5, #120, 30	; 0x1e0
    2b5c:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    2b60:	73750063 	cmnvc	r5, #99	; 0x63
    2b64:	72747261 	rsbsvc	r7, r4, #268435462	; 0x10000006
    2b68:	5f006765 	svcpl	0x00006765
    2b6c:	61747365 	cmnvs	r4, r5, ror #6
    2b70:	5f006b63 	svcpl	0x00006b63
    2b74:	74616473 	strbtvc	r6, [r1], #-1139	; 0x473
    2b78:	65520061 	ldrbvs	r0, [r2, #-97]	; 0x61
    2b7c:	5f746573 	svcpl	0x00746573
    2b80:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    2b84:	0072656c 	rsbseq	r6, r2, ip, ror #10
    2b88:	446c7570 	strbtmi	r7, [ip], #-1392	; 0x570
    2b8c:	00747365 	rsbseq	r7, r4, r5, ror #6
    2b90:	6469735f 	strbtvs	r7, [r9], #-863	; 0x35f
    2b94:	00617461 	rsbeq	r7, r1, r1, ror #8
    2b98:	7362655f 	cmnvc	r2, #398458880	; 0x17c00000
    2b9c:	655f0073 	ldrbvs	r0, [pc, #-115]	; 2b31 <__Stack_Size+0x2731>
    2ba0:	61746164 	cmnvs	r4, r4, ror #2
    2ba4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2ba8:	31663233 	cmncc	r6, r3, lsr r2
    2bac:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    2bb0:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    2bb4:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    2bb8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2bbc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2bc0:	6365765f 	cmnvs	r5, #99614720	; 0x5f00000
    2bc4:	2e726f74 	mrccs	15, 3, r6, cr2, cr4, {3}
    2bc8:	5f670063 	svcpl	0x00670063
    2bcc:	566e6670 			; <UNDEFINED> instruction: 0x566e6670
    2bd0:	6f746365 	svcvs	0x00746365
    2bd4:	70007372 	andvc	r7, r0, r2, ror r3
    2bd8:	72536c75 	subsvc	r6, r3, #29952	; 0x7500
    2bdc:	735f0063 	cmpvc	pc, #99	; 0x63
    2be0:	00737362 	rsbseq	r7, r3, r2, ror #6

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000016 	andeq	r0, r0, r6, lsl r0
       4:	00000018 	andeq	r0, r0, r8, lsl r0
       8:	18500001 	ldmdane	r0, {r0}^
       c:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
      10:	01000000 	mrseq	r0, (UNDEF: 0)
      14:	00345400 	eorseq	r5, r4, r0, lsl #8
      18:	00360000 	eorseq	r0, r6, r0
      1c:	00010000 	andeq	r0, r1, r0
      20:	00003650 	andeq	r3, r0, r0, asr r6
      24:	00008400 	andeq	r8, r0, r0, lsl #8
      28:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
      38:	00000006 	andeq	r0, r0, r6
      3c:	06500001 	ldrbeq	r0, [r0], -r1
      40:	1c000000 	stcne	0, cr0, [r0], {-0}
      44:	04000000 	streq	r0, [r0], #-0
      48:	5001f300 	andpl	pc, r1, r0, lsl #6
      4c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      50:	00000000 	andeq	r0, r0, r0
      54:	00001c00 	andeq	r1, r0, r0, lsl #24
      58:	00002000 	andeq	r2, r0, r0
      5c:	50000100 	andpl	r0, r0, r0, lsl #2
      60:	00000020 	andeq	r0, r0, r0, lsr #32
      64:	00000024 	andeq	r0, r0, r4, lsr #32
      68:	01740003 	cmneq	r4, r3
      6c:	0000249f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
      70:	00002600 	andeq	r2, r0, r0, lsl #12
      74:	54000100 	strpl	r0, [r0], #-256	; 0x100
      78:	00000026 	andeq	r0, r0, r6, lsr #32
      7c:	0000002c 	andeq	r0, r0, ip, lsr #32
      80:	01740003 	cmneq	r4, r3
      84:	00002c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
      88:	00002e00 	andeq	r2, r0, r0, lsl #28
      8c:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
      98:	0000002e 	andeq	r0, r0, lr, lsr #32
      9c:	00000036 	andeq	r0, r0, r6, lsr r0
      a0:	3a500001 	bcc	14000ac <__Stack_Size+0x13ffcac>
      a4:	42000000 	andmi	r0, r0, #0
      a8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
      ac:	74007500 	strvc	r7, [r0], #-1280	; 0x500
      b0:	01232200 	teqeq	r3, r0, lsl #4
      b4:	0000429f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
      b8:	00004400 	andeq	r4, r0, r0, lsl #8
      bc:	75000600 	strvc	r0, [r0, #-1536]	; 0x600
      c0:	22007400 	andcs	r7, r0, #0, 8
      c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      c8:	00000000 	andeq	r0, r0, r0
      cc:	00002e00 	andeq	r2, r0, r0, lsl #28
      d0:	00003600 	andeq	r3, r0, r0, lsl #12
      d4:	51000100 	mrspl	r0, (UNDEF: 16)
      d8:	00000036 	andeq	r0, r0, r6, lsr r0
      dc:	00000046 	andeq	r0, r0, r6, asr #32
      e0:	01f30004 	mvnseq	r0, r4
      e4:	00009f51 	andeq	r9, r0, r1, asr pc
      e8:	00000000 	andeq	r0, r0, r0
      ec:	002e0000 	eoreq	r0, lr, r0
      f0:	00360000 	eorseq	r0, r6, r0
      f4:	00020000 	andeq	r0, r2, r0
      f8:	00369f30 	eorseq	r9, r6, r0, lsr pc
      fc:	00460000 	subeq	r0, r6, r0
     100:	00010000 	andeq	r0, r1, r0
     104:	00000054 	andeq	r0, r0, r4, asr r0
     108:	00000000 	andeq	r0, r0, r0
     10c:	00004600 	andeq	r4, r0, r0, lsl #12
     110:	00004c00 	andeq	r4, r0, r0, lsl #24
     114:	50000100 	andpl	r0, r0, r0, lsl #2
     118:	0000004c 	andeq	r0, r0, ip, asr #32
     11c:	00000054 	andeq	r0, r0, r4, asr r0
     120:	54540001 	ldrbpl	r0, [r4], #-1
     124:	61000000 	mrsvs	r0, (UNDEF: 0)
     128:	05000000 	streq	r0, [r0, #-0]
     12c:	00100300 	andseq	r0, r0, r0, lsl #6
     130:	00612000 	rsbeq	r2, r1, r0
     134:	00700000 	rsbseq	r0, r0, r0
     138:	00040000 	andeq	r0, r4, r0
     13c:	9f5001f3 	svcls	0x005001f3
	...
     148:	00000070 	andeq	r0, r0, r0, ror r0
     14c:	00000076 	andeq	r0, r0, r6, ror r0
     150:	76500001 	ldrbvc	r0, [r0], -r1
     154:	7a000000 	bvc	15c <_Minimum_Stack_Size+0x5c>
     158:	04000000 	streq	r0, [r0], #-0
     15c:	5001f300 	andpl	pc, r1, r0, lsl #6
     160:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     164:	00000000 	andeq	r0, r0, r0
     168:	00007a00 	andeq	r7, r0, r0, lsl #20
     16c:	00008200 	andeq	r8, r0, r0, lsl #4
     170:	50000100 	andpl	r0, r0, r0, lsl #2
     174:	00000082 	andeq	r0, r0, r2, lsl #1
     178:	00000104 	andeq	r0, r0, r4, lsl #2
     17c:	01f30004 	mvnseq	r0, r4
     180:	00009f50 	andeq	r9, r0, r0, asr pc
     184:	00000000 	andeq	r0, r0, r0
     188:	007a0000 	rsbseq	r0, sl, r0
     18c:	00870000 	addeq	r0, r7, r0
     190:	00010000 	andeq	r0, r1, r0
     194:	00008751 	andeq	r8, r0, r1, asr r7
     198:	0000fc00 	andeq	pc, r0, r0, lsl #24
     19c:	55000100 	strpl	r0, [r0, #-256]	; 0x100
     1a0:	000000fc 	strdeq	r0, [r0], -ip
     1a4:	00000104 	andeq	r0, r0, r4, lsl #2
     1a8:	01f30004 	mvnseq	r0, r4
     1ac:	00009f51 	andeq	r9, r0, r1, asr pc
     1b0:	00000000 	andeq	r0, r0, r0
     1b4:	00aa0000 	adceq	r0, sl, r0
     1b8:	00ca0000 	sbceq	r0, sl, r0
     1bc:	00020000 	andeq	r0, r2, r0
     1c0:	00009f3a 	andeq	r9, r0, sl, lsr pc
     1c4:	00000000 	andeq	r0, r0, r0
     1c8:	00d40000 	sbcseq	r0, r4, r0
     1cc:	00f20000 	rscseq	r0, r2, r0
     1d0:	00020000 	andeq	r0, r2, r0
     1d4:	00009f3a 	andeq	r9, r0, sl, lsr pc
	...
     1e0:	00080000 	andeq	r0, r8, r0
     1e4:	00010000 	andeq	r0, r1, r0
     1e8:	00000850 	andeq	r0, r0, r0, asr r8
     1ec:	00004400 	andeq	r4, r0, r0, lsl #8
     1f0:	f3000400 	vshl.u8	d0, d0, d0
     1f4:	009f5001 	addseq	r5, pc, r1
     1f8:	00000000 	andeq	r0, r0, r0
     1fc:	44000000 	strmi	r0, [r0], #-0
     200:	50000000 	andpl	r0, r0, r0
     204:	01000000 	mrseq	r0, (UNDEF: 0)
     208:	00505000 	subseq	r5, r0, r0
     20c:	00800000 	addeq	r0, r0, r0
     210:	00050000 	andeq	r0, r5, r0
     214:	00002e03 	andeq	r2, r0, r3, lsl #28
     218:	00008020 	andeq	r8, r0, r0, lsr #32
     21c:	0000a000 	andeq	sl, r0, r0
     220:	f3000400 	vshl.u8	d0, d0, d0
     224:	009f5001 	addseq	r5, pc, r1
     228:	00000000 	andeq	r0, r0, r0
     22c:	44000000 	strmi	r0, [r0], #-0
     230:	64000000 	strvs	r0, [r0], #-0
     234:	01000000 	mrseq	r0, (UNDEF: 0)
     238:	00645100 	rsbeq	r5, r4, r0, lsl #2
     23c:	00800000 	addeq	r0, r0, r0
     240:	00050000 	andeq	r0, r5, r0
     244:	00003103 	andeq	r3, r0, r3, lsl #2
     248:	00008020 	andeq	r8, r0, r0, lsr #32
     24c:	0000a000 	andeq	sl, r0, r0
     250:	f3000400 	vshl.u8	d0, d0, d0
     254:	009f5101 	addseq	r5, pc, r1, lsl #2
     258:	00000000 	andeq	r0, r0, r0
     25c:	44000000 	strmi	r0, [r0], #-0
     260:	52000000 	andpl	r0, r0, #0
     264:	01000000 	mrseq	r0, (UNDEF: 0)
     268:	00525200 	subseq	r5, r2, r0, lsl #4
     26c:	00a00000 	adceq	r0, r0, r0
     270:	00040000 	andeq	r0, r4, r0
     274:	9f5201f3 	svcls	0x005201f3
	...
     280:	00000056 	andeq	r0, r0, r6, asr r0
     284:	00000066 	andeq	r0, r0, r6, rrx
     288:	9f300002 	svcls	0x00300002
     28c:	00000066 	andeq	r0, r0, r6, rrx
     290:	00000068 	andeq	r0, r0, r8, rrx
     294:	68520001 	ldmdavs	r2, {r0}^
     298:	6c000000 	stcvs	0, cr0, [r0], {-0}
     29c:	03000000 	movweq	r0, #0
     2a0:	9f7f7200 	svcls	0x007f7200
     2a4:	0000006c 	andeq	r0, r0, ip, rrx
     2a8:	00000076 	andeq	r0, r0, r6, ror r0
     2ac:	76520001 	ldrbvc	r0, [r2], -r1
     2b0:	80000000 	andhi	r0, r0, r0
     2b4:	03000000 	movweq	r0, #0
     2b8:	9f7f7200 	svcls	0x007f7200
     2bc:	00000080 	andeq	r0, r0, r0, lsl #1
     2c0:	00000084 	andeq	r0, r0, r4, lsl #1
     2c4:	84550001 	ldrbhi	r0, [r5], #-1
     2c8:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
     2cc:	03000000 	movweq	r0, #0
     2d0:	9f7f7500 	svcls	0x007f7500
     2d4:	00000090 	muleq	r0, r0, r0
     2d8:	00000092 	muleq	r0, r2, r0
     2dc:	c40a0007 	strgt	r0, [sl], #-7
     2e0:	1c007309 	stcne	3, cr7, [r0], {9}
     2e4:	0000929f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
     2e8:	00009400 	andeq	r9, r0, r0, lsl #8
     2ec:	0a000700 	beq	1ef4 <__Stack_Size+0x1af4>
     2f0:	007309c5 	rsbseq	r0, r3, r5, asr #19
     2f4:	00949f1c 	addseq	r9, r4, ip, lsl pc
     2f8:	00960000 	addseq	r0, r6, r0
     2fc:	00070000 	andeq	r0, r7, r0
     300:	7309c40a 	movwvc	ip, #37898	; 0x940a
     304:	009f1c00 	addseq	r1, pc, r0, lsl #24
     308:	00000000 	andeq	r0, r0, r0
     30c:	44000000 	strmi	r0, [r0], #-0
     310:	66000000 	strvs	r0, [r0], -r0
     314:	02000000 	andeq	r0, r0, #0
     318:	669f3000 	ldrvs	r3, [pc], r0
     31c:	72000000 	andvc	r0, r0, #0
     320:	01000000 	mrseq	r0, (UNDEF: 0)
     324:	00745100 	rsbseq	r5, r4, r0, lsl #2
     328:	007a0000 	rsbseq	r0, sl, r0
     32c:	00010000 	andeq	r0, r1, r0
     330:	00007a51 	andeq	r7, r0, r1, asr sl
     334:	00008000 	andeq	r8, r0, r0
     338:	71000400 	tstvc	r0, r0, lsl #8
     33c:	009f2000 	addseq	r2, pc, r0
     340:	00000000 	andeq	r0, r0, r0
     344:	a0000000 	andge	r0, r0, r0
     348:	da000000 	ble	350 <_Minimum_Stack_Size+0x250>
     34c:	01000000 	mrseq	r0, (UNDEF: 0)
     350:	00da5000 	sbcseq	r5, sl, r0
     354:	00f40000 	rscseq	r0, r4, r0
     358:	00040000 	andeq	r0, r4, r0
     35c:	9f5001f3 	svcls	0x005001f3
	...
     368:	000000a0 	andeq	r0, r0, r0, lsr #1
     36c:	000000be 	strheq	r0, [r0], -lr
     370:	be510001 	cdplt	0, 5, cr0, cr1, cr1, {0}
     374:	da000000 	ble	37c <_Minimum_Stack_Size+0x27c>
     378:	05000000 	streq	r0, [r0, #-0]
     37c:	00310300 	eorseq	r0, r1, r0, lsl #6
     380:	00da2000 	sbcseq	r2, sl, r0
     384:	00f40000 	rscseq	r0, r4, r0
     388:	00040000 	andeq	r0, r4, r0
     38c:	9f5101f3 	svcls	0x005101f3
	...
     398:	000000b6 	strheq	r0, [r0], -r6
     39c:	000000c0 	andeq	r0, r0, r0, asr #1
     3a0:	9f300002 	svcls	0x00300002
     3a4:	000000c0 	andeq	r0, r0, r0, asr #1
     3a8:	000000c2 	andeq	r0, r0, r2, asr #1
     3ac:	c2520001 	subsgt	r0, r2, #1
     3b0:	c6000000 	strgt	r0, [r0], -r0
     3b4:	03000000 	movweq	r0, #0
     3b8:	9f7f7200 	svcls	0x007f7200
     3bc:	000000c6 	andeq	r0, r0, r6, asr #1
     3c0:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     3c4:	d0520001 	subsle	r0, r2, r1
     3c8:	da000000 	ble	3d0 <_Minimum_Stack_Size+0x2d0>
     3cc:	03000000 	movweq	r0, #0
     3d0:	9f7f7200 	svcls	0x007f7200
     3d4:	000000da 	ldrdeq	r0, [r0], -sl
     3d8:	000000de 	ldrdeq	r0, [r0], -lr
     3dc:	de550001 	cdple	0, 5, cr0, cr5, cr1, {0}
     3e0:	e2000000 	and	r0, r0, #0
     3e4:	03000000 	movweq	r0, #0
     3e8:	9f7f7500 	svcls	0x007f7500
	...
     3f4:	000000a0 	andeq	r0, r0, r0, lsr #1
     3f8:	000000c0 	andeq	r0, r0, r0, asr #1
     3fc:	9f300002 	svcls	0x00300002
     400:	000000c0 	andeq	r0, r0, r0, asr #1
     404:	000000cc 	andeq	r0, r0, ip, asr #1
     408:	ce510001 	cdpgt	0, 5, cr0, cr1, cr1, {0}
     40c:	d4000000 	strle	r0, [r0], #-0
     410:	01000000 	mrseq	r0, (UNDEF: 0)
     414:	00d45100 	sbcseq	r5, r4, r0, lsl #2
     418:	00da0000 	sbcseq	r0, sl, r0
     41c:	00040000 	andeq	r0, r4, r0
     420:	9f200071 	svcls	0x00200071
	...
     42c:	00000124 	andeq	r0, r0, r4, lsr #2
     430:	0000012a 	andeq	r0, r0, sl, lsr #2
     434:	2a500001 	bcs	1400440 <__Stack_Size+0x1400040>
     438:	32000001 	andcc	r0, r0, #1
     43c:	01000001 	tsteq	r0, r1
     440:	01325400 	teqeq	r2, r0, lsl #8
     444:	014f0000 	mrseq	r0, SPSR
     448:	00020000 	andeq	r0, r2, r0
     44c:	014f007d 	hvceq	61453	; 0xf00d
     450:	017c0000 	cmneq	ip, r0
     454:	00040000 	andeq	r0, r4, r0
     458:	9f5001f3 	svcls	0x005001f3
	...
     464:	0000017c 	andeq	r0, r0, ip, ror r1
     468:	0000017f 	andeq	r0, r0, pc, ror r1
     46c:	7f500001 	svcvc	0x00500001
     470:	80000001 	andhi	r0, r0, r1
     474:	04000001 	streq	r0, [r0], #-1
     478:	5001f300 	andpl	pc, r1, r0, lsl #6
     47c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     488:	00000c00 	andeq	r0, r0, r0, lsl #24
     48c:	50000100 	andpl	r0, r0, r0, lsl #2
     490:	0000000c 	andeq	r0, r0, ip
     494:	00000028 	andeq	r0, r0, r8, lsr #32
     498:	28540001 	ldmdacs	r4, {r0}^
     49c:	2b000000 	blcs	4a4 <__Stack_Size+0xa4>
     4a0:	01000000 	mrseq	r0, (UNDEF: 0)
     4a4:	00005200 	andeq	r5, r0, r0, lsl #4
	...
     4b0:	00140000 	andseq	r0, r4, r0
     4b4:	00020000 	andeq	r0, r2, r0
     4b8:	00149f30 	andseq	r9, r4, r0, lsr pc
     4bc:	001d0000 	andseq	r0, sp, r0
     4c0:	00010000 	andeq	r0, r1, r0
     4c4:	00001d52 	andeq	r1, r0, r2, asr sp
     4c8:	00002800 	andeq	r2, r0, r0, lsl #16
     4cc:	74000400 	strvc	r0, [r0], #-1024	; 0x400
     4d0:	289f0880 	ldmcs	pc, {r7, fp}	; <UNPREDICTABLE>
     4d4:	2b000000 	blcs	4dc <__Stack_Size+0xdc>
     4d8:	04000000 	streq	r0, [r0], #-0
     4dc:	08807200 	stmeq	r0, {r9, ip, sp, lr}
     4e0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     4e4:	00000000 	andeq	r0, r0, r0
     4e8:	00003000 	andeq	r3, r0, r0
     4ec:	00003c00 	andeq	r3, r0, r0, lsl #24
     4f0:	50000100 	andpl	r0, r0, r0, lsl #2
     4f4:	0000003c 	andeq	r0, r0, ip, lsr r0
     4f8:	00000058 	andeq	r0, r0, r8, asr r0
     4fc:	00540001 	subseq	r0, r4, r1
     500:	00000000 	andeq	r0, r0, r0
     504:	30000000 	andcc	r0, r0, r0
     508:	3c000000 	stccc	0, cr0, [r0], {-0}
     50c:	02000000 	andeq	r0, r0, #0
     510:	3c9f3000 	ldccc	0, cr3, [pc], {0}
     514:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
     518:	04000000 	streq	r0, [r0], #-0
     51c:	08807400 	stmeq	r0, {sl, ip, sp, lr}
     520:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     524:	00000000 	andeq	r0, r0, r0
     528:	00006000 	andeq	r6, r0, r0
     52c:	00006600 	andeq	r6, r0, r0, lsl #12
     530:	50000100 	andpl	r0, r0, r0, lsl #2
     534:	00000066 	andeq	r0, r0, r6, rrx
     538:	0000006a 	andeq	r0, r0, sl, rrx
     53c:	5403001f 	strpl	r0, [r3], #-31
     540:	94200000 	strtls	r0, [r0], #-0
     544:	12007002 	andne	r7, r0, #2
     548:	1affff0a 	bne	178 <_Minimum_Stack_Size+0x78>
     54c:	1603ff0a 	strne	pc, [r3], -sl, lsl #30
     550:	ffff0a14 			; <UNDEFINED> instruction: 0xffff0a14
     554:	01282d1a 	teqeq	r8, sl, lsl sp
     558:	1c131600 	ldcne	6, cr1, [r3], {-0}
     55c:	00006a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
     560:	00007700 	andeq	r7, r0, r0, lsl #14
     564:	03001f00 	movweq	r1, #3840	; 0xf00
     568:	20000054 	andcs	r0, r0, r4, asr r0
     56c:	00750294 			; <UNDEFINED> instruction: 0x00750294
     570:	ffff0a12 			; <UNDEFINED> instruction: 0xffff0a12
     574:	03ff0a1a 	mvnseq	r0, #106496	; 0x1a000
     578:	ff0a1416 			; <UNDEFINED> instruction: 0xff0a1416
     57c:	282d1aff 	stmdacs	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
     580:	13160001 	tstne	r6, #1
     584:	00009f1c 	andeq	r9, r0, ip, lsl pc
     588:	00000000 	andeq	r0, r0, r0
     58c:	00980000 	addseq	r0, r8, r0
     590:	00980000 	addseq	r0, r8, r0
     594:	00010000 	andeq	r0, r1, r0
     598:	00009850 	andeq	r9, r0, r0, asr r8
     59c:	0000a800 	andeq	sl, r0, r0, lsl #16
     5a0:	03001f00 	movweq	r1, #3840	; 0xf00
     5a4:	20000054 	andcs	r0, r0, r4, asr r0
     5a8:	00700294 			; <UNDEFINED> instruction: 0x00700294
     5ac:	ffff0a12 			; <UNDEFINED> instruction: 0xffff0a12
     5b0:	03ff0a1a 	mvnseq	r0, #106496	; 0x1a000
     5b4:	ff0a1416 			; <UNDEFINED> instruction: 0xff0a1416
     5b8:	282d1aff 	stmdacs	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
     5bc:	13160001 	tstne	r6, #1
     5c0:	00a89f1c 	adceq	r9, r8, ip, lsl pc
     5c4:	00b70000 	adcseq	r0, r7, r0
     5c8:	00200000 	eoreq	r0, r0, r0
     5cc:	00005403 	andeq	r5, r0, r3, lsl #8
     5d0:	f3029420 	vshl.u8	d9, d16, d2
     5d4:	0a125001 	beq	4945e0 <__Stack_Size+0x4941e0>
     5d8:	0a1affff 	beq	6c05dc <__Stack_Size+0x6c01dc>
     5dc:	141603ff 	ldrne	r0, [r6], #-1023	; 0x3ff
     5e0:	1affff0a 	bne	210 <_Minimum_Stack_Size+0x110>
     5e4:	0001282d 	andeq	r2, r1, sp, lsr #16
     5e8:	9f1c1316 	svcls	0x001c1316
	...
     5f8:	0000000e 	andeq	r0, r0, lr
     5fc:	0e500001 	cdpeq	0, 5, cr0, cr0, cr1, {0}
     600:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     604:	04000000 	streq	r0, [r0], #-0
     608:	5001f300 	andpl	pc, r1, r0, lsl #6
     60c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     610:	00000000 	andeq	r0, r0, r0
     614:	00001800 	andeq	r1, r0, r0, lsl #16
     618:	00002600 	andeq	r2, r0, r0, lsl #12
     61c:	50000100 	andpl	r0, r0, r0, lsl #2
     620:	00000026 	andeq	r0, r0, r6, lsr #32
     624:	00000030 	andeq	r0, r0, r0, lsr r0
     628:	01f30004 	mvnseq	r0, r4
     62c:	00009f50 	andeq	r9, r0, r0, asr pc
     630:	00000000 	andeq	r0, r0, r0
     634:	00300000 	eorseq	r0, r0, r0
     638:	003e0000 	eorseq	r0, lr, r0
     63c:	00010000 	andeq	r0, r1, r0
     640:	00003e50 	andeq	r3, r0, r0, asr lr
     644:	00004800 	andeq	r4, r0, r0, lsl #16
     648:	f3000400 	vshl.u8	d0, d0, d0
     64c:	009f5001 	addseq	r5, pc, r1
     650:	00000000 	andeq	r0, r0, r0
     654:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
     658:	8c000000 	stchi	0, cr0, [r0], {-0}
     65c:	02000000 	andeq	r0, r0, #0
     660:	8c9f3000 	ldchi	0, cr3, [pc], {0}
     664:	90000000 	andls	r0, r0, r0
     668:	07000000 	streq	r0, [r0, -r0]
     66c:	32007000 	andcc	r7, r0, #0
     670:	9f2e301a 	svcls	0x002e301a
	...
     67c:	00000098 	muleq	r0, r8, r0
     680:	0000009c 	muleq	r0, ip, r0
     684:	9f300002 	svcls	0x00300002
     688:	0000009c 	muleq	r0, ip, r0
     68c:	000000a0 	andeq	r0, r0, r0, lsr #1
     690:	00700008 	rsbseq	r0, r0, r8
     694:	301a2008 	andscc	r2, sl, r8
     698:	00009f2e 	andeq	r9, r0, lr, lsr #30
     69c:	00000000 	andeq	r0, r0, r0
     6a0:	00a80000 	adceq	r0, r8, r0
     6a4:	00b00000 	adcseq	r0, r0, r0
     6a8:	00010000 	andeq	r0, r1, r0
     6ac:	0000b050 	andeq	fp, r0, r0, asr r0
     6b0:	0000b200 	andeq	fp, r0, r0, lsl #4
     6b4:	f3000400 	vshl.u8	d0, d0, d0
     6b8:	b29f5001 	addslt	r5, pc, #1
     6bc:	b6000000 	strlt	r0, [r0], -r0
     6c0:	01000000 	mrseq	r0, (UNDEF: 0)
     6c4:	00b65000 	adcseq	r5, r6, r0
     6c8:	00c00000 	sbceq	r0, r0, r0
     6cc:	00040000 	andeq	r0, r4, r0
     6d0:	9f5001f3 	svcls	0x005001f3
	...
     6dc:	000000c0 	andeq	r0, r0, r0, asr #1
     6e0:	000000c8 	andeq	r0, r0, r8, asr #1
     6e4:	c8500001 	ldmdagt	r0, {r0}^
     6e8:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
     6ec:	04000000 	streq	r0, [r0], #-0
     6f0:	5001f300 	andpl	pc, r1, r0, lsl #6
     6f4:	0000ce9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
     6f8:	0000d800 	andeq	sp, r0, r0, lsl #16
     6fc:	50000100 	andpl	r0, r0, r0, lsl #2
     700:	000000d8 	ldrdeq	r0, [r0], -r8
     704:	000000e0 	andeq	r0, r0, r0, ror #1
     708:	01f30004 	mvnseq	r0, r4
     70c:	00009f50 	andeq	r9, r0, r0, asr pc
     710:	00000000 	andeq	r0, r0, r0
     714:	00c00000 	sbceq	r0, r0, r0
     718:	00d80000 	sbcseq	r0, r8, r0
     71c:	00020000 	andeq	r0, r2, r0
     720:	00d89f30 	sbcseq	r9, r8, r0, lsr pc
     724:	00e00000 	rsceq	r0, r0, r0
     728:	00010000 	andeq	r0, r1, r0
     72c:	00000050 	andeq	r0, r0, r0, asr r0
     730:	00000000 	andeq	r0, r0, r0
     734:	0000ec00 	andeq	lr, r0, r0, lsl #24
     738:	00010e00 	andeq	r0, r1, r0, lsl #28
     73c:	34000200 	strcc	r0, [r0], #-512	; 0x200
     740:	00010e9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
     744:	00011400 	andeq	r1, r1, r0, lsl #8
     748:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     754:	00000114 	andeq	r0, r0, r4, lsl r1
     758:	0000011b 	andeq	r0, r0, fp, lsl r1
     75c:	1b500001 	blne	1400768 <__Stack_Size+0x1400368>
     760:	4a000001 	bmi	76c <__Stack_Size+0x36c>
     764:	01000001 	tsteq	r0, r1
     768:	00005400 	andeq	r5, r0, r0, lsl #8
     76c:	00000000 	andeq	r0, r0, r0
     770:	01140000 	tsteq	r4, r0
     774:	011c0000 	tsteq	ip, r0
     778:	00020000 	andeq	r0, r2, r0
     77c:	011c9f34 	tsteq	ip, r4, lsr pc
     780:	01370000 	teqeq	r7, r0
     784:	00010000 	andeq	r0, r1, r0
     788:	00013850 	andeq	r3, r1, r0, asr r8
     78c:	00013e00 	andeq	r3, r1, r0, lsl #28
     790:	50000100 	andpl	r0, r0, r0, lsl #2
     794:	00000140 	andeq	r0, r0, r0, asr #2
     798:	0000014a 	andeq	r0, r0, sl, asr #2
     79c:	00500001 	subseq	r0, r0, r1
     7a0:	00000000 	andeq	r0, r0, r0
     7a4:	4a000000 	bmi	7ac <__Stack_Size+0x3ac>
     7a8:	52000001 	andpl	r0, r0, #1
     7ac:	01000001 	tsteq	r0, r1
     7b0:	01525000 	cmpeq	r2, r0
     7b4:	01860000 	orreq	r0, r6, r0
     7b8:	00010000 	andeq	r0, r1, r0
     7bc:	00018655 	andeq	r8, r1, r5, asr r6
     7c0:	00018c00 	andeq	r8, r1, r0, lsl #24
     7c4:	f3000400 	vshl.u8	d0, d0, d0
     7c8:	009f5001 	addseq	r5, pc, r1
     7cc:	00000000 	andeq	r0, r0, r0
     7d0:	4a000000 	bmi	7d8 <__Stack_Size+0x3d8>
     7d4:	56000001 	strpl	r0, [r0], -r1
     7d8:	02000001 	andeq	r0, r0, #1
     7dc:	569f3400 	ldrpl	r3, [pc], r0, lsl #8
     7e0:	60000001 	andvs	r0, r0, r1
     7e4:	01000001 	tsteq	r0, r1
     7e8:	01765000 	cmneq	r6, r0
     7ec:	018c0000 	orreq	r0, ip, r0
     7f0:	00010000 	andeq	r0, r1, r0
     7f4:	00000050 	andeq	r0, r0, r0, asr r0
     7f8:	00000000 	andeq	r0, r0, r0
     7fc:	00018c00 	andeq	r8, r1, r0, lsl #24
     800:	00019600 	andeq	r9, r1, r0, lsl #12
     804:	34000200 	strcc	r0, [r0], #-512	; 0x200
     808:	0001969f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
     80c:	0001a000 	andeq	sl, r1, r0
     810:	50000100 	andpl	r0, r0, r0, lsl #2
     814:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     818:	000001c8 	andeq	r0, r0, r8, asr #3
     81c:	00500001 	subseq	r0, r0, r1
     820:	00000000 	andeq	r0, r0, r0
     824:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
     828:	d2000001 	andle	r0, r0, #1
     82c:	02000001 	andeq	r0, r0, #1
     830:	d29f3400 	addsle	r3, pc, #0, 8
     834:	de000001 	cdple	0, 0, cr0, cr0, cr1, {0}
     838:	01000001 	tsteq	r0, r1
     83c:	01fa5000 	mvnseq	r5, r0
     840:	02160000 	andseq	r0, r6, #0
     844:	00010000 	andeq	r0, r1, r0
     848:	00022a50 	andeq	r2, r2, r0, asr sl
     84c:	00023800 	andeq	r3, r2, r0, lsl #16
     850:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     85c:	00000238 	andeq	r0, r0, r8, lsr r2
     860:	0000023e 	andeq	r0, r0, lr, lsr r2
     864:	3e500001 	cdpcc	0, 5, cr0, cr0, cr1, {0}
     868:	7a000002 	bvc	878 <__Stack_Size+0x478>
     86c:	01000002 	tsteq	r0, r2
     870:	027a5500 	rsbseq	r5, sl, #0, 10
     874:	02800000 	addeq	r0, r0, #0
     878:	00040000 	andeq	r0, r4, r0
     87c:	9f5001f3 	svcls	0x005001f3
	...
     888:	00000238 	andeq	r0, r0, r8, lsr r2
     88c:	00000243 	andeq	r0, r0, r3, asr #4
     890:	43510001 	cmpmi	r1, #1
     894:	62000002 	andvs	r0, r0, #2
     898:	01000002 	tsteq	r0, r2
     89c:	02625600 	rsbeq	r5, r2, #0, 12
     8a0:	02800000 	addeq	r0, r0, #0
     8a4:	00040000 	andeq	r0, r4, r0
     8a8:	9f5101f3 	svcls	0x005101f3
	...
     8b4:	00000238 	andeq	r0, r0, r8, lsr r2
     8b8:	00000244 	andeq	r0, r0, r4, asr #4
     8bc:	9f340002 	svcls	0x00340002
     8c0:	00000244 	andeq	r0, r0, r4, asr #4
     8c4:	0000024c 	andeq	r0, r0, ip, asr #4
     8c8:	5c500001 	mrrcpl	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     8cc:	66000002 	strvs	r0, [r0], -r2
     8d0:	01000002 	tsteq	r0, r2
     8d4:	02785000 	rsbseq	r5, r8, #0
     8d8:	02800000 	addeq	r0, r0, #0
     8dc:	00010000 	andeq	r0, r1, r0
     8e0:	00000050 	andeq	r0, r0, r0, asr r0
     8e4:	00000000 	andeq	r0, r0, r0
     8e8:	00028000 	andeq	r8, r2, r0
     8ec:	00028600 	andeq	r8, r2, r0, lsl #12
     8f0:	50000100 	andpl	r0, r0, r0, lsl #2
     8f4:	00000286 	andeq	r0, r0, r6, lsl #5
     8f8:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
     8fc:	b2550001 	subslt	r0, r5, #1
     900:	b8000002 	stmdalt	r0, {r1}
     904:	04000002 	streq	r0, [r0], #-2
     908:	5001f300 	andpl	pc, r1, r0, lsl #6
     90c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     910:	00000000 	andeq	r0, r0, r0
     914:	00028000 	andeq	r8, r2, r0
     918:	00028b00 	andeq	r8, r2, r0, lsl #22
     91c:	51000100 	mrspl	r0, (UNDEF: 16)
     920:	0000028b 	andeq	r0, r0, fp, lsl #5
     924:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
     928:	01f30004 	mvnseq	r0, r4
     92c:	00009f51 	andeq	r9, r0, r1, asr pc
     930:	00000000 	andeq	r0, r0, r0
     934:	02800000 	addeq	r0, r0, #0
     938:	028c0000 	addeq	r0, ip, #0
     93c:	00020000 	andeq	r0, r2, r0
     940:	028c9f34 	addeq	r9, ip, #52, 30	; 0xd0
     944:	02940000 	addseq	r0, r4, #0
     948:	00010000 	andeq	r0, r1, r0
     94c:	0002a250 	andeq	sl, r2, r0, asr r2
     950:	0002b800 	andeq	fp, r2, r0, lsl #16
     954:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     960:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
     964:	000002be 			; <UNDEFINED> instruction: 0x000002be
     968:	be500001 	cdplt	0, 5, cr0, cr0, cr1, {0}
     96c:	f4000002 	vst4.8	{d0-d3}, [r0], r2
     970:	01000002 	tsteq	r0, r2
     974:	02f45500 	rscseq	r5, r4, #0, 10
     978:	02fc0000 	rscseq	r0, ip, #0
     97c:	00040000 	andeq	r0, r4, r0
     980:	9f5001f3 	svcls	0x005001f3
	...
     98c:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
     990:	000002c3 	andeq	r0, r0, r3, asr #5
     994:	c3510001 	cmpgt	r1, #1
     998:	fc000002 	stc2	0, cr0, [r0], {2}
     99c:	04000002 	streq	r0, [r0], #-2
     9a0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     9a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     9a8:	00000000 	andeq	r0, r0, r0
     9ac:	0002b800 	andeq	fp, r2, r0, lsl #16
     9b0:	0002c400 	andeq	ip, r2, r0, lsl #8
     9b4:	34000200 	strcc	r0, [r0], #-512	; 0x200
     9b8:	0002c49f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
     9bc:	0002ce00 	andeq	ip, r2, r0, lsl #28
     9c0:	50000100 	andpl	r0, r0, r0, lsl #2
     9c4:	000002e4 	andeq	r0, r0, r4, ror #5
     9c8:	000002fc 	strdeq	r0, [r0], -ip
     9cc:	00500001 	subseq	r0, r0, r1
     9d0:	00000000 	andeq	r0, r0, r0
     9d4:	fc000000 	stc2	0, cr0, [r0], {-0}
     9d8:	00000002 	andeq	r0, r0, r2
     9dc:	01000003 	tsteq	r0, r3
     9e0:	03005000 	movweq	r5, #0
     9e4:	03020000 	movweq	r0, #8192	; 0x2000
     9e8:	00040000 	andeq	r0, r4, r0
     9ec:	9f200070 	svcls	0x00200070
     9f0:	00000302 	andeq	r0, r0, r2, lsl #6
     9f4:	00000310 	andeq	r0, r0, r0, lsl r3
     9f8:	00740004 	rsbseq	r0, r4, r4
     9fc:	03109f20 	tsteq	r0, #32, 30	; 0x80
     a00:	03660000 	cmneq	r6, #0
     a04:	00010000 	andeq	r0, r1, r0
     a08:	00036654 	andeq	r6, r3, r4, asr r6
     a0c:	00039800 	andeq	r9, r3, r0, lsl #16
     a10:	f3000500 	vrshl.u8	d0, d0, d0
     a14:	9f205001 	svcls	0x00205001
	...
     a20:	00000300 	andeq	r0, r0, r0, lsl #6
     a24:	00000302 	andeq	r0, r0, r2, lsl #6
     a28:	00700007 	rsbseq	r0, r0, r7
     a2c:	1aff0820 	bne	fffc2ab4 <SCS_BASE+0x1ffb4ab4>
     a30:	0003029f 	muleq	r3, pc, r2	; <UNPREDICTABLE>
     a34:	00031000 	andeq	r1, r3, r0
     a38:	74000700 	strvc	r0, [r0], #-1792	; 0x700
     a3c:	ff082000 			; <UNDEFINED> instruction: 0xff082000
     a40:	03109f1a 	tsteq	r0, #26, 30	; 0x68
     a44:	03660000 	cmneq	r6, #0
     a48:	00060000 	andeq	r0, r6, r0
     a4c:	ff080074 			; <UNDEFINED> instruction: 0xff080074
     a50:	03669f1a 	cmneq	r6, #26, 30	; 0x68
     a54:	03980000 	orrseq	r0, r8, #0
     a58:	00080000 	andeq	r0, r8, r0
     a5c:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
     a60:	9f1aff08 	svcls	0x001aff08
	...
     a6c:	00000300 	andeq	r0, r0, r0, lsl #6
     a70:	00000302 	andeq	r0, r0, r2, lsl #6
     a74:	0070000a 	rsbseq	r0, r0, sl
     a78:	ff000a20 			; <UNDEFINED> instruction: 0xff000a20
     a7c:	9f25381a 	svcls	0x0025381a
     a80:	00000302 	andeq	r0, r0, r2, lsl #6
     a84:	00000310 	andeq	r0, r0, r0, lsl r3
     a88:	0074000a 	rsbseq	r0, r4, sl
     a8c:	ff000a20 			; <UNDEFINED> instruction: 0xff000a20
     a90:	9f25381a 	svcls	0x0025381a
     a94:	00000310 	andeq	r0, r0, r0, lsl r3
     a98:	00000366 	andeq	r0, r0, r6, ror #6
     a9c:	00740009 	rsbseq	r0, r4, r9
     aa0:	1aff000a 	bne	fffc0ad0 <SCS_BASE+0x1ffb2ad0>
     aa4:	669f2538 			; <UNDEFINED> instruction: 0x669f2538
     aa8:	98000003 	stmdals	r0, {r0, r1}
     aac:	0b000003 	bleq	ac0 <__Stack_Size+0x6c0>
     ab0:	5001f300 	andpl	pc, r1, r0, lsl #6
     ab4:	ff000a20 			; <UNDEFINED> instruction: 0xff000a20
     ab8:	9f25381a 	svcls	0x0025381a
	...
     ac4:	00000300 	andeq	r0, r0, r0, lsl #6
     ac8:	00000302 	andeq	r0, r0, r2, lsl #6
     acc:	0070000b 	rsbseq	r0, r0, fp
     ad0:	40ff0820 	rscsmi	r0, pc, r0, lsr #16
     ad4:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
     ad8:	0003029f 	muleq	r3, pc, r2	; <UNPREDICTABLE>
     adc:	00031000 	andeq	r1, r3, r0
     ae0:	74000b00 	strvc	r0, [r0], #-2816	; 0xb00
     ae4:	ff082000 			; <UNDEFINED> instruction: 0xff082000
     ae8:	401a2440 	andsmi	r2, sl, r0, asr #8
     aec:	03109f25 	tsteq	r0, #37, 30	; 0x94
     af0:	03660000 	cmneq	r6, #0
     af4:	000a0000 	andeq	r0, sl, r0
     af8:	ff080074 			; <UNDEFINED> instruction: 0xff080074
     afc:	401a2440 	andsmi	r2, sl, r0, asr #8
     b00:	03669f25 	cmneq	r6, #37, 30	; 0x94
     b04:	03980000 	orrseq	r0, r8, #0
     b08:	000c0000 	andeq	r0, ip, r0
     b0c:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
     b10:	2440ff08 	strbcs	pc, [r0], #-3848	; 0xf08	; <UNPREDICTABLE>
     b14:	9f25401a 	svcls	0x0025401a
	...
     b20:	00000300 	andeq	r0, r0, r0, lsl #6
     b24:	00000302 	andeq	r0, r0, r2, lsl #6
     b28:	00700006 	rsbseq	r0, r0, r6
     b2c:	9f254820 	svcls	0x00254820
     b30:	00000302 	andeq	r0, r0, r2, lsl #6
     b34:	00000310 	andeq	r0, r0, r0, lsl r3
     b38:	00740006 	rsbseq	r0, r4, r6
     b3c:	9f254820 	svcls	0x00254820
     b40:	00000310 	andeq	r0, r0, r0, lsl r3
     b44:	00000366 	andeq	r0, r0, r6, ror #6
     b48:	00740005 	rsbseq	r0, r4, r5
     b4c:	669f2548 	ldrvs	r2, [pc], r8, asr #10
     b50:	98000003 	stmdals	r0, {r0, r1}
     b54:	07000003 	streq	r0, [r0, -r3]
     b58:	5001f300 	andpl	pc, r1, r0, lsl #6
     b5c:	9f254820 	svcls	0x00254820
	...
     b68:	000002fc 	strdeq	r0, [r0], -ip
     b6c:	00000306 	andeq	r0, r0, r6, lsl #6
     b70:	9f340002 	svcls	0x00340002
     b74:	00000306 	andeq	r0, r0, r6, lsl #6
     b78:	00000326 	andeq	r0, r0, r6, lsr #6
     b7c:	30500001 	subscc	r0, r0, r1
     b80:	34000003 	strcc	r0, [r0], #-3
     b84:	01000003 	tsteq	r0, r3
     b88:	033a5000 	teqeq	sl, #0
     b8c:	03400000 	movteq	r0, #0
     b90:	00010000 	andeq	r0, r1, r0
     b94:	00034a50 	andeq	r4, r3, r0, asr sl
     b98:	00034e00 	andeq	r4, r3, r0, lsl #28
     b9c:	50000100 	andpl	r0, r0, r0, lsl #2
     ba0:	00000360 	andeq	r0, r0, r0, ror #6
     ba4:	00000364 	andeq	r0, r0, r4, ror #6
     ba8:	78500001 	ldmdavc	r0, {r0}^
     bac:	98000003 	stmdals	r0, {r0, r1}
     bb0:	01000003 	tsteq	r0, r3
     bb4:	00005000 	andeq	r5, r0, r0
     bb8:	00000000 	andeq	r0, r0, r0
     bbc:	03980000 	orrseq	r0, r8, #0
     bc0:	03a00000 	moveq	r0, #0
     bc4:	00010000 	andeq	r0, r1, r0
     bc8:	0003a050 	andeq	sl, r3, r0, asr r0
     bcc:	00042400 	andeq	r2, r4, r0, lsl #8
     bd0:	f3000400 	vshl.u8	d0, d0, d0
     bd4:	009f5001 	addseq	r5, pc, r1
     bd8:	00000000 	andeq	r0, r0, r0
     bdc:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
     be0:	a4000003 	strge	r0, [r0], #-3
     be4:	02000003 	andeq	r0, r0, #3
     be8:	a49f3400 	ldrge	r3, [pc], #1024	; bf0 <__Stack_Size+0x7f0>
     bec:	b0000003 	andlt	r0, r0, r3
     bf0:	01000003 	tsteq	r0, r3
     bf4:	03cc5000 	biceq	r5, ip, #0
     bf8:	03f20000 	mvnseq	r0, #0
     bfc:	00010000 	andeq	r0, r1, r0
     c00:	0003f650 	andeq	pc, r3, r0, asr r6	; <UNPREDICTABLE>
     c04:	00042400 	andeq	r2, r4, r0, lsl #8
     c08:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     c14:	00000424 	andeq	r0, r0, r4, lsr #8
     c18:	00000436 	andeq	r0, r0, r6, lsr r4
     c1c:	36500001 	ldrbcc	r0, [r0], -r1
     c20:	78000004 	stmdavc	r0, {r2}
     c24:	04000004 	streq	r0, [r0], #-4
     c28:	5001f300 	andpl	pc, r1, r0, lsl #6
     c2c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     c30:	00000000 	andeq	r0, r0, r0
     c34:	00042400 	andeq	r2, r4, r0, lsl #8
     c38:	00043d00 	andeq	r3, r4, r0, lsl #26
     c3c:	51000100 	mrspl	r0, (UNDEF: 16)
     c40:	0000043d 	andeq	r0, r0, sp, lsr r4
     c44:	00000478 	andeq	r0, r0, r8, ror r4
     c48:	01f30004 	mvnseq	r0, r4
     c4c:	00009f51 	andeq	r9, r0, r1, asr pc
     c50:	00000000 	andeq	r0, r0, r0
     c54:	04240000 	strteq	r0, [r4], #-0
     c58:	043d0000 	ldrteq	r0, [sp], #-0
     c5c:	00010000 	andeq	r0, r1, r0
     c60:	00043d52 	andeq	r3, r4, r2, asr sp
     c64:	00047800 	andeq	r7, r4, r0, lsl #16
     c68:	f3000400 	vshl.u8	d0, d0, d0
     c6c:	009f5201 	addseq	r5, pc, r1, lsl #4
     c70:	00000000 	andeq	r0, r0, r0
     c74:	24000000 	strcs	r0, [r0], #-0
     c78:	3e000004 	cdpcc	0, 0, cr0, cr0, cr4, {0}
     c7c:	02000004 	andeq	r0, r0, #4
     c80:	3e9f3400 	cdpcc	4, 9, cr3, cr15, cr0, {0}
     c84:	58000004 	stmdapl	r0, {r2}
     c88:	01000004 	tsteq	r0, r4
     c8c:	045c5000 	ldrbeq	r5, [ip], #-0
     c90:	04780000 	ldrbteq	r0, [r8], #-0
     c94:	00010000 	andeq	r0, r1, r0
     c98:	00000050 	andeq	r0, r0, r0, asr r0
	...
     ca4:	00002400 	andeq	r2, r0, r0, lsl #8
     ca8:	50000100 	andpl	r0, r0, r0, lsl #2
     cac:	00000024 	andeq	r0, r0, r4, lsr #32
     cb0:	0000002e 	andeq	r0, r0, lr, lsr #32
     cb4:	01f30004 	mvnseq	r0, r4
     cb8:	002e9f50 	eoreq	r9, lr, r0, asr pc
     cbc:	00460000 	subeq	r0, r6, r0
     cc0:	00010000 	andeq	r0, r1, r0
     cc4:	00004650 	andeq	r4, r0, r0, asr r6
     cc8:	00005000 	andeq	r5, r0, r0
     ccc:	f3000400 	vshl.u8	d0, d0, d0
     cd0:	509f5001 	addspl	r5, pc, r1
     cd4:	52000000 	andpl	r0, r0, #0
     cd8:	01000000 	mrseq	r0, (UNDEF: 0)
     cdc:	00525000 	subseq	r5, r2, r0
     ce0:	005c0000 	subseq	r0, ip, r0
     ce4:	00040000 	andeq	r0, r4, r0
     ce8:	9f5001f3 	svcls	0x005001f3
     cec:	0000005c 	andeq	r0, r0, ip, asr r0
     cf0:	0000005e 	andeq	r0, r0, lr, asr r0
     cf4:	5e500001 	cdppl	0, 5, cr0, cr0, cr1, {0}
     cf8:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
     cfc:	04000000 	streq	r0, [r0], #-0
     d00:	5001f300 	andpl	pc, r1, r0, lsl #6
     d04:	0000689f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
     d08:	00006a00 	andeq	r6, r0, r0, lsl #20
     d0c:	50000100 	andpl	r0, r0, r0, lsl #2
     d10:	0000006a 	andeq	r0, r0, sl, rrx
     d14:	00000074 	andeq	r0, r0, r4, ror r0
     d18:	01f30004 	mvnseq	r0, r4
     d1c:	00749f50 	rsbseq	r9, r4, r0, asr pc
     d20:	00760000 	rsbseq	r0, r6, r0
     d24:	00010000 	andeq	r0, r1, r0
     d28:	00007650 	andeq	r7, r0, r0, asr r6
     d2c:	00008000 	andeq	r8, r0, r0
     d30:	f3000400 	vshl.u8	d0, d0, d0
     d34:	809f5001 	addshi	r5, pc, r1
     d38:	84000000 	strhi	r0, [r0], #-0
     d3c:	01000000 	mrseq	r0, (UNDEF: 0)
     d40:	00845000 	addeq	r5, r4, r0
     d44:	00980000 	addseq	r0, r8, r0
     d48:	00040000 	andeq	r0, r4, r0
     d4c:	9f5001f3 	svcls	0x005001f3
     d50:	00000098 	muleq	r0, r8, r0
     d54:	000000a4 	andeq	r0, r0, r4, lsr #1
     d58:	00500001 	subseq	r0, r0, r1
     d5c:	00000000 	andeq	r0, r0, r0
     d60:	ba000000 	blt	d68 <__Stack_Size+0x968>
     d64:	c6000000 	strgt	r0, [r0], -r0
     d68:	01000000 	mrseq	r0, (UNDEF: 0)
     d6c:	00c65100 	sbceq	r5, r6, r0, lsl #2
     d70:	01560000 	cmpeq	r6, r0
     d74:	00040000 	andeq	r0, r4, r0
     d78:	9f5101f3 	svcls	0x005101f3
	...
     d84:	000000ba 	strheq	r0, [r0], -sl
     d88:	000000ca 	andeq	r0, r0, sl, asr #1
     d8c:	9f300002 	svcls	0x00300002
     d90:	000000ca 	andeq	r0, r0, sl, asr #1
     d94:	000000ce 	andeq	r0, r0, lr, asr #1
     d98:	00750006 	rsbseq	r0, r5, r6
     d9c:	9f1aff08 	svcls	0x001aff08
     da0:	000000ce 	andeq	r0, r0, lr, asr #1
     da4:	00000156 	andeq	r0, r0, r6, asr r1
     da8:	00550001 	subseq	r0, r5, r1
     dac:	00000000 	andeq	r0, r0, r0
     db0:	ba000000 	blt	db8 <__Stack_Size+0x9b8>
     db4:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
     db8:	02000000 	andeq	r0, r0, #0
     dbc:	e09f3000 	adds	r3, pc, r0
     dc0:	10000000 	andne	r0, r0, r0
     dc4:	01000001 	tsteq	r0, r1
     dc8:	01245600 	teqeq	r4, r0, lsl #12
     dcc:	01540000 	cmpeq	r4, r0
     dd0:	00010000 	andeq	r0, r1, r0
     dd4:	00000056 	andeq	r0, r0, r6, asr r0
     dd8:	00000000 	andeq	r0, r0, r0
     ddc:	0000ba00 	andeq	fp, r0, r0, lsl #20
     de0:	0000d800 	andeq	sp, r0, r0, lsl #16
     de4:	30000200 	andcc	r0, r0, r0, lsl #4
     de8:	0000d89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
     dec:	00011000 	andeq	r1, r1, r0
     df0:	52000100 	andpl	r0, r0, #0, 2
     df4:	00000116 	andeq	r0, r0, r6, lsl r1
     df8:	00000118 	andeq	r0, r0, r8, lsl r1
     dfc:	9f300002 	svcls	0x00300002
     e00:	00000118 	andeq	r0, r0, r8, lsl r1
     e04:	00000154 	andeq	r0, r0, r4, asr r1
     e08:	00520001 	subseq	r0, r2, r1
     e0c:	00000000 	andeq	r0, r0, r0
     e10:	ba000000 	blt	e18 <__Stack_Size+0xa18>
     e14:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
     e18:	02000000 	andeq	r0, r0, #0
     e1c:	dc9f3000 	ldcle	0, cr3, [pc], {0}
     e20:	e4000000 	str	r0, [r0], #-0
     e24:	01000000 	mrseq	r0, (UNDEF: 0)
     e28:	00e45700 	rsceq	r5, r4, r0, lsl #14
     e2c:	00e60000 	rsceq	r0, r6, r0
     e30:	00050000 	andeq	r0, r5, r0
     e34:	24320072 	ldrtcs	r0, [r2], #-114	; 0x72
     e38:	0000e69f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
     e3c:	0000f200 	andeq	pc, r0, r0, lsl #4
     e40:	57000100 	strpl	r0, [r0, -r0, lsl #2]
     e44:	000000f2 	strdeq	r0, [r0], -r2
     e48:	00000108 	andeq	r0, r0, r8, lsl #2
     e4c:	00720005 	rsbseq	r0, r2, r5
     e50:	209f2432 	addscs	r2, pc, r2, lsr r4	; <UNPREDICTABLE>
     e54:	28000001 	stmdacs	r0, {r0}
     e58:	01000001 	tsteq	r0, r1
     e5c:	01285700 	teqeq	r8, r0, lsl #14
     e60:	012a0000 	teqeq	sl, r0
     e64:	00050000 	andeq	r0, r5, r0
     e68:	24320072 	ldrtcs	r0, [r2], #-114	; 0x72
     e6c:	00012a9f 	muleq	r1, pc, sl	; <UNPREDICTABLE>
     e70:	00013600 	andeq	r3, r1, r0, lsl #12
     e74:	57000100 	strpl	r0, [r0, -r0, lsl #2]
     e78:	00000136 	andeq	r0, r0, r6, lsr r1
     e7c:	0000014c 	andeq	r0, r0, ip, asr #2
     e80:	00720005 	rsbseq	r0, r2, r5
     e84:	009f2432 	addseq	r2, pc, r2, lsr r4	; <UNPREDICTABLE>
     e88:	00000000 	andeq	r0, r0, r0
     e8c:	ba000000 	blt	e94 <__Stack_Size+0xa94>
     e90:	d6000000 	strle	r0, [r0], -r0
     e94:	02000000 	andeq	r0, r0, #0
     e98:	d69f3000 	ldrle	r3, [pc], r0
     e9c:	10000000 	andne	r0, r0, r0
     ea0:	01000001 	tsteq	r0, r1
     ea4:	01165400 	tsteq	r6, r0, lsl #8
     ea8:	01540000 	cmpeq	r4, r0
     eac:	00010000 	andeq	r0, r1, r0
     eb0:	00000054 	andeq	r0, r0, r4, asr r0
     eb4:	00000000 	andeq	r0, r0, r0
     eb8:	0000ba00 	andeq	fp, r0, r0, lsl #20
     ebc:	0000d800 	andeq	sp, r0, r0, lsl #16
     ec0:	30000200 	andcc	r0, r0, r0, lsl #4
     ec4:	0000e69f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
     ec8:	0000ee00 	andeq	lr, r0, r0, lsl #28
     ecc:	3f000500 	svccc	0x00000500
     ed0:	9f240077 	svcls	0x00240077
     ed4:	000000ee 	andeq	r0, r0, lr, ror #1
     ed8:	00000108 	andeq	r0, r0, r8, lsl #2
     edc:	2a5c0001 	bcs	1700ee8 <__Stack_Size+0x1700ae8>
     ee0:	32000001 	andcc	r0, r0, #1
     ee4:	05000001 	streq	r0, [r0, #-1]
     ee8:	00773f00 	rsbseq	r3, r7, r0, lsl #30
     eec:	01329f24 	teqeq	r2, r4, lsr #30
     ef0:	014c0000 	mrseq	r0, (UNDEF: 76)
     ef4:	00010000 	andeq	r0, r1, r0
     ef8:	0000005c 	andeq	r0, r0, ip, asr r0
     efc:	00000000 	andeq	r0, r0, r0
     f00:	00016600 	andeq	r6, r1, r0, lsl #12
     f04:	00017000 	andeq	r7, r1, r0
     f08:	50000100 	andpl	r0, r0, r0, lsl #2
     f0c:	00000170 	andeq	r0, r0, r0, ror r1
     f10:	00000172 	andeq	r0, r0, r2, ror r1
     f14:	01f30004 	mvnseq	r0, r4
     f18:	00009f50 	andeq	r9, r0, r0, asr pc
     f1c:	00000000 	andeq	r0, r0, r0
     f20:	01660000 	cmneq	r6, r0
     f24:	01680000 	cmneq	r8, r0
     f28:	00020000 	andeq	r0, r2, r0
     f2c:	01689f30 	cmneq	r8, r0, lsr pc
     f30:	01720000 	cmneq	r2, r0
     f34:	000c0000 	andeq	r0, ip, r0
     f38:	ff0a0071 			; <UNDEFINED> instruction: 0xff0a0071
     f3c:	00731aff 	ldrshteq	r1, [r3], #-175	; 0xffffff51
     f40:	9f2e301a 	svcls	0x002e301a
	...
     f4c:	00000172 	andeq	r0, r0, r2, ror r1
     f50:	00000174 	andeq	r0, r0, r4, ror r1
     f54:	74500001 	ldrbvc	r0, [r0], #-1
     f58:	78000001 	stmdavc	r0, {r0}
     f5c:	04000001 	streq	r0, [r0], #-1
     f60:	5001f300 	andpl	pc, r1, r0, lsl #6
     f64:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     f68:	00000000 	andeq	r0, r0, r0
     f6c:	00017800 	andeq	r7, r1, r0, lsl #16
     f70:	00018200 	andeq	r8, r1, r0, lsl #4
     f74:	50000100 	andpl	r0, r0, r0, lsl #2
     f78:	00000182 	andeq	r0, r0, r2, lsl #3
     f7c:	00000184 	andeq	r0, r0, r4, lsl #3
     f80:	01f30004 	mvnseq	r0, r4
     f84:	00009f50 	andeq	r9, r0, r0, asr pc
     f88:	00000000 	andeq	r0, r0, r0
     f8c:	01780000 	cmneq	r8, r0
     f90:	017a0000 	cmneq	sl, r0
     f94:	00020000 	andeq	r0, r2, r0
     f98:	017a9f30 	cmneq	sl, r0, lsr pc
     f9c:	01840000 	orreq	r0, r4, r0
     fa0:	000c0000 	andeq	r0, ip, r0
     fa4:	ff0a0071 			; <UNDEFINED> instruction: 0xff0a0071
     fa8:	00731aff 	ldrshteq	r1, [r3], #-175	; 0xffffff51
     fac:	9f2e301a 	svcls	0x002e301a
	...
     fb8:	00000184 	andeq	r0, r0, r4, lsl #3
     fbc:	00000186 	andeq	r0, r0, r6, lsl #3
     fc0:	86500001 	ldrbhi	r0, [r0], -r1
     fc4:	8a000001 	bhi	fd0 <__Stack_Size+0xbd0>
     fc8:	04000001 	streq	r0, [r0], #-1
     fcc:	5001f300 	andpl	pc, r1, r0, lsl #6
     fd0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     fd4:	00000000 	andeq	r0, r0, r0
     fd8:	0001a000 	andeq	sl, r1, r0
     fdc:	0001a400 	andeq	sl, r1, r0, lsl #8
     fe0:	40000400 	andmi	r0, r0, r0, lsl #8
     fe4:	a49f243c 	ldrge	r2, [pc], #1084	; fec <__Stack_Size+0xbec>
     fe8:	ac000001 	stcge	0, cr0, [r0], {1}
     fec:	01000001 	tsteq	r0, r1
     ff0:	00005300 	andeq	r5, r0, r0, lsl #6
     ff4:	00000000 	andeq	r0, r0, r0
     ff8:	01b00000 	movseq	r0, r0
     ffc:	01c20000 	biceq	r0, r2, r0
    1000:	00010000 	andeq	r0, r1, r0
    1004:	0001c250 	andeq	ip, r1, r0, asr r2
    1008:	0001cc00 	andeq	ip, r1, r0, lsl #24
    100c:	f3000400 	vshl.u8	d0, d0, d0
    1010:	009f5001 	addseq	r5, pc, r1
    1014:	00000000 	andeq	r0, r0, r0
    1018:	b0000000 	andlt	r0, r0, r0
    101c:	be000001 	cdplt	0, 0, cr0, cr0, cr1, {0}
    1020:	01000001 	tsteq	r0, r1
    1024:	01be5100 			; <UNDEFINED> instruction: 0x01be5100
    1028:	01cc0000 	biceq	r0, ip, r0
    102c:	00040000 	andeq	r0, r4, r0
    1030:	9f5101f3 	svcls	0x005101f3
	...
    103c:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    1040:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
    1044:	9f300002 	svcls	0x00300002
    1048:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
    104c:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    1050:	bc540001 	mrrclt	0, 0, r0, r4, cr1
    1054:	c2000001 	andgt	r0, r0, #1
    1058:	0b000001 	bleq	1064 <__Stack_Size+0xc64>
    105c:	08007000 	stmdaeq	r0, {ip, sp, lr}
    1060:	24341aff 	ldrtcs	r1, [r4], #-2815	; 0xaff
    1064:	9f210073 	svcls	0x00210073
    1068:	000001c2 	andeq	r0, r0, r2, asr #3
    106c:	000001cc 	andeq	r0, r0, ip, asr #3
    1070:	00500001 	subseq	r0, r0, r1
    1074:	00000000 	andeq	r0, r0, r0
    1078:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    107c:	1c000001 	stcne	0, cr0, [r0], {1}
    1080:	01000002 	tsteq	r0, r2
    1084:	021c5000 	andseq	r5, ip, #0
    1088:	022c0000 	eoreq	r0, ip, #0
    108c:	00040000 	andeq	r0, r4, r0
    1090:	9f5001f3 	svcls	0x005001f3
	...
    109c:	000001d8 	ldrdeq	r0, [r0], -r8
    10a0:	000001e8 	andeq	r0, r0, r8, ror #3
    10a4:	9f300002 	svcls	0x00300002
    10a8:	000001e8 	andeq	r0, r0, r8, ror #3
    10ac:	00000220 	andeq	r0, r0, r0, lsr #4
    10b0:	20540001 	subscs	r0, r4, r1
    10b4:	2c000002 	stccs	0, cr0, [r0], {2}
    10b8:	08000002 	stmdaeq	r0, {r1}
    10bc:	5001f300 	andpl	pc, r1, r0, lsl #6
    10c0:	1affff0a 	bne	cf0 <__Stack_Size+0x8f0>
    10c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    10c8:	00000000 	andeq	r0, r0, r0
    10cc:	0001d800 	andeq	sp, r1, r0, lsl #16
    10d0:	0001fc00 	andeq	pc, r1, r0, lsl #24
    10d4:	30000200 	andcc	r0, r0, r0, lsl #4
    10d8:	0001fc9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    10dc:	00020800 	andeq	r0, r2, r0, lsl #16
    10e0:	33000b00 	movwcc	r0, #2816	; 0xb00
    10e4:	3f4e0070 	svccc	0x004e0070
    10e8:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
    10ec:	02089f24 	andeq	r9, r8, #36, 30	; 0x90
    10f0:	02100000 	andseq	r0, r0, #0
    10f4:	00020000 	andeq	r0, r2, r0
    10f8:	00009f30 	andeq	r9, r0, r0, lsr pc
    10fc:	00000000 	andeq	r0, r0, r0
    1100:	01d80000 	bicseq	r0, r8, r0
    1104:	01e60000 	mvneq	r0, r0
    1108:	00020000 	andeq	r0, r2, r0
    110c:	01e69f30 	mvneq	r9, r0, lsr pc
    1110:	022c0000 	eoreq	r0, ip, #0
    1114:	00010000 	andeq	r0, r1, r0
    1118:	00000053 	andeq	r0, r0, r3, asr r0
    111c:	00000000 	andeq	r0, r0, r0
    1120:	0001d800 	andeq	sp, r1, r0, lsl #16
    1124:	0001e600 	andeq	lr, r1, r0, lsl #12
    1128:	30000200 	andcc	r0, r0, r0, lsl #4
    112c:	0001e69f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
    1130:	00021c00 	andeq	r1, r2, r0, lsl #24
    1134:	70000900 	andvc	r0, r0, r0, lsl #18
    1138:	243f4e00 	ldrtcs	r4, [pc], #-3584	; 1140 <__Stack_Size+0xd40>
    113c:	9f25401a 	svcls	0x0025401a
    1140:	0000021c 	andeq	r0, r0, ip, lsl r2
    1144:	0000022c 	andeq	r0, r0, ip, lsr #4
    1148:	01f3000a 	mvnseq	r0, sl
    114c:	243f4e50 	ldrtcs	r4, [pc], #-3664	; 1154 <__Stack_Size+0xd54>
    1150:	9f25401a 	svcls	0x0025401a
	...
    115c:	0000022c 	andeq	r0, r0, ip, lsr #4
    1160:	00000238 	andeq	r0, r0, r8, lsr r2
    1164:	38500001 	ldmdacc	r0, {r0}^
    1168:	56000002 	strpl	r0, [r0], -r2
    116c:	04000002 	streq	r0, [r0], #-2
    1170:	5001f300 	andpl	pc, r1, r0, lsl #6
    1174:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1178:	00000000 	andeq	r0, r0, r0
    117c:	00022c00 	andeq	r2, r2, r0, lsl #24
    1180:	00023c00 	andeq	r3, r2, r0, lsl #24
    1184:	51000100 	mrspl	r0, (UNDEF: 16)
    1188:	0000023c 	andeq	r0, r0, ip, lsr r2
    118c:	00000256 	andeq	r0, r0, r6, asr r2
    1190:	01f30004 	mvnseq	r0, r4
    1194:	00009f51 	andeq	r9, r0, r1, asr pc
    1198:	00000000 	andeq	r0, r0, r0
    119c:	022c0000 	eoreq	r0, ip, #0
    11a0:	02320000 	eorseq	r0, r2, #0
    11a4:	00020000 	andeq	r0, r2, r0
    11a8:	02329f30 	eorseq	r9, r2, #48, 30	; 0xc0
    11ac:	02360000 	eorseq	r0, r6, #0
    11b0:	00050000 	andeq	r0, r5, r0
    11b4:	2400733f 	strcs	r7, [r0], #-831	; 0x33f
    11b8:	0002369f 	muleq	r2, pc, r6	; <UNPREDICTABLE>
    11bc:	00024c00 	andeq	r4, r2, r0, lsl #24
    11c0:	52000100 	andpl	r0, r0, #0, 2
    11c4:	0000024c 	andeq	r0, r0, ip, asr #4
    11c8:	00000256 	andeq	r0, r0, r6, asr r2
    11cc:	733f0005 	teqvc	pc, #5
    11d0:	009f2400 	addseq	r2, pc, r0, lsl #8
	...
    11dc:	1c000000 	stcne	0, cr0, [r0], {-0}
    11e0:	02000000 	andeq	r0, r0, #0
    11e4:	1c9f3000 	ldcne	0, cr3, [pc], {0}
    11e8:	34000000 	strcc	r0, [r0], #-0
    11ec:	01000000 	mrseq	r0, (UNDEF: 0)
    11f0:	00005200 	andeq	r5, r0, r0, lsl #4
    11f4:	00000000 	andeq	r0, r0, r0
    11f8:	00340000 	eorseq	r0, r4, r0
    11fc:	004a0000 	subeq	r0, sl, r0
    1200:	00020000 	andeq	r0, r2, r0
    1204:	004a9f30 	subeq	r9, sl, r0, lsr pc
    1208:	004c0000 	subeq	r0, ip, r0
    120c:	00020000 	andeq	r0, r2, r0
    1210:	004c9f31 	subeq	r9, ip, r1, lsr pc
    1214:	004e0000 	subeq	r0, lr, r0
    1218:	00020000 	andeq	r0, r2, r0
    121c:	004e9f32 	subeq	r9, lr, r2, lsr pc
    1220:	00640000 	rsbeq	r0, r4, r0
    1224:	00020000 	andeq	r0, r2, r0
    1228:	00009f33 	andeq	r9, r0, r3, lsr pc
    122c:	00000000 	andeq	r0, r0, r0
    1230:	00640000 	rsbeq	r0, r4, r0
    1234:	00680000 	rsbeq	r0, r8, r0
    1238:	00010000 	andeq	r0, r1, r0
    123c:	00006850 	andeq	r6, r0, r0, asr r8
    1240:	00007800 	andeq	r7, r0, r0, lsl #16
    1244:	f3000400 	vshl.u8	d0, d0, d0
    1248:	009f5001 	addseq	r5, pc, r1
    124c:	00000000 	andeq	r0, r0, r0
    1250:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    1254:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    1258:	02000000 	andeq	r0, r0, #0
    125c:	8e9f3000 	cdphi	0, 9, cr3, cr15, cr0, {0}
    1260:	96000000 	strls	r0, [r0], -r0
    1264:	01000000 	mrseq	r0, (UNDEF: 0)
    1268:	00965200 	addseq	r5, r6, r0, lsl #4
    126c:	009e0000 	addseq	r0, lr, r0
    1270:	00010000 	andeq	r0, r1, r0
    1274:	00009e51 	andeq	r9, r0, r1, asr lr
    1278:	0000c000 	andeq	ip, r0, r0
    127c:	54000100 	strpl	r0, [r0], #-256	; 0x100
    1280:	000000c0 	andeq	r0, r0, r0, asr #1
    1284:	000000c2 	andeq	r0, r0, r2, asr #1
    1288:	00740006 	rsbseq	r0, r4, r6
    128c:	9f1a0072 	svcls	0x001a0072
    1290:	000000c2 	andeq	r0, r0, r2, asr #1
    1294:	000000c4 	andeq	r0, r0, r4, asr #1
    1298:	c4520001 	ldrbgt	r0, [r2], #-1
    129c:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    12a0:	12000000 	andne	r0, r0, #0
    12a4:	70ff0800 	rscsvc	r0, pc, r0, lsl #16
    12a8:	33019400 	movwcc	r9, #5120	; 0x1400
    12ac:	1aff081a 	bne	fffc331c <SCS_BASE+0x1ffb531c>
    12b0:	74242433 	strtvc	r2, [r4], #-1075	; 0x433
    12b4:	d89f1a00 	ldmle	pc, {r9, fp, ip}	; <UNPREDICTABLE>
    12b8:	e6000000 	str	r0, [r0], -r0
    12bc:	02000000 	andeq	r0, r0, #0
    12c0:	009f3000 	addseq	r3, pc, r0
    12c4:	00000000 	andeq	r0, r0, r0
    12c8:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    12cc:	bc000000 	stclt	0, cr0, [r0], {-0}
    12d0:	02000000 	andeq	r0, r0, #0
    12d4:	bc9f3000 	ldclt	0, cr3, [pc], {0}
    12d8:	c0000000 	andgt	r0, r0, r0
    12dc:	01000000 	mrseq	r0, (UNDEF: 0)
    12e0:	00c05500 	sbceq	r5, r0, r0, lsl #10
    12e4:	00c40000 	sbceq	r0, r4, r0
    12e8:	00010000 	andeq	r0, r1, r0
    12ec:	0000c451 	andeq	ip, r0, r1, asr r4
    12f0:	0000cc00 	andeq	ip, r0, r0, lsl #24
    12f4:	52000100 	andpl	r0, r0, #0, 2
    12f8:	000000d8 	ldrdeq	r0, [r0], -r8
    12fc:	000000e6 	andeq	r0, r0, r6, ror #1
    1300:	9f300002 	svcls	0x00300002
	...
    130c:	00000078 	andeq	r0, r0, r8, ror r0
    1310:	000000bc 	strheq	r0, [r0], -ip
    1314:	9f300002 	svcls	0x00300002
    1318:	000000bc 	strheq	r0, [r0], -ip
    131c:	000000c2 	andeq	r0, r0, r2, asr #1
    1320:	c2520001 	subsgt	r0, r2, #1
    1324:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    1328:	0f000000 	svceq	0x00000000
    132c:	70ff0800 	rscsvc	r0, pc, r0, lsl #16
    1330:	33019400 	movwcc	r9, #5120	; 0x1400
    1334:	1aff081a 	bne	fffc33a4 <SCS_BASE+0x1ffb53a4>
    1338:	9f242433 	svcls	0x00242433
    133c:	000000d8 	ldrdeq	r0, [r0], -r8
    1340:	000000e6 	andeq	r0, r0, r6, ror #1
    1344:	9f300002 	svcls	0x00300002
	...
    1350:	00000078 	andeq	r0, r0, r8, ror r0
    1354:	0000008e 	andeq	r0, r0, lr, lsl #1
    1358:	9f300002 	svcls	0x00300002
    135c:	0000008e 	andeq	r0, r0, lr, lsl #1
    1360:	00000092 	muleq	r0, r2, r0
    1364:	72340005 	eorsvc	r0, r4, #5
    1368:	929f1c00 	addsls	r1, pc, #0, 24
    136c:	96000000 	strls	r0, [r0], -r0
    1370:	01000000 	mrseq	r0, (UNDEF: 0)
    1374:	00965100 	addseq	r5, r6, r0, lsl #2
    1378:	00a80000 	adceq	r0, r8, r0
    137c:	00050000 	andeq	r0, r5, r0
    1380:	1c007234 	sfmne	f7, 4, [r0], {52}	; 0x34
    1384:	0000d89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    1388:	0000e600 	andeq	lr, r0, r0, lsl #12
    138c:	30000200 	andcc	r0, r0, r0, lsl #4
    1390:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1394:	00000000 	andeq	r0, r0, r0
    1398:	00007800 	andeq	r7, r0, r0, lsl #16
    139c:	00008e00 	andeq	r8, r0, r0, lsl #28
    13a0:	3f000200 	svccc	0x00000200
    13a4:	00008e9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    13a8:	00009a00 	andeq	r9, r0, r0, lsl #20
    13ac:	3f000500 	svccc	0x00000500
    13b0:	9f250072 	svcls	0x00250072
    13b4:	0000009a 	muleq	r0, sl, r0
    13b8:	0000009c 	muleq	r0, ip, r0
    13bc:	9c540001 	mrrcls	0, 0, r0, r4, cr1
    13c0:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    13c4:	05000000 	streq	r0, [r0, #-0]
    13c8:	00723f00 	rsbseq	r3, r2, r0, lsl #30
    13cc:	00d89f25 	sbcseq	r9, r8, r5, lsr #30
    13d0:	00e60000 	rsceq	r0, r6, r0
    13d4:	00020000 	andeq	r0, r2, r0
    13d8:	00009f3f 	andeq	r9, r0, pc, lsr pc
    13dc:	00000000 	andeq	r0, r0, r0
    13e0:	01140000 	tsteq	r4, r0
    13e4:	01160000 	tsteq	r6, r0
    13e8:	00010000 	andeq	r0, r1, r0
    13ec:	00011650 	andeq	r1, r1, r0, asr r6
    13f0:	00011a00 	andeq	r1, r1, r0, lsl #20
    13f4:	f3000400 	vshl.u8	d0, d0, d0
    13f8:	009f5001 	addseq	r5, pc, r1
    13fc:	00000000 	andeq	r0, r0, r0
    1400:	2c000000 	stccs	0, cr0, [r0], {-0}
    1404:	38000001 	stmdacc	r0, {r0}
    1408:	01000001 	tsteq	r0, r1
    140c:	01385000 	teqeq	r8, r0
    1410:	01500000 	cmpeq	r0, r0
    1414:	00040000 	andeq	r0, r4, r0
    1418:	9f5001f3 	svcls	0x005001f3
	...
    1424:	0000012c 	andeq	r0, r0, ip, lsr #2
    1428:	00000140 	andeq	r0, r0, r0, asr #2
    142c:	9f300002 	svcls	0x00300002
    1430:	00000140 	andeq	r0, r0, r0, asr #2
    1434:	00000142 	andeq	r0, r0, r2, asr #2
    1438:	00700009 	rsbseq	r0, r0, r9
    143c:	731a0073 	tstvc	sl, #115	; 0x73
    1440:	009f2900 	addseq	r2, pc, r0, lsl #18
    1444:	00000000 	andeq	r0, r0, r0
    1448:	2c000000 	stccs	0, cr0, [r0], {-0}
    144c:	36000001 	strcc	r0, [r0], -r1
    1450:	02000001 	andeq	r0, r0, #1
    1454:	369f3000 	ldrcc	r3, [pc], r0
    1458:	44000001 	strmi	r0, [r0], #-1
    145c:	01000001 	tsteq	r0, r1
    1460:	00005300 	andeq	r5, r0, r0, lsl #6
    1464:	00000000 	andeq	r0, r0, r0
    1468:	015c0000 	cmpeq	ip, r0
    146c:	01640000 	cmneq	r4, r0
    1470:	00010000 	andeq	r0, r1, r0
    1474:	00016450 	andeq	r6, r1, r0, asr r4
    1478:	00017800 	andeq	r7, r1, r0, lsl #16
    147c:	f3000400 	vshl.u8	d0, d0, d0
    1480:	009f5001 	addseq	r5, pc, r1
    1484:	00000000 	andeq	r0, r0, r0
    1488:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    148c:	94000001 	strls	r0, [r0], #-1
    1490:	01000001 	tsteq	r0, r1
    1494:	01945000 	orrseq	r5, r4, r0
    1498:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
    149c:	00040000 	andeq	r0, r4, r0
    14a0:	9f5001f3 	svcls	0x005001f3
	...
    14ac:	00000188 	andeq	r0, r0, r8, lsl #3
    14b0:	0000019c 	muleq	r0, ip, r1
    14b4:	9f300002 	svcls	0x00300002
    14b8:	0000019c 	muleq	r0, ip, r1
    14bc:	0000019e 	muleq	r0, lr, r1
    14c0:	00700009 	rsbseq	r0, r0, r9
    14c4:	731a0073 	tstvc	sl, #115	; 0x73
    14c8:	009f2900 	addseq	r2, pc, r0, lsl #18
    14cc:	00000000 	andeq	r0, r0, r0
    14d0:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    14d4:	92000001 	andls	r0, r0, #1
    14d8:	02000001 	andeq	r0, r0, #1
    14dc:	929f3000 	addsls	r3, pc, #0
    14e0:	ac000001 	stcge	0, cr0, [r0], {1}
    14e4:	01000001 	tsteq	r0, r1
    14e8:	00005300 	andeq	r5, r0, r0, lsl #6
    14ec:	00000000 	andeq	r0, r0, r0
    14f0:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
    14f4:	01c40000 	biceq	r0, r4, r0
    14f8:	00010000 	andeq	r0, r1, r0
    14fc:	0001c450 	andeq	ip, r1, r0, asr r4
    1500:	0001cc00 	andeq	ip, r1, r0, lsl #24
    1504:	f3000400 	vshl.u8	d0, d0, d0
    1508:	009f5001 	addseq	r5, pc, r1
    150c:	00000000 	andeq	r0, r0, r0
    1510:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    1514:	bc000001 	stclt	0, cr0, [r0], {1}
    1518:	01000001 	tsteq	r0, r1
    151c:	01bc5100 			; <UNDEFINED> instruction: 0x01bc5100
    1520:	01cc0000 	biceq	r0, ip, r0
    1524:	00040000 	andeq	r0, r4, r0
    1528:	9f5101f3 	svcls	0x005101f3
	...
    1534:	000001ec 	andeq	r0, r0, ip, ror #3
    1538:	000001f4 	strdeq	r0, [r0], -r4
    153c:	f4500001 			; <UNDEFINED> instruction: 0xf4500001
    1540:	f6000001 			; <UNDEFINED> instruction: 0xf6000001
    1544:	04000001 	streq	r0, [r0], #-1
    1548:	5001f300 	andpl	pc, r1, r0, lsl #6
    154c:	0001f69f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
    1550:	0001fa00 	andeq	pc, r1, r0, lsl #20
    1554:	50000100 	andpl	r0, r0, r0, lsl #2
    1558:	000001fa 	strdeq	r0, [r0], -sl
    155c:	00000204 	andeq	r0, r0, r4, lsl #4
    1560:	01f30004 	mvnseq	r0, r4
    1564:	00009f50 	andeq	r9, r0, r0, asr pc
    1568:	00000000 	andeq	r0, r0, r0
    156c:	02040000 	andeq	r0, r4, #0
    1570:	020a0000 	andeq	r0, sl, #0
    1574:	00010000 	andeq	r0, r1, r0
    1578:	00020a50 	andeq	r0, r2, r0, asr sl
    157c:	00022400 	andeq	r2, r2, r0, lsl #8
    1580:	f3000400 	vshl.u8	d0, d0, d0
    1584:	009f5001 	addseq	r5, pc, r1
    1588:	00000000 	andeq	r0, r0, r0
    158c:	04000000 	streq	r0, [r0], #-0
    1590:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    1594:	02000002 	andeq	r0, r0, #2
    1598:	0e9f3000 	cdpeq	0, 9, cr3, cr15, cr0, {0}
    159c:	16000002 	strne	r0, [r0], -r2
    15a0:	01000002 	tsteq	r0, r2
    15a4:	02165000 	andseq	r5, r6, #0
    15a8:	02180000 	andseq	r0, r8, #0
    15ac:	00080000 	andeq	r0, r8, r0
    15b0:	5001f331 	andpl	pc, r1, r1, lsr r3	; <UNPREDICTABLE>
    15b4:	9f241a4f 	svcls	0x00241a4f
    15b8:	00000218 	andeq	r0, r0, r8, lsl r2
    15bc:	0000021c 	andeq	r0, r0, ip, lsl r2
    15c0:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    15c4:	24000002 	strcs	r0, [r0], #-2
    15c8:	08000002 	stmdaeq	r0, {r1}
    15cc:	01f33100 	mvnseq	r3, r0, lsl #2
    15d0:	241a4f50 	ldrcs	r4, [sl], #-3920	; 0xf50
    15d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    15d8:	00000000 	andeq	r0, r0, r0
    15dc:	00022400 	andeq	r2, r2, r0, lsl #8
    15e0:	00025e00 	andeq	r5, r2, r0, lsl #28
    15e4:	50000100 	andpl	r0, r0, r0, lsl #2
    15e8:	0000025e 	andeq	r0, r0, lr, asr r2
    15ec:	00000270 	andeq	r0, r0, r0, ror r2
    15f0:	01f30004 	mvnseq	r0, r4
    15f4:	00009f50 	andeq	r9, r0, r0, asr pc
    15f8:	00000000 	andeq	r0, r0, r0
    15fc:	02240000 	eoreq	r0, r4, #0
    1600:	02360000 	eorseq	r0, r6, #0
    1604:	00010000 	andeq	r0, r1, r0
    1608:	00023651 	andeq	r3, r2, r1, asr r6
    160c:	00027000 	andeq	r7, r2, r0
    1610:	f3000400 	vshl.u8	d0, d0, d0
    1614:	009f5101 	addseq	r5, pc, r1, lsl #2
    1618:	00000000 	andeq	r0, r0, r0
    161c:	24000000 	strcs	r0, [r0], #-0
    1620:	3e000002 	cdpcc	0, 0, cr0, cr0, cr2, {0}
    1624:	01000002 	tsteq	r0, r2
    1628:	023e5200 	eorseq	r5, lr, #0, 4
    162c:	02700000 	rsbseq	r0, r0, #0
    1630:	00040000 	andeq	r0, r4, r0
    1634:	9f5201f3 	svcls	0x005201f3
	...
    1640:	00000224 	andeq	r0, r0, r4, lsr #4
    1644:	00000230 	andeq	r0, r0, r0, lsr r2
    1648:	9f300002 	svcls	0x00300002
    164c:	00000230 	andeq	r0, r0, r0, lsr r2
    1650:	00000234 	andeq	r0, r0, r4, lsr r2
    1654:	73340005 	teqvc	r4, #5
    1658:	349f1c00 	ldrcc	r1, [pc], #3072	; 1660 <__Stack_Size+0x1260>
    165c:	38000002 	stmdacc	r0, {r1}
    1660:	01000002 	tsteq	r0, r2
    1664:	02385400 	eorseq	r5, r8, #0, 8
    1668:	023c0000 	eorseq	r0, ip, #0
    166c:	00050000 	andeq	r0, r5, r0
    1670:	1c007334 	stcne	3, cr7, [r0], {52}	; 0x34
    1674:	00024a9f 	muleq	r2, pc, sl	; <UNPREDICTABLE>
    1678:	00025e00 	andeq	r5, r2, r0, lsl #28
    167c:	70000800 	andvc	r0, r0, r0, lsl #16
    1680:	1ac00800 	bne	ff003688 <SCS_BASE+0x1eff5688>
    1684:	5e9f2536 	mrcpl	5, 4, r2, cr15, cr6, {1}
    1688:	70000002 	andvc	r0, r0, r2
    168c:	09000002 	stmdbeq	r0, {r1}
    1690:	5001f300 	andpl	pc, r1, r0, lsl #6
    1694:	361ac008 	ldrcc	ip, [sl], -r8
    1698:	00009f25 	andeq	r9, r0, r5, lsr #30
    169c:	00000000 	andeq	r0, r0, r0
    16a0:	02240000 	eoreq	r0, r4, #0
    16a4:	02300000 	eorseq	r0, r0, #0
    16a8:	00030000 	andeq	r0, r3, r0
    16ac:	309fff08 	addscc	pc, pc, r8, lsl #30
    16b0:	3c000002 	stccc	0, cr0, [r0], {2}
    16b4:	06000002 	streq	r0, [r0], -r2
    16b8:	73ff0800 	mvnsvc	r0, #0, 16
    16bc:	3c9f2500 	cfldr32cc	mvfx2, [pc], {0}
    16c0:	4a000002 	bmi	16d0 <__Stack_Size+0x12d0>
    16c4:	01000002 	tsteq	r0, r2
    16c8:	024a5300 	subeq	r5, sl, #0, 6
    16cc:	025e0000 	subseq	r0, lr, #0
    16d0:	00070000 	andeq	r0, r7, r0
    16d4:	25380070 	ldrcs	r0, [r8, #-112]!	; 0x70
    16d8:	5e9f1a33 	mrcpl	10, 4, r1, cr15, cr3, {1}
    16dc:	70000002 	andvc	r0, r0, r2
    16e0:	08000002 	stmdaeq	r0, {r1}
    16e4:	5001f300 	andpl	pc, r1, r0, lsl #6
    16e8:	1a332538 	bne	ccabd0 <__Stack_Size+0xcca7d0>
    16ec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    16f0:	00000000 	andeq	r0, r0, r0
    16f4:	00022400 	andeq	r2, r2, r0, lsl #8
    16f8:	00024a00 	andeq	r4, r2, r0, lsl #20
    16fc:	30000200 	andcc	r0, r0, r0, lsl #4
    1700:	00024a9f 	muleq	r2, pc, sl	; <UNPREDICTABLE>
    1704:	00026200 	andeq	r6, r2, r0, lsl #4
    1708:	54000100 	strpl	r0, [r0], #-256	; 0x100
    170c:	00000262 	andeq	r0, r0, r2, ror #4
    1710:	00000270 	andeq	r0, r0, r0, ror r2
    1714:	ff08000e 			; <UNDEFINED> instruction: 0xff08000e
    1718:	095001f3 	ldmdbeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    171c:	253224fa 	ldrcs	r2, [r2, #-1274]!	; 0x4fa
    1720:	9f242433 	svcls	0x00242433
	...
    172c:	00000224 	andeq	r0, r0, r4, lsr #4
    1730:	00000230 	andeq	r0, r0, r0, lsr r2
    1734:	9f300002 	svcls	0x00300002
    1738:	00000230 	andeq	r0, r0, r0, lsr r2
    173c:	00000236 	andeq	r0, r0, r6, lsr r2
    1740:	36530001 	ldrbcc	r0, [r3], -r1
    1744:	4a000002 	bmi	1754 <__Stack_Size+0x1354>
    1748:	01000002 	tsteq	r0, r2
    174c:	024a5100 	subeq	r5, sl, #0, 2
    1750:	024e0000 	subeq	r0, lr, #0
    1754:	00060000 	andeq	r0, r6, r0
    1758:	00720071 	rsbseq	r0, r2, r1, ror r0
    175c:	024e9f24 	subeq	r9, lr, #36, 30	; 0x90
    1760:	02680000 	rsbeq	r0, r8, #0
    1764:	00010000 	andeq	r0, r1, r0
    1768:	00026852 	andeq	r6, r2, r2, asr r8
    176c:	00027000 	andeq	r7, r2, r0
    1770:	71000e00 	tstvc	r0, r0, lsl #28
    1774:	5001f300 	andpl	pc, r1, r0, lsl #6
    1778:	3224fa09 	eorcc	pc, r4, #36864	; 0x9000
    177c:	24243325 	strtcs	r3, [r4], #-805	; 0x325
    1780:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1784:	00000000 	andeq	r0, r0, r0
    1788:	00027000 	andeq	r7, r2, r0
    178c:	00027400 	andeq	r7, r2, r0, lsl #8
    1790:	50000100 	andpl	r0, r0, r0, lsl #2
    1794:	00000274 	andeq	r0, r0, r4, ror r2
    1798:	0000028c 	andeq	r0, r0, ip, lsl #5
    179c:	01f30004 	mvnseq	r0, r4
    17a0:	00009f50 	andeq	r9, r0, r0, asr pc
    17a4:	00000000 	andeq	r0, r0, r0
    17a8:	02700000 	rsbseq	r0, r0, #0
    17ac:	027c0000 	rsbseq	r0, ip, #0
    17b0:	00020000 	andeq	r0, r2, r0
    17b4:	027c9f30 	rsbseq	r9, ip, #48, 30	; 0xc0
    17b8:	027e0000 	rsbseq	r0, lr, #0
    17bc:	00090000 	andeq	r0, r9, r0
    17c0:	00700073 	rsbseq	r0, r0, r3, ror r0
    17c4:	2900731a 	stmdbcs	r0, {r1, r3, r4, r8, r9, ip, sp, lr}
    17c8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    17cc:	00000000 	andeq	r0, r0, r0
    17d0:	00027000 	andeq	r7, r2, r0
    17d4:	00027c00 	andeq	r7, r2, r0, lsl #24
    17d8:	30000200 	andcc	r0, r0, r0, lsl #4
    17dc:	00027c9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    17e0:	00027e00 	andeq	r7, r2, r0, lsl #28
    17e4:	73000600 	movwvc	r0, #1536	; 0x600
    17e8:	1a007000 	bne	1d7f0 <__Stack_Size+0x1d3f0>
    17ec:	00027e9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    17f0:	00028200 	andeq	r8, r2, r0, lsl #4
    17f4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1800:	00000270 	andeq	r0, r0, r0, ror r2
    1804:	00000274 	andeq	r0, r0, r4, ror r2
    1808:	00700007 	rsbseq	r0, r0, r7
    180c:	1a3f253a 	bne	fcacfc <__Stack_Size+0xfca8fc>
    1810:	0002749f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
    1814:	00027800 	andeq	r7, r2, r0, lsl #16
    1818:	f3000800 	vsub.i8	d0, d0, d0
    181c:	253a5001 	ldrcs	r5, [sl, #-1]!
    1820:	789f1a3f 	ldmvc	pc, {r0, r1, r2, r3, r4, r5, r9, fp, ip}	; <UNPREDICTABLE>
    1824:	8c000002 	stchi	0, cr0, [r0], {2}
    1828:	01000002 	tsteq	r0, r2
    182c:	00005300 	andeq	r5, r0, r0, lsl #6
    1830:	00000000 	andeq	r0, r0, r0
    1834:	028c0000 	addeq	r0, ip, #0
    1838:	02900000 	addseq	r0, r0, #0
    183c:	00010000 	andeq	r0, r1, r0
    1840:	00029050 	andeq	r9, r2, r0, asr r0
    1844:	0002a400 	andeq	sl, r2, r0, lsl #8
    1848:	f3000400 	vshl.u8	d0, d0, d0
    184c:	009f5001 	addseq	r5, pc, r1
    1850:	00000000 	andeq	r0, r0, r0
    1854:	8c000000 	stchi	0, cr0, [r0], {-0}
    1858:	90000002 	andls	r0, r0, r2
    185c:	05000002 	streq	r0, [r0, #-2]
    1860:	4f007000 	svcmi	0x00007000
    1864:	02909f1a 	addseq	r9, r0, #26, 30	; 0x68
    1868:	02960000 	addseq	r0, r6, #0
    186c:	00010000 	andeq	r0, r1, r0
    1870:	00029650 	andeq	r9, r2, r0, asr r6
    1874:	0002a400 	andeq	sl, r2, r0, lsl #8
    1878:	f3000600 	vmax.u8	d0, d0, d0
    187c:	1a4f5001 	bne	13d5888 <__Stack_Size+0x13d5488>
    1880:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1884:	00000000 	andeq	r0, r0, r0
    1888:	0002a400 	andeq	sl, r2, r0, lsl #8
    188c:	0002a800 	andeq	sl, r2, r0, lsl #16
    1890:	50000100 	andpl	r0, r0, r0, lsl #2
    1894:	000002a8 	andeq	r0, r0, r8, lsr #5
    1898:	000002c0 	andeq	r0, r0, r0, asr #5
    189c:	01f30004 	mvnseq	r0, r4
    18a0:	00009f50 	andeq	r9, r0, r0, asr pc
    18a4:	00000000 	andeq	r0, r0, r0
    18a8:	02a40000 	adceq	r0, r4, #0
    18ac:	02a80000 	adceq	r0, r8, #0
    18b0:	00050000 	andeq	r0, r5, r0
    18b4:	1a4f0070 	bne	13c1a7c <__Stack_Size+0x13c167c>
    18b8:	0002a89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    18bc:	0002ac00 	andeq	sl, r2, r0, lsl #24
    18c0:	50000100 	andpl	r0, r0, r0, lsl #2
    18c4:	000002ac 	andeq	r0, r0, ip, lsr #5
    18c8:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
    18cc:	01710003 	cmneq	r1, r3
    18d0:	0002b09f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    18d4:	0002c000 	andeq	ip, r2, r0
    18d8:	f3000600 	vmax.u8	d0, d0, d0
    18dc:	1a4f5001 	bne	13d58e8 <__Stack_Size+0x13d54e8>
    18e0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    18e4:	00000000 	andeq	r0, r0, r0
    18e8:	0002c000 	andeq	ip, r2, r0
    18ec:	0002c400 	andeq	ip, r2, r0, lsl #8
    18f0:	50000100 	andpl	r0, r0, r0, lsl #2
    18f4:	000002c4 	andeq	r0, r0, r4, asr #5
    18f8:	000002e0 	andeq	r0, r0, r0, ror #5
    18fc:	01f30004 	mvnseq	r0, r4
    1900:	00009f50 	andeq	r9, r0, r0, asr pc
    1904:	00000000 	andeq	r0, r0, r0
    1908:	02c00000 	sbceq	r0, r0, #0
    190c:	02cc0000 	sbceq	r0, ip, #0
    1910:	00020000 	andeq	r0, r2, r0
    1914:	02cc9f30 	sbceq	r9, ip, #48, 30	; 0xc0
    1918:	02ce0000 	sbceq	r0, lr, #0
    191c:	00090000 	andeq	r0, r9, r0
    1920:	00700073 	rsbseq	r0, r0, r3, ror r0
    1924:	2900731a 	stmdbcs	r0, {r1, r3, r4, r8, r9, ip, sp, lr}
    1928:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    192c:	00000000 	andeq	r0, r0, r0
    1930:	0002c000 	andeq	ip, r2, r0
    1934:	0002cc00 	andeq	ip, r2, r0, lsl #24
    1938:	30000200 	andcc	r0, r0, r0, lsl #4
    193c:	0002cc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    1940:	0002ce00 	andeq	ip, r2, r0, lsl #28
    1944:	73000600 	movwvc	r0, #1536	; 0x600
    1948:	1a007000 	bne	1d950 <__Stack_Size+0x1d550>
    194c:	0002ce9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    1950:	0002d600 	andeq	sp, r2, r0, lsl #12
    1954:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1960:	000002c0 	andeq	r0, r0, r0, asr #5
    1964:	000002c4 	andeq	r0, r0, r4, asr #5
    1968:	00700007 	rsbseq	r0, r0, r7
    196c:	1a3f253e 	bne	fcae6c <__Stack_Size+0xfcaa6c>
    1970:	0002c49f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
    1974:	0002c800 	andeq	ip, r2, r0, lsl #16
    1978:	f3000800 	vsub.i8	d0, d0, d0
    197c:	253e5001 	ldrcs	r5, [lr, #-1]!
    1980:	c89f1a3f 	ldmgt	pc, {r0, r1, r2, r3, r4, r5, r9, fp, ip}	; <UNPREDICTABLE>
    1984:	e0000002 	and	r0, r0, r2
    1988:	01000002 	tsteq	r0, r2
    198c:	00005300 	andeq	r5, r0, r0, lsl #6
    1990:	00000000 	andeq	r0, r0, r0
    1994:	02e00000 	rsceq	r0, r0, #0
    1998:	02ea0000 	rsceq	r0, sl, #0
    199c:	00010000 	andeq	r0, r1, r0
    19a0:	0002ea50 	andeq	lr, r2, r0, asr sl
    19a4:	0002ec00 	andeq	lr, r2, r0, lsl #24
    19a8:	f3000400 	vshl.u8	d0, d0, d0
    19ac:	ec9f5001 	ldc	0, cr5, [pc], {1}
    19b0:	f6000002 			; <UNDEFINED> instruction: 0xf6000002
    19b4:	01000002 	tsteq	r0, r2
    19b8:	02f65000 	rscseq	r5, r6, #0
    19bc:	03060000 	movweq	r0, #24576	; 0x6000
    19c0:	00040000 	andeq	r0, r4, r0
    19c4:	9f5001f3 	svcls	0x005001f3
    19c8:	00000306 	andeq	r0, r0, r6, lsl #6
    19cc:	00000308 	andeq	r0, r0, r8, lsl #6
    19d0:	08500001 	ldmdaeq	r0, {r0}^
    19d4:	10000003 	andne	r0, r0, r3
    19d8:	04000003 	streq	r0, [r0], #-3
    19dc:	5001f300 	andpl	pc, r1, r0, lsl #6
    19e0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    19e4:	00000000 	andeq	r0, r0, r0
    19e8:	0002e000 	andeq	lr, r2, r0
    19ec:	0002ea00 	andeq	lr, r2, r0, lsl #20
    19f0:	30000200 	andcc	r0, r0, r0, lsl #4
    19f4:	0002ea9f 	muleq	r2, pc, sl	; <UNPREDICTABLE>
    19f8:	0002ec00 	andeq	lr, r2, r0, lsl #24
    19fc:	50000100 	andpl	r0, r0, r0, lsl #2
    1a00:	000002ec 	andeq	r0, r0, ip, ror #5
    1a04:	000002fa 	strdeq	r0, [r0], -sl
    1a08:	9f300002 	svcls	0x00300002
    1a0c:	000002fa 	strdeq	r0, [r0], -sl
    1a10:	00000306 	andeq	r0, r0, r6, lsl #6
    1a14:	06500001 	ldrbeq	r0, [r0], -r1
    1a18:	08000003 	stmdaeq	r0, {r0, r1}
    1a1c:	02000003 	andeq	r0, r0, #3
    1a20:	089f3000 	ldmeq	pc, {ip, sp}	; <UNPREDICTABLE>
    1a24:	10000003 	andne	r0, r0, r3
    1a28:	01000003 	tsteq	r0, r3
    1a2c:	00005000 	andeq	r5, r0, r0
    1a30:	00000000 	andeq	r0, r0, r0
    1a34:	02e00000 	rsceq	r0, r0, #0
    1a38:	02e40000 	rsceq	r0, r4, #0
    1a3c:	00020000 	andeq	r0, r2, r0
    1a40:	02e49f30 	rsceq	r9, r4, #48, 30	; 0xc0
    1a44:	02f40000 	rscseq	r0, r4, #0
    1a48:	00010000 	andeq	r0, r1, r0
    1a4c:	0002f452 	andeq	pc, r2, r2, asr r4	; <UNPREDICTABLE>
    1a50:	0002f600 	andeq	pc, r2, r0, lsl #12
    1a54:	70000800 	andvc	r0, r0, r0, lsl #16
    1a58:	24f00900 	ldrbtcs	r0, [r0], #2304	; 0x900
    1a5c:	f69f2532 			; <UNDEFINED> instruction: 0xf69f2532
    1a60:	06000002 	streq	r0, [r0], -r2
    1a64:	09000003 	stmdbeq	r0, {r0, r1}
    1a68:	5001f300 	andpl	pc, r1, r0, lsl #6
    1a6c:	3224f009 	eorcc	pc, r4, #9
    1a70:	03069f25 	movweq	r9, #28453	; 0x6f25
    1a74:	03100000 	tsteq	r0, #0
    1a78:	00010000 	andeq	r0, r1, r0
    1a7c:	00000052 	andeq	r0, r0, r2, asr r0
    1a80:	00000000 	andeq	r0, r0, r0
    1a84:	0002e000 	andeq	lr, r2, r0
    1a88:	0002e400 	andeq	lr, r2, r0, lsl #8
    1a8c:	30000200 	andcc	r0, r0, r0, lsl #4
    1a90:	0002e49f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
    1a94:	0002ea00 	andeq	lr, r2, r0, lsl #20
    1a98:	70000700 	andvc	r0, r0, r0, lsl #14
    1a9c:	33254400 	teqcc	r5, #0, 8
    1aa0:	02ea9f1a 	rsceq	r9, sl, #26, 30	; 0x68
    1aa4:	02ec0000 	rsceq	r0, ip, #0
    1aa8:	00080000 	andeq	r0, r8, r0
    1aac:	445001f3 	ldrbmi	r0, [r0], #-499	; 0x1f3
    1ab0:	9f1a3325 	svcls	0x001a3325
    1ab4:	000002ec 	andeq	r0, r0, ip, ror #5
    1ab8:	000002f6 	strdeq	r0, [r0], -r6
    1abc:	00700007 	rsbseq	r0, r0, r7
    1ac0:	1a332544 	bne	ccafd8 <__Stack_Size+0xccabd8>
    1ac4:	0002f69f 	muleq	r2, pc, r6	; <UNPREDICTABLE>
    1ac8:	00030600 	andeq	r0, r3, r0, lsl #12
    1acc:	f3000800 	vsub.i8	d0, d0, d0
    1ad0:	25445001 	strbcs	r5, [r4, #-1]
    1ad4:	069f1a33 			; <UNDEFINED> instruction: 0x069f1a33
    1ad8:	08000003 	stmdaeq	r0, {r0, r1}
    1adc:	07000003 	streq	r0, [r0, -r3]
    1ae0:	44007000 	strmi	r7, [r0], #-0
    1ae4:	9f1a3325 	svcls	0x001a3325
    1ae8:	00000308 	andeq	r0, r0, r8, lsl #6
    1aec:	00000310 	andeq	r0, r0, r0, lsl r3
    1af0:	01f30008 	mvnseq	r0, r8
    1af4:	33254450 	teqcc	r5, #80, 8	; 0x50000000
    1af8:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1afc:	00000000 	andeq	r0, r0, r0
    1b00:	03100000 	tsteq	r0, #0
    1b04:	031a0000 	tsteq	sl, #0
    1b08:	00010000 	andeq	r0, r1, r0
    1b0c:	00031a50 	andeq	r1, r3, r0, asr sl
    1b10:	00032400 	andeq	r2, r3, r0, lsl #8
    1b14:	f3000400 	vshl.u8	d0, d0, d0
    1b18:	009f5001 	addseq	r5, pc, r1
    1b1c:	00000000 	andeq	r0, r0, r0
    1b20:	10000000 	andne	r0, r0, r0
    1b24:	1a000003 	bne	1b38 <__Stack_Size+0x1738>
    1b28:	02000003 	andeq	r0, r0, #3
    1b2c:	1a9f3000 	bne	fe7cdb34 <SCS_BASE+0x1e7bfb34>
    1b30:	24000003 	strcs	r0, [r0], #-3
    1b34:	01000003 	tsteq	r0, r3
    1b38:	00005000 	andeq	r5, r0, r0
    1b3c:	00000000 	andeq	r0, r0, r0
    1b40:	03100000 	tsteq	r0, #0
    1b44:	031a0000 	tsteq	sl, #0
    1b48:	00070000 	andeq	r0, r7, r0
    1b4c:	25460070 	strbcs	r0, [r6, #-112]	; 0x70
    1b50:	1a9f1a31 	bne	fe7c841c <SCS_BASE+0x1e7ba41c>
    1b54:	24000003 	strcs	r0, [r0], #-3
    1b58:	08000003 	stmdaeq	r0, {r0, r1}
    1b5c:	5001f300 	andpl	pc, r1, r0, lsl #6
    1b60:	1a312546 	bne	c4b080 <__Stack_Size+0xc4ac80>
    1b64:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1b68:	00000000 	andeq	r0, r0, r0
    1b6c:	00003000 	andeq	r3, r0, r0
    1b70:	00003a00 	andeq	r3, r0, r0, lsl #20
    1b74:	50000100 	andpl	r0, r0, r0, lsl #2
    1b78:	0000003a 	andeq	r0, r0, sl, lsr r0
    1b7c:	00000044 	andeq	r0, r0, r4, asr #32
    1b80:	01f30004 	mvnseq	r0, r4
    1b84:	00009f50 	andeq	r9, r0, r0, asr pc
    1b88:	00000000 	andeq	r0, r0, r0
    1b8c:	00300000 	eorseq	r0, r0, r0
    1b90:	00340000 	eorseq	r0, r4, r0
    1b94:	00020000 	andeq	r0, r2, r0
    1b98:	00349f30 	eorseq	r9, r4, r0, lsr pc
    1b9c:	003a0000 	eorseq	r0, sl, r0
    1ba0:	00010000 	andeq	r0, r1, r0
    1ba4:	00003a52 	andeq	r3, r0, r2, asr sl
    1ba8:	00004400 	andeq	r4, r0, r0, lsl #8
    1bac:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1bb8:	00000050 	andeq	r0, r0, r0, asr r0
    1bbc:	0000005e 	andeq	r0, r0, lr, asr r0
    1bc0:	5e500001 	cdppl	0, 5, cr0, cr0, cr1, {0}
    1bc4:	7c000000 	stcvc	0, cr0, [r0], {-0}
    1bc8:	04000000 	streq	r0, [r0], #-0
    1bcc:	5001f300 	andpl	pc, r1, r0, lsl #6
    1bd0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1bd4:	00000000 	andeq	r0, r0, r0
    1bd8:	00005000 	andeq	r5, r0, r0
    1bdc:	00006f00 	andeq	r6, r0, r0, lsl #30
    1be0:	51000100 	mrspl	r0, (UNDEF: 16)
    1be4:	0000006f 	andeq	r0, r0, pc, rrx
    1be8:	00000070 	andeq	r0, r0, r0, ror r0
    1bec:	01f30004 	mvnseq	r0, r4
    1bf0:	00709f51 	rsbseq	r9, r0, r1, asr pc
    1bf4:	00730000 	rsbseq	r0, r3, r0
    1bf8:	00010000 	andeq	r0, r1, r0
    1bfc:	00007351 	andeq	r7, r0, r1, asr r3
    1c00:	00007c00 	andeq	r7, r0, r0, lsl #24
    1c04:	f3000400 	vshl.u8	d0, d0, d0
    1c08:	009f5101 	addseq	r5, pc, r1, lsl #2
    1c0c:	00000000 	andeq	r0, r0, r0
    1c10:	50000000 	andpl	r0, r0, r0
    1c14:	56000000 	strpl	r0, [r0], -r0
    1c18:	02000000 	andeq	r0, r0, #0
    1c1c:	569f3000 	ldrpl	r3, [pc], r0
    1c20:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    1c24:	01000000 	mrseq	r0, (UNDEF: 0)
    1c28:	005e5200 	subseq	r5, lr, r0, lsl #4
    1c2c:	006f0000 	rsbeq	r0, pc, r0
    1c30:	00010000 	andeq	r0, r1, r0
    1c34:	00007050 	andeq	r7, r0, r0, asr r0
    1c38:	00007300 	andeq	r7, r0, r0, lsl #6
    1c3c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1c48:	000000a4 	andeq	r0, r0, r4, lsr #1
    1c4c:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1c50:	b0500001 	subslt	r0, r0, r1
    1c54:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    1c58:	04000000 	streq	r0, [r0], #-0
    1c5c:	5001f300 	andpl	pc, r1, r0, lsl #6
    1c60:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1c64:	00000000 	andeq	r0, r0, r0
    1c68:	0000a400 	andeq	sl, r0, r0, lsl #8
    1c6c:	0000a800 	andeq	sl, r0, r0, lsl #16
    1c70:	30000200 	andcc	r0, r0, r0, lsl #4
    1c74:	0000a89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    1c78:	0000b000 	andeq	fp, r0, r0
    1c7c:	70000800 	andvc	r0, r0, r0, lsl #16
    1c80:	1a007300 	bne	1e888 <__Stack_Size+0x1e488>
    1c84:	b09f2e30 	addslt	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    1c88:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    1c8c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    1c90:	5001f300 	andpl	pc, r1, r0, lsl #6
    1c94:	301a0073 	andscc	r0, sl, r3, ror r0
    1c98:	00009f2e 	andeq	r9, r0, lr, lsr #30
    1c9c:	00000000 	andeq	r0, r0, r0
    1ca0:	00b80000 	adcseq	r0, r8, r0
    1ca4:	00c00000 	sbceq	r0, r0, r0
    1ca8:	00010000 	andeq	r0, r1, r0
    1cac:	0000c050 	andeq	ip, r0, r0, asr r0
    1cb0:	0000c800 	andeq	ip, r0, r0, lsl #16
    1cb4:	f3000400 	vshl.u8	d0, d0, d0
    1cb8:	009f5001 	addseq	r5, pc, r1
    1cbc:	00000000 	andeq	r0, r0, r0
    1cc0:	74000000 	strvc	r0, [r0], #-0
    1cc4:	80000000 	andhi	r0, r0, r0
    1cc8:	01000000 	mrseq	r0, (UNDEF: 0)
    1ccc:	00805000 	addeq	r5, r0, r0
    1cd0:	00880000 	addeq	r0, r8, r0
    1cd4:	00040000 	andeq	r0, r4, r0
    1cd8:	9f5001f3 	svcls	0x005001f3
	...
    1ce4:	00000074 	andeq	r0, r0, r4, ror r0
    1ce8:	00000078 	andeq	r0, r0, r8, ror r0
    1cec:	9f300002 	svcls	0x00300002
    1cf0:	00000078 	andeq	r0, r0, r8, ror r0
    1cf4:	00000080 	andeq	r0, r0, r0, lsl #1
    1cf8:	80520001 	subshi	r0, r2, r1
    1cfc:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    1d00:	01000000 	mrseq	r0, (UNDEF: 0)
    1d04:	00005000 	andeq	r5, r0, r0
    1d08:	00000000 	andeq	r0, r0, r0
    1d0c:	00940000 	addseq	r0, r4, r0
    1d10:	00a00000 	adceq	r0, r0, r0
    1d14:	00010000 	andeq	r0, r1, r0
    1d18:	0000a050 	andeq	sl, r0, r0, asr r0
    1d1c:	0000a800 	andeq	sl, r0, r0, lsl #16
    1d20:	f3000400 	vshl.u8	d0, d0, d0
    1d24:	009f5001 	addseq	r5, pc, r1
    1d28:	00000000 	andeq	r0, r0, r0
    1d2c:	94000000 	strls	r0, [r0], #-0
    1d30:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    1d34:	01000000 	mrseq	r0, (UNDEF: 0)
    1d38:	009e5100 	addseq	r5, lr, r0, lsl #2
    1d3c:	00a80000 	adceq	r0, r8, r0
    1d40:	00040000 	andeq	r0, r4, r0
    1d44:	9f5101f3 	svcls	0x005101f3
	...
    1d50:	00000094 	muleq	r0, r4, r0
    1d54:	00000098 	muleq	r0, r8, r0
    1d58:	9f300002 	svcls	0x00300002
    1d5c:	00000098 	muleq	r0, r8, r0
    1d60:	0000009c 	muleq	r0, ip, r0
    1d64:	00720009 	rsbseq	r0, r2, r9
    1d68:	83ffff11 	mvnshi	pc, #17, 30	; 0x44
    1d6c:	9c9f1a7e 	vldmials	pc, {s2-s127}
    1d70:	a0000000 	andge	r0, r0, r0
    1d74:	01000000 	mrseq	r0, (UNDEF: 0)
    1d78:	00a05200 	adceq	r5, r0, r0, lsl #4
    1d7c:	00a80000 	adceq	r0, r8, r0
    1d80:	00010000 	andeq	r0, r1, r0
    1d84:	00000050 	andeq	r0, r0, r0, asr r0
    1d88:	00000000 	andeq	r0, r0, r0
    1d8c:	0000b400 	andeq	fp, r0, r0, lsl #8
    1d90:	0000be00 	andeq	fp, r0, r0, lsl #28
    1d94:	50000100 	andpl	r0, r0, r0, lsl #2
    1d98:	000000be 	strheq	r0, [r0], -lr
    1d9c:	000000c8 	andeq	r0, r0, r8, asr #1
    1da0:	01f30004 	mvnseq	r0, r4
    1da4:	00009f50 	andeq	r9, r0, r0, asr pc
    1da8:	00000000 	andeq	r0, r0, r0
    1dac:	00b40000 	adcseq	r0, r4, r0
    1db0:	00b80000 	adcseq	r0, r8, r0
    1db4:	00020000 	andeq	r0, r2, r0
    1db8:	00b89f30 	adcseq	r9, r8, r0, lsr pc
    1dbc:	00be0000 	adcseq	r0, lr, r0
    1dc0:	00010000 	andeq	r0, r1, r0
    1dc4:	0000be52 	andeq	fp, r0, r2, asr lr
    1dc8:	0000c800 	andeq	ip, r0, r0, lsl #16
    1dcc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1dd8:	000000d8 	ldrdeq	r0, [r0], -r8
    1ddc:	000000e2 	andeq	r0, r0, r2, ror #1
    1de0:	e2500001 	subs	r0, r0, #1
    1de4:	ec000000 	stc	0, cr0, [r0], {-0}
    1de8:	04000000 	streq	r0, [r0], #-0
    1dec:	5001f300 	andpl	pc, r1, r0, lsl #6
    1df0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1df4:	00000000 	andeq	r0, r0, r0
    1df8:	0000d800 	andeq	sp, r0, r0, lsl #16
    1dfc:	0000dc00 	andeq	sp, r0, r0, lsl #24
    1e00:	30000200 	andcc	r0, r0, r0, lsl #4
    1e04:	0000dc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    1e08:	0000e200 	andeq	lr, r0, r0, lsl #4
    1e0c:	52000100 	andpl	r0, r0, #0, 2
    1e10:	000000e2 	andeq	r0, r0, r2, ror #1
    1e14:	000000ec 	andeq	r0, r0, ip, ror #1
    1e18:	00500001 	subseq	r0, r0, r1
    1e1c:	00000000 	andeq	r0, r0, r0
    1e20:	ec000000 	stc	0, cr0, [r0], {-0}
    1e24:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    1e28:	01000000 	mrseq	r0, (UNDEF: 0)
    1e2c:	00f65000 	rscseq	r5, r6, r0
    1e30:	01000000 	mrseq	r0, (UNDEF: 0)
    1e34:	00040000 	andeq	r0, r4, r0
    1e38:	9f5001f3 	svcls	0x005001f3
	...
    1e44:	000000ec 	andeq	r0, r0, ip, ror #1
    1e48:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1e4c:	9f300002 	svcls	0x00300002
    1e50:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1e54:	000000f6 	strdeq	r0, [r0], -r6
    1e58:	f6520001 			; <UNDEFINED> instruction: 0xf6520001
    1e5c:	00000000 	andeq	r0, r0, r0
    1e60:	01000001 	tsteq	r0, r1
    1e64:	00005000 	andeq	r5, r0, r0
    1e68:	00000000 	andeq	r0, r0, r0
    1e6c:	01000000 	mrseq	r0, (UNDEF: 0)
    1e70:	010c0000 	mrseq	r0, (UNDEF: 12)
    1e74:	00010000 	andeq	r0, r1, r0
    1e78:	00010c50 	andeq	r0, r1, r0, asr ip
    1e7c:	00011400 	andeq	r1, r1, r0, lsl #8
    1e80:	f3000400 	vshl.u8	d0, d0, d0
    1e84:	009f5001 	addseq	r5, pc, r1
	...
    1e90:	04000001 	streq	r0, [r0], #-1
    1e94:	02000001 	andeq	r0, r0, #1
    1e98:	049f3000 	ldreq	r3, [pc], #0	; 1ea0 <__Stack_Size+0x1aa0>
    1e9c:	0c000001 	stceq	0, cr0, [r0], {1}
    1ea0:	01000001 	tsteq	r0, r1
    1ea4:	010c5200 	mrseq	r5, R12_fiq
    1ea8:	01140000 	tsteq	r4, r0
    1eac:	00010000 	andeq	r0, r1, r0
    1eb0:	00000050 	andeq	r0, r0, r0, asr r0
    1eb4:	00000000 	andeq	r0, r0, r0
    1eb8:	00011400 	andeq	r1, r1, r0, lsl #8
    1ebc:	00011c00 	andeq	r1, r1, r0, lsl #24
    1ec0:	50000100 	andpl	r0, r0, r0, lsl #2
    1ec4:	0000011c 	andeq	r0, r0, ip, lsl r1
    1ec8:	0000011e 	andeq	r0, r0, lr, lsl r1
    1ecc:	01f30004 	mvnseq	r0, r4
    1ed0:	011e9f50 	tsteq	lr, r0, asr pc
    1ed4:	01220000 	teqeq	r2, r0
    1ed8:	00010000 	andeq	r0, r1, r0
    1edc:	00012250 	andeq	r2, r1, r0, asr r2
    1ee0:	00012c00 	andeq	r2, r1, r0, lsl #24
    1ee4:	f3000400 	vshl.u8	d0, d0, d0
    1ee8:	009f5001 	addseq	r5, pc, r1
    1eec:	00000000 	andeq	r0, r0, r0
    1ef0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    1ef4:	42000001 	andmi	r0, r0, #1
    1ef8:	01000001 	tsteq	r0, r1
    1efc:	01425000 	mrseq	r5, (UNDEF: 66)
    1f00:	014c0000 	mrseq	r0, (UNDEF: 76)
    1f04:	00040000 	andeq	r0, r4, r0
    1f08:	9f5001f3 	svcls	0x005001f3
	...
    1f14:	00000138 	andeq	r0, r0, r8, lsr r1
    1f18:	0000013c 	andeq	r0, r0, ip, lsr r1
    1f1c:	9f300002 	svcls	0x00300002
    1f20:	0000013c 	andeq	r0, r0, ip, lsr r1
    1f24:	00000142 	andeq	r0, r0, r2, asr #2
    1f28:	42520001 	subsmi	r0, r2, #1
    1f2c:	4c000001 	stcmi	0, cr0, [r0], {1}
    1f30:	01000001 	tsteq	r0, r1
    1f34:	00005000 	andeq	r5, r0, r0
    1f38:	00000000 	andeq	r0, r0, r0
    1f3c:	01780000 	cmneq	r8, r0
    1f40:	017e0000 	cmneq	lr, r0
    1f44:	00010000 	andeq	r0, r1, r0
    1f48:	00017e50 	andeq	r7, r1, r0, asr lr
    1f4c:	00018800 	andeq	r8, r1, r0, lsl #16
    1f50:	f3000400 	vshl.u8	d0, d0, d0
    1f54:	009f5001 	addseq	r5, pc, r1
    1f58:	00000000 	andeq	r0, r0, r0
    1f5c:	94000000 	strls	r0, [r0], #-0
    1f60:	9a000001 	bls	1f6c <__Stack_Size+0x1b6c>
    1f64:	02000001 	andeq	r0, r0, #1
    1f68:	9a9f3000 	bls	fe7cdf70 <SCS_BASE+0x1e7bff70>
    1f6c:	9e000001 	cdpls	0, 0, cr0, cr0, cr1, {0}
    1f70:	05000001 	streq	r0, [r0, #-1]
    1f74:	3c007200 	sfmcc	f7, 4, [r0], {-0}
    1f78:	019e9f1a 	orrseq	r9, lr, sl, lsl pc
    1f7c:	01ae0000 			; <UNDEFINED> instruction: 0x01ae0000
    1f80:	00010000 	andeq	r0, r1, r0
    1f84:	0001d252 	andeq	sp, r1, r2, asr r2
    1f88:	0001d600 	andeq	sp, r1, r0, lsl #12
    1f8c:	71000800 	tstvc	r0, r0, lsl #16
    1f90:	1af00800 	bne	ffc03f98 <SCS_BASE+0x1fbf5f98>
    1f94:	e09f2534 	adds	r2, pc, r4, lsr r5	; <UNPREDICTABLE>
    1f98:	e4000001 	str	r0, [r0], #-1
    1f9c:	09000001 	stmdbeq	r0, {r0}
    1fa0:	0a007400 	beq	1efa8 <__Stack_Size+0x1eba8>
    1fa4:	381a0700 	ldmdacc	sl, {r8, r9, sl}
    1fa8:	01ee9f25 	mvneq	r9, r5, lsr #30
    1fac:	01f20000 	mvnseq	r0, r0
    1fb0:	00090000 	andeq	r0, r9, r0
    1fb4:	000a0074 	andeq	r0, sl, r4, ror r0
    1fb8:	253b1a38 	ldrcs	r1, [fp, #-2616]!	; 0xa38
    1fbc:	0001fa9f 	muleq	r1, pc, sl	; <UNPREDICTABLE>
    1fc0:	0001fe00 	andeq	pc, r1, r0, lsl #28
    1fc4:	72000900 	andvc	r0, r0, #0, 18
    1fc8:	c0000a00 	andgt	r0, r0, r0, lsl #20
    1fcc:	9f253e1a 	svcls	0x00253e1a
	...
    1fd8:	00000194 	muleq	r0, r4, r1
    1fdc:	000001ae 	andeq	r0, r0, lr, lsr #3
    1fe0:	9f300002 	svcls	0x00300002
    1fe4:	000001ae 	andeq	r0, r0, lr, lsr #3
    1fe8:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    1fec:	00720007 	rsbseq	r0, r2, r7
    1ff0:	1a24414e 	bne	912530 <__Stack_Size+0x912130>
    1ff4:	0001ba9f 	muleq	r1, pc, sl	; <UNPREDICTABLE>
    1ff8:	0001ca00 	andeq	ip, r1, r0, lsl #20
    1ffc:	52000100 	andpl	r0, r0, #0, 2
	...
    2008:	00000194 	muleq	r0, r4, r1
    200c:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
    2010:	9f300002 	svcls	0x00300002
	...
    201c:	00000194 	muleq	r0, r4, r1
    2020:	000001d2 	ldrdeq	r0, [r0], -r2
    2024:	9f300002 	svcls	0x00300002
    2028:	000001d2 	ldrdeq	r0, [r0], -r2
    202c:	000001d6 	ldrdeq	r0, [r0], -r6
    2030:	00710013 	rsbseq	r0, r1, r3, lsl r0
    2034:	341af008 	ldrcc	pc, [sl], #-8
    2038:	54900325 	ldrpl	r0, [r0], #805	; 0x325
    203c:	94220800 	strtls	r0, [r2], #-2048	; 0x800
    2040:	1aff0801 	bne	fffc404c <SCS_BASE+0x1ffb604c>
    2044:	0001e09f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
    2048:	0001e400 	andeq	lr, r1, r0, lsl #8
    204c:	74001400 	strvc	r1, [r0], #-1024	; 0x400
    2050:	07000a00 	streq	r0, [r0, -r0, lsl #20]
    2054:	0325381a 	teqeq	r5, #1703936	; 0x1a0000
    2058:	08005490 	stmdaeq	r0, {r4, r7, sl, ip, lr}
    205c:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    2060:	ee9f1aff 	mrc	10, 4, r1, cr15, cr15, {7}
    2064:	f2000001 	vhadd.s8	d0, d0, d1
    2068:	14000001 	strne	r0, [r0], #-1
    206c:	0a007400 	beq	1f074 <__Stack_Size+0x1ec74>
    2070:	3b1a3800 	blcc	690078 <__Stack_Size+0x68fc78>
    2074:	54900325 	ldrpl	r0, [r0], #805	; 0x325
    2078:	94220800 	strtls	r0, [r2], #-2048	; 0x800
    207c:	1aff0801 	bne	fffc4088 <SCS_BASE+0x1ffb6088>
    2080:	0001fa9f 	muleq	r1, pc, sl	; <UNPREDICTABLE>
    2084:	0001fe00 	andeq	pc, r1, r0, lsl #28
    2088:	72001400 	andvc	r1, r0, #0, 8
    208c:	c0000a00 	andgt	r0, r0, r0, lsl #20
    2090:	03253e1a 	teqeq	r5, #416	; 0x1a0
    2094:	080054a0 	stmdaeq	r0, {r5, r7, sl, ip, lr}
    2098:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    209c:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    20a0:	00000000 	andeq	r0, r0, r0
    20a4:	1c000000 	stcne	0, cr0, [r0], {-0}
    20a8:	24000002 	strcs	r0, [r0], #-2
    20ac:	01000002 	tsteq	r0, r2
    20b0:	02245000 	eoreq	r5, r4, #0
    20b4:	02260000 	eoreq	r0, r6, #0
    20b8:	00040000 	andeq	r0, r4, r0
    20bc:	9f5001f3 	svcls	0x005001f3
    20c0:	00000226 	andeq	r0, r0, r6, lsr #4
    20c4:	0000022a 	andeq	r0, r0, sl, lsr #4
    20c8:	2a500001 	bcs	14020d4 <__Stack_Size+0x1401cd4>
    20cc:	34000002 	strcc	r0, [r0], #-2
    20d0:	04000002 	streq	r0, [r0], #-2
    20d4:	5001f300 	andpl	pc, r1, r0, lsl #6
    20d8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    20dc:	00000000 	andeq	r0, r0, r0
    20e0:	00023400 	andeq	r3, r2, r0, lsl #8
    20e4:	00023c00 	andeq	r3, r2, r0, lsl #24
    20e8:	50000100 	andpl	r0, r0, r0, lsl #2
    20ec:	0000023c 	andeq	r0, r0, ip, lsr r2
    20f0:	0000023e 	andeq	r0, r0, lr, lsr r2
    20f4:	01f30004 	mvnseq	r0, r4
    20f8:	023e9f50 	eorseq	r9, lr, #80, 30	; 0x140
    20fc:	02420000 	subeq	r0, r2, #0
    2100:	00010000 	andeq	r0, r1, r0
    2104:	00024250 	andeq	r4, r2, r0, asr r2
    2108:	00024c00 	andeq	r4, r2, r0, lsl #24
    210c:	f3000400 	vshl.u8	d0, d0, d0
    2110:	009f5001 	addseq	r5, pc, r1
    2114:	00000000 	andeq	r0, r0, r0
    2118:	4c000000 	stcmi	0, cr0, [r0], {-0}
    211c:	54000002 	strpl	r0, [r0], #-2
    2120:	01000002 	tsteq	r0, r2
    2124:	02545000 	subseq	r5, r4, #0
    2128:	02560000 	subseq	r0, r6, #0
    212c:	00040000 	andeq	r0, r4, r0
    2130:	9f5001f3 	svcls	0x005001f3
    2134:	00000256 	andeq	r0, r0, r6, asr r2
    2138:	0000025a 	andeq	r0, r0, sl, asr r2
    213c:	5a500001 	bpl	1402148 <__Stack_Size+0x1401d48>
    2140:	64000002 	strvs	r0, [r0], #-2
    2144:	04000002 	streq	r0, [r0], #-2
    2148:	5001f300 	andpl	pc, r1, r0, lsl #6
    214c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2150:	00000000 	andeq	r0, r0, r0
    2154:	00026400 	andeq	r6, r2, r0, lsl #8
    2158:	00026c00 	andeq	r6, r2, r0, lsl #24
    215c:	50000100 	andpl	r0, r0, r0, lsl #2
    2160:	0000026c 	andeq	r0, r0, ip, ror #4
    2164:	0000026e 	andeq	r0, r0, lr, ror #4
    2168:	01f30004 	mvnseq	r0, r4
    216c:	026e9f50 	rsbeq	r9, lr, #80, 30	; 0x140
    2170:	02720000 	rsbseq	r0, r2, #0
    2174:	00010000 	andeq	r0, r1, r0
    2178:	00027250 	andeq	r7, r2, r0, asr r2
    217c:	00027c00 	andeq	r7, r2, r0, lsl #24
    2180:	f3000400 	vshl.u8	d0, d0, d0
    2184:	009f5001 	addseq	r5, pc, r1
    2188:	00000000 	andeq	r0, r0, r0
    218c:	7c000000 	stcvc	0, cr0, [r0], {-0}
    2190:	84000002 	strhi	r0, [r0], #-2
    2194:	01000002 	tsteq	r0, r2
    2198:	02845000 	addeq	r5, r4, #0
    219c:	02860000 	addeq	r0, r6, #0
    21a0:	00040000 	andeq	r0, r4, r0
    21a4:	9f5001f3 	svcls	0x005001f3
    21a8:	00000286 	andeq	r0, r0, r6, lsl #5
    21ac:	0000028a 	andeq	r0, r0, sl, lsl #5
    21b0:	8a500001 	bhi	14021bc <__Stack_Size+0x1401dbc>
    21b4:	94000002 	strls	r0, [r0], #-2
    21b8:	04000002 	streq	r0, [r0], #-2
    21bc:	5001f300 	andpl	pc, r1, r0, lsl #6
    21c0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    21c4:	00000000 	andeq	r0, r0, r0
    21c8:	0002b800 	andeq	fp, r2, r0, lsl #16
    21cc:	0002d000 	andeq	sp, r2, r0
    21d0:	50000100 	andpl	r0, r0, r0, lsl #2
    21d4:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    21d8:	000002e0 	andeq	r0, r0, r0, ror #5
    21dc:	01f30004 	mvnseq	r0, r4
    21e0:	00009f50 	andeq	r9, r0, r0, asr pc
    21e4:	00000000 	andeq	r0, r0, r0
    21e8:	02b80000 	adcseq	r0, r8, #0
    21ec:	02ba0000 	adcseq	r0, sl, #0
    21f0:	00020000 	andeq	r0, r2, r0
    21f4:	02ba9f30 	adcseq	r9, sl, #48, 30	; 0xc0
    21f8:	02c20000 	sbceq	r0, r2, #0
    21fc:	00010000 	andeq	r0, r1, r0
    2200:	0002c253 	andeq	ip, r2, r3, asr r2
    2204:	0002c400 	andeq	ip, r2, r0, lsl #8
    2208:	70000500 	andvc	r0, r0, r0, lsl #10
    220c:	9f253500 	svcls	0x00253500
    2210:	000002c4 	andeq	r0, r0, r4, asr #5
    2214:	000002ca 	andeq	r0, r0, sl, asr #5
    2218:	ca530001 	bgt	14c2224 <__Stack_Size+0x14c1e24>
    221c:	cc000002 	stcgt	0, cr0, [r0], {2}
    2220:	05000002 	streq	r0, [r0, #-2]
    2224:	35007000 	strcc	r7, [r0, #-0]
    2228:	02cc9f25 	sbceq	r9, ip, #37, 30	; 0x94
    222c:	02d00000 	sbcseq	r0, r0, #0
    2230:	00080000 	andeq	r0, r8, r0
    2234:	1a4f0070 	bne	13c23fc <__Stack_Size+0x13c1ffc>
    2238:	9f1aff08 	svcls	0x001aff08
	...
    2244:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
    2248:	000002c2 	andeq	r0, r0, r2, asr #5
    224c:	9f300002 	svcls	0x00300002
    2250:	000002c2 	andeq	r0, r0, r2, asr #5
    2254:	000002c4 	andeq	r0, r0, r4, asr #5
    2258:	c4530001 	ldrbgt	r0, [r3], #-1
    225c:	ca000002 	bgt	226c <__Stack_Size+0x1e6c>
    2260:	02000002 	andeq	r0, r0, #2
    2264:	ca9f3000 	bgt	fe7ce26c <SCS_BASE+0x1e7c026c>
    2268:	e0000002 	and	r0, r0, r2
    226c:	01000002 	tsteq	r0, r2
    2270:	00005300 	andeq	r5, r0, r0, lsl #6
    2274:	00000000 	andeq	r0, r0, r0
    2278:	02b80000 	adcseq	r0, r8, #0
    227c:	02cc0000 	sbceq	r0, ip, #0
    2280:	00020000 	andeq	r0, r2, r0
    2284:	02cc9f30 	sbceq	r9, ip, #48, 30	; 0xc0
    2288:	02d00000 	sbcseq	r0, r0, #0
    228c:	000d0000 	andeq	r0, sp, r0
    2290:	00700073 	rsbseq	r0, r0, r3, ror r0
    2294:	ff081a4f 			; <UNDEFINED> instruction: 0xff081a4f
    2298:	1a31251a 	bne	c4b708 <__Stack_Size+0xc4b308>
    229c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    22a0:	00000000 	andeq	r0, r0, r0
    22a4:	0002e600 	andeq	lr, r2, r0, lsl #12
    22a8:	00030200 	andeq	r0, r3, r0, lsl #4
    22ac:	30000200 	andcc	r0, r0, r0, lsl #4
    22b0:	0003029f 	muleq	r3, pc, r2	; <UNPREDICTABLE>
    22b4:	00030400 	andeq	r0, r3, r0, lsl #8
    22b8:	70000700 	andvc	r0, r0, r0, lsl #14
    22bc:	30244800 	eorcc	r4, r4, r0, lsl #16
    22c0:	00009f2e 	andeq	r9, r0, lr, lsr #30
    22c4:	00000000 	andeq	r0, r0, r0
    22c8:	02ec0000 	rsceq	r0, ip, #0
    22cc:	02fe0000 	rscseq	r0, lr, #0
    22d0:	00010000 	andeq	r0, r1, r0
    22d4:	00000050 	andeq	r0, r0, r0, asr r0
    22d8:	00000000 	andeq	r0, r0, r0
    22dc:	00032000 	andeq	r2, r3, r0
    22e0:	00032c00 	andeq	r2, r3, r0, lsl #24
    22e4:	50000100 	andpl	r0, r0, r0, lsl #2
    22e8:	0000032c 	andeq	r0, r0, ip, lsr #6
    22ec:	00000334 	andeq	r0, r0, r4, lsr r3
    22f0:	01f30004 	mvnseq	r0, r4
    22f4:	00009f50 	andeq	r9, r0, r0, asr pc
    22f8:	00000000 	andeq	r0, r0, r0
    22fc:	03200000 	teqeq	r0, #0
    2300:	03240000 	teqeq	r4, #0
    2304:	00020000 	andeq	r0, r2, r0
    2308:	03249f30 	teqeq	r4, #48, 30	; 0xc0
    230c:	032c0000 	teqeq	ip, #0
    2310:	000b0000 	andeq	r0, fp, r0
    2314:	ff080070 			; <UNDEFINED> instruction: 0xff080070
    2318:	1a00731a 	bne	1ef88 <__Stack_Size+0x1eb88>
    231c:	2c9f2e30 	ldccs	14, cr2, [pc], {48}	; 0x30
    2320:	34000003 	strcc	r0, [r0], #-3
    2324:	0c000003 	stceq	0, cr0, [r0], {3}
    2328:	5001f300 	andpl	pc, r1, r0, lsl #6
    232c:	731aff08 	tstvc	sl, #8, 30
    2330:	2e301a00 	vaddcs.f32	s2, s0, s0
    2334:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2338:	00000000 	andeq	r0, r0, r0
    233c:	00002400 	andeq	r2, r0, r0, lsl #8
    2340:	00003400 	andeq	r3, r0, r0, lsl #8
    2344:	50000100 	andpl	r0, r0, r0, lsl #2
    2348:	00000034 	andeq	r0, r0, r4, lsr r0
    234c:	0000003c 	andeq	r0, r0, ip, lsr r0
    2350:	7e700003 	cdpvc	0, 7, cr0, cr0, cr3, {0}
    2354:	00003c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    2358:	00004000 	andeq	r4, r0, r0
    235c:	f3000400 	vshl.u8	d0, d0, d0
    2360:	409f5001 	addsmi	r5, pc, r1
    2364:	4c000000 	stcmi	0, cr0, [r0], {-0}
    2368:	03000000 	movweq	r0, #0
    236c:	9f7e7000 	svcls	0x007e7000
	...
    2378:	00000070 	andeq	r0, r0, r0, ror r0
    237c:	00000080 	andeq	r0, r0, r0, lsl #1
    2380:	80500001 	subshi	r0, r0, r1
    2384:	8c000000 	stchi	0, cr0, [r0], {-0}
    2388:	04000000 	streq	r0, [r0], #-0
    238c:	5001f300 	andpl	pc, r1, r0, lsl #6
    2390:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2394:	00000000 	andeq	r0, r0, r0
    2398:	00007000 	andeq	r7, r0, r0
    239c:	00007a00 	andeq	r7, r0, r0, lsl #20
    23a0:	30000200 	andcc	r0, r0, r0, lsl #4
    23a4:	00007a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    23a8:	00008c00 	andeq	r8, r0, r0, lsl #24
    23ac:	53000100 	movwpl	r0, #256	; 0x100
	...
    23b8:	00000070 	andeq	r0, r0, r0, ror r0
    23bc:	00000080 	andeq	r0, r0, r0, lsl #1
    23c0:	00700008 	rsbseq	r0, r0, r8
    23c4:	ff082533 			; <UNDEFINED> instruction: 0xff082533
    23c8:	00009f1a 	andeq	r9, r0, sl, lsl pc
    23cc:	00000000 	andeq	r0, r0, r0
    23d0:	00700000 	rsbseq	r0, r0, r0
    23d4:	007c0000 	rsbseq	r0, ip, r0
    23d8:	00020000 	andeq	r0, r2, r0
    23dc:	007c9f30 	rsbseq	r9, ip, r0, lsr pc
    23e0:	00800000 	addeq	r0, r0, r0
    23e4:	000b0000 	andeq	r0, fp, r0
    23e8:	00700073 	rsbseq	r0, r0, r3, ror r0
    23ec:	251aff08 	ldrcs	pc, [sl, #-3848]	; 0xf08
    23f0:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
	...
    23fc:	2c000000 	stccs	0, cr0, [r0], {-0}
    2400:	01000000 	mrseq	r0, (UNDEF: 0)
    2404:	002c5100 	eoreq	r5, ip, r0, lsl #2
    2408:	00320000 	eorseq	r0, r2, r0
    240c:	00040000 	andeq	r0, r4, r0
    2410:	9f5101f3 	svcls	0x005101f3
	...
    2420:	0000001c 	andeq	r0, r0, ip, lsl r0
    2424:	1c520001 	mrrcne	0, 0, r0, r2, cr1
    2428:	32000000 	andcc	r0, r0, #0
    242c:	04000000 	streq	r0, [r0], #-0
    2430:	5201f300 	andpl	pc, r1, #0, 6
    2434:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2440:	00002400 	andeq	r2, r0, r0, lsl #8
    2444:	53000100 	movwpl	r0, #256	; 0x100
    2448:	00000024 	andeq	r0, r0, r4, lsr #32
    244c:	00000032 	andeq	r0, r0, r2, lsr r0
    2450:	01f30004 	mvnseq	r0, r4
    2454:	00009f53 	andeq	r9, r0, r3, asr pc
	...
    2460:	00140000 	andseq	r0, r4, r0
    2464:	00020000 	andeq	r0, r2, r0
    2468:	00149f30 	andseq	r9, r4, r0, lsr pc
    246c:	00180000 	andseq	r0, r8, r0
    2470:	00010000 	andeq	r0, r1, r0
    2474:	00002a55 	andeq	r2, r0, r5, asr sl
    2478:	00003200 	andeq	r3, r0, r0, lsl #4
    247c:	53000100 	movwpl	r0, #256	; 0x100
	...
    248c:	0000001a 	andeq	r0, r0, sl, lsl r0
    2490:	9f300002 	svcls	0x00300002
    2494:	0000001a 	andeq	r0, r0, sl, lsl r0
    2498:	00000020 	andeq	r0, r0, r0, lsr #32
    249c:	2c540001 	mrrccs	0, 0, r0, r4, cr1
    24a0:	32000000 	andcc	r0, r0, #0
    24a4:	01000000 	mrseq	r0, (UNDEF: 0)
    24a8:	00005100 	andeq	r5, r0, r0, lsl #2
    24ac:	00000000 	andeq	r0, r0, r0
    24b0:	00320000 	eorseq	r0, r2, r0
    24b4:	00620000 	rsbeq	r0, r2, r0
    24b8:	00010000 	andeq	r0, r1, r0
    24bc:	00006251 	andeq	r6, r0, r1, asr r2
    24c0:	00006c00 	andeq	r6, r0, r0, lsl #24
    24c4:	f3000400 	vshl.u8	d0, d0, d0
    24c8:	009f5101 	addseq	r5, pc, r1, lsl #2
    24cc:	00000000 	andeq	r0, r0, r0
    24d0:	32000000 	andcc	r0, r0, #0
    24d4:	5a000000 	bpl	24dc <__Stack_Size+0x20dc>
    24d8:	01000000 	mrseq	r0, (UNDEF: 0)
    24dc:	005a5200 	subseq	r5, sl, r0, lsl #4
    24e0:	006c0000 	rsbeq	r0, ip, r0
    24e4:	00040000 	andeq	r0, r4, r0
    24e8:	9f5201f3 	svcls	0x005201f3
	...
    24f4:	00000032 	andeq	r0, r0, r2, lsr r0
    24f8:	0000005e 	andeq	r0, r0, lr, asr r0
    24fc:	5e530001 	cdppl	0, 5, cr0, cr3, cr1, {0}
    2500:	6c000000 	stcvs	0, cr0, [r0], {-0}
    2504:	04000000 	streq	r0, [r0], #-0
    2508:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    250c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2510:	00000000 	andeq	r0, r0, r0
    2514:	00003200 	andeq	r3, r0, r0, lsl #4
    2518:	00004200 	andeq	r4, r0, r0, lsl #4
    251c:	30000200 	andcc	r0, r0, r0, lsl #4
    2520:	0000429f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    2524:	00004800 	andeq	r4, r0, r0, lsl #16
    2528:	54000100 	strpl	r0, [r0], #-256	; 0x100
    252c:	0000004e 	andeq	r0, r0, lr, asr #32
    2530:	0000005e 	andeq	r0, r0, lr, asr r0
    2534:	00730008 	rsbseq	r0, r3, r8
    2538:	0074243c 	rsbseq	r2, r4, ip, lsr r4
    253c:	005e9f21 	subseq	r9, lr, r1, lsr #30
    2540:	00640000 	rsbeq	r0, r4, r0
    2544:	00090000 	andeq	r0, r9, r0
    2548:	3c5301f3 	ldfcce	f0, [r3], {243}	; 0xf3
    254c:	21007424 	tstcs	r0, r4, lsr #8
    2550:	0000649f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    2554:	00006c00 	andeq	r6, r0, r0, lsl #24
    2558:	53000100 	movwpl	r0, #256	; 0x100
	...
    2564:	00000032 	andeq	r0, r0, r2, lsr r0
    2568:	0000004a 	andeq	r0, r0, sl, asr #32
    256c:	9f300002 	svcls	0x00300002
    2570:	0000004a 	andeq	r0, r0, sl, asr #32
    2574:	00000052 	andeq	r0, r0, r2, asr r0
    2578:	66550001 	ldrbvs	r0, [r5], -r1
    257c:	6c000000 	stcvs	0, cr0, [r0], {-0}
    2580:	01000000 	mrseq	r0, (UNDEF: 0)
    2584:	00005100 	andeq	r5, r0, r0, lsl #2
    2588:	00000000 	andeq	r0, r0, r0
    258c:	00320000 	eorseq	r0, r2, r0
    2590:	004a0000 	subeq	r0, sl, r0
    2594:	00020000 	andeq	r0, r2, r0
    2598:	004a9f30 	subeq	r9, sl, r0, lsr pc
    259c:	00620000 	rsbeq	r0, r2, r0
    25a0:	00050000 	andeq	r0, r5, r0
    25a4:	24340071 	ldrtcs	r0, [r4], #-113	; 0x71
    25a8:	0000629f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    25ac:	00006c00 	andeq	r6, r0, r0, lsl #24
    25b0:	f3000600 	vmax.u8	d0, d0, d0
    25b4:	24345101 	ldrtcs	r5, [r4], #-257	; 0x101
    25b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    25bc:	00000000 	andeq	r0, r0, r0
    25c0:	00006c00 	andeq	r6, r0, r0, lsl #24
    25c4:	00008e00 	andeq	r8, r0, r0, lsl #28
    25c8:	50000100 	andpl	r0, r0, r0, lsl #2
    25cc:	0000008e 	andeq	r0, r0, lr, lsl #1
    25d0:	00000098 	muleq	r0, r8, r0
    25d4:	01f30004 	mvnseq	r0, r4
    25d8:	00989f50 	addseq	r9, r8, r0, asr pc
    25dc:	00be0000 	adcseq	r0, lr, r0
    25e0:	00010000 	andeq	r0, r1, r0
    25e4:	0000be50 	andeq	fp, r0, r0, asr lr
    25e8:	0000ca00 	andeq	ip, r0, r0, lsl #20
    25ec:	f3000400 	vshl.u8	d0, d0, d0
    25f0:	ca9f5001 	bgt	fe7d65fc <SCS_BASE+0x1e7c85fc>
    25f4:	cc000000 	stcgt	0, cr0, [r0], {-0}
    25f8:	01000000 	mrseq	r0, (UNDEF: 0)
    25fc:	00cc5000 	sbceq	r5, ip, r0
    2600:	00de0000 	sbcseq	r0, lr, r0
    2604:	00040000 	andeq	r0, r4, r0
    2608:	9f5001f3 	svcls	0x005001f3
    260c:	000000de 	ldrdeq	r0, [r0], -lr
    2610:	000000e0 	andeq	r0, r0, r0, ror #1
    2614:	e0500001 	subs	r0, r0, r1
    2618:	ea000000 	b	2620 <__Stack_Size+0x2220>
    261c:	04000000 	streq	r0, [r0], #-0
    2620:	5001f300 	andpl	pc, r1, r0, lsl #6
    2624:	0000ea9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    2628:	0000ec00 	andeq	lr, r0, r0, lsl #24
    262c:	50000100 	andpl	r0, r0, r0, lsl #2
    2630:	000000ec 	andeq	r0, r0, ip, ror #1
    2634:	000000f6 	strdeq	r0, [r0], -r6
    2638:	01f30004 	mvnseq	r0, r4
    263c:	00f69f50 	rscseq	r9, r6, r0, asr pc
    2640:	00f80000 	rscseq	r0, r8, r0
    2644:	00010000 	andeq	r0, r1, r0
    2648:	0000f850 	andeq	pc, r0, r0, asr r8	; <UNPREDICTABLE>
    264c:	00010200 	andeq	r0, r1, r0, lsl #4
    2650:	f3000400 	vshl.u8	d0, d0, d0
    2654:	029f5001 	addseq	r5, pc, #1
    2658:	04000001 	streq	r0, [r0], #-1
    265c:	01000001 	tsteq	r0, r1
    2660:	01045000 	mrseq	r5, (UNDEF: 4)
    2664:	010e0000 	mrseq	r0, (UNDEF: 14)
    2668:	00040000 	andeq	r0, r4, r0
    266c:	9f5001f3 	svcls	0x005001f3
    2670:	0000010e 	andeq	r0, r0, lr, lsl #2
    2674:	00000112 	andeq	r0, r0, r2, lsl r1
    2678:	12500001 	subsne	r0, r0, #1
    267c:	26000001 	strcs	r0, [r0], -r1
    2680:	04000001 	streq	r0, [r0], #-1
    2684:	5001f300 	andpl	pc, r1, r0, lsl #6
    2688:	0001269f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
    268c:	00013400 	andeq	r3, r1, r0, lsl #8
    2690:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    269c:	00000170 	andeq	r0, r0, r0, ror r1
    26a0:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    26a4:	d0510001 	subsle	r0, r1, r1
    26a8:	e4000001 	str	r0, [r0], #-1
    26ac:	04000001 	streq	r0, [r0], #-1
    26b0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    26b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    26b8:	00000000 	andeq	r0, r0, r0
    26bc:	00017000 	andeq	r7, r1, r0
    26c0:	0001a600 	andeq	sl, r1, r0, lsl #12
    26c4:	30000200 	andcc	r0, r0, r0, lsl #4
    26c8:	0001a69f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
    26cc:	0001e400 	andeq	lr, r1, r0, lsl #8
    26d0:	52000100 	andpl	r0, r0, #0, 2
	...
    26dc:	00000170 	andeq	r0, r0, r0, ror r1
    26e0:	00000180 	andeq	r0, r0, r0, lsl #3
    26e4:	9f300002 	svcls	0x00300002
    26e8:	00000180 	andeq	r0, r0, r0, lsl #3
    26ec:	00000198 	muleq	r0, r8, r1
    26f0:	a6530001 	ldrbge	r0, [r3], -r1
    26f4:	e4000001 	str	r0, [r0], #-1
    26f8:	01000001 	tsteq	r0, r1
    26fc:	00005300 	andeq	r5, r0, r0, lsl #6
    2700:	00000000 	andeq	r0, r0, r0
    2704:	01700000 	cmneq	r0, r0
    2708:	01a60000 			; <UNDEFINED> instruction: 0x01a60000
    270c:	00020000 	andeq	r0, r2, r0
    2710:	01a69f30 			; <UNDEFINED> instruction: 0x01a69f30
    2714:	01c60000 	biceq	r0, r6, r0
    2718:	00010000 	andeq	r0, r1, r0
    271c:	0001c654 	andeq	ip, r1, r4, asr r6
    2720:	0001cc00 	andeq	ip, r1, r0, lsl #24
    2724:	74000700 	strvc	r0, [r0], #-1792	; 0x700
    2728:	7eff0a00 	vmovvc.f32	s1, #240	; 0xf0
    272c:	01cc9f1a 	biceq	r9, ip, sl, lsl pc
    2730:	01d00000 	bicseq	r0, r0, r0
    2734:	00080000 	andeq	r0, r8, r0
    2738:	02940c71 	addseq	r0, r4, #28928	; 0x7100
    273c:	9f210075 	svcls	0x00210075
    2740:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2744:	000001d6 	ldrdeq	r0, [r0], -r6
    2748:	00710006 	rsbseq	r0, r1, r6
    274c:	9f210075 	svcls	0x00210075
    2750:	000001d6 	ldrdeq	r0, [r0], -r6
    2754:	000001de 	ldrdeq	r0, [r0], -lr
    2758:	00540001 	subseq	r0, r4, r1
    275c:	00000000 	andeq	r0, r0, r0
    2760:	e4000000 	str	r0, [r0], #-0
    2764:	18000001 	stmdane	r0, {r0}
    2768:	02000002 	andeq	r0, r0, #2
    276c:	209f3000 	addscs	r3, pc, r0
    2770:	68000002 	stmdavs	r0, {r1}
    2774:	01000002 	tsteq	r0, r2
    2778:	00005400 	andeq	r5, r0, r0, lsl #8
    277c:	00000000 	andeq	r0, r0, r0
    2780:	01e40000 	mvneq	r0, r0
    2784:	01f40000 	mvnseq	r0, r0
    2788:	00020000 	andeq	r0, r2, r0
    278c:	01f49f30 	mvnseq	r9, r0, lsr pc
    2790:	02060000 	andeq	r0, r6, #0
    2794:	00010000 	andeq	r0, r1, r0
    2798:	00022653 	andeq	r2, r2, r3, asr r6
    279c:	00023800 	andeq	r3, r2, r0, lsl #16
    27a0:	53000100 	movwpl	r0, #256	; 0x100
    27a4:	0000023a 	andeq	r0, r0, sl, lsr r2
    27a8:	00000244 	andeq	r0, r0, r4, asr #4
    27ac:	44530001 	ldrbmi	r0, [r3], #-1
    27b0:	4e000002 	cdpmi	0, 0, cr0, cr0, cr2, {0}
    27b4:	01000002 	tsteq	r0, r2
    27b8:	02545500 	subseq	r5, r4, #0, 10
    27bc:	026c0000 	rsbeq	r0, ip, #0
    27c0:	00010000 	andeq	r0, r1, r0
    27c4:	00000053 	andeq	r0, r0, r3, asr r0
    27c8:	00000000 	andeq	r0, r0, r0
    27cc:	0001e400 	andeq	lr, r1, r0, lsl #8
    27d0:	00021800 	andeq	r1, r2, r0, lsl #16
    27d4:	30000200 	andcc	r0, r0, r0, lsl #4
    27d8:	0002189f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    27dc:	00025200 	andeq	r5, r2, r0, lsl #4
    27e0:	52000100 	andpl	r0, r0, #0, 2
    27e4:	00000254 	andeq	r0, r0, r4, asr r2
    27e8:	00000260 	andeq	r0, r0, r0, ror #4
    27ec:	60550001 	subsvs	r0, r5, r1
    27f0:	6c000002 	stcvs	0, cr0, [r0], {2}
    27f4:	01000002 	tsteq	r0, r2
    27f8:	00005200 	andeq	r5, r0, r0, lsl #4
    27fc:	00000000 	andeq	r0, r0, r0
    2800:	026c0000 	rsbeq	r0, ip, #0
    2804:	029e0000 	addseq	r0, lr, #0
    2808:	00020000 	andeq	r0, r2, r0
    280c:	029e9f30 	addseq	r9, lr, #48, 30	; 0xc0
    2810:	02ec0000 	rsceq	r0, ip, #0
    2814:	00010000 	andeq	r0, r1, r0
    2818:	00000054 	andeq	r0, r0, r4, asr r0
    281c:	00000000 	andeq	r0, r0, r0
    2820:	00026c00 	andeq	r6, r2, r0, lsl #24
    2824:	00027c00 	andeq	r7, r2, r0, lsl #24
    2828:	30000200 	andcc	r0, r0, r0, lsl #4
    282c:	00027c9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    2830:	00028e00 	andeq	r8, r2, r0, lsl #28
    2834:	53000100 	movwpl	r0, #256	; 0x100
    2838:	0000029e 	muleq	r0, lr, r2
    283c:	000002a2 	andeq	r0, r0, r2, lsr #5
    2840:	a6530001 	ldrbge	r0, [r3], -r1
    2844:	bc000002 	stclt	0, cr0, [r0], {2}
    2848:	01000002 	tsteq	r0, r2
    284c:	02be5300 	adcseq	r5, lr, #0, 6
    2850:	02c80000 	sbceq	r0, r8, #0
    2854:	00010000 	andeq	r0, r1, r0
    2858:	0002c853 	andeq	ip, r2, r3, asr r8
    285c:	0002d200 	andeq	sp, r2, r0, lsl #4
    2860:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    2864:	000002d8 	ldrdeq	r0, [r0], -r8
    2868:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    286c:	00530001 	subseq	r0, r3, r1
    2870:	00000000 	andeq	r0, r0, r0
    2874:	6c000000 	stcvs	0, cr0, [r0], {-0}
    2878:	9e000002 	cdpls	0, 0, cr0, cr0, cr2, {0}
    287c:	02000002 	andeq	r0, r0, #2
    2880:	9e9f3000 	cdpls	0, 9, cr3, cr15, cr0, {0}
    2884:	d6000002 	strle	r0, [r0], -r2
    2888:	01000002 	tsteq	r0, r2
    288c:	02d85200 	sbcseq	r5, r8, #0, 4
    2890:	02e40000 	rsceq	r0, r4, #0
    2894:	00010000 	andeq	r0, r1, r0
    2898:	0002e455 	andeq	lr, r2, r5, asr r4
    289c:	0002f000 	andeq	pc, r2, r0
    28a0:	52000100 	andpl	r0, r0, #0, 2
	...
    28ac:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    28b0:	00000342 	andeq	r0, r0, r2, asr #6
    28b4:	42510001 	subsmi	r0, r1, #1
    28b8:	58000003 	stmdapl	r0, {r0, r1}
    28bc:	04000003 	streq	r0, [r0], #-3
    28c0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    28c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    28c8:	00000000 	andeq	r0, r0, r0
    28cc:	0002f000 	andeq	pc, r2, r0
    28d0:	00032400 	andeq	r2, r3, r0, lsl #8
    28d4:	30000200 	andcc	r0, r0, r0, lsl #4
    28d8:	00032c9f 	muleq	r3, pc, ip	; <UNPREDICTABLE>
    28dc:	00035800 	andeq	r5, r3, r0, lsl #16
    28e0:	52000100 	andpl	r0, r0, #0, 2
	...
    28ec:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    28f0:	00000300 	andeq	r0, r0, r0, lsl #6
    28f4:	9f300002 	svcls	0x00300002
    28f8:	00000300 	andeq	r0, r0, r0, lsl #6
    28fc:	00000312 	andeq	r0, r0, r2, lsl r3
    2900:	34530001 	ldrbcc	r0, [r3], #-1
    2904:	58000003 	stmdapl	r0, {r0, r1}
    2908:	01000003 	tsteq	r0, r3
    290c:	00005300 	andeq	r5, r0, r0, lsl #6
    2910:	00000000 	andeq	r0, r0, r0
    2914:	02f00000 	rscseq	r0, r0, #0
    2918:	03240000 	teqeq	r4, #0
    291c:	00020000 	andeq	r0, r2, r0
    2920:	03249f30 	teqeq	r4, #48, 30	; 0xc0
    2924:	034a0000 	movteq	r0, #40960	; 0xa000
    2928:	00010000 	andeq	r0, r1, r0
    292c:	00034c54 	andeq	r4, r3, r4, asr ip
    2930:	00035400 	andeq	r5, r3, r0, lsl #8
    2934:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2940:	000003f6 	strdeq	r0, [r0], -r6
    2944:	000003fe 	strdeq	r0, [r0], -lr
    2948:	fe510001 	cdp2	0, 5, cr0, cr1, cr1, {0}
    294c:	00000003 	andeq	r0, r0, r3
    2950:	04000004 	streq	r0, [r0], #-4
    2954:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2958:	0004009f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    295c:	00040400 	andeq	r0, r4, r0, lsl #8
    2960:	51000100 	mrspl	r0, (UNDEF: 16)
    2964:	00000404 	andeq	r0, r0, r4, lsl #8
    2968:	00000408 	andeq	r0, r0, r8, lsl #8
    296c:	01f30004 	mvnseq	r0, r4
    2970:	00009f51 	andeq	r9, r0, r1, asr pc
    2974:	00000000 	andeq	r0, r0, r0
    2978:	040c0000 	streq	r0, [ip], #-0
    297c:	040e0000 	streq	r0, [lr], #-0
    2980:	00010000 	andeq	r0, r1, r0
    2984:	00040e52 	andeq	r0, r4, r2, asr lr
    2988:	00041400 	andeq	r1, r4, r0, lsl #8
    298c:	f3000400 	vshl.u8	d0, d0, d0
    2990:	009f5201 	addseq	r5, pc, r1, lsl #4
    2994:	00000000 	andeq	r0, r0, r0
    2998:	14000000 	strne	r0, [r0], #-0
    299c:	1c000004 	stcne	0, cr0, [r0], {4}
    29a0:	01000004 	tsteq	r0, r4
    29a4:	041c5100 	ldreq	r5, [ip], #-256	; 0x100
    29a8:	041e0000 	ldreq	r0, [lr], #-0
    29ac:	00040000 	andeq	r0, r4, r0
    29b0:	9f5101f3 	svcls	0x005101f3
    29b4:	0000041e 	andeq	r0, r0, lr, lsl r4
    29b8:	00000422 	andeq	r0, r0, r2, lsr #8
    29bc:	22510001 	subscs	r0, r1, #1
    29c0:	26000004 	strcs	r0, [r0], -r4
    29c4:	04000004 	streq	r0, [r0], #-4
    29c8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    29cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    29d0:	00000000 	andeq	r0, r0, r0
    29d4:	00043400 	andeq	r3, r4, r0, lsl #8
    29d8:	00044000 	andeq	r4, r4, r0
    29dc:	51000100 	mrspl	r0, (UNDEF: 16)
    29e0:	00000440 	andeq	r0, r0, r0, asr #8
    29e4:	0000044e 	andeq	r0, r0, lr, asr #8
    29e8:	01f30004 	mvnseq	r0, r4
    29ec:	00009f51 	andeq	r9, r0, r1, asr pc
    29f0:	00000000 	andeq	r0, r0, r0
    29f4:	04340000 	ldrteq	r0, [r4], #-0
    29f8:	04360000 	ldrteq	r0, [r6], #-0
    29fc:	00020000 	andeq	r0, r2, r0
    2a00:	04369f30 	ldrteq	r9, [r6], #-3888	; 0xf30
    2a04:	043a0000 	ldrteq	r0, [sl], #-0
    2a08:	00010000 	andeq	r0, r1, r0
    2a0c:	00043e53 	andeq	r3, r4, r3, asr lr
    2a10:	00044000 	andeq	r4, r4, r0
    2a14:	53000100 	movwpl	r0, #256	; 0x100
    2a18:	00000440 	andeq	r0, r0, r0, asr #8
    2a1c:	0000044e 	andeq	r0, r0, lr, asr #8
    2a20:	00510001 	subseq	r0, r1, r1
    2a24:	00000000 	andeq	r0, r0, r0
    2a28:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    2a2c:	61000004 	tstvs	r0, r4
    2a30:	01000004 	tsteq	r0, r4
    2a34:	04615000 	strbteq	r5, [r1], #-0
    2a38:	04640000 	strbteq	r0, [r4], #-0
    2a3c:	00010000 	andeq	r0, r1, r0
    2a40:	00046454 	andeq	r6, r4, r4, asr r4
    2a44:	00046700 	andeq	r6, r4, r0, lsl #14
    2a48:	50000100 	andpl	r0, r0, r0, lsl #2
    2a4c:	00000467 	andeq	r0, r0, r7, ror #8
    2a50:	00000482 	andeq	r0, r0, r2, lsl #9
    2a54:	00540001 	subseq	r0, r4, r1
    2a58:	00000000 	andeq	r0, r0, r0
    2a5c:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    2a60:	56000004 	strpl	r0, [r0], -r4
    2a64:	01000004 	tsteq	r0, r4
    2a68:	04565100 	ldrbeq	r5, [r6], #-256	; 0x100
    2a6c:	04820000 	streq	r0, [r2], #0
    2a70:	00040000 	andeq	r0, r4, r0
    2a74:	9f5101f3 	svcls	0x005101f3
	...
    2a80:	0000044e 	andeq	r0, r0, lr, asr #8
    2a84:	0000045c 	andeq	r0, r0, ip, asr r4
    2a88:	5c520001 	mrrcpl	0, 0, r0, r2, cr1
    2a8c:	82000004 	andhi	r0, r0, #4
    2a90:	04000004 	streq	r0, [r0], #-4
    2a94:	5201f300 	andpl	pc, r1, #0, 6
    2a98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2a9c:	00000000 	andeq	r0, r0, r0
    2aa0:	00044e00 	andeq	r4, r4, r0, lsl #28
    2aa4:	00046100 	andeq	r6, r4, r0, lsl #2
    2aa8:	53000100 	movwpl	r0, #256	; 0x100
    2aac:	00000461 	andeq	r0, r0, r1, ror #8
    2ab0:	00000464 	andeq	r0, r0, r4, ror #8
    2ab4:	01f30004 	mvnseq	r0, r4
    2ab8:	04649f53 	strbteq	r9, [r4], #-3923	; 0xf53
    2abc:	04670000 	strbteq	r0, [r7], #-0
    2ac0:	00010000 	andeq	r0, r1, r0
    2ac4:	00046753 	andeq	r6, r4, r3, asr r7
    2ac8:	00048200 	andeq	r8, r4, r0, lsl #4
    2acc:	f3000400 	vshl.u8	d0, d0, d0
    2ad0:	009f5301 	addseq	r5, pc, r1, lsl #6
    2ad4:	00000000 	andeq	r0, r0, r0
    2ad8:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    2adc:	6a000004 	bvs	2af4 <__Stack_Size+0x26f4>
    2ae0:	02000004 	andeq	r0, r0, #4
    2ae4:	6a9f3000 	bvs	fe7ceaec <SCS_BASE+0x1e7c0aec>
    2ae8:	6e000004 	cdpvs	0, 0, cr0, cr0, cr4, {0}
    2aec:	01000004 	tsteq	r0, r4
    2af0:	04725300 	ldrbteq	r5, [r2], #-768	; 0x300
    2af4:	04780000 	ldrbteq	r0, [r8], #-0
    2af8:	00010000 	andeq	r0, r1, r0
    2afc:	00000053 	andeq	r0, r0, r3, asr r0
    2b00:	00000000 	andeq	r0, r0, r0
    2b04:	00048200 	andeq	r8, r4, r0, lsl #4
    2b08:	00049200 	andeq	r9, r4, r0, lsl #4
    2b0c:	51000100 	mrspl	r0, (UNDEF: 16)
    2b10:	00000492 	muleq	r0, r2, r4
    2b14:	00000496 	muleq	r0, r6, r4
    2b18:	01f30004 	mvnseq	r0, r4
    2b1c:	00009f51 	andeq	r9, r0, r1, asr pc
    2b20:	00000000 	andeq	r0, r0, r0
    2b24:	04820000 	streq	r0, [r2], #0
    2b28:	048a0000 	streq	r0, [sl], #0
    2b2c:	00010000 	andeq	r0, r1, r0
    2b30:	00048a53 	andeq	r8, r4, r3, asr sl
    2b34:	00049600 	andeq	r9, r4, r0, lsl #12
    2b38:	f3000400 	vshl.u8	d0, d0, d0
    2b3c:	009f5301 	addseq	r5, pc, r1, lsl #6
    2b40:	00000000 	andeq	r0, r0, r0
    2b44:	82000000 	andhi	r0, r0, #0
    2b48:	86000004 	strhi	r0, [r0], -r4
    2b4c:	02000004 	andeq	r0, r0, #4
    2b50:	869f3000 	ldrhi	r3, [pc], r0
    2b54:	8c000004 	stchi	0, cr0, [r0], {4}
    2b58:	06000004 	streq	r0, [r0], -r4
    2b5c:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
    2b60:	929f1aff 	addsls	r1, pc, #1044480	; 0xff000
    2b64:	96000004 	strls	r0, [r0], -r4
    2b68:	01000004 	tsteq	r0, r4
    2b6c:	00005100 	andeq	r5, r0, r0, lsl #2
    2b70:	00000000 	andeq	r0, r0, r0
    2b74:	04960000 	ldreq	r0, [r6], #0
    2b78:	049d0000 	ldreq	r0, [sp], #0
    2b7c:	00010000 	andeq	r0, r1, r0
    2b80:	00049d50 	andeq	r9, r4, r0, asr sp
    2b84:	0004b000 	andeq	fp, r4, r0
    2b88:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2b94:	00000496 	muleq	r0, r6, r4
    2b98:	0000049d 	muleq	r0, sp, r4
    2b9c:	9d510001 	ldclls	0, cr0, [r1, #-4]
    2ba0:	b0000004 	andlt	r0, r0, r4
    2ba4:	04000004 	streq	r0, [r0], #-4
    2ba8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2bac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2bb0:	00000000 	andeq	r0, r0, r0
    2bb4:	00049600 	andeq	r9, r4, r0, lsl #12
    2bb8:	00049d00 	andeq	r9, r4, r0, lsl #26
    2bbc:	52000100 	andpl	r0, r0, #0, 2
    2bc0:	0000049d 	muleq	r0, sp, r4
    2bc4:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
    2bc8:	01f30004 	mvnseq	r0, r4
    2bcc:	00009f52 	andeq	r9, r0, r2, asr pc
    2bd0:	00000000 	andeq	r0, r0, r0
    2bd4:	04960000 	ldreq	r0, [r6], #0
    2bd8:	049d0000 	ldreq	r0, [sp], #0
    2bdc:	00010000 	andeq	r0, r1, r0
    2be0:	00049d53 	andeq	r9, r4, r3, asr sp
    2be4:	0004b000 	andeq	fp, r4, r0
    2be8:	f3000400 	vshl.u8	d0, d0, d0
    2bec:	009f5301 	addseq	r5, pc, r1, lsl #6
    2bf0:	00000000 	andeq	r0, r0, r0
    2bf4:	96000000 	strls	r0, [r0], -r0
    2bf8:	a0000004 	andge	r0, r0, r4
    2bfc:	02000004 	andeq	r0, r0, #4
    2c00:	a09f3000 	addsge	r3, pc, r0
    2c04:	a4000004 	strge	r0, [r0], #-4
    2c08:	05000004 	streq	r0, [r0, #-4]
    2c0c:	37007300 	strcc	r7, [r0, -r0, lsl #6]
    2c10:	04a89f21 	strteq	r9, [r8], #3873	; 0xf21
    2c14:	04ac0000 	strteq	r0, [ip], #0
    2c18:	00050000 	andeq	r0, r5, r0
    2c1c:	21370073 	teqcs	r7, r3, ror r0
    2c20:	0004ac9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
    2c24:	0004b000 	andeq	fp, r4, r0
    2c28:	53000100 	movwpl	r0, #256	; 0x100
	...
    2c34:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
    2c38:	000004b7 			; <UNDEFINED> instruction: 0x000004b7
    2c3c:	b7500001 	ldrblt	r0, [r0, -r1]
    2c40:	c4000004 	strgt	r0, [r0], #-4
    2c44:	01000004 	tsteq	r0, r4
    2c48:	00005400 	andeq	r5, r0, r0, lsl #8
    2c4c:	00000000 	andeq	r0, r0, r0
    2c50:	04b00000 	ldrteq	r0, [r0], #0
    2c54:	04b70000 	ldrteq	r0, [r7], #0
    2c58:	00010000 	andeq	r0, r1, r0
    2c5c:	0004b751 	andeq	fp, r4, r1, asr r7
    2c60:	0004c400 	andeq	ip, r4, r0, lsl #8
    2c64:	f3000400 	vshl.u8	d0, d0, d0
    2c68:	009f5101 	addseq	r5, pc, r1, lsl #2
    2c6c:	00000000 	andeq	r0, r0, r0
    2c70:	b0000000 	andlt	r0, r0, r0
    2c74:	b7000004 	strlt	r0, [r0, -r4]
    2c78:	01000004 	tsteq	r0, r4
    2c7c:	04b75200 	ldrteq	r5, [r7], #512	; 0x200
    2c80:	04c40000 	strbeq	r0, [r4], #0
    2c84:	00040000 	andeq	r0, r4, r0
    2c88:	9f5201f3 	svcls	0x005201f3
	...
    2c94:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
    2c98:	000004b7 			; <UNDEFINED> instruction: 0x000004b7
    2c9c:	b7530001 	ldrblt	r0, [r3, -r1]
    2ca0:	c4000004 	strgt	r0, [r0], #-4
    2ca4:	04000004 	streq	r0, [r0], #-4
    2ca8:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    2cac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2cb0:	00000000 	andeq	r0, r0, r0
    2cb4:	0004ca00 	andeq	ip, r4, r0, lsl #20
    2cb8:	0004d600 	andeq	sp, r4, r0, lsl #12
    2cbc:	51000100 	mrspl	r0, (UNDEF: 16)
    2cc0:	000004d6 	ldrdeq	r0, [r0], -r6
    2cc4:	000004da 	ldrdeq	r0, [r0], -sl
    2cc8:	01f30004 	mvnseq	r0, r4
    2ccc:	00009f51 	andeq	r9, r0, r1, asr pc
    2cd0:	00000000 	andeq	r0, r0, r0
    2cd4:	04ca0000 	strbeq	r0, [sl], #0
    2cd8:	04cc0000 	strbeq	r0, [ip], #0
    2cdc:	00020000 	andeq	r0, r2, r0
    2ce0:	04cc9f30 	strbeq	r9, [ip], #3888	; 0xf30
    2ce4:	04d00000 	ldrbeq	r0, [r0], #0
    2ce8:	00010000 	andeq	r0, r1, r0
    2cec:	0004d453 	andeq	sp, r4, r3, asr r4
    2cf0:	0004d600 	andeq	sp, r4, r0, lsl #12
    2cf4:	53000100 	movwpl	r0, #256	; 0x100
    2cf8:	000004d6 	ldrdeq	r0, [r0], -r6
    2cfc:	000004da 	ldrdeq	r0, [r0], -sl
    2d00:	00510001 	subseq	r0, r1, r1
    2d04:	00000000 	andeq	r0, r0, r0
    2d08:	da000000 	ble	2d10 <__Stack_Size+0x2910>
    2d0c:	e6000004 	str	r0, [r0], -r4
    2d10:	01000004 	tsteq	r0, r4
    2d14:	04e65100 	strbteq	r5, [r6], #256	; 0x100
    2d18:	04ea0000 	strbteq	r0, [sl], #0
    2d1c:	00040000 	andeq	r0, r4, r0
    2d20:	9f5101f3 	svcls	0x005101f3
	...
    2d2c:	000004da 	ldrdeq	r0, [r0], -sl
    2d30:	000004dc 	ldrdeq	r0, [r0], -ip
    2d34:	9f300002 	svcls	0x00300002
    2d38:	000004dc 	ldrdeq	r0, [r0], -ip
    2d3c:	000004e0 	andeq	r0, r0, r0, ror #9
    2d40:	e4530001 	ldrb	r0, [r3], #-1
    2d44:	e6000004 	str	r0, [r0], -r4
    2d48:	01000004 	tsteq	r0, r4
    2d4c:	04e65300 	strbteq	r5, [r6], #768	; 0x300
    2d50:	04ea0000 	strbteq	r0, [sl], #0
    2d54:	00010000 	andeq	r0, r1, r0
    2d58:	00000051 	andeq	r0, r0, r1, asr r0
    2d5c:	00000000 	andeq	r0, r0, r0
    2d60:	0004ea00 	andeq	lr, r4, r0, lsl #20
    2d64:	00051800 	andeq	r1, r5, r0, lsl #16
    2d68:	51000100 	mrspl	r0, (UNDEF: 16)
    2d6c:	00000518 	andeq	r0, r0, r8, lsl r5
    2d70:	00000526 	andeq	r0, r0, r6, lsr #10
    2d74:	01f30004 	mvnseq	r0, r4
    2d78:	00009f51 	andeq	r9, r0, r1, asr pc
    2d7c:	00000000 	andeq	r0, r0, r0
    2d80:	04ea0000 	strbteq	r0, [sl], #0
    2d84:	05080000 	streq	r0, [r8, #-0]
    2d88:	00010000 	andeq	r0, r1, r0
    2d8c:	00050852 	andeq	r0, r5, r2, asr r8
    2d90:	00052600 	andeq	r2, r5, r0, lsl #12
    2d94:	f3000400 	vshl.u8	d0, d0, d0
    2d98:	009f5201 	addseq	r5, pc, r1, lsl #4
    2d9c:	00000000 	andeq	r0, r0, r0
    2da0:	ea000000 	b	2da8 <__Stack_Size+0x29a8>
    2da4:	16000004 	strne	r0, [r0], -r4
    2da8:	01000005 	tsteq	r0, r5
    2dac:	05165300 	ldreq	r5, [r6, #-768]	; 0x300
    2db0:	05260000 	streq	r0, [r6, #-0]!
    2db4:	00040000 	andeq	r0, r4, r0
    2db8:	9f5301f3 	svcls	0x005301f3
	...
    2dc4:	000004ea 	andeq	r0, r0, sl, ror #9
    2dc8:	000004ee 	andeq	r0, r0, lr, ror #9
    2dcc:	9f300002 	svcls	0x00300002
    2dd0:	000004ee 	andeq	r0, r0, lr, ror #9
    2dd4:	00000504 	andeq	r0, r0, r4, lsl #10
    2dd8:	0e550001 	cdpeq	0, 5, cr0, cr5, cr1, {0}
    2ddc:	18000005 	stmdane	r0, {r0, r2}
    2de0:	01000005 	tsteq	r0, r5
    2de4:	05185500 	ldreq	r5, [r8, #-1280]	; 0x500
    2de8:	05260000 	streq	r0, [r6, #-0]!
    2dec:	00010000 	andeq	r0, r1, r0
    2df0:	00000051 	andeq	r0, r0, r1, asr r0
    2df4:	00000000 	andeq	r0, r0, r0
    2df8:	0004ea00 	andeq	lr, r4, r0, lsl #20
    2dfc:	0004f000 	andeq	pc, r4, r0
    2e00:	30000200 	andcc	r0, r0, r0, lsl #4
    2e04:	0004f09f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    2e08:	0004f600 	andeq	pc, r4, r0, lsl #12
    2e0c:	54000100 	strpl	r0, [r0], #-256	; 0x100
    2e10:	0000051c 	andeq	r0, r0, ip, lsl r5
    2e14:	00000526 	andeq	r0, r0, r6, lsr #10
    2e18:	00540001 	subseq	r0, r4, r1
    2e1c:	00000000 	andeq	r0, r0, r0
    2e20:	ea000000 	b	2e28 <__Stack_Size+0x2a28>
    2e24:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
    2e28:	02000004 	andeq	r0, r0, #4
    2e2c:	f89f3000 			; <UNDEFINED> instruction: 0xf89f3000
    2e30:	00000004 	andeq	r0, r0, r4
    2e34:	01000005 	tsteq	r0, r5
    2e38:	051e5600 	ldreq	r5, [lr, #-1536]	; 0x600
    2e3c:	05260000 	streq	r0, [r6, #-0]!
    2e40:	00010000 	andeq	r0, r1, r0
    2e44:	00000053 	andeq	r0, r0, r3, asr r0
    2e48:	00000000 	andeq	r0, r0, r0
    2e4c:	00052600 	andeq	r2, r5, r0, lsl #12
    2e50:	00053200 	andeq	r3, r5, r0, lsl #4
    2e54:	51000100 	mrspl	r0, (UNDEF: 16)
    2e58:	00000532 	andeq	r0, r0, r2, lsr r5
    2e5c:	00000536 	andeq	r0, r0, r6, lsr r5
    2e60:	01f30004 	mvnseq	r0, r4
    2e64:	00009f51 	andeq	r9, r0, r1, asr pc
    2e68:	00000000 	andeq	r0, r0, r0
    2e6c:	05260000 	streq	r0, [r6, #-0]!
    2e70:	05280000 	streq	r0, [r8, #-0]!
    2e74:	00020000 	andeq	r0, r2, r0
    2e78:	05289f30 	streq	r9, [r8, #-3888]!	; 0xf30
    2e7c:	052c0000 	streq	r0, [ip, #-0]!
    2e80:	00010000 	andeq	r0, r1, r0
    2e84:	00053053 	andeq	r3, r5, r3, asr r0
    2e88:	00053200 	andeq	r3, r5, r0, lsl #4
    2e8c:	53000100 	movwpl	r0, #256	; 0x100
    2e90:	00000532 	andeq	r0, r0, r2, lsr r5
    2e94:	00000536 	andeq	r0, r0, r6, lsr r5
    2e98:	00510001 	subseq	r0, r1, r1
    2e9c:	00000000 	andeq	r0, r0, r0
    2ea0:	36000000 	strcc	r0, [r0], -r0
    2ea4:	44000005 	strmi	r0, [r0], #-5
    2ea8:	01000005 	tsteq	r0, r5
    2eac:	05445100 	strbeq	r5, [r4, #-256]	; 0x100
    2eb0:	054a0000 	strbeq	r0, [sl, #-0]
    2eb4:	00040000 	andeq	r0, r4, r0
    2eb8:	9f5101f3 	svcls	0x005101f3
	...
    2ec4:	00000536 	andeq	r0, r0, r6, lsr r5
    2ec8:	00000538 	andeq	r0, r0, r8, lsr r5
    2ecc:	9f300002 	svcls	0x00300002
    2ed0:	00000538 	andeq	r0, r0, r8, lsr r5
    2ed4:	0000053c 	andeq	r0, r0, ip, lsr r5
    2ed8:	40530001 	subsmi	r0, r3, r1
    2edc:	46000005 	strmi	r0, [r0], -r5
    2ee0:	01000005 	tsteq	r0, r5
    2ee4:	05465300 	strbeq	r5, [r6, #-768]	; 0x300
    2ee8:	054a0000 	strbeq	r0, [sl, #-0]
    2eec:	00010000 	andeq	r0, r1, r0
    2ef0:	00000051 	andeq	r0, r0, r1, asr r0
    2ef4:	00000000 	andeq	r0, r0, r0
    2ef8:	00054a00 	andeq	r4, r5, r0, lsl #20
    2efc:	00055600 	andeq	r5, r5, r0, lsl #12
    2f00:	51000100 	mrspl	r0, (UNDEF: 16)
    2f04:	00000556 	andeq	r0, r0, r6, asr r5
    2f08:	0000055a 	andeq	r0, r0, sl, asr r5
    2f0c:	01f30004 	mvnseq	r0, r4
    2f10:	00009f51 	andeq	r9, r0, r1, asr pc
    2f14:	00000000 	andeq	r0, r0, r0
    2f18:	054a0000 	strbeq	r0, [sl, #-0]
    2f1c:	054c0000 	strbeq	r0, [ip, #-0]
    2f20:	00020000 	andeq	r0, r2, r0
    2f24:	054c9f30 	strbeq	r9, [ip, #-3888]	; 0xf30
    2f28:	05500000 	ldrbeq	r0, [r0, #-0]
    2f2c:	00010000 	andeq	r0, r1, r0
    2f30:	00055453 	andeq	r5, r5, r3, asr r4
    2f34:	00055600 	andeq	r5, r5, r0, lsl #12
    2f38:	53000100 	movwpl	r0, #256	; 0x100
    2f3c:	00000556 	andeq	r0, r0, r6, asr r5
    2f40:	0000055a 	andeq	r0, r0, sl, asr r5
    2f44:	00510001 	subseq	r0, r1, r1
    2f48:	00000000 	andeq	r0, r0, r0
    2f4c:	5a000000 	bpl	2f54 <__Stack_Size+0x2b54>
    2f50:	68000005 	stmdavs	r0, {r0, r2}
    2f54:	01000005 	tsteq	r0, r5
    2f58:	05685100 	strbeq	r5, [r8, #-256]!	; 0x100
    2f5c:	056e0000 	strbeq	r0, [lr, #-0]!
    2f60:	00040000 	andeq	r0, r4, r0
    2f64:	9f5101f3 	svcls	0x005101f3
	...
    2f70:	0000055a 	andeq	r0, r0, sl, asr r5
    2f74:	0000055c 	andeq	r0, r0, ip, asr r5
    2f78:	9f300002 	svcls	0x00300002
    2f7c:	0000055c 	andeq	r0, r0, ip, asr r5
    2f80:	00000560 	andeq	r0, r0, r0, ror #10
    2f84:	64530001 	ldrbvs	r0, [r3], #-1
    2f88:	6a000005 	bvs	2fa4 <__Stack_Size+0x2ba4>
    2f8c:	01000005 	tsteq	r0, r5
    2f90:	056a5300 	strbeq	r5, [sl, #-768]!	; 0x300
    2f94:	056e0000 	strbeq	r0, [lr, #-0]!
    2f98:	00010000 	andeq	r0, r1, r0
    2f9c:	00000051 	andeq	r0, r0, r1, asr r0
    2fa0:	00000000 	andeq	r0, r0, r0
    2fa4:	0005ce00 	andeq	ip, r5, r0, lsl #28
    2fa8:	0005da00 	andeq	sp, r5, r0, lsl #20
    2fac:	51000100 	mrspl	r0, (UNDEF: 16)
    2fb0:	000005da 	ldrdeq	r0, [r0], -sl
    2fb4:	000005de 	ldrdeq	r0, [r0], -lr
    2fb8:	01f30004 	mvnseq	r0, r4
    2fbc:	00009f51 	andeq	r9, r0, r1, asr pc
    2fc0:	00000000 	andeq	r0, r0, r0
    2fc4:	05ce0000 	strbeq	r0, [lr]
    2fc8:	05d00000 	ldrbeq	r0, [r0]
    2fcc:	00020000 	andeq	r0, r2, r0
    2fd0:	05d09f30 	ldrbeq	r9, [r0, #3888]	; 0xf30
    2fd4:	05d40000 	ldrbeq	r0, [r4]
    2fd8:	00010000 	andeq	r0, r1, r0
    2fdc:	0005d853 	andeq	sp, r5, r3, asr r8
    2fe0:	0005da00 	andeq	sp, r5, r0, lsl #20
    2fe4:	53000100 	movwpl	r0, #256	; 0x100
    2fe8:	000005da 	ldrdeq	r0, [r0], -sl
    2fec:	000005de 	ldrdeq	r0, [r0], -lr
    2ff0:	00510001 	subseq	r0, r1, r1
    2ff4:	00000000 	andeq	r0, r0, r0
    2ff8:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
    2ffc:	ec000005 	stc	0, cr0, [r0], {5}
    3000:	01000005 	tsteq	r0, r5
    3004:	05ec5100 	strbeq	r5, [ip, #256]!	; 0x100
    3008:	05f20000 	ldrbeq	r0, [r2, #0]!
    300c:	00040000 	andeq	r0, r4, r0
    3010:	9f5101f3 	svcls	0x005101f3
	...
    301c:	000005de 	ldrdeq	r0, [r0], -lr
    3020:	000005e0 	andeq	r0, r0, r0, ror #11
    3024:	9f300002 	svcls	0x00300002
    3028:	000005e0 	andeq	r0, r0, r0, ror #11
    302c:	000005e4 	andeq	r0, r0, r4, ror #11
    3030:	e8530001 	ldmda	r3, {r0}^
    3034:	ee000005 	cdp	0, 0, cr0, cr0, cr5, {0}
    3038:	01000005 	tsteq	r0, r5
    303c:	05ee5300 	strbeq	r5, [lr, #768]!	; 0x300
    3040:	05f20000 	ldrbeq	r0, [r2, #0]!
    3044:	00010000 	andeq	r0, r1, r0
    3048:	00000051 	andeq	r0, r0, r1, asr r0
    304c:	00000000 	andeq	r0, r0, r0
    3050:	0005f200 	andeq	pc, r5, r0, lsl #4
    3054:	0005fe00 	andeq	pc, r5, r0, lsl #28
    3058:	51000100 	mrspl	r0, (UNDEF: 16)
    305c:	000005fe 	strdeq	r0, [r0], -lr
    3060:	00000602 	andeq	r0, r0, r2, lsl #12
    3064:	01f30004 	mvnseq	r0, r4
    3068:	00009f51 	andeq	r9, r0, r1, asr pc
    306c:	00000000 	andeq	r0, r0, r0
    3070:	05f20000 	ldrbeq	r0, [r2, #0]!
    3074:	05f40000 	ldrbeq	r0, [r4, #0]!
    3078:	00020000 	andeq	r0, r2, r0
    307c:	05f49f30 	ldrbeq	r9, [r4, #3888]!	; 0xf30
    3080:	05f80000 	ldrbeq	r0, [r8, #0]!
    3084:	00010000 	andeq	r0, r1, r0
    3088:	0005fc53 	andeq	pc, r5, r3, asr ip	; <UNPREDICTABLE>
    308c:	0005fe00 	andeq	pc, r5, r0, lsl #28
    3090:	53000100 	movwpl	r0, #256	; 0x100
    3094:	000005fe 	strdeq	r0, [r0], -lr
    3098:	00000602 	andeq	r0, r0, r2, lsl #12
    309c:	00510001 	subseq	r0, r1, r1
    30a0:	00000000 	andeq	r0, r0, r0
    30a4:	02000000 	andeq	r0, r0, #0
    30a8:	10000006 	andne	r0, r0, r6
    30ac:	01000006 	tsteq	r0, r6
    30b0:	06105100 	ldreq	r5, [r0], -r0, lsl #2
    30b4:	06160000 	ldreq	r0, [r6], -r0
    30b8:	00040000 	andeq	r0, r4, r0
    30bc:	9f5101f3 	svcls	0x005101f3
	...
    30c8:	00000602 	andeq	r0, r0, r2, lsl #12
    30cc:	00000604 	andeq	r0, r0, r4, lsl #12
    30d0:	9f300002 	svcls	0x00300002
    30d4:	00000604 	andeq	r0, r0, r4, lsl #12
    30d8:	00000608 	andeq	r0, r0, r8, lsl #12
    30dc:	0c530001 	mrrceq	0, 0, r0, r3, cr1
    30e0:	12000006 	andne	r0, r0, #6
    30e4:	01000006 	tsteq	r0, r6
    30e8:	06125300 	ldreq	r5, [r2], -r0, lsl #6
    30ec:	06160000 	ldreq	r0, [r6], -r0
    30f0:	00010000 	andeq	r0, r1, r0
    30f4:	00000051 	andeq	r0, r0, r1, asr r0
    30f8:	00000000 	andeq	r0, r0, r0
    30fc:	00061600 	andeq	r1, r6, r0, lsl #12
    3100:	00062200 	andeq	r2, r6, r0, lsl #4
    3104:	51000100 	mrspl	r0, (UNDEF: 16)
    3108:	00000622 	andeq	r0, r0, r2, lsr #12
    310c:	00000626 	andeq	r0, r0, r6, lsr #12
    3110:	01f30004 	mvnseq	r0, r4
    3114:	00009f51 	andeq	r9, r0, r1, asr pc
    3118:	00000000 	andeq	r0, r0, r0
    311c:	06160000 	ldreq	r0, [r6], -r0
    3120:	06180000 	ldreq	r0, [r8], -r0
    3124:	00020000 	andeq	r0, r2, r0
    3128:	06189f30 	sasxeq	r9, r8, r0
    312c:	061c0000 	ldreq	r0, [ip], -r0
    3130:	00010000 	andeq	r0, r1, r0
    3134:	00062053 	andeq	r2, r6, r3, asr r0
    3138:	00062200 	andeq	r2, r6, r0, lsl #4
    313c:	53000100 	movwpl	r0, #256	; 0x100
    3140:	00000622 	andeq	r0, r0, r2, lsr #12
    3144:	00000626 	andeq	r0, r0, r6, lsr #12
    3148:	00510001 	subseq	r0, r1, r1
    314c:	00000000 	andeq	r0, r0, r0
    3150:	26000000 	strcs	r0, [r0], -r0
    3154:	34000006 	strcc	r0, [r0], #-6
    3158:	01000006 	tsteq	r0, r6
    315c:	06345100 	ldrteq	r5, [r4], -r0, lsl #2
    3160:	063a0000 	ldrteq	r0, [sl], -r0
    3164:	00040000 	andeq	r0, r4, r0
    3168:	9f5101f3 	svcls	0x005101f3
	...
    3174:	00000626 	andeq	r0, r0, r6, lsr #12
    3178:	00000628 	andeq	r0, r0, r8, lsr #12
    317c:	9f300002 	svcls	0x00300002
    3180:	00000628 	andeq	r0, r0, r8, lsr #12
    3184:	0000062c 	andeq	r0, r0, ip, lsr #12
    3188:	30530001 	subscc	r0, r3, r1
    318c:	36000006 	strcc	r0, [r0], -r6
    3190:	01000006 	tsteq	r0, r6
    3194:	06365300 	ldrteq	r5, [r6], -r0, lsl #6
    3198:	063a0000 	ldrteq	r0, [sl], -r0
    319c:	00010000 	andeq	r0, r1, r0
    31a0:	00000051 	andeq	r0, r0, r1, asr r0
    31a4:	00000000 	andeq	r0, r0, r0
    31a8:	00063a00 	andeq	r3, r6, r0, lsl #20
    31ac:	00064600 	andeq	r4, r6, r0, lsl #12
    31b0:	51000100 	mrspl	r0, (UNDEF: 16)
    31b4:	00000646 	andeq	r0, r0, r6, asr #12
    31b8:	0000064a 	andeq	r0, r0, sl, asr #12
    31bc:	01f30004 	mvnseq	r0, r4
    31c0:	00009f51 	andeq	r9, r0, r1, asr pc
    31c4:	00000000 	andeq	r0, r0, r0
    31c8:	063a0000 	ldrteq	r0, [sl], -r0
    31cc:	063c0000 	ldrteq	r0, [ip], -r0
    31d0:	00020000 	andeq	r0, r2, r0
    31d4:	063c9f30 	shasxeq	r9, ip, r0
    31d8:	06400000 	strbeq	r0, [r0], -r0
    31dc:	00010000 	andeq	r0, r1, r0
    31e0:	00064453 	andeq	r4, r6, r3, asr r4
    31e4:	00064600 	andeq	r4, r6, r0, lsl #12
    31e8:	53000100 	movwpl	r0, #256	; 0x100
    31ec:	00000646 	andeq	r0, r0, r6, asr #12
    31f0:	0000064a 	andeq	r0, r0, sl, asr #12
    31f4:	00510001 	subseq	r0, r1, r1
    31f8:	00000000 	andeq	r0, r0, r0
    31fc:	4a000000 	bmi	3204 <__Stack_Size+0x2e04>
    3200:	58000006 	stmdapl	r0, {r1, r2}
    3204:	01000006 	tsteq	r0, r6
    3208:	06585100 	ldrbeq	r5, [r8], -r0, lsl #2
    320c:	065e0000 	ldrbeq	r0, [lr], -r0
    3210:	00040000 	andeq	r0, r4, r0
    3214:	9f5101f3 	svcls	0x005101f3
	...
    3220:	0000064a 	andeq	r0, r0, sl, asr #12
    3224:	0000064c 	andeq	r0, r0, ip, asr #12
    3228:	9f300002 	svcls	0x00300002
    322c:	0000064c 	andeq	r0, r0, ip, asr #12
    3230:	00000650 	andeq	r0, r0, r0, asr r6
    3234:	54530001 	ldrbpl	r0, [r3], #-1
    3238:	5a000006 	bpl	3258 <__Stack_Size+0x2e58>
    323c:	01000006 	tsteq	r0, r6
    3240:	065a5300 	ldrbeq	r5, [sl], -r0, lsl #6
    3244:	065e0000 	ldrbeq	r0, [lr], -r0
    3248:	00010000 	andeq	r0, r1, r0
    324c:	00000051 	andeq	r0, r0, r1, asr r0
    3250:	00000000 	andeq	r0, r0, r0
    3254:	00065e00 	andeq	r5, r6, r0, lsl #28
    3258:	00066a00 	andeq	r6, r6, r0, lsl #20
    325c:	51000100 	mrspl	r0, (UNDEF: 16)
    3260:	0000066a 	andeq	r0, r0, sl, ror #12
    3264:	0000066e 	andeq	r0, r0, lr, ror #12
    3268:	01f30004 	mvnseq	r0, r4
    326c:	00009f51 	andeq	r9, r0, r1, asr pc
    3270:	00000000 	andeq	r0, r0, r0
    3274:	065e0000 	ldrbeq	r0, [lr], -r0
    3278:	06600000 	strbteq	r0, [r0], -r0
    327c:	00020000 	andeq	r0, r2, r0
    3280:	06609f30 	uqasxeq	r9, r0, r0
    3284:	06640000 	strbteq	r0, [r4], -r0
    3288:	00010000 	andeq	r0, r1, r0
    328c:	00066853 	andeq	r6, r6, r3, asr r8
    3290:	00066a00 	andeq	r6, r6, r0, lsl #20
    3294:	53000100 	movwpl	r0, #256	; 0x100
    3298:	0000066a 	andeq	r0, r0, sl, ror #12
    329c:	0000066e 	andeq	r0, r0, lr, ror #12
    32a0:	00510001 	subseq	r0, r1, r1
    32a4:	00000000 	andeq	r0, r0, r0
    32a8:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
    32ac:	78000006 	stmdavc	r0, {r1, r2}
    32b0:	01000006 	tsteq	r0, r6
    32b4:	06785100 	ldrbteq	r5, [r8], -r0, lsl #2
    32b8:	067e0000 	ldrbteq	r0, [lr], -r0
    32bc:	00040000 	andeq	r0, r4, r0
    32c0:	9f5101f3 	svcls	0x005101f3
	...
    32cc:	0000066e 	andeq	r0, r0, lr, ror #12
    32d0:	00000670 	andeq	r0, r0, r0, ror r6
    32d4:	9f300002 	svcls	0x00300002
    32d8:	00000670 	andeq	r0, r0, r0, ror r6
    32dc:	0000067a 	andeq	r0, r0, sl, ror r6
    32e0:	7a530001 	bvc	14c32ec <__Stack_Size+0x14c2eec>
    32e4:	7e000006 	cdpvc	0, 0, cr0, cr0, cr6, {0}
    32e8:	01000006 	tsteq	r0, r6
    32ec:	00005100 	andeq	r5, r0, r0, lsl #2
    32f0:	00000000 	andeq	r0, r0, r0
    32f4:	067e0000 	ldrbteq	r0, [lr], -r0
    32f8:	068a0000 	streq	r0, [sl], r0
    32fc:	00010000 	andeq	r0, r1, r0
    3300:	00068a51 	andeq	r8, r6, r1, asr sl
    3304:	00068e00 	andeq	r8, r6, r0, lsl #28
    3308:	f3000400 	vshl.u8	d0, d0, d0
    330c:	009f5101 	addseq	r5, pc, r1, lsl #2
    3310:	00000000 	andeq	r0, r0, r0
    3314:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
    3318:	80000006 	andhi	r0, r0, r6
    331c:	02000006 	andeq	r0, r0, #6
    3320:	809f3000 	addshi	r3, pc, r0
    3324:	84000006 	strhi	r0, [r0], #-6
    3328:	01000006 	tsteq	r0, r6
    332c:	06885300 	streq	r5, [r8], r0, lsl #6
    3330:	068a0000 	streq	r0, [sl], r0
    3334:	00010000 	andeq	r0, r1, r0
    3338:	00068a53 	andeq	r8, r6, r3, asr sl
    333c:	00068e00 	andeq	r8, r6, r0, lsl #28
    3340:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    334c:	0000068e 	andeq	r0, r0, lr, lsl #13
    3350:	00000698 	muleq	r0, r8, r6
    3354:	98510001 	ldmdals	r1, {r0}^
    3358:	9e000006 	cdpls	0, 0, cr0, cr0, cr6, {0}
    335c:	04000006 	streq	r0, [r0], #-6
    3360:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3364:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3368:	00000000 	andeq	r0, r0, r0
    336c:	00068e00 	andeq	r8, r6, r0, lsl #28
    3370:	00069000 	andeq	r9, r6, r0
    3374:	30000200 	andcc	r0, r0, r0, lsl #4
    3378:	0006909f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
    337c:	00069a00 	andeq	r9, r6, r0, lsl #20
    3380:	53000100 	movwpl	r0, #256	; 0x100
    3384:	0000069a 	muleq	r0, sl, r6
    3388:	0000069e 	muleq	r0, lr, r6
    338c:	00510001 	subseq	r0, r1, r1
    3390:	00000000 	andeq	r0, r0, r0
    3394:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    3398:	aa000006 	bge	33b8 <__Stack_Size+0x2fb8>
    339c:	01000006 	tsteq	r0, r6
    33a0:	06aa5100 	strteq	r5, [sl], r0, lsl #2
    33a4:	06ae0000 	strteq	r0, [lr], r0
    33a8:	00040000 	andeq	r0, r4, r0
    33ac:	9f5101f3 	svcls	0x005101f3
	...
    33b8:	0000069e 	muleq	r0, lr, r6
    33bc:	000006a0 	andeq	r0, r0, r0, lsr #13
    33c0:	9f300002 	svcls	0x00300002
    33c4:	000006a0 	andeq	r0, r0, r0, lsr #13
    33c8:	000006a4 	andeq	r0, r0, r4, lsr #13
    33cc:	a8530001 	ldmdage	r3, {r0}^
    33d0:	aa000006 	bge	33f0 <__Stack_Size+0x2ff0>
    33d4:	01000006 	tsteq	r0, r6
    33d8:	06aa5300 	strteq	r5, [sl], r0, lsl #6
    33dc:	06ae0000 	strteq	r0, [lr], r0
    33e0:	00010000 	andeq	r0, r1, r0
    33e4:	00000051 	andeq	r0, r0, r1, asr r0
    33e8:	00000000 	andeq	r0, r0, r0
    33ec:	0006ae00 	andeq	sl, r6, r0, lsl #28
    33f0:	0006ba00 	andeq	fp, r6, r0, lsl #20
    33f4:	51000100 	mrspl	r0, (UNDEF: 16)
    33f8:	000006ba 			; <UNDEFINED> instruction: 0x000006ba
    33fc:	000006be 			; <UNDEFINED> instruction: 0x000006be
    3400:	01f30004 	mvnseq	r0, r4
    3404:	00009f51 	andeq	r9, r0, r1, asr pc
    3408:	00000000 	andeq	r0, r0, r0
    340c:	06ae0000 	strteq	r0, [lr], r0
    3410:	06b00000 	ldrteq	r0, [r0], r0
    3414:	00020000 	andeq	r0, r2, r0
    3418:	06b09f30 			; <UNDEFINED> instruction: 0x06b09f30
    341c:	06b40000 	ldrteq	r0, [r4], r0
    3420:	00010000 	andeq	r0, r1, r0
    3424:	0006b853 	andeq	fp, r6, r3, asr r8
    3428:	0006ba00 	andeq	fp, r6, r0, lsl #20
    342c:	53000100 	movwpl	r0, #256	; 0x100
    3430:	000006ba 			; <UNDEFINED> instruction: 0x000006ba
    3434:	000006be 			; <UNDEFINED> instruction: 0x000006be
    3438:	00510001 	subseq	r0, r1, r1
    343c:	00000000 	andeq	r0, r0, r0
    3440:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    3444:	cc000006 	stcgt	0, cr0, [r0], {6}
    3448:	01000006 	tsteq	r0, r6
    344c:	06cc5100 	strbeq	r5, [ip], r0, lsl #2
    3450:	06d20000 	ldrbeq	r0, [r2], r0
    3454:	00040000 	andeq	r0, r4, r0
    3458:	9f5101f3 	svcls	0x005101f3
	...
    3464:	000006be 			; <UNDEFINED> instruction: 0x000006be
    3468:	000006c0 	andeq	r0, r0, r0, asr #13
    346c:	9f300002 	svcls	0x00300002
    3470:	000006c0 	andeq	r0, r0, r0, asr #13
    3474:	000006c4 	andeq	r0, r0, r4, asr #13
    3478:	c8530001 	ldmdagt	r3, {r0}^
    347c:	ce000006 	cdpgt	0, 0, cr0, cr0, cr6, {0}
    3480:	01000006 	tsteq	r0, r6
    3484:	06ce5300 	strbeq	r5, [lr], r0, lsl #6
    3488:	06d20000 	ldrbeq	r0, [r2], r0
    348c:	00010000 	andeq	r0, r1, r0
    3490:	00000051 	andeq	r0, r0, r1, asr r0
    3494:	00000000 	andeq	r0, r0, r0
    3498:	0006d200 	andeq	sp, r6, r0, lsl #4
    349c:	0006e000 	andeq	lr, r6, r0
    34a0:	51000100 	mrspl	r0, (UNDEF: 16)
    34a4:	000006e0 	andeq	r0, r0, r0, ror #13
    34a8:	000006e6 	andeq	r0, r0, r6, ror #13
    34ac:	01f30004 	mvnseq	r0, r4
    34b0:	00009f51 	andeq	r9, r0, r1, asr pc
    34b4:	00000000 	andeq	r0, r0, r0
    34b8:	06d20000 	ldrbeq	r0, [r2], r0
    34bc:	06d40000 	ldrbeq	r0, [r4], r0
    34c0:	00020000 	andeq	r0, r2, r0
    34c4:	06d49f30 			; <UNDEFINED> instruction: 0x06d49f30
    34c8:	06d80000 	ldrbeq	r0, [r8], r0
    34cc:	00010000 	andeq	r0, r1, r0
    34d0:	0006dc53 	andeq	sp, r6, r3, asr ip
    34d4:	0006e200 	andeq	lr, r6, r0, lsl #4
    34d8:	53000100 	movwpl	r0, #256	; 0x100
    34dc:	000006e2 	andeq	r0, r0, r2, ror #13
    34e0:	000006e6 	andeq	r0, r0, r6, ror #13
    34e4:	00510001 	subseq	r0, r1, r1
    34e8:	00000000 	andeq	r0, r0, r0
    34ec:	e6000000 	str	r0, [r0], -r0
    34f0:	f4000006 	vst4.8	{d0-d3}, [r0], r6
    34f4:	01000006 	tsteq	r0, r6
    34f8:	06f45100 	ldrbteq	r5, [r4], r0, lsl #2
    34fc:	06fa0000 	ldrbteq	r0, [sl], r0
    3500:	00040000 	andeq	r0, r4, r0
    3504:	9f5101f3 	svcls	0x005101f3
	...
    3510:	000006e6 	andeq	r0, r0, r6, ror #13
    3514:	000006e8 	andeq	r0, r0, r8, ror #13
    3518:	9f300002 	svcls	0x00300002
    351c:	000006e8 	andeq	r0, r0, r8, ror #13
    3520:	000006ec 	andeq	r0, r0, ip, ror #13
    3524:	f0530001 			; <UNDEFINED> instruction: 0xf0530001
    3528:	f6000006 			; <UNDEFINED> instruction: 0xf6000006
    352c:	01000006 	tsteq	r0, r6
    3530:	06f65300 	ldrbteq	r5, [r6], r0, lsl #6
    3534:	06fa0000 	ldrbteq	r0, [sl], r0
    3538:	00010000 	andeq	r0, r1, r0
    353c:	00000051 	andeq	r0, r0, r1, asr r0
    3540:	00000000 	andeq	r0, r0, r0
    3544:	0006fa00 	andeq	pc, r6, r0, lsl #20
    3548:	00070800 	andeq	r0, r7, r0, lsl #16
    354c:	51000100 	mrspl	r0, (UNDEF: 16)
    3550:	00000708 	andeq	r0, r0, r8, lsl #14
    3554:	0000070e 	andeq	r0, r0, lr, lsl #14
    3558:	01f30004 	mvnseq	r0, r4
    355c:	00009f51 	andeq	r9, r0, r1, asr pc
    3560:	00000000 	andeq	r0, r0, r0
    3564:	06fa0000 	ldrbteq	r0, [sl], r0
    3568:	06fc0000 	ldrbteq	r0, [ip], r0
    356c:	00020000 	andeq	r0, r2, r0
    3570:	06fc9f30 			; <UNDEFINED> instruction: 0x06fc9f30
    3574:	07000000 	streq	r0, [r0, -r0]
    3578:	00010000 	andeq	r0, r1, r0
    357c:	00070453 	andeq	r0, r7, r3, asr r4
    3580:	00070a00 	andeq	r0, r7, r0, lsl #20
    3584:	53000100 	movwpl	r0, #256	; 0x100
    3588:	0000070a 	andeq	r0, r0, sl, lsl #14
    358c:	0000070e 	andeq	r0, r0, lr, lsl #14
    3590:	00510001 	subseq	r0, r1, r1
    3594:	00000000 	andeq	r0, r0, r0
    3598:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    359c:	1c000007 	stcne	0, cr0, [r0], {7}
    35a0:	01000007 	tsteq	r0, r7
    35a4:	071c5100 	ldreq	r5, [ip, -r0, lsl #2]
    35a8:	07220000 	streq	r0, [r2, -r0]!
    35ac:	00040000 	andeq	r0, r4, r0
    35b0:	9f5101f3 	svcls	0x005101f3
	...
    35bc:	0000070e 	andeq	r0, r0, lr, lsl #14
    35c0:	00000710 	andeq	r0, r0, r0, lsl r7
    35c4:	9f300002 	svcls	0x00300002
    35c8:	00000710 	andeq	r0, r0, r0, lsl r7
    35cc:	00000714 	andeq	r0, r0, r4, lsl r7
    35d0:	18530001 	ldmdane	r3, {r0}^
    35d4:	1e000007 	cdpne	0, 0, cr0, cr0, cr7, {0}
    35d8:	01000007 	tsteq	r0, r7
    35dc:	071e5300 	ldreq	r5, [lr, -r0, lsl #6]
    35e0:	07220000 	streq	r0, [r2, -r0]!
    35e4:	00010000 	andeq	r0, r1, r0
    35e8:	00000051 	andeq	r0, r0, r1, asr r0
    35ec:	00000000 	andeq	r0, r0, r0
    35f0:	00072200 	andeq	r2, r7, r0, lsl #4
    35f4:	00072800 	andeq	r2, r7, r0, lsl #16
    35f8:	52000100 	andpl	r0, r0, #0, 2
    35fc:	00000728 	andeq	r0, r0, r8, lsr #14
    3600:	0000073e 	andeq	r0, r0, lr, lsr r7
    3604:	01f30004 	mvnseq	r0, r4
    3608:	00009f52 	andeq	r9, r0, r2, asr pc
    360c:	00000000 	andeq	r0, r0, r0
    3610:	073e0000 	ldreq	r0, [lr, -r0]!
    3614:	07440000 	strbeq	r0, [r4, -r0]
    3618:	00010000 	andeq	r0, r1, r0
    361c:	00074452 	andeq	r4, r7, r2, asr r4
    3620:	00075a00 	andeq	r5, r7, r0, lsl #20
    3624:	f3000400 	vshl.u8	d0, d0, d0
    3628:	009f5201 	addseq	r5, pc, r1, lsl #4
    362c:	00000000 	andeq	r0, r0, r0
    3630:	5a000000 	bpl	3638 <__Stack_Size+0x3238>
    3634:	64000007 	strvs	r0, [r0], #-7
    3638:	01000007 	tsteq	r0, r7
    363c:	07645000 	strbeq	r5, [r4, -r0]!
    3640:	079e0000 	ldreq	r0, [lr, r0]
    3644:	00030000 	andeq	r0, r3, r0
    3648:	009f6870 	addseq	r6, pc, r0, ror r8	; <UNPREDICTABLE>
    364c:	00000000 	andeq	r0, r0, r0
    3650:	5a000000 	bpl	3658 <__Stack_Size+0x3258>
    3654:	74000007 	strvc	r0, [r0], #-7
    3658:	01000007 	tsteq	r0, r7
    365c:	07745100 	ldrbeq	r5, [r4, -r0, lsl #2]!
    3660:	07820000 	streq	r0, [r2, r0]
    3664:	00040000 	andeq	r0, r4, r0
    3668:	9f5101f3 	svcls	0x005101f3
    366c:	00000782 	andeq	r0, r0, r2, lsl #15
    3670:	00000784 	andeq	r0, r0, r4, lsl #15
    3674:	84510001 	ldrbhi	r0, [r1], #-1
    3678:	9e000007 	cdpls	0, 0, cr0, cr0, cr7, {0}
    367c:	04000007 	streq	r0, [r0], #-7
    3680:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3684:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3688:	00000000 	andeq	r0, r0, r0
    368c:	00075a00 	andeq	r5, r7, r0, lsl #20
    3690:	00079400 	andeq	r9, r7, r0, lsl #8
    3694:	52000100 	andpl	r0, r0, #0, 2
    3698:	00000794 	muleq	r0, r4, r7
    369c:	0000079e 	muleq	r0, lr, r7
    36a0:	01f30004 	mvnseq	r0, r4
    36a4:	00009f52 	andeq	r9, r0, r2, asr pc
    36a8:	00000000 	andeq	r0, r0, r0
    36ac:	07e60000 	strbeq	r0, [r6, r0]!
    36b0:	07f80000 	ldrbeq	r0, [r8, r0]!
    36b4:	00010000 	andeq	r0, r1, r0
    36b8:	0007f851 	andeq	pc, r7, r1, asr r8	; <UNPREDICTABLE>
    36bc:	0007fc00 	andeq	pc, r7, r0, lsl #24
    36c0:	f3000400 	vshl.u8	d0, d0, d0
    36c4:	009f5101 	addseq	r5, pc, r1, lsl #2
    36c8:	00000000 	andeq	r0, r0, r0
    36cc:	fc000000 	stc2	0, cr0, [r0], {-0}
    36d0:	0e000007 	cdpeq	0, 0, cr0, cr0, cr7, {0}
    36d4:	01000008 	tsteq	r0, r8
    36d8:	080e5100 	stmdaeq	lr, {r8, ip, lr}
    36dc:	08120000 	ldmdaeq	r2, {}	; <UNPREDICTABLE>
    36e0:	00040000 	andeq	r0, r4, r0
    36e4:	9f5101f3 	svcls	0x005101f3
	...
    36f0:	00000812 	andeq	r0, r0, r2, lsl r8
    36f4:	00000824 	andeq	r0, r0, r4, lsr #16
    36f8:	24510001 	ldrbcs	r0, [r1], #-1
    36fc:	28000008 	stmdacs	r0, {r3}
    3700:	04000008 	streq	r0, [r0], #-8
    3704:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3708:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    370c:	00000000 	andeq	r0, r0, r0
    3710:	00082800 	andeq	r2, r8, r0, lsl #16
    3714:	00083a00 	andeq	r3, r8, r0, lsl #20
    3718:	51000100 	mrspl	r0, (UNDEF: 16)
    371c:	0000083a 	andeq	r0, r0, sl, lsr r8
    3720:	0000083e 	andeq	r0, r0, lr, lsr r8
    3724:	01f30004 	mvnseq	r0, r4
    3728:	00009f51 	andeq	r9, r0, r1, asr pc
    372c:	00000000 	andeq	r0, r0, r0
    3730:	08580000 	ldmdaeq	r8, {}^	; <UNPREDICTABLE>
    3734:	086a0000 	stmdaeq	sl!, {}^	; <UNPREDICTABLE>
    3738:	00010000 	andeq	r0, r1, r0
    373c:	00086a51 	andeq	r6, r8, r1, asr sl
    3740:	00086e00 	andeq	r6, r8, r0, lsl #28
    3744:	f3000400 	vshl.u8	d0, d0, d0
    3748:	009f5101 	addseq	r5, pc, r1, lsl #2
    374c:	00000000 	andeq	r0, r0, r0
    3750:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
    3754:	82000008 	andhi	r0, r0, #8
    3758:	01000008 	tsteq	r0, r8
    375c:	08825100 	stmeq	r2, {r8, ip, lr}
    3760:	08880000 	stmeq	r8, {}	; <UNPREDICTABLE>
    3764:	00040000 	andeq	r0, r4, r0
    3768:	9f5101f3 	svcls	0x005101f3
	...
    3774:	00000888 	andeq	r0, r0, r8, lsl #17
    3778:	000008b1 			; <UNDEFINED> instruction: 0x000008b1
    377c:	b1500001 	cmplt	r0, r1
    3780:	ce000008 	cdpgt	0, 0, cr0, cr0, cr8, {0}
    3784:	01000008 	tsteq	r0, r8
    3788:	08ce5500 	stmiaeq	lr, {r8, sl, ip, lr}^
    378c:	08d10000 	ldmeq	r1, {}^	; <UNPREDICTABLE>
    3790:	00010000 	andeq	r0, r1, r0
    3794:	0008d150 	andeq	sp, r8, r0, asr r1
    3798:	0008d200 	andeq	sp, r8, r0, lsl #4
    379c:	f3000400 	vshl.u8	d0, d0, d0
    37a0:	d29f5001 	addsle	r5, pc, #1
    37a4:	d5000008 	strle	r0, [r0, #-8]
    37a8:	01000008 	tsteq	r0, r8
    37ac:	08d55000 	ldmeq	r5, {ip, lr}^
    37b0:	08f20000 	ldmeq	r2!, {}^	; <UNPREDICTABLE>
    37b4:	00010000 	andeq	r0, r1, r0
    37b8:	0008f255 	andeq	pc, r8, r5, asr r2	; <UNPREDICTABLE>
    37bc:	0008f500 	andeq	pc, r8, r0, lsl #10
    37c0:	50000100 	andpl	r0, r0, r0, lsl #2
    37c4:	000008f5 	strdeq	r0, [r0], -r5
    37c8:	000008f6 	strdeq	r0, [r0], -r6
    37cc:	01f30004 	mvnseq	r0, r4
    37d0:	00009f50 	andeq	r9, r0, r0, asr pc
    37d4:	00000000 	andeq	r0, r0, r0
    37d8:	08880000 	stmeq	r8, {}	; <UNPREDICTABLE>
    37dc:	08900000 	ldmeq	r0, {}	; <UNPREDICTABLE>
    37e0:	00010000 	andeq	r0, r1, r0
    37e4:	00089051 	andeq	r9, r8, r1, asr r0
    37e8:	0008ce00 	andeq	ip, r8, r0, lsl #28
    37ec:	54000100 	strpl	r0, [r0], #-256	; 0x100
    37f0:	000008ce 	andeq	r0, r0, lr, asr #17
    37f4:	000008d2 	ldrdeq	r0, [r0], -r2
    37f8:	01f30004 	mvnseq	r0, r4
    37fc:	08d29f51 	ldmeq	r2, {r0, r4, r6, r8, r9, sl, fp, ip, pc}^
    3800:	08f20000 	ldmeq	r2!, {}^	; <UNPREDICTABLE>
    3804:	00010000 	andeq	r0, r1, r0
    3808:	0008f254 	andeq	pc, r8, r4, asr r2	; <UNPREDICTABLE>
    380c:	0008f600 	andeq	pc, r8, r0, lsl #12
    3810:	f3000400 	vshl.u8	d0, d0, d0
    3814:	009f5101 	addseq	r5, pc, r1, lsl #2
    3818:	00000000 	andeq	r0, r0, r0
    381c:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    3820:	9e000008 	cdpls	0, 0, cr0, cr0, cr8, {0}
    3824:	02000008 	andeq	r0, r0, #8
    3828:	9e9f3000 	cdpls	0, 9, cr3, cr15, cr0, {0}
    382c:	ce000008 	cdpgt	0, 0, cr0, cr0, cr8, {0}
    3830:	01000008 	tsteq	r0, r8
    3834:	08d25700 	ldmeq	r2, {r8, r9, sl, ip, lr}^
    3838:	08f20000 	ldmeq	r2!, {}^	; <UNPREDICTABLE>
    383c:	00010000 	andeq	r0, r1, r0
    3840:	00000057 	andeq	r0, r0, r7, asr r0
    3844:	00000000 	andeq	r0, r0, r0
    3848:	00088800 	andeq	r8, r8, r0, lsl #16
    384c:	0008a600 	andeq	sl, r8, r0, lsl #12
    3850:	31000200 	mrscc	r0, R8_usr
    3854:	0008a69f 	muleq	r8, pc, r6	; <UNPREDICTABLE>
    3858:	0008ce00 	andeq	ip, r8, r0, lsl #28
    385c:	56000100 	strpl	r0, [r0], -r0, lsl #2
    3860:	000008d2 	ldrdeq	r0, [r0], -r2
    3864:	000008f2 	strdeq	r0, [r0], -r2
    3868:	00560001 	subseq	r0, r6, r1
    386c:	00000000 	andeq	r0, r0, r0
    3870:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    3874:	08000008 	stmdaeq	r0, {r3}
    3878:	01000009 	tsteq	r0, r9
    387c:	09085100 	stmdbeq	r8, {r8, ip, lr}
    3880:	090c0000 	stmdbeq	ip, {}	; <UNPREDICTABLE>
    3884:	00040000 	andeq	r0, r4, r0
    3888:	9f5101f3 	svcls	0x005101f3
	...
    3894:	0000090c 	andeq	r0, r0, ip, lsl #18
    3898:	00000920 	andeq	r0, r0, r0, lsr #18
    389c:	20510001 	subscs	r0, r1, r1
    38a0:	26000009 	strcs	r0, [r0], -r9
    38a4:	04000009 	streq	r0, [r0], #-9
    38a8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    38ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    38b0:	00000000 	andeq	r0, r0, r0
    38b4:	00092600 	andeq	r2, r9, r0, lsl #12
    38b8:	00093900 	andeq	r3, r9, r0, lsl #18
    38bc:	50000100 	andpl	r0, r0, r0, lsl #2
    38c0:	00000939 	andeq	r0, r0, r9, lsr r9
    38c4:	00000942 	andeq	r0, r0, r2, asr #18
    38c8:	42540001 	subsmi	r0, r4, #1
    38cc:	45000009 	strmi	r0, [r0, #-9]
    38d0:	01000009 	tsteq	r0, r9
    38d4:	09455000 	stmdbeq	r5, {ip, lr}^
    38d8:	09460000 	stmdbeq	r6, {}^	; <UNPREDICTABLE>
    38dc:	00040000 	andeq	r0, r4, r0
    38e0:	9f5001f3 	svcls	0x005001f3
    38e4:	00000946 	andeq	r0, r0, r6, asr #18
    38e8:	0000094d 	andeq	r0, r0, sp, asr #18
    38ec:	4d500001 	ldclmi	0, cr0, [r0, #-4]
    38f0:	56000009 	strpl	r0, [r0], -r9
    38f4:	01000009 	tsteq	r0, r9
    38f8:	09565400 	ldmdbeq	r6, {sl, ip, lr}^
    38fc:	09590000 	ldmdbeq	r9, {}^	; <UNPREDICTABLE>
    3900:	00010000 	andeq	r0, r1, r0
    3904:	00095950 	andeq	r5, r9, r0, asr r9
    3908:	00095a00 	andeq	r5, r9, r0, lsl #20
    390c:	f3000400 	vshl.u8	d0, d0, d0
    3910:	5a9f5001 	bpl	fe7d791c <SCS_BASE+0x1e7c991c>
    3914:	9b000009 	blls	3940 <__Stack_Size+0x3540>
    3918:	01000009 	tsteq	r0, r9
    391c:	099b5000 	ldmibeq	fp, {ip, lr}
    3920:	099c0000 	ldmibeq	ip, {}	; <UNPREDICTABLE>
    3924:	00040000 	andeq	r0, r4, r0
    3928:	9f5001f3 	svcls	0x005001f3
    392c:	0000099c 	muleq	r0, ip, r9
    3930:	000009d9 	ldrdeq	r0, [r0], -r9
    3934:	d9500001 	ldmdble	r0, {r0}^
    3938:	da000009 	ble	3964 <__Stack_Size+0x3564>
    393c:	04000009 	streq	r0, [r0], #-9
    3940:	5001f300 	andpl	pc, r1, r0, lsl #6
    3944:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3948:	00000000 	andeq	r0, r0, r0
    394c:	00092600 	andeq	r2, r9, r0, lsl #12
    3950:	00093000 	andeq	r3, r9, r0
    3954:	51000100 	mrspl	r0, (UNDEF: 16)
    3958:	00000930 	andeq	r0, r0, r0, lsr r9
    395c:	00000942 	andeq	r0, r0, r2, asr #18
    3960:	42550001 	subsmi	r0, r5, #1
    3964:	46000009 	strmi	r0, [r0], -r9
    3968:	04000009 	streq	r0, [r0], #-9
    396c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3970:	0009469f 	muleq	r9, pc, r6	; <UNPREDICTABLE>
    3974:	00095600 	andeq	r5, r9, r0, lsl #12
    3978:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    397c:	00000956 	andeq	r0, r0, r6, asr r9
    3980:	0000095a 	andeq	r0, r0, sl, asr r9
    3984:	01f30004 	mvnseq	r0, r4
    3988:	095a9f51 	ldmdbeq	sl, {r0, r4, r6, r8, r9, sl, fp, ip, pc}^
    398c:	096e0000 	stmdbeq	lr!, {}^	; <UNPREDICTABLE>
    3990:	00010000 	andeq	r0, r1, r0
    3994:	00096e55 	andeq	r6, r9, r5, asr lr
    3998:	00099c00 	andeq	r9, r9, r0, lsl #24
    399c:	f3000400 	vshl.u8	d0, d0, d0
    39a0:	9c9f5101 	ldflss	f5, [pc], {1}
    39a4:	a8000009 	stmdage	r0, {r0, r3}
    39a8:	01000009 	tsteq	r0, r9
    39ac:	09a85500 	stmibeq	r8!, {r8, sl, ip, lr}
    39b0:	09da0000 	ldmibeq	sl, {}^	; <UNPREDICTABLE>
    39b4:	00040000 	andeq	r0, r4, r0
    39b8:	9f5101f3 	svcls	0x005101f3
	...
    39c4:	00000962 	andeq	r0, r0, r2, ror #18
    39c8:	0000097a 	andeq	r0, r0, sl, ror r9
    39cc:	7a530001 	bvc	14c39d8 <__Stack_Size+0x14c35d8>
    39d0:	9b000009 	blls	39fc <__Stack_Size+0x35fc>
    39d4:	05000009 	streq	r0, [r0, #-9]
    39d8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    39dc:	00000823 	andeq	r0, r0, r3, lsr #16
    39e0:	00000000 	andeq	r0, r0, r0
    39e4:	09620000 	stmdbeq	r2!, {}^	; <UNPREDICTABLE>
    39e8:	09800000 	stmibeq	r0, {}	; <UNPREDICTABLE>
    39ec:	00010000 	andeq	r0, r1, r0
    39f0:	00098052 	andeq	r8, r9, r2, asr r0
    39f4:	00099b00 	andeq	r9, r9, r0, lsl #22
    39f8:	f3000500 	vrshl.u8	d0, d0, d0
    39fc:	04235101 	strteq	r5, [r3], #-257	; 0x101
	...
    3a08:	00000962 	andeq	r0, r0, r2, ror #18
    3a0c:	00000988 	andeq	r0, r0, r8, lsl #19
    3a10:	88510001 	ldmdahi	r1, {r0}^
    3a14:	9b000009 	blls	3a40 <__Stack_Size+0x3640>
    3a18:	05000009 	streq	r0, [r0, #-9]
    3a1c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3a20:	00000223 	andeq	r0, r0, r3, lsr #4
    3a24:	00000000 	andeq	r0, r0, r0
    3a28:	09620000 	stmdbeq	r2!, {}^	; <UNPREDICTABLE>
    3a2c:	099b0000 	ldmibeq	fp, {}	; <UNPREDICTABLE>
    3a30:	00010000 	andeq	r0, r1, r0
    3a34:	00099b50 	andeq	r9, r9, r0, asr fp
    3a38:	00099c00 	andeq	r9, r9, r0, lsl #24
    3a3c:	f3000400 	vshl.u8	d0, d0, d0
    3a40:	009f5001 	addseq	r5, pc, r1
    3a44:	00000000 	andeq	r0, r0, r0
    3a48:	62000000 	andvs	r0, r0, #0
    3a4c:	72000009 	andvc	r0, r0, #9
    3a50:	02000009 	andeq	r0, r0, #9
    3a54:	729f3000 	addsvc	r3, pc, #0
    3a58:	76000009 	strvc	r0, [r0], -r9
    3a5c:	01000009 	tsteq	r0, r9
    3a60:	09805500 	stmibeq	r0, {r8, sl, ip, lr}
    3a64:	099b0000 	ldmibeq	fp, {}	; <UNPREDICTABLE>
    3a68:	00010000 	andeq	r0, r1, r0
    3a6c:	00000052 	andeq	r0, r0, r2, asr r0
    3a70:	00000000 	andeq	r0, r0, r0
    3a74:	00096200 	andeq	r6, r9, r0, lsl #4
    3a78:	00097c00 	andeq	r7, r9, r0, lsl #24
    3a7c:	30000200 	andcc	r0, r0, r0, lsl #4
    3a80:	00097c9f 	muleq	r9, pc, ip	; <UNPREDICTABLE>
    3a84:	00098000 	andeq	r8, r9, r0
    3a88:	56000100 	strpl	r0, [r0], -r0, lsl #2
    3a8c:	00000980 	andeq	r0, r0, r0, lsl #19
    3a90:	0000098e 	andeq	r0, r0, lr, lsl #19
    3a94:	00760007 	rsbseq	r0, r6, r7
    3a98:	1afdff0b 	bne	fff836cc <SCS_BASE+0x1ff756cc>
    3a9c:	00098e9f 	muleq	r9, pc, lr	; <UNPREDICTABLE>
    3aa0:	00099400 	andeq	r9, r9, r0, lsl #8
    3aa4:	51000100 	mrspl	r0, (UNDEF: 16)
    3aa8:	00000994 	muleq	r0, r4, r9
    3aac:	00000998 	muleq	r0, r8, r9
    3ab0:	01f30019 	mvnseq	r0, r9, lsl r0
    3ab4:	94022351 	strls	r2, [r2], #-849	; 0x351
    3ab8:	ffff0a02 			; <UNDEFINED> instruction: 0xffff0a02
    3abc:	7324381a 	teqvc	r4, #1703936	; 0x1a0000
    3ac0:	ff0a2100 			; <UNDEFINED> instruction: 0xff0a2100
    3ac4:	000a1aff 	strdeq	r1, [sl], -pc	; <UNPREDICTABLE>
    3ac8:	009f2101 	addseq	r2, pc, r1, lsl #2
    3acc:	00000000 	andeq	r0, r0, r0
    3ad0:	62000000 	andvs	r0, r0, #0
    3ad4:	7c000009 	stcvc	0, cr0, [r0], {9}
    3ad8:	02000009 	andeq	r0, r0, #9
    3adc:	7c9f3000 	ldcvc	0, cr3, [pc], {0}
    3ae0:	88000009 	stmdahi	r0, {r0, r3}
    3ae4:	05000009 	streq	r0, [r0, #-9]
    3ae8:	38007100 	stmdacc	r0, {r8, ip, sp, lr}
    3aec:	09889f24 	stmibeq	r8, {r2, r5, r8, r9, sl, fp, ip, pc}
    3af0:	099b0000 	ldmibeq	fp, {}	; <UNPREDICTABLE>
    3af4:	000a0000 	andeq	r0, sl, r0
    3af8:	235101f3 	cmpcs	r1, #-1073741764	; 0xc000003c
    3afc:	38029402 	stmdacc	r2, {r1, sl, ip, pc}
    3b00:	00009f24 	andeq	r9, r0, r4, lsr #30
    3b04:	00000000 	andeq	r0, r0, r0
    3b08:	099c0000 	ldmibeq	ip, {}	; <UNPREDICTABLE>
    3b0c:	09c40000 	stmibeq	r4, {}^	; <UNPREDICTABLE>
    3b10:	00010000 	andeq	r0, r1, r0
    3b14:	0009c453 	andeq	ip, r9, r3, asr r4
    3b18:	0009d900 	andeq	sp, r9, r0, lsl #18
    3b1c:	f3000500 	vrshl.u8	d0, d0, d0
    3b20:	08235101 	stmdaeq	r3!, {r0, r8, ip, lr}
	...
    3b2c:	0000099c 	muleq	r0, ip, r9
    3b30:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
    3b34:	bc520001 	mrrclt	0, 0, r0, r2, cr1
    3b38:	d9000009 	stmdble	r0, {r0, r3}
    3b3c:	05000009 	streq	r0, [r0, #-9]
    3b40:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3b44:	00000423 	andeq	r0, r0, r3, lsr #8
    3b48:	00000000 	andeq	r0, r0, r0
    3b4c:	099c0000 	ldmibeq	ip, {}	; <UNPREDICTABLE>
    3b50:	09c00000 	stmibeq	r0, {}^	; <UNPREDICTABLE>
    3b54:	00010000 	andeq	r0, r1, r0
    3b58:	0009c051 	andeq	ip, r9, r1, asr r0
    3b5c:	0009d900 	andeq	sp, r9, r0, lsl #18
    3b60:	f3000500 	vrshl.u8	d0, d0, d0
    3b64:	02235101 	eoreq	r5, r3, #1073741824	; 0x40000000
	...
    3b70:	0000099c 	muleq	r0, ip, r9
    3b74:	000009d9 	ldrdeq	r0, [r0], -r9
    3b78:	d9500001 	ldmdble	r0, {r0}^
    3b7c:	da000009 	ble	3ba8 <__Stack_Size+0x37a8>
    3b80:	04000009 	streq	r0, [r0], #-9
    3b84:	5001f300 	andpl	pc, r1, r0, lsl #6
    3b88:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3b8c:	00000000 	andeq	r0, r0, r0
    3b90:	00099c00 	andeq	r9, r9, r0, lsl #24
    3b94:	0009a800 	andeq	sl, r9, r0, lsl #16
    3b98:	30000200 	andcc	r0, r0, r0, lsl #4
    3b9c:	0009a89f 	muleq	r9, pc, r8	; <UNPREDICTABLE>
    3ba0:	0009ae00 	andeq	sl, r9, r0, lsl #28
    3ba4:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    3ba8:	000009c8 	andeq	r0, r0, r8, asr #19
    3bac:	000009d6 	ldrdeq	r0, [r0], -r6
    3bb0:	00530001 	subseq	r0, r3, r1
    3bb4:	00000000 	andeq	r0, r0, r0
    3bb8:	9c000000 	stcls	0, cr0, [r0], {-0}
    3bbc:	b2000009 	andlt	r0, r0, #9
    3bc0:	02000009 	andeq	r0, r0, #9
    3bc4:	b29f3000 	addslt	r3, pc, #0
    3bc8:	c8000009 	stmdagt	r0, {r0, r3}
    3bcc:	01000009 	tsteq	r0, r9
    3bd0:	09c85600 	stmibeq	r8, {r9, sl, ip, lr}^
    3bd4:	09cc0000 	stmibeq	ip, {}^	; <UNPREDICTABLE>
    3bd8:	00070000 	andeq	r0, r7, r0
    3bdc:	ff0b0076 			; <UNDEFINED> instruction: 0xff0b0076
    3be0:	cc9f1adf 	vldmiagt	pc, {s2-s224}
    3be4:	d2000009 	andle	r0, r0, #9
    3be8:	01000009 	tsteq	r0, r9
    3bec:	09d25100 	ldmibeq	r2, {r8, ip, lr}^
    3bf0:	09d90000 	ldmibeq	r9, {}^	; <UNPREDICTABLE>
    3bf4:	00190000 	andseq	r0, r9, r0
    3bf8:	235101f3 	cmpcs	r1, #-1073741764	; 0xc000003c
    3bfc:	0a029402 	beq	a8c0c <__Stack_Size+0xa880c>
    3c00:	3c1affff 	ldccc	15, cr15, [sl], {255}	; 0xff
    3c04:	21007224 	tstcs	r0, r4, lsr #4
    3c08:	1affff0a 	bne	3838 <__Stack_Size+0x3438>
    3c0c:	2110000a 	tstcs	r0, sl
    3c10:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3c14:	00000000 	andeq	r0, r0, r0
    3c18:	00099c00 	andeq	r9, r9, r0, lsl #24
    3c1c:	0009b200 	andeq	fp, r9, r0, lsl #4
    3c20:	30000200 	andcc	r0, r0, r0, lsl #4
    3c24:	0009b29f 	muleq	r9, pc, r2	; <UNPREDICTABLE>
    3c28:	0009c000 	andeq	ip, r9, r0
    3c2c:	71000500 	tstvc	r0, r0, lsl #10
    3c30:	9f243c00 	svcls	0x00243c00
    3c34:	000009c0 	andeq	r0, r0, r0, asr #19
    3c38:	000009d9 	ldrdeq	r0, [r0], -r9
    3c3c:	01f3000a 	mvnseq	r0, sl
    3c40:	94022351 	strls	r2, [r2], #-849	; 0x351
    3c44:	9f243c02 	svcls	0x00243c02
	...
    3c50:	000009da 	ldrdeq	r0, [r0], -sl
    3c54:	000009e6 	andeq	r0, r0, r6, ror #19
    3c58:	e6510001 	ldrb	r0, [r1], -r1
    3c5c:	ea000009 	b	3c88 <__Stack_Size+0x3888>
    3c60:	04000009 	streq	r0, [r0], #-9
    3c64:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3c68:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3c6c:	00000000 	andeq	r0, r0, r0
    3c70:	0009ea00 	andeq	lr, r9, r0, lsl #20
    3c74:	0009ec00 	andeq	lr, r9, r0, lsl #24
    3c78:	50000100 	andpl	r0, r0, r0, lsl #2
    3c7c:	000009ec 	andeq	r0, r0, ip, ror #19
    3c80:	000009f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3c84:	01f30004 	mvnseq	r0, r4
    3c88:	00009f50 	andeq	r9, r0, r0, asr pc
    3c8c:	00000000 	andeq	r0, r0, r0
    3c90:	09f00000 	ldmibeq	r0!, {}^	; <UNPREDICTABLE>
    3c94:	09f20000 	ldmibeq	r2!, {}^	; <UNPREDICTABLE>
    3c98:	00010000 	andeq	r0, r1, r0
    3c9c:	0009f250 	andeq	pc, r9, r0, asr r2	; <UNPREDICTABLE>
    3ca0:	0009f600 	andeq	pc, r9, r0, lsl #12
    3ca4:	f3000400 	vshl.u8	d0, d0, d0
    3ca8:	009f5001 	addseq	r5, pc, r1
    3cac:	00000000 	andeq	r0, r0, r0
    3cb0:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    3cb4:	f8000009 			; <UNDEFINED> instruction: 0xf8000009
    3cb8:	01000009 	tsteq	r0, r9
    3cbc:	09f85000 	ldmibeq	r8!, {ip, lr}^
    3cc0:	09fc0000 	ldmibeq	ip!, {}^	; <UNPREDICTABLE>
    3cc4:	00040000 	andeq	r0, r4, r0
    3cc8:	9f5001f3 	svcls	0x005001f3
	...
    3cd4:	000009fc 	strdeq	r0, [r0], -ip
    3cd8:	00000a00 	andeq	r0, r0, r0, lsl #20
    3cdc:	00500001 	subseq	r0, r0, r1
    3ce0:	0400000a 	streq	r0, [r0], #-10
    3ce4:	0400000a 	streq	r0, [r0], #-10
    3ce8:	5001f300 	andpl	pc, r1, r0, lsl #6
    3cec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3cf0:	00000000 	andeq	r0, r0, r0
    3cf4:	000a0400 	andeq	r0, sl, r0, lsl #8
    3cf8:	000a0600 	andeq	r0, sl, r0, lsl #12
    3cfc:	50000100 	andpl	r0, r0, r0, lsl #2
    3d00:	00000a06 	andeq	r0, r0, r6, lsl #20
    3d04:	00000a0a 	andeq	r0, r0, sl, lsl #20
    3d08:	01f30004 	mvnseq	r0, r4
    3d0c:	00009f50 	andeq	r9, r0, r0, asr pc
    3d10:	00000000 	andeq	r0, r0, r0
    3d14:	0a0a0000 	beq	283d1c <__Stack_Size+0x28391c>
    3d18:	0a0c0000 	beq	303d20 <__Stack_Size+0x303920>
    3d1c:	00010000 	andeq	r0, r1, r0
    3d20:	000a0c50 	andeq	r0, sl, r0, asr ip
    3d24:	000a1000 	andeq	r1, sl, r0
    3d28:	f3000400 	vshl.u8	d0, d0, d0
    3d2c:	009f5001 	addseq	r5, pc, r1
    3d30:	00000000 	andeq	r0, r0, r0
    3d34:	10000000 	andne	r0, r0, r0
    3d38:	1a00000a 	bne	3d68 <__Stack_Size+0x3968>
    3d3c:	0100000a 	tsteq	r0, sl
    3d40:	0a1a5000 	beq	697d48 <__Stack_Size+0x697948>
    3d44:	0a1c0000 	beq	703d4c <__Stack_Size+0x70394c>
    3d48:	00040000 	andeq	r0, r4, r0
    3d4c:	9f5001f3 	svcls	0x005001f3
	...
    3d58:	00000a10 	andeq	r0, r0, r0, lsl sl
    3d5c:	00000a12 	andeq	r0, r0, r2, lsl sl
    3d60:	9f300002 	svcls	0x00300002
    3d64:	00000a12 	andeq	r0, r0, r2, lsl sl
    3d68:	00000a1c 	andeq	r0, r0, ip, lsl sl
    3d6c:	0071000a 	rsbseq	r0, r1, sl
    3d70:	401a0073 	andsmi	r0, sl, r3, ror r0
    3d74:	9f2e3024 	svcls	0x002e3024
	...
    3d80:	00000a1c 	andeq	r0, r0, ip, lsl sl
    3d84:	00000a1e 	andeq	r0, r0, lr, lsl sl
    3d88:	1e510001 	cdpne	0, 5, cr0, cr1, cr1, {0}
    3d8c:	2400000a 	strcs	r0, [r0], #-10
    3d90:	0400000a 	streq	r0, [r0], #-10
    3d94:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3d98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3d9c:	00000000 	andeq	r0, r0, r0
    3da0:	000a2400 	andeq	r2, sl, r0, lsl #8
    3da4:	000a2c00 	andeq	r2, sl, r0, lsl #24
    3da8:	50000100 	andpl	r0, r0, r0, lsl #2
    3dac:	00000a2c 	andeq	r0, r0, ip, lsr #20
    3db0:	00000a3a 	andeq	r0, r0, sl, lsr sl
    3db4:	01f30004 	mvnseq	r0, r4
    3db8:	00009f50 	andeq	r9, r0, r0, asr pc
    3dbc:	00000000 	andeq	r0, r0, r0
    3dc0:	0a240000 	beq	903dc8 <__Stack_Size+0x9039c8>
    3dc4:	0a380000 	beq	e03dcc <__Stack_Size+0xe039cc>
    3dc8:	00020000 	andeq	r0, r2, r0
    3dcc:	0a389f30 	beq	e2ba94 <__Stack_Size+0xe2b694>
    3dd0:	0a3a0000 	beq	e83dd8 <__Stack_Size+0xe839d8>
    3dd4:	00010000 	andeq	r0, r1, r0
    3dd8:	00000050 	andeq	r0, r0, r0, asr r0
    3ddc:	00000000 	andeq	r0, r0, r0
    3de0:	000a2400 	andeq	r2, sl, r0, lsl #8
    3de4:	000a2600 	andeq	r2, sl, r0, lsl #12
    3de8:	30000200 	andcc	r0, r0, r0, lsl #4
    3dec:	000a269f 	muleq	sl, pc, r6	; <UNPREDICTABLE>
    3df0:	000a3a00 	andeq	r3, sl, r0, lsl #20
    3df4:	73000600 	movwvc	r0, #1536	; 0x600
    3df8:	1a007100 	bne	20200 <__Stack_Size+0x1fe00>
    3dfc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3e00:	00000000 	andeq	r0, r0, r0
    3e04:	000a2400 	andeq	r2, sl, r0, lsl #8
    3e08:	000a2e00 	andeq	r2, sl, r0, lsl #28
    3e0c:	30000200 	andcc	r0, r0, r0, lsl #4
    3e10:	000a2e9f 	muleq	sl, pc, lr	; <UNPREDICTABLE>
    3e14:	000a3a00 	andeq	r3, sl, r0, lsl #20
    3e18:	71000600 	tstvc	r0, r0, lsl #12
    3e1c:	1a007200 	bne	20624 <__Stack_Size+0x20224>
    3e20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3e24:	00000000 	andeq	r0, r0, r0
    3e28:	000a3a00 	andeq	r3, sl, r0, lsl #20
    3e2c:	000a3c00 	andeq	r3, sl, r0, lsl #24
    3e30:	51000100 	mrspl	r0, (UNDEF: 16)
    3e34:	00000a3c 	andeq	r0, r0, ip, lsr sl
    3e38:	00000a42 	andeq	r0, r0, r2, asr #20
    3e3c:	01f30004 	mvnseq	r0, r4
    3e40:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3e4c:	002e0000 	eoreq	r0, lr, r0
    3e50:	00010000 	andeq	r0, r1, r0
    3e54:	00002e50 	andeq	r2, r0, r0, asr lr
    3e58:	00004200 	andeq	r4, r0, r0, lsl #4
    3e5c:	f3000400 	vshl.u8	d0, d0, d0
    3e60:	429f5001 	addsmi	r5, pc, #1
    3e64:	46000000 	strmi	r0, [r0], -r0
    3e68:	01000000 	mrseq	r0, (UNDEF: 0)
    3e6c:	00465000 	subeq	r5, r6, r0
    3e70:	00520000 	subseq	r0, r2, r0
    3e74:	00040000 	andeq	r0, r4, r0
    3e78:	9f5001f3 	svcls	0x005001f3
    3e7c:	00000052 	andeq	r0, r0, r2, asr r0
    3e80:	00000056 	andeq	r0, r0, r6, asr r0
    3e84:	56500001 	ldrbpl	r0, [r0], -r1
    3e88:	62000000 	andvs	r0, r0, #0
    3e8c:	04000000 	streq	r0, [r0], #-0
    3e90:	5001f300 	andpl	pc, r1, r0, lsl #6
    3e94:	0000629f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    3e98:	00006600 	andeq	r6, r0, r0, lsl #12
    3e9c:	50000100 	andpl	r0, r0, r0, lsl #2
    3ea0:	00000066 	andeq	r0, r0, r6, rrx
    3ea4:	00000072 	andeq	r0, r0, r2, ror r0
    3ea8:	01f30004 	mvnseq	r0, r4
    3eac:	00729f50 	rsbseq	r9, r2, r0, asr pc
    3eb0:	00760000 	rsbseq	r0, r6, r0
    3eb4:	00010000 	andeq	r0, r1, r0
    3eb8:	00007650 	andeq	r7, r0, r0, asr r6
    3ebc:	00008a00 	andeq	r8, r0, r0, lsl #20
    3ec0:	f3000400 	vshl.u8	d0, d0, d0
    3ec4:	8a9f5001 	bhi	fe7d7ed0 <SCS_BASE+0x1e7c9ed0>
    3ec8:	94000000 	strls	r0, [r0], #-0
    3ecc:	01000000 	mrseq	r0, (UNDEF: 0)
    3ed0:	00005000 	andeq	r5, r0, r0
    3ed4:	00000000 	andeq	r0, r0, r0
    3ed8:	00940000 	addseq	r0, r4, r0
    3edc:	00d80000 	sbcseq	r0, r8, r0
    3ee0:	00010000 	andeq	r0, r1, r0
    3ee4:	0000d850 	andeq	sp, r0, r0, asr r8
    3ee8:	00011800 	andeq	r1, r1, r0, lsl #16
    3eec:	54000100 	strpl	r0, [r0], #-256	; 0x100
    3ef0:	00000118 	andeq	r0, r0, r8, lsl r1
    3ef4:	0000011c 	andeq	r0, r0, ip, lsl r1
    3ef8:	01f30004 	mvnseq	r0, r4
    3efc:	00009f50 	andeq	r9, r0, r0, asr pc
    3f00:	00000000 	andeq	r0, r0, r0
    3f04:	00940000 	addseq	r0, r4, r0
    3f08:	00aa0000 	adceq	r0, sl, r0
    3f0c:	00010000 	andeq	r0, r1, r0
    3f10:	0000aa51 	andeq	sl, r0, r1, asr sl
    3f14:	00011800 	andeq	r1, r1, r0, lsl #16
    3f18:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    3f1c:	00000118 	andeq	r0, r0, r8, lsl r1
    3f20:	0000011c 	andeq	r0, r0, ip, lsl r1
    3f24:	01f30004 	mvnseq	r0, r4
    3f28:	00009f51 	andeq	r9, r0, r1, asr pc
    3f2c:	00000000 	andeq	r0, r0, r0
    3f30:	00940000 	addseq	r0, r4, r0
    3f34:	009a0000 	addseq	r0, sl, r0
    3f38:	00020000 	andeq	r0, r2, r0
    3f3c:	009a9f30 	addseq	r9, sl, r0, lsr pc
    3f40:	009e0000 	addseq	r0, lr, r0
    3f44:	000b0000 	andeq	r0, fp, r0
    3f48:	ff0b0073 			; <UNDEFINED> instruction: 0xff0b0073
    3f4c:	ff0a1acf 			; <UNDEFINED> instruction: 0xff0a1acf
    3f50:	a09f1aff 			; <UNDEFINED> instruction: 0xa09f1aff
    3f54:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    3f58:	07000000 	streq	r0, [r0, -r0]
    3f5c:	0a007300 	beq	20b64 <__Stack_Size+0x20764>
    3f60:	9f1affff 	svcls	0x001affff
    3f64:	000000a8 	andeq	r0, r0, r8, lsr #1
    3f68:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    3f6c:	0073000b 	rsbseq	r0, r3, fp
    3f70:	1ae9f30b 	bne	ffa80ba4 <SCS_BASE+0x1fa72ba4>
    3f74:	1affff0a 	bne	3ba4 <__Stack_Size+0x37a4>
    3f78:	0000c29f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    3f7c:	0000c600 	andeq	ip, r0, r0, lsl #12
    3f80:	73000700 	movwvc	r0, #1792	; 0x700
    3f84:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    3f88:	00ca9f1a 	sbceq	r9, sl, sl, lsl pc
    3f8c:	00ce0000 	sbceq	r0, lr, r0
    3f90:	000b0000 	andeq	r0, fp, r0
    3f94:	ff0b0073 			; <UNDEFINED> instruction: 0xff0b0073
    3f98:	ff0a1afc 			; <UNDEFINED> instruction: 0xff0a1afc
    3f9c:	d29f1aff 	addsle	r1, pc, #1044480	; 0xff000
    3fa0:	db000000 	blle	3fa8 <__Stack_Size+0x3ba8>
    3fa4:	07000000 	streq	r0, [r0, -r0]
    3fa8:	0a007300 	beq	20bb0 <__Stack_Size+0x207b0>
    3fac:	9f1affff 	svcls	0x001affff
    3fb0:	000000fc 	strdeq	r0, [r0], -ip
    3fb4:	0000010e 	andeq	r0, r0, lr, lsl #2
    3fb8:	0e520001 	cdpeq	0, 5, cr0, cr2, cr1, {0}
    3fbc:	10000001 	andne	r0, r0, r1
    3fc0:	06000001 	streq	r0, [r0], -r1
    3fc4:	72007300 	andvc	r7, r0, #0, 6
    3fc8:	109f2100 	addsne	r2, pc, r0, lsl #2
    3fcc:	12000001 	andne	r0, r0, #1
    3fd0:	01000001 	tsteq	r0, r1
    3fd4:	01125200 	tsteq	r2, r0, lsl #4
    3fd8:	01180000 	tsteq	r8, r0
    3fdc:	00300000 	eorseq	r0, r0, r0
    3fe0:	91066491 			; <UNDEFINED> instruction: 0x91066491
    3fe4:	00740668 	rsbseq	r0, r4, r8, ror #12
    3fe8:	0138000c 	teqeq	r8, ip
    3fec:	01282e40 	teqeq	r8, r0, asr #28
    3ff0:	49131600 	ldmdbmi	r3, {r9, sl, ip}
    3ff4:	7525f71e 	strvc	pc, [r5, #-1822]!	; 0x71e
    3ff8:	24320600 	ldrtcs	r0, [r2], #-1536	; 0x600
    3ffc:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    4000:	0825f700 	stmdaeq	r5!, {r8, r9, sl, ip, sp, lr, pc}
    4004:	1b25f764 	blne	981d9c <__Stack_Size+0x98199c>
    4008:	243400f7 	ldrtcs	r0, [r4], #-247	; 0xf7
    400c:	9f210073 	svcls	0x00210073
    4010:	00000118 	andeq	r0, r0, r8, lsl r1
    4014:	0000011c 	andeq	r0, r0, ip, lsl r1
    4018:	647d0032 	ldrbtvs	r0, [sp], #-50	; 0x32
    401c:	06687d06 	strbteq	r7, [r8], -r6, lsl #26
    4020:	0c5001f3 	ldfeqe	f0, [r0], {243}	; 0xf3
    4024:	40013800 	andmi	r3, r1, r0, lsl #16
    4028:	0001282e 	andeq	r2, r1, lr, lsr #16
    402c:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    4030:	01f325f7 	ldrsheq	r2, [r3, #87]!	; 0x57
    4034:	24320651 	ldrtcs	r0, [r2], #-1617	; 0x651
    4038:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    403c:	0825f700 	stmdaeq	r5!, {r8, r9, sl, ip, sp, lr, pc}
    4040:	1b25f764 	blne	981dd8 <__Stack_Size+0x9819d8>
    4044:	243400f7 	ldrtcs	r0, [r4], #-247	; 0xf7
    4048:	9f210073 	svcls	0x00210073
	...
    4054:	00000094 	muleq	r0, r4, r0
    4058:	000000e8 	andeq	r0, r0, r8, ror #1
    405c:	9f300002 	svcls	0x00300002
    4060:	000000e8 	andeq	r0, r0, r8, ror #1
    4064:	000000ec 	andeq	r0, r0, ip, ror #1
    4068:	ec530001 	mrrc	0, 0, r0, r3, cr1
    406c:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
    4070:	13000000 	movwne	r0, #0
    4074:	06649100 	strbteq	r9, [r4], -r0, lsl #2
    4078:	00740072 	rsbseq	r0, r4, r2, ror r0
    407c:	0138000c 	teqeq	r8, ip
    4080:	01282e40 	teqeq	r8, r0, asr #28
    4084:	9f131600 	svcls	0x00131600
    4088:	000000ee 	andeq	r0, r0, lr, ror #1
    408c:	00000118 	andeq	r0, r0, r8, lsl r1
    4090:	64910014 	ldrvs	r0, [r1], #20
    4094:	06689106 	strbteq	r9, [r8], -r6, lsl #2
    4098:	000c0074 	andeq	r0, ip, r4, ror r0
    409c:	2e400138 	mcrcs	1, 2, r0, cr0, cr8, {1}
    40a0:	16000128 	strne	r0, [r0], -r8, lsr #2
    40a4:	01189f13 	tsteq	r8, r3, lsl pc
    40a8:	011c0000 	tsteq	ip, r0
    40ac:	00150000 	andseq	r0, r5, r0
    40b0:	7d06647d 	cfstrsvc	mvf6, [r6, #-500]	; 0xfffffe0c
    40b4:	01f30668 	mvnseq	r0, r8, ror #12
    40b8:	38000c50 	stmdacc	r0, {r4, r6, sl, fp}
    40bc:	282e4001 	stmdacs	lr!, {r0, lr}
    40c0:	13160001 	tstne	r6, #1
    40c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    40c8:	00000000 	andeq	r0, r0, r0
    40cc:	00009400 	andeq	r9, r0, r0, lsl #8
    40d0:	0000f400 	andeq	pc, r0, r0, lsl #8
    40d4:	30000200 	andcc	r0, r0, r0, lsl #4
    40d8:	0000f49f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    40dc:	00010200 	andeq	r0, r1, r0, lsl #4
    40e0:	51000100 	mrspl	r0, (UNDEF: 16)
    40e4:	00000102 	andeq	r0, r0, r2, lsl #2
    40e8:	00000118 	andeq	r0, r0, r8, lsl r1
    40ec:	64910022 	ldrvs	r0, [r1], #34	; 0x22
    40f0:	06689106 	strbteq	r9, [r8], -r6, lsl #2
    40f4:	000c0074 	andeq	r0, ip, r4, ror r0
    40f8:	2e400138 	mcrcs	1, 2, r0, cr0, cr8, {1}
    40fc:	16000128 	strne	r0, [r0], -r8, lsr #2
    4100:	f71e4913 			; <UNDEFINED> instruction: 0xf71e4913
    4104:	06007525 	streq	r7, [r0], -r5, lsr #10
    4108:	25f72432 	ldrbcs	r2, [r7, #1074]!	; 0x432
    410c:	9f00f71b 	svcls	0x0000f71b
    4110:	00000118 	andeq	r0, r0, r8, lsl r1
    4114:	0000011c 	andeq	r0, r0, ip, lsl r1
    4118:	647d0024 	ldrbtvs	r0, [sp], #-36	; 0x24
    411c:	06687d06 	strbteq	r7, [r8], -r6, lsl #26
    4120:	0c5001f3 	ldfeqe	f0, [r0], {243}	; 0xf3
    4124:	40013800 	andmi	r3, r1, r0, lsl #16
    4128:	0001282e 	andeq	r2, r1, lr, lsr #16
    412c:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    4130:	01f325f7 	ldrsheq	r2, [r3, #87]!	; 0x57
    4134:	24320651 	ldrtcs	r0, [r2], #-1617	; 0x651
    4138:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    413c:	00009f00 	andeq	r9, r0, r0, lsl #30
    4140:	00000000 	andeq	r0, r0, r0
    4144:	00940000 	addseq	r0, r4, r0
    4148:	00fc0000 	rscseq	r0, ip, r0
    414c:	00020000 	andeq	r0, r2, r0
    4150:	00fc9f30 	rscseq	r9, ip, r0, lsr pc
    4154:	01020000 	mrseq	r0, (UNDEF: 2)
    4158:	000b0000 	andeq	r0, fp, r0
    415c:	00720071 	rsbseq	r0, r2, r1, ror r0
    4160:	64082534 	strvs	r2, [r8], #-1332	; 0x534
    4164:	029f1c1e 	addseq	r1, pc, #7680	; 0x1e00
    4168:	04000001 	streq	r0, [r0], #-1
    416c:	01000001 	tsteq	r0, r1
    4170:	01045100 	mrseq	r5, (UNDEF: 20)
    4174:	01100000 	tsteq	r0, r0
    4178:	002a0000 	eoreq	r0, sl, r0
    417c:	91066491 			; <UNDEFINED> instruction: 0x91066491
    4180:	00740668 	rsbseq	r0, r4, r8, ror #12
    4184:	0138000c 	teqeq	r8, ip
    4188:	01282e40 	teqeq	r8, r0, asr #28
    418c:	49131600 	ldmdbmi	r3, {r9, sl, ip}
    4190:	7525f71e 	strvc	pc, [r5, #-1822]!	; 0x71e
    4194:	24320600 	ldrtcs	r0, [r2], #-1536	; 0x600
    4198:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    419c:	34007200 	strcc	r7, [r0], #-512	; 0x200
    41a0:	1e640825 	cdpne	8, 6, cr0, cr4, cr5, {1}
    41a4:	01109f1c 	tsteq	r0, ip, lsl pc
    41a8:	01180000 	tsteq	r8, r0
    41ac:	00540000 	subseq	r0, r4, r0
    41b0:	91066491 			; <UNDEFINED> instruction: 0x91066491
    41b4:	00740668 	rsbseq	r0, r4, r8, ror #12
    41b8:	0138000c 	teqeq	r8, ip
    41bc:	01282e40 	teqeq	r8, r0, asr #28
    41c0:	49131600 	ldmdbmi	r3, {r9, sl, ip}
    41c4:	7525f71e 	strvc	pc, [r5, #-1822]!	; 0x71e
    41c8:	24320600 	ldrtcs	r0, [r2], #-1536	; 0x600
    41cc:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    41d0:	06649100 	strbteq	r9, [r4], -r0, lsl #2
    41d4:	74066891 	strvc	r6, [r6], #-2193	; 0x891
    41d8:	38000c00 	stmdacc	r0, {sl, fp}
    41dc:	282e4001 	stmdacs	lr!, {r0, lr}
    41e0:	13160001 	tstne	r6, #1
    41e4:	25f71e49 	ldrbcs	r1, [r7, #3657]!	; 0xe49
    41e8:	32060075 	andcc	r0, r6, #117	; 0x75
    41ec:	1b25f724 	blne	981e84 <__Stack_Size+0x981a84>
    41f0:	25f700f7 	ldrbcs	r0, [r7, #247]!	; 0xf7
    41f4:	25f76408 	ldrbcs	r6, [r7, #1032]!	; 0x408
    41f8:	3400f71b 	strcc	pc, [r0], #-1819	; 0x71b
    41fc:	08253424 	stmdaeq	r5!, {r2, r5, sl, ip, sp}
    4200:	9f1c1e64 	svcls	0x001c1e64
    4204:	00000118 	andeq	r0, r0, r8, lsl r1
    4208:	0000011c 	andeq	r0, r0, ip, lsl r1
    420c:	647d0058 	ldrbtvs	r0, [sp], #-88	; 0x58
    4210:	06687d06 	strbteq	r7, [r8], -r6, lsl #26
    4214:	0c5001f3 	ldfeqe	f0, [r0], {243}	; 0xf3
    4218:	40013800 	andmi	r3, r1, r0, lsl #16
    421c:	0001282e 	andeq	r2, r1, lr, lsr #16
    4220:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    4224:	01f325f7 	ldrsheq	r2, [r3, #87]!	; 0x57
    4228:	24320651 	ldrtcs	r0, [r2], #-1617	; 0x651
    422c:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    4230:	06647d00 	strbteq	r7, [r4], -r0, lsl #26
    4234:	f306687d 	vceq.i8	q3, q3, <illegal reg q14.5>
    4238:	000c5001 	andeq	r5, ip, r1
    423c:	2e400138 	mcrcs	1, 2, r0, cr0, cr8, {1}
    4240:	16000128 	strne	r0, [r0], -r8, lsr #2
    4244:	f71e4913 			; <UNDEFINED> instruction: 0xf71e4913
    4248:	5101f325 	tstpl	r1, r5, lsr #6
    424c:	f7243206 			; <UNDEFINED> instruction: 0xf7243206
    4250:	00f71b25 	rscseq	r1, r7, r5, lsr #22
    4254:	640825f7 	strvs	r2, [r8], #-1527	; 0x5f7
    4258:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    425c:	34243400 	strtcc	r3, [r4], #-1024	; 0x400
    4260:	1e640825 	cdpne	8, 6, cr0, cr4, cr5, {1}
    4264:	00009f1c 	andeq	r9, r0, ip, lsl pc
    4268:	00000000 	andeq	r0, r0, r0
    426c:	01320000 	teqeq	r2, r0
    4270:	01400000 	mrseq	r0, (UNDEF: 64)
    4274:	00010000 	andeq	r0, r1, r0
    4278:	00014051 	andeq	r4, r1, r1, asr r0
    427c:	00015200 	andeq	r5, r1, r0, lsl #4
    4280:	f3000400 	vshl.u8	d0, d0, d0
    4284:	009f5101 	addseq	r5, pc, r1, lsl #2
    4288:	00000000 	andeq	r0, r0, r0
    428c:	32000000 	andcc	r0, r0, #0
    4290:	42000001 	andmi	r0, r0, #1
    4294:	02000001 	andeq	r0, r0, #1
    4298:	429f3000 	addsmi	r3, pc, #0
    429c:	4a000001 	bmi	42a8 <__Stack_Size+0x3ea8>
    42a0:	0b000001 	bleq	42ac <__Stack_Size+0x3eac>
    42a4:	0b007200 	bleq	20aac <__Stack_Size+0x206ac>
    42a8:	0a1af0ff 	beq	6c06ac <__Stack_Size+0x6c02ac>
    42ac:	9f1affff 	svcls	0x001affff
    42b0:	0000014e 	andeq	r0, r0, lr, asr #2
    42b4:	00000152 	andeq	r0, r0, r2, asr r1
    42b8:	00730007 	rsbseq	r0, r3, r7
    42bc:	1affff0a 	bne	3eec <__Stack_Size+0x3aec>
    42c0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    42c4:	00000000 	andeq	r0, r0, r0
    42c8:	00017600 	andeq	r7, r1, r0, lsl #12
    42cc:	00018c00 	andeq	r8, r1, r0, lsl #24
    42d0:	50000100 	andpl	r0, r0, r0, lsl #2
    42d4:	0000018c 	andeq	r0, r0, ip, lsl #3
    42d8:	0000018e 	andeq	r0, r0, lr, lsl #3
    42dc:	74700003 	ldrbtvc	r0, [r0], #-3
    42e0:	00018e9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
    42e4:	00019400 	andeq	r9, r1, r0, lsl #8
    42e8:	50000100 	andpl	r0, r0, r0, lsl #2
    42ec:	00000194 	muleq	r0, r4, r1
    42f0:	000001a6 	andeq	r0, r0, r6, lsr #3
    42f4:	01f30004 	mvnseq	r0, r4
    42f8:	00009f50 	andeq	r9, r0, r0, asr pc
    42fc:	00000000 	andeq	r0, r0, r0
    4300:	01760000 	cmneq	r6, r0
    4304:	01820000 	orreq	r0, r2, r0
    4308:	00010000 	andeq	r0, r1, r0
    430c:	00018251 	andeq	r8, r1, r1, asr r2
    4310:	0001a600 	andeq	sl, r1, r0, lsl #12
    4314:	f3000400 	vshl.u8	d0, d0, d0
    4318:	009f5101 	addseq	r5, pc, r1, lsl #2
    431c:	00000000 	andeq	r0, r0, r0
    4320:	76000000 	strvc	r0, [r0], -r0
    4324:	7a000001 	bvc	4330 <__Stack_Size+0x3f30>
    4328:	02000001 	andeq	r0, r0, #1
    432c:	7a9f3000 	bvc	fe7d0334 <SCS_BASE+0x1e7c2334>
    4330:	98000001 	stmdals	r0, {r0}
    4334:	01000001 	tsteq	r0, r1
    4338:	00005300 	andeq	r5, r0, r0, lsl #6
    433c:	00000000 	andeq	r0, r0, r0
    4340:	01760000 	cmneq	r6, r0
    4344:	017a0000 	cmneq	sl, r0
    4348:	00020000 	andeq	r0, r2, r0
    434c:	017a9f30 	cmneq	sl, r0, lsr pc
    4350:	01820000 	orreq	r0, r2, r0
    4354:	00090000 	andeq	r0, r9, r0
    4358:	1a4f0071 	bne	13c4524 <__Stack_Size+0x13c4124>
    435c:	1affff0a 	bne	3f8c <__Stack_Size+0x3b8c>
    4360:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4364:	00000000 	andeq	r0, r0, r0
    4368:	00017600 	andeq	r7, r1, r0, lsl #12
    436c:	00018800 	andeq	r8, r1, r0, lsl #16
    4370:	30000200 	andcc	r0, r0, r0, lsl #4
    4374:	0001889f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    4378:	00019c00 	andeq	r9, r1, r0, lsl #24
    437c:	51000100 	mrspl	r0, (UNDEF: 16)
    4380:	0000019e 	muleq	r0, lr, r1
    4384:	000001a2 	andeq	r0, r0, r2, lsr #3
    4388:	00510001 	subseq	r0, r1, r1
    438c:	00000000 	andeq	r0, r0, r0
    4390:	a6000000 	strge	r0, [r0], -r0
    4394:	ae000001 	cdpge	0, 0, cr0, cr0, cr1, {0}
    4398:	01000001 	tsteq	r0, r1
    439c:	01ae5100 			; <UNDEFINED> instruction: 0x01ae5100
    43a0:	01b00000 	movseq	r0, r0
    43a4:	00040000 	andeq	r0, r4, r0
    43a8:	9f5101f3 	svcls	0x005101f3
    43ac:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    43b0:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    43b4:	b4510001 	ldrblt	r0, [r1], #-1
    43b8:	b8000001 	stmdalt	r0, {r0}
    43bc:	04000001 	streq	r0, [r0], #-1
    43c0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    43c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    43c8:	00000000 	andeq	r0, r0, r0
    43cc:	0001b800 	andeq	fp, r1, r0, lsl #16
    43d0:	0001ca00 	andeq	ip, r1, r0, lsl #20
    43d4:	51000100 	mrspl	r0, (UNDEF: 16)
    43d8:	000001ca 	andeq	r0, r0, sl, asr #3
    43dc:	000001ce 	andeq	r0, r0, lr, asr #3
    43e0:	01f30004 	mvnseq	r0, r4
    43e4:	00009f51 	andeq	r9, r0, r1, asr pc
    43e8:	00000000 	andeq	r0, r0, r0
    43ec:	01ce0000 	biceq	r0, lr, r0
    43f0:	01e00000 	mvneq	r0, r0
    43f4:	00010000 	andeq	r0, r1, r0
    43f8:	0001e051 	andeq	lr, r1, r1, asr r0
    43fc:	0001e400 	andeq	lr, r1, r0, lsl #8
    4400:	f3000400 	vshl.u8	d0, d0, d0
    4404:	009f5101 	addseq	r5, pc, r1, lsl #2
    4408:	00000000 	andeq	r0, r0, r0
    440c:	fc000000 	stc2	0, cr0, [r0], {-0}
    4410:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    4414:	01000002 	tsteq	r0, r2
    4418:	020e5100 	andeq	r5, lr, #0, 2
    441c:	02120000 	andseq	r0, r2, #0
    4420:	00040000 	andeq	r0, r4, r0
    4424:	9f5101f3 	svcls	0x005101f3
	...
    4430:	0000022a 	andeq	r0, r0, sl, lsr #4
    4434:	0000022e 	andeq	r0, r0, lr, lsr #4
    4438:	2e510001 	cdpcs	0, 5, cr0, cr1, cr1, {0}
    443c:	32000002 	andcc	r0, r0, #2
    4440:	04000002 	streq	r0, [r0], #-2
    4444:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4448:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    444c:	00000000 	andeq	r0, r0, r0
    4450:	00023200 	andeq	r3, r2, r0, lsl #4
    4454:	00023400 	andeq	r3, r2, r0, lsl #8
    4458:	50000100 	andpl	r0, r0, r0, lsl #2
    445c:	00000234 	andeq	r0, r0, r4, lsr r2
    4460:	0000023a 	andeq	r0, r0, sl, lsr r2
    4464:	01f30004 	mvnseq	r0, r4
    4468:	00009f50 	andeq	r9, r0, r0, asr pc
    446c:	00000000 	andeq	r0, r0, r0
    4470:	02460000 	subeq	r0, r6, #0
    4474:	02540000 	subseq	r0, r4, #0
    4478:	00010000 	andeq	r0, r1, r0
    447c:	00025451 	andeq	r5, r2, r1, asr r4
    4480:	00025800 	andeq	r5, r2, r0, lsl #16
    4484:	f3000400 	vshl.u8	d0, d0, d0
    4488:	009f5101 	addseq	r5, pc, r1, lsl #2
    448c:	00000000 	andeq	r0, r0, r0
    4490:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    4494:	66000002 	strvs	r0, [r0], -r2
    4498:	01000002 	tsteq	r0, r2
    449c:	02665100 	rsbeq	r5, r6, #0, 2
    44a0:	026a0000 	rsbeq	r0, sl, #0
    44a4:	00040000 	andeq	r0, r4, r0
    44a8:	9f5101f3 	svcls	0x005101f3
	...
    44b4:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
    44b8:	000002c4 	andeq	r0, r0, r4, asr #5
    44bc:	c4510001 	ldrbgt	r0, [r1], #-1
    44c0:	c8000002 	stmdagt	r0, {r1}
    44c4:	04000002 	streq	r0, [r0], #-2
    44c8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    44cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    44d0:	00000000 	andeq	r0, r0, r0
    44d4:	0002e000 	andeq	lr, r2, r0
    44d8:	0002ea00 	andeq	lr, r2, r0, lsl #20
    44dc:	50000100 	andpl	r0, r0, r0, lsl #2
    44e0:	000002ea 	andeq	r0, r0, sl, ror #5
    44e4:	000002ec 	andeq	r0, r0, ip, ror #5
    44e8:	01f30004 	mvnseq	r0, r4
    44ec:	00009f50 	andeq	r9, r0, r0, asr pc
    44f0:	00000000 	andeq	r0, r0, r0
    44f4:	02e00000 	rsceq	r0, r0, #0
    44f8:	02e20000 	rsceq	r0, r2, #0
    44fc:	00020000 	andeq	r0, r2, r0
    4500:	02e29f30 	rsceq	r9, r2, #48, 30	; 0xc0
    4504:	02ec0000 	rsceq	r0, ip, #0
    4508:	000a0000 	andeq	r0, sl, r0
    450c:	00730071 	rsbseq	r0, r3, r1, ror r0
    4510:	3024401a 	eorcc	r4, r4, sl, lsl r0
    4514:	00009f2e 	andeq	r9, r0, lr, lsr #30
    4518:	00000000 	andeq	r0, r0, r0
    451c:	02ec0000 	rsceq	r0, ip, #0
    4520:	02ee0000 	rsceq	r0, lr, #0
    4524:	00010000 	andeq	r0, r1, r0
    4528:	0002ee51 	andeq	lr, r2, r1, asr lr
    452c:	0002f400 	andeq	pc, r2, r0, lsl #8
    4530:	f3000400 	vshl.u8	d0, d0, d0
    4534:	009f5101 	addseq	r5, pc, r1, lsl #2
    4538:	00000000 	andeq	r0, r0, r0
    453c:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    4540:	2e000002 	cdpcs	0, 0, cr0, cr0, cr2, {0}
    4544:	01000003 	tsteq	r0, r3
    4548:	032e5000 	teqeq	lr, #0
    454c:	03300000 	teqeq	r0, #0
    4550:	00040000 	andeq	r0, r4, r0
    4554:	9f5001f3 	svcls	0x005001f3
    4558:	00000330 	andeq	r0, r0, r0, lsr r3
    455c:	00000332 	andeq	r0, r0, r2, lsr r3
    4560:	32500001 	subscc	r0, r0, #1
    4564:	34000003 	strcc	r0, [r0], #-3
    4568:	04000003 	streq	r0, [r0], #-3
    456c:	5001f300 	andpl	pc, r1, r0, lsl #6
    4570:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4574:	00000000 	andeq	r0, r0, r0
    4578:	0002f400 	andeq	pc, r2, r0, lsl #8
    457c:	00032200 	andeq	r2, r3, r0, lsl #4
    4580:	51000100 	mrspl	r0, (UNDEF: 16)
    4584:	00000322 	andeq	r0, r0, r2, lsr #6
    4588:	00000330 	andeq	r0, r0, r0, lsr r3
    458c:	01f30004 	mvnseq	r0, r4
    4590:	03309f51 	teqeq	r0, #324	; 0x144
    4594:	03340000 	teqeq	r4, #0
    4598:	00010000 	andeq	r0, r1, r0
    459c:	00000051 	andeq	r0, r0, r1, asr r0
    45a0:	00000000 	andeq	r0, r0, r0
    45a4:	0002f400 	andeq	pc, r2, r0, lsl #8
    45a8:	00031800 	andeq	r1, r3, r0, lsl #16
    45ac:	30000200 	andcc	r0, r0, r0, lsl #4
    45b0:	0003189f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    45b4:	00031c00 	andeq	r1, r3, r0, lsl #24
    45b8:	31000b00 	tstcc	r0, r0, lsl #22
    45bc:	25380071 	ldrcs	r0, [r8, #-113]!	; 0x71
    45c0:	1affff0a 	bne	41f0 <__Stack_Size+0x3df0>
    45c4:	031c9f24 	tsteq	ip, #36, 30	; 0x90
    45c8:	03220000 	teqeq	r2, #0
    45cc:	00120000 	andseq	r0, r2, r0
    45d0:	38007131 	stmdacc	r0, {r0, r4, r5, r8, ip, sp, lr}
    45d4:	ffff0a25 			; <UNDEFINED> instruction: 0xffff0a25
    45d8:	0072241a 	rsbseq	r2, r2, sl, lsl r4
    45dc:	1affff0a 	bne	420c <__Stack_Size+0x3e0c>
    45e0:	03309f1a 	teqeq	r0, #26, 30	; 0x68
    45e4:	03340000 	teqeq	r4, #0
    45e8:	00120000 	andseq	r0, r2, r0
    45ec:	38007131 	stmdacc	r0, {r0, r4, r5, r8, ip, sp, lr}
    45f0:	ffff0a25 			; <UNDEFINED> instruction: 0xffff0a25
    45f4:	0072241a 	rsbseq	r2, r2, sl, lsl r4
    45f8:	1affff0a 	bne	4228 <__Stack_Size+0x3e28>
    45fc:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4600:	00000000 	andeq	r0, r0, r0
    4604:	02f40000 	rscseq	r0, r4, #0
    4608:	02fa0000 	rscseq	r0, sl, #0
    460c:	00020000 	andeq	r0, r2, r0
    4610:	02fa9f30 	rscseq	r9, sl, #48, 30	; 0xc0
    4614:	03060000 	movweq	r0, #24576	; 0x6000
    4618:	00090000 	andeq	r0, r9, r0
    461c:	1a4f0071 	bne	13c47e8 <__Stack_Size+0x13c43e8>
    4620:	1affff0a 	bne	4250 <__Stack_Size+0x3e50>
    4624:	0003069f 	muleq	r3, pc, r6	; <UNPREDICTABLE>
    4628:	00031800 	andeq	r1, r3, r0, lsl #16
    462c:	52000100 	andpl	r0, r0, #0, 2
    4630:	00000318 	andeq	r0, r0, r8, lsl r3
    4634:	00000320 	andeq	r0, r0, r0, lsr #6
    4638:	30530001 	subscc	r0, r3, r1
    463c:	34000003 	strcc	r0, [r0], #-3
    4640:	01000003 	tsteq	r0, r3
    4644:	00005300 	andeq	r5, r0, r0, lsl #6
    4648:	00000000 	andeq	r0, r0, r0
    464c:	02f40000 	rscseq	r0, r4, #0
    4650:	02fa0000 	rscseq	r0, sl, #0
    4654:	00020000 	andeq	r0, r2, r0
    4658:	02fa9f30 	rscseq	r9, sl, #48, 30	; 0xc0
    465c:	03340000 	teqeq	r4, #0
    4660:	00010000 	andeq	r0, r1, r0
    4664:	00000054 	andeq	r0, r0, r4, asr r0
    4668:	00000000 	andeq	r0, r0, r0
    466c:	0002f400 	andeq	pc, r2, r0, lsl #8
    4670:	00033200 	andeq	r3, r3, r0, lsl #4
    4674:	30000200 	andcc	r0, r0, r0, lsl #4
    4678:	0003329f 	muleq	r3, pc, r2	; <UNPREDICTABLE>
    467c:	00033400 	andeq	r3, r3, r0, lsl #8
    4680:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    468c:	00000334 	andeq	r0, r0, r4, lsr r3
    4690:	00000336 	andeq	r0, r0, r6, lsr r3
    4694:	36510001 	ldrbcc	r0, [r1], -r1
    4698:	42000003 	andmi	r0, r0, #3
    469c:	04000003 	streq	r0, [r0], #-3
    46a0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    46a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    46a8:	00000000 	andeq	r0, r0, r0
    46ac:	00033400 	andeq	r3, r3, r0, lsl #8
    46b0:	00033600 	andeq	r3, r3, r0, lsl #12
    46b4:	71000500 	tstvc	r0, r0, lsl #10
    46b8:	9f253800 	svcls	0x00253800
    46bc:	00000336 	andeq	r0, r0, r6, lsr r3
    46c0:	00000342 	andeq	r0, r0, r2, asr #6
    46c4:	01f30006 	mvnseq	r0, r6
    46c8:	9f253851 	svcls	0x00253851
	...
    46d4:	0000000c 	andeq	r0, r0, ip
    46d8:	00000016 	andeq	r0, r0, r6, lsl r0
    46dc:	00730003 	rsbseq	r0, r3, r3
    46e0:	0000169f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
    46e4:	00001e00 	andeq	r1, r0, r0, lsl #28
    46e8:	73000300 	movwvc	r0, #768	; 0x300
    46ec:	001e9f00 	andseq	r9, lr, r0, lsl #30
    46f0:	00220000 	eoreq	r0, r2, r0
    46f4:	00030000 	andeq	r0, r3, r0
    46f8:	009f0073 	addseq	r0, pc, r3, ror r0	; <UNPREDICTABLE>
    46fc:	00000000 	andeq	r0, r0, r0
    4700:	0c000000 	stceq	0, cr0, [r0], {-0}
    4704:	12000000 	andne	r0, r0, #0
    4708:	03000000 	movweq	r0, #0
    470c:	9f007300 	svcls	0x00007300
    4710:	00000012 	andeq	r0, r0, r2, lsl r0
    4714:	00000016 	andeq	r0, r0, r6, lsl r0
    4718:	16500001 	ldrbne	r0, [r0], -r1
    471c:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    4720:	03000000 	movweq	r0, #0
    4724:	9f007300 	svcls	0x00007300
    4728:	0000001e 	andeq	r0, r0, lr, lsl r0
    472c:	00000020 	andeq	r0, r0, r0, lsr #32
    4730:	00730003 	rsbseq	r0, r3, r3
    4734:	0000209f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4738:	00002200 	andeq	r2, r0, r0, lsl #4
    473c:	50000100 	andpl	r0, r0, r0, lsl #2
    4740:	00000022 	andeq	r0, r0, r2, lsr #32
    4744:	0000002e 	andeq	r0, r0, lr, lsr #32
    4748:	2e530001 	cdpcs	0, 5, cr0, cr3, cr1, {0}
    474c:	30000000 	andcc	r0, r0, r0
    4750:	03000000 	movweq	r0, #0
    4754:	9f7c7300 	svcls	0x007c7300
    4758:	00000030 	andeq	r0, r0, r0, lsr r0
    475c:	00000033 	andeq	r0, r0, r3, lsr r0
    4760:	00530001 	subseq	r0, r3, r1
    4764:	00000000 	andeq	r0, r0, r0
    4768:	Address 0x0000000000004768 is out of bounds.


Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
   4:	08003174 	stmdaeq	r0, {r2, r4, r5, r6, r8, ip, sp}
   8:	080053ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, ip, lr}
   c:	08005490 	stmdaeq	r0, {r4, r7, sl, ip, lr}
	...
  18:	0000095e 	andeq	r0, r0, lr, asr r9
  1c:	00000960 	andeq	r0, r0, r0, ror #18
  20:	00000962 	andeq	r0, r0, r2, ror #18
  24:	00000992 	muleq	r0, r2, r9
	...
