vendor_name = ModelSim
source_file = 1, D:/CURSO/LAB/1-FlipFlop/FlipFlop_D/flipflop_d.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/CURSO/LAB/1-FlipFlop/FlipFlop_D/db/flipflop_d.cbx.xml
design_name = flipflop_d
instance = comp, \saida~output\, saida~output, flipflop_d, 1
instance = comp, \clock~input\, clock~input, flipflop_d, 1
instance = comp, \v~input\, v~input, flipflop_d, 1
instance = comp, \saida~reg0\, saida~reg0, flipflop_d, 1
