
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'vivado' on host 'lesc-server' (Linux_x86_64 version 4.15.0-88-generic) on Mon Mar 30 16:33:07 UTC 2020
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/home/vivado/ultimaHora/projeto'
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> ope[15C[2Kvivado_hls> op[14C[2Kvivado_hls> o[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C
[2Kvivado_hls> [12C[2Kvivado_hls> i[13C[2Kvivado_hls> io[14C[2Kvivado_hls> i[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> opn[15C[2Kvivado_hls> opne[16C[2Kvivado_hls> opn[15C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open+[17C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_pr[19C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project pro[28C[2Kvivado_hls> open_project projeto/[33C[2Kvivado_hls> open_project projeto[32C
INFO: [HLS 200-10] Opening project '/home/vivado/ultimaHora/projeto'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd r[16C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd p[16C[2Kvivado_hls> cd pr[17C[2Kvivado_hls> cd projeto/[23C[2Kvivado_hls> cd projeto[22C
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_S[18C[2Kvivado_hls> open_So[19C
No match found.
[2Kvivado_hls> open_So[19C[2Kvivado_hls> open_S[18C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_s[18C[2Kvivado_hls> open_so[19C[2Kvivado_hls> open_solution[25C[2Kvivado_hls> open_solution [26C[2Kvivado_hls> open_solution s[27C[2Kvivado_hls> open_solution so[28C[2Kvivado_hls> open_solution sol[29C
INFO: [HLS 200-10] Opening solution '/home/vivado/ultimaHora/projeto/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
/home/vivado/ultimaHora/projeto/vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_fi[18C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files t[23C[2Kvivado_hls> add_files te[24C[2Kvivado_hls> add_files tell[26C[2Kvivado_hls> add_files tel[25C[2Kvivado_hls> add_files te[24C[2Kvivado_hls> add_files tes[25C[2Kvivado_hls> add_files tes[25C[2Kvivado_hls> add_files te[24C[2Kvivado_hls> add_files t[23C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files l[23C[2Kvivado_hls> add_files ls[24C
WARNING: [HLS 200-40] Cannot find design file 'ls'
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
sol
vivado_hls.app
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_fi[18C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_filest[22C[2Kvivado_hls> add_fileste[23C[2Kvivado_hls> add_fileste[23C[2Kvivado_hls> add_filest[22C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files t[23C[2Kvivado_hls> add_files te[24C[2Kvivado_hls> add_files teste.c[29C
INFO: [HLS 200-10] Adding design file 'teste.c' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd[14C[2Kvivado_hls> c[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
projeto
teste.c
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd p[16C[2Kvivado_hls> cd pr[17C[2K
[35mpragma_formats 
pragma_names_hidden 
[0m[0mprojeto 
[0m
[2Kvivado_hls> cd pr[17C[2Kvivado_hls> cd pro[18C[2Kvivado_hls> cd projeto/[23C
[2Kvivado_hls> [12C[2Kvivado_hls> cd projeto/[23C[2Kvivado_hls> cd projeto[22C[2Kvivado_hls> cd projet[21C[2Kvivado_hls> cd proje[20C[2Kvivado_hls> cd proj[19C[2Kvivado_hls> cd pro[18C[2Kvivado_hls> cd prol[19C[2Kvivado_hls> cd prols[20C
couldn't change working directory to "prols": no such file or directory
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
sol
vivado_hls.app
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> set_part {xc7k160t-fbg484-1}[40C
[2Kvivado_hls> [12C[2Kvivado_hls> set_part {xc7k160t-fbg484-1}[40C
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 5 -name default[48C
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 5 -name default[48C
[2Kvivado_hls> [12C[2Kvivado_hls> 6[13C[2Kvivado_hls> 6create_clock -period 10ns -name default[52C
invalid command name "6create_clock"
[2Kvivado_hls> [12C[2Kvivado_hls> 6create_clock -period 10ns -name default[52C[2Kvivado_hls> 6create_clock -period 10ns -name default[51C[2Kvivado_hls> 6create_clock -period 10ns -name default[50C[2Kvivado_hls> 6create_clock -period 10ns -name default[49C[2Kvivado_hls> 6create_clock -period 10ns -name default[48C[2Kvivado_hls> 6create_clock -period 10ns -name default[47C[2Kvivado_hls> 6create_clock -period 10ns -name default[46C[2Kvivado_hls> 6create_clock -period 10ns -name default[45C[2Kvivado_hls> 6create_clock -period 10ns -name default[44C[2Kvivado_hls> 6create_clock -period 10ns -name default[43C[2Kvivado_hls> 6create_clock -period 10ns -name default[42C[2Kvivado_hls> 6create_clock -period 10ns -name default[41C[2Kvivado_hls> 6create_clock -period 10ns -name default[40C[2Kvivado_hls> 6create_clock -period 10ns -name default[39C[2Kvivado_hls> 6create_clock -period 10ns -name default[38C[2Kvivado_hls> 6create_clock -period 10ns -name default[37C[2Kvivado_hls> 6create_clock -period 10ns -name default[36C[2Kvivado_hls> 6create_clock -period 10ns -name default[35C[2Kvivado_hls> 6create_clock -period 10ns -name default[34C[2Kvivado_hls> 6create_clock -period 10ns -name default[33C[2Kvivado_hls> 6create_clock -period 10ns -name default[32C[2Kvivado_hls> 6create_clock -period 10ns -name default[31C[2Kvivado_hls> 6create_clock -period 10ns -name default[30C[2Kvivado_hls> 6create_clock -period 10ns -name default[29C[2Kvivado_hls> 6create_clock -period 10ns -name default[28C[2Kvivado_hls> 6create_clock -period 10ns -name default[27C[2Kvivado_hls> 6create_clock -period 10ns -name default[26C[2Kvivado_hls> 6create_clock -period 10ns -name default[25C[2Kvivado_hls> 6create_clock -period 10ns -name default[24C[2Kvivado_hls> 6create_clock -period 10ns -name default[23C[2Kvivado_hls> 6create_clock -period 10ns -name default[22C[2Kvivado_hls> 6create_clock -period 10ns -name default[21C[2Kvivado_hls> 6create_clock -period 10ns -name default[20C[2Kvivado_hls> 6create_clock -period 10ns -name default[19C[2Kvivado_hls> 6create_clock -period 10ns -name default[18C[2Kvivado_hls> 6create_clock -period 10ns -name default[17C[2Kvivado_hls> 6create_clock -period 10ns -name default[16C[2Kvivado_hls> 6create_clock -period 10ns -name default[15C[2Kvivado_hls> 6create_clock -period 10ns -name default[14C[2Kvivado_hls> 6create_clock -period 10ns -name default[13C[2Kvivado_hls> create_clock -period 10ns -name default[12C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
[2Kvivado_hls> [12C[2Kvivado_hls> csim_design[23C
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [HLS 200-627] Cannot find C test bench. Please specify test bench files using 'add_files -tb'.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
4
[2Kvivado_hls> [12C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file teste.c; skipping it.
WARNING: [HLS 200-40] Cannot find source file ls; skipping it.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
Error in linking the design.
[2Kvivado_hls> [12C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file teste.c; skipping it.
WARNING: [HLS 200-40] Cannot find source file ls; skipping it.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
Error in linking the design.
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
sol
vivado_hls.app
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
projeto
teste.c
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> ls[14C[2Kvivado_hls> cd ..[17C[2Kvivado_hls> ls[14C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file ls; skipping it.
INFO: [HLS 200-10] Analyzing design file 'teste.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:02:17 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 19190 ; free virtual = 44409
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:02:17 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 19190 ; free virtual = 44409
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:02:18 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 19190 ; free virtual = 44409
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:02:18 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 19190 ; free virtual = 44410
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:02:19 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 19175 ; free virtual = 44394
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:02:19 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 19175 ; free virtual = 44394
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 138.53 seconds; current allocated memory: 95.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 95.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 96.087 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:02:19 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 19170 ; free virtual = 44390
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
[2Kvivado_hls> [12C[2Kvivado_hls> export_design -format ip_catalog[44C
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2019.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Mar 30 16:35:44 2020...
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C[2Kvivado_hls> l[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12CERROR: [Common 17-156] Event "1" is too far in the past.

    while executing
"rdi::HistEvent -event $event"
    (procedure "history" line 64)
    invoked from within
"history event $i"
    (procedure "getHistory" line 5)
    invoked from within
"getHistory"
    (procedure "doExit" line 15)
    invoked from within
"doExit"
    ("" arm line 5)
    invoked from within
"switch -exact -- $char {
        \u0001 { ;# ^a
            set CMDLINE_CURSOR 0
        }
        \u0002 { ;# ^b
            if { $CMDLINE_CURSOR > 0..."
    (procedure "handleControls" line 10)
    invoked from within
"handleControls"
    (procedure "TclReadLine::tclline" line 105)
    invoked from within
"TclReadLine::tclline"
