{
  "schema_version": "1.4.0",
  "id": "GHSA-9mrj-rvvj-725q",
  "modified": "2025-07-02T15:30:35Z",
  "published": "2025-07-01T21:32:26Z",
  "aliases": [
    "CVE-2025-45006"
  ],
  "details": "Improper mstatus.SUM bit retention (non-zero) in Open-Source RISC-V Processor commit f517abb violates privileged spec constraints, enabling potential physical memory access attacks.",
  "severity": [
    {
      "type": "CVSS_V3",
      "score": "CVSS:3.1/AV:N/AC:L/PR:N/UI:N/S:U/C:H/I:N/A:H"
    }
  ],
  "affected": [],
  "references": [
    {
      "type": "ADVISORY",
      "url": "https://nvd.nist.gov/vuln/detail/CVE-2025-45006"
    },
    {
      "type": "WEB",
      "url": "https://github.com/chipsalliance/rocket-chip.git"
    },
    {
      "type": "WEB",
      "url": "https://github.com/heyfenny/Vulnerability_disclosure/blob/main/RISCV/Rocket-chip/CVE-2025-45006/details.md"
    },
    {
      "type": "WEB",
      "url": "https://lf-riscv.atlassian.net/wiki/spaces/HOME/pages/16154769/RISC-V+Technical+Specifications#ISA-Specifications"
    }
  ],
  "database_specific": {
    "cwe_ids": [
      "CWE-266"
    ],
    "severity": "CRITICAL",
    "github_reviewed": false,
    "github_reviewed_at": null,
    "nvd_published_at": "2025-07-01T20:15:24Z"
  }
}