--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1671054 paths analyzed, 351 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.238ns.
--------------------------------------------------------------------------------
Slack:                  4.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd14 (FF)
  Destination:          testSM/M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.252ns (Levels of Logic = 10)
  Clock Path Skew:      0.049ns (0.699 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd14 to testSM/M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.DQ       Tcko                  0.430   M_state_q_FSM_FFd14
                                                       testSM/M_state_q_FSM_FFd14
    SLICE_X11Y37.C4      net (fanout=7)        1.062   M_state_q_FSM_FFd14
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B4       net (fanout=2)        1.325   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B        Tilo                  0.259   testSM/M_counter_q[2]
                                                       testSM/Mmux_M_counter_d<0>18_1
    SLICE_X0Y53.B3       net (fanout=12)       1.552   testSM/Mmux_M_counter_d<0>18
    SLICE_X0Y53.CLK      Tas                   0.339   testSM/M_counter_q[17]
                                                       testSM/Mmux_M_counter_d<15>1
                                                       testSM/M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                     15.252ns (3.047ns logic, 12.205ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  4.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd14 (FF)
  Destination:          testSM/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.142ns (Levels of Logic = 10)
  Clock Path Skew:      0.046ns (0.696 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd14 to testSM/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.DQ       Tcko                  0.430   M_state_q_FSM_FFd14
                                                       testSM/M_state_q_FSM_FFd14
    SLICE_X11Y37.C4      net (fanout=7)        1.062   M_state_q_FSM_FFd14
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y50.C5       net (fanout=2)        1.391   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y50.C        Tilo                  0.259   testSM/M_counter_q[9]
                                                       testSM/Mmux_M_counter_d<0>18
    SLICE_X3Y54.C2       net (fanout=14)       1.342   testSM/Mmux_M_counter_d<0>1
    SLICE_X3Y54.CLK      Tas                   0.373   testSM/M_counter_q[25]
                                                       testSM/Mmux_M_counter_d<24>1
                                                       testSM/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                     15.142ns (3.081ns logic, 12.061ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  4.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd14 (FF)
  Destination:          testSM/M_counter_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.142ns (Levels of Logic = 10)
  Clock Path Skew:      0.049ns (0.699 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd14 to testSM/M_counter_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.DQ       Tcko                  0.430   M_state_q_FSM_FFd14
                                                       testSM/M_state_q_FSM_FFd14
    SLICE_X11Y37.C4      net (fanout=7)        1.062   M_state_q_FSM_FFd14
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B4       net (fanout=2)        1.325   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B        Tilo                  0.259   testSM/M_counter_q[2]
                                                       testSM/Mmux_M_counter_d<0>18_1
    SLICE_X0Y53.A4       net (fanout=12)       1.442   testSM/Mmux_M_counter_d<0>18
    SLICE_X0Y53.CLK      Tas                   0.339   testSM/M_counter_q[17]
                                                       testSM/Mmux_M_counter_d<14>1
                                                       testSM/M_counter_q_14
    -------------------------------------------------  ---------------------------
    Total                                     15.142ns (3.047ns logic, 12.095ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  4.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd16 (FF)
  Destination:          testSM/M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.055ns (Levels of Logic = 10)
  Clock Path Skew:      0.057ns (0.699 - 0.642)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd16 to testSM/M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.BMUX    Tshcko                0.535   M_state_q_FSM_FFd19
                                                       testSM/M_state_q_FSM_FFd16
    SLICE_X11Y37.C2      net (fanout=5)        0.760   M_state_q_FSM_FFd16
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B4       net (fanout=2)        1.325   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B        Tilo                  0.259   testSM/M_counter_q[2]
                                                       testSM/Mmux_M_counter_d<0>18_1
    SLICE_X0Y53.B3       net (fanout=12)       1.552   testSM/Mmux_M_counter_d<0>18
    SLICE_X0Y53.CLK      Tas                   0.339   testSM/M_counter_q[17]
                                                       testSM/Mmux_M_counter_d<15>1
                                                       testSM/M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                     15.055ns (3.152ns logic, 11.903ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  5.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd14 (FF)
  Destination:          testSM/M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.976ns (Levels of Logic = 10)
  Clock Path Skew:      0.049ns (0.699 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd14 to testSM/M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.DQ       Tcko                  0.430   M_state_q_FSM_FFd14
                                                       testSM/M_state_q_FSM_FFd14
    SLICE_X11Y37.C4      net (fanout=7)        1.062   M_state_q_FSM_FFd14
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B4       net (fanout=2)        1.325   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B        Tilo                  0.259   testSM/M_counter_q[2]
                                                       testSM/Mmux_M_counter_d<0>18_1
    SLICE_X0Y53.C6       net (fanout=12)       1.276   testSM/Mmux_M_counter_d<0>18
    SLICE_X0Y53.CLK      Tas                   0.339   testSM/M_counter_q[17]
                                                       testSM/Mmux_M_counter_d<16>1
                                                       testSM/M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                     14.976ns (3.047ns logic, 11.929ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  5.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd14 (FF)
  Destination:          testSM/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.976ns (Levels of Logic = 10)
  Clock Path Skew:      0.049ns (0.699 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd14 to testSM/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.DQ       Tcko                  0.430   M_state_q_FSM_FFd14
                                                       testSM/M_state_q_FSM_FFd14
    SLICE_X11Y37.C4      net (fanout=7)        1.062   M_state_q_FSM_FFd14
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B4       net (fanout=2)        1.325   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B        Tilo                  0.259   testSM/M_counter_q[2]
                                                       testSM/Mmux_M_counter_d<0>18_1
    SLICE_X0Y53.D6       net (fanout=12)       1.276   testSM/Mmux_M_counter_d<0>18
    SLICE_X0Y53.CLK      Tas                   0.339   testSM/M_counter_q[17]
                                                       testSM/Mmux_M_counter_d<17>1
                                                       testSM/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                     14.976ns (3.047ns logic, 11.929ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  5.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd14 (FF)
  Destination:          testSM/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.941ns (Levels of Logic = 10)
  Clock Path Skew:      0.049ns (0.699 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd14 to testSM/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.DQ       Tcko                  0.430   M_state_q_FSM_FFd14
                                                       testSM/M_state_q_FSM_FFd14
    SLICE_X11Y37.C4      net (fanout=7)        1.062   M_state_q_FSM_FFd14
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B4       net (fanout=2)        1.325   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B        Tilo                  0.259   testSM/M_counter_q[2]
                                                       testSM/Mmux_M_counter_d<0>18_1
    SLICE_X3Y53.A4       net (fanout=12)       1.207   testSM/Mmux_M_counter_d<0>18
    SLICE_X3Y53.CLK      Tas                   0.373   testSM/M_counter_q[21]
                                                       testSM/Mmux_M_counter_d<18>1
                                                       testSM/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                     14.941ns (3.081ns logic, 11.860ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  5.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd16 (FF)
  Destination:          testSM/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.945ns (Levels of Logic = 10)
  Clock Path Skew:      0.054ns (0.696 - 0.642)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd16 to testSM/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.BMUX    Tshcko                0.535   M_state_q_FSM_FFd19
                                                       testSM/M_state_q_FSM_FFd16
    SLICE_X11Y37.C2      net (fanout=5)        0.760   M_state_q_FSM_FFd16
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y50.C5       net (fanout=2)        1.391   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y50.C        Tilo                  0.259   testSM/M_counter_q[9]
                                                       testSM/Mmux_M_counter_d<0>18
    SLICE_X3Y54.C2       net (fanout=14)       1.342   testSM/Mmux_M_counter_d<0>1
    SLICE_X3Y54.CLK      Tas                   0.373   testSM/M_counter_q[25]
                                                       testSM/Mmux_M_counter_d<24>1
                                                       testSM/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                     14.945ns (3.186ns logic, 11.759ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  5.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd16 (FF)
  Destination:          testSM/M_counter_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.945ns (Levels of Logic = 10)
  Clock Path Skew:      0.057ns (0.699 - 0.642)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd16 to testSM/M_counter_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.BMUX    Tshcko                0.535   M_state_q_FSM_FFd19
                                                       testSM/M_state_q_FSM_FFd16
    SLICE_X11Y37.C2      net (fanout=5)        0.760   M_state_q_FSM_FFd16
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B4       net (fanout=2)        1.325   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B        Tilo                  0.259   testSM/M_counter_q[2]
                                                       testSM/Mmux_M_counter_d<0>18_1
    SLICE_X0Y53.A4       net (fanout=12)       1.442   testSM/Mmux_M_counter_d<0>18
    SLICE_X0Y53.CLK      Tas                   0.339   testSM/M_counter_q[17]
                                                       testSM/Mmux_M_counter_d<14>1
                                                       testSM/M_counter_q_14
    -------------------------------------------------  ---------------------------
    Total                                     14.945ns (3.152ns logic, 11.793ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  5.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd14 (FF)
  Destination:          testSM/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.878ns (Levels of Logic = 10)
  Clock Path Skew:      0.049ns (0.699 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd14 to testSM/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.DQ       Tcko                  0.430   M_state_q_FSM_FFd14
                                                       testSM/M_state_q_FSM_FFd14
    SLICE_X11Y37.C4      net (fanout=7)        1.062   M_state_q_FSM_FFd14
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B4       net (fanout=2)        1.325   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B        Tilo                  0.259   testSM/M_counter_q[2]
                                                       testSM/Mmux_M_counter_d<0>18_1
    SLICE_X3Y53.B5       net (fanout=12)       1.144   testSM/Mmux_M_counter_d<0>18
    SLICE_X3Y53.CLK      Tas                   0.373   testSM/M_counter_q[21]
                                                       testSM/Mmux_M_counter_d<19>1
                                                       testSM/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                     14.878ns (3.081ns logic, 11.797ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  5.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd14 (FF)
  Destination:          testSM/M_counter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.812ns (Levels of Logic = 10)
  Clock Path Skew:      0.055ns (0.705 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd14 to testSM/M_counter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.DQ       Tcko                  0.430   M_state_q_FSM_FFd14
                                                       testSM/M_state_q_FSM_FFd14
    SLICE_X11Y37.C4      net (fanout=7)        1.062   M_state_q_FSM_FFd14
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y50.C5       net (fanout=2)        1.391   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y50.C        Tilo                  0.259   testSM/M_counter_q[9]
                                                       testSM/Mmux_M_counter_d<0>18
    SLICE_X3Y50.B2       net (fanout=14)       1.012   testSM/Mmux_M_counter_d<0>1
    SLICE_X3Y50.CLK      Tas                   0.373   testSM/M_counter_q[6]
                                                       testSM/Mmux_M_counter_d<4>1
                                                       testSM/M_counter_q_4
    -------------------------------------------------  ---------------------------
    Total                                     14.812ns (3.081ns logic, 11.731ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  5.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd14 (FF)
  Destination:          testSM/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.784ns (Levels of Logic = 10)
  Clock Path Skew:      0.049ns (0.699 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd14 to testSM/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.DQ       Tcko                  0.430   M_state_q_FSM_FFd14
                                                       testSM/M_state_q_FSM_FFd14
    SLICE_X11Y37.C4      net (fanout=7)        1.062   M_state_q_FSM_FFd14
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y50.C5       net (fanout=2)        1.391   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y50.C        Tilo                  0.259   testSM/M_counter_q[9]
                                                       testSM/Mmux_M_counter_d<0>18
    SLICE_X3Y53.D3       net (fanout=14)       0.984   testSM/Mmux_M_counter_d<0>1
    SLICE_X3Y53.CLK      Tas                   0.373   testSM/M_counter_q[21]
                                                       testSM/Mmux_M_counter_d<21>1
                                                       testSM/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                     14.784ns (3.081ns logic, 11.703ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  5.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd16 (FF)
  Destination:          testSM/M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.779ns (Levels of Logic = 10)
  Clock Path Skew:      0.057ns (0.699 - 0.642)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd16 to testSM/M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.BMUX    Tshcko                0.535   M_state_q_FSM_FFd19
                                                       testSM/M_state_q_FSM_FFd16
    SLICE_X11Y37.C2      net (fanout=5)        0.760   M_state_q_FSM_FFd16
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B4       net (fanout=2)        1.325   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B        Tilo                  0.259   testSM/M_counter_q[2]
                                                       testSM/Mmux_M_counter_d<0>18_1
    SLICE_X0Y53.C6       net (fanout=12)       1.276   testSM/Mmux_M_counter_d<0>18
    SLICE_X0Y53.CLK      Tas                   0.339   testSM/M_counter_q[17]
                                                       testSM/Mmux_M_counter_d<16>1
                                                       testSM/M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                     14.779ns (3.152ns logic, 11.627ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  5.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd16 (FF)
  Destination:          testSM/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.779ns (Levels of Logic = 10)
  Clock Path Skew:      0.057ns (0.699 - 0.642)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd16 to testSM/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.BMUX    Tshcko                0.535   M_state_q_FSM_FFd19
                                                       testSM/M_state_q_FSM_FFd16
    SLICE_X11Y37.C2      net (fanout=5)        0.760   M_state_q_FSM_FFd16
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B4       net (fanout=2)        1.325   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B        Tilo                  0.259   testSM/M_counter_q[2]
                                                       testSM/Mmux_M_counter_d<0>18_1
    SLICE_X0Y53.D6       net (fanout=12)       1.276   testSM/Mmux_M_counter_d<0>18
    SLICE_X0Y53.CLK      Tas                   0.339   testSM/M_counter_q[17]
                                                       testSM/Mmux_M_counter_d<17>1
                                                       testSM/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                     14.779ns (3.152ns logic, 11.627ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  5.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd14 (FF)
  Destination:          testSM/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.755ns (Levels of Logic = 10)
  Clock Path Skew:      0.046ns (0.696 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd14 to testSM/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.DQ       Tcko                  0.430   M_state_q_FSM_FFd14
                                                       testSM/M_state_q_FSM_FFd14
    SLICE_X11Y37.C4      net (fanout=7)        1.062   M_state_q_FSM_FFd14
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y50.C5       net (fanout=2)        1.391   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y50.C        Tilo                  0.259   testSM/M_counter_q[9]
                                                       testSM/Mmux_M_counter_d<0>18
    SLICE_X3Y54.B6       net (fanout=14)       0.955   testSM/Mmux_M_counter_d<0>1
    SLICE_X3Y54.CLK      Tas                   0.373   testSM/M_counter_q[25]
                                                       testSM/Mmux_M_counter_d<23>1
                                                       testSM/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                     14.755ns (3.081ns logic, 11.674ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  5.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd16 (FF)
  Destination:          testSM/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.744ns (Levels of Logic = 10)
  Clock Path Skew:      0.057ns (0.699 - 0.642)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd16 to testSM/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.BMUX    Tshcko                0.535   M_state_q_FSM_FFd19
                                                       testSM/M_state_q_FSM_FFd16
    SLICE_X11Y37.C2      net (fanout=5)        0.760   M_state_q_FSM_FFd16
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B4       net (fanout=2)        1.325   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B        Tilo                  0.259   testSM/M_counter_q[2]
                                                       testSM/Mmux_M_counter_d<0>18_1
    SLICE_X3Y53.A4       net (fanout=12)       1.207   testSM/Mmux_M_counter_d<0>18
    SLICE_X3Y53.CLK      Tas                   0.373   testSM/M_counter_q[21]
                                                       testSM/Mmux_M_counter_d<18>1
                                                       testSM/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                     14.744ns (3.186ns logic, 11.558ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  5.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd14 (FF)
  Destination:          testSM/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.713ns (Levels of Logic = 10)
  Clock Path Skew:      0.049ns (0.699 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd14 to testSM/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.DQ       Tcko                  0.430   M_state_q_FSM_FFd14
                                                       testSM/M_state_q_FSM_FFd14
    SLICE_X11Y37.C4      net (fanout=7)        1.062   M_state_q_FSM_FFd14
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y50.C5       net (fanout=2)        1.391   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y50.C        Tilo                  0.259   testSM/M_counter_q[9]
                                                       testSM/Mmux_M_counter_d<0>18
    SLICE_X3Y53.C4       net (fanout=14)       0.913   testSM/Mmux_M_counter_d<0>1
    SLICE_X3Y53.CLK      Tas                   0.373   testSM/M_counter_q[21]
                                                       testSM/Mmux_M_counter_d<20>1
                                                       testSM/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                     14.713ns (3.081ns logic, 11.632ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  5.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd14 (FF)
  Destination:          testSM/M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.715ns (Levels of Logic = 10)
  Clock Path Skew:      0.053ns (0.703 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd14 to testSM/M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.DQ       Tcko                  0.430   M_state_q_FSM_FFd14
                                                       testSM/M_state_q_FSM_FFd14
    SLICE_X11Y37.C4      net (fanout=7)        1.062   M_state_q_FSM_FFd14
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B4       net (fanout=2)        1.325   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B        Tilo                  0.259   testSM/M_counter_q[2]
                                                       testSM/Mmux_M_counter_d<0>18_1
    SLICE_X3Y51.A4       net (fanout=12)       0.981   testSM/Mmux_M_counter_d<0>18
    SLICE_X3Y51.CLK      Tas                   0.373   testSM/M_counter_q[13]
                                                       testSM/Mmux_M_counter_d<10>1
                                                       testSM/M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                     14.715ns (3.081ns logic, 11.634ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  5.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd14 (FF)
  Destination:          testSM/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.705ns (Levels of Logic = 10)
  Clock Path Skew:      0.046ns (0.696 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd14 to testSM/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.DQ       Tcko                  0.430   M_state_q_FSM_FFd14
                                                       testSM/M_state_q_FSM_FFd14
    SLICE_X11Y37.C4      net (fanout=7)        1.062   M_state_q_FSM_FFd14
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y50.C5       net (fanout=2)        1.391   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y50.C        Tilo                  0.259   testSM/M_counter_q[9]
                                                       testSM/Mmux_M_counter_d<0>18
    SLICE_X3Y54.A4       net (fanout=14)       0.905   testSM/Mmux_M_counter_d<0>1
    SLICE_X3Y54.CLK      Tas                   0.373   testSM/M_counter_q[25]
                                                       testSM/Mmux_M_counter_d<22>1
                                                       testSM/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                     14.705ns (3.081ns logic, 11.624ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  5.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd16 (FF)
  Destination:          testSM/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.681ns (Levels of Logic = 10)
  Clock Path Skew:      0.057ns (0.699 - 0.642)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd16 to testSM/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.BMUX    Tshcko                0.535   M_state_q_FSM_FFd19
                                                       testSM/M_state_q_FSM_FFd16
    SLICE_X11Y37.C2      net (fanout=5)        0.760   M_state_q_FSM_FFd16
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B4       net (fanout=2)        1.325   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B        Tilo                  0.259   testSM/M_counter_q[2]
                                                       testSM/Mmux_M_counter_d<0>18_1
    SLICE_X3Y53.B5       net (fanout=12)       1.144   testSM/Mmux_M_counter_d<0>18
    SLICE_X3Y53.CLK      Tas                   0.373   testSM/M_counter_q[21]
                                                       testSM/Mmux_M_counter_d<19>1
                                                       testSM/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                     14.681ns (3.186ns logic, 11.495ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  5.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd14 (FF)
  Destination:          testSM/M_counter_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.652ns (Levels of Logic = 10)
  Clock Path Skew:      0.053ns (0.703 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd14 to testSM/M_counter_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.DQ       Tcko                  0.430   M_state_q_FSM_FFd14
                                                       testSM/M_state_q_FSM_FFd14
    SLICE_X11Y37.C4      net (fanout=7)        1.062   M_state_q_FSM_FFd14
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B4       net (fanout=2)        1.325   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B        Tilo                  0.259   testSM/M_counter_q[2]
                                                       testSM/Mmux_M_counter_d<0>18_1
    SLICE_X3Y51.B5       net (fanout=12)       0.918   testSM/Mmux_M_counter_d<0>18
    SLICE_X3Y51.CLK      Tas                   0.373   testSM/M_counter_q[13]
                                                       testSM/Mmux_M_counter_d<11>1
                                                       testSM/M_counter_q_11
    -------------------------------------------------  ---------------------------
    Total                                     14.652ns (3.081ns logic, 11.571ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  5.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd14 (FF)
  Destination:          testSM/M_counter_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.651ns (Levels of Logic = 10)
  Clock Path Skew:      0.053ns (0.703 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd14 to testSM/M_counter_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.DQ       Tcko                  0.430   M_state_q_FSM_FFd14
                                                       testSM/M_state_q_FSM_FFd14
    SLICE_X11Y37.C4      net (fanout=7)        1.062   M_state_q_FSM_FFd14
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B4       net (fanout=2)        1.325   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B        Tilo                  0.259   testSM/M_counter_q[2]
                                                       testSM/Mmux_M_counter_d<0>18_1
    SLICE_X3Y51.D5       net (fanout=12)       0.917   testSM/Mmux_M_counter_d<0>18
    SLICE_X3Y51.CLK      Tas                   0.373   testSM/M_counter_q[13]
                                                       testSM/Mmux_M_counter_d<13>1
                                                       testSM/M_counter_q_13
    -------------------------------------------------  ---------------------------
    Total                                     14.651ns (3.081ns logic, 11.570ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  5.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd14 (FF)
  Destination:          testSM/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.641ns (Levels of Logic = 10)
  Clock Path Skew:      0.046ns (0.696 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd14 to testSM/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.DQ       Tcko                  0.430   M_state_q_FSM_FFd14
                                                       testSM/M_state_q_FSM_FFd14
    SLICE_X11Y37.C4      net (fanout=7)        1.062   M_state_q_FSM_FFd14
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y50.C5       net (fanout=2)        1.391   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y50.C        Tilo                  0.259   testSM/M_counter_q[9]
                                                       testSM/Mmux_M_counter_d<0>18
    SLICE_X3Y54.D5       net (fanout=14)       0.841   testSM/Mmux_M_counter_d<0>1
    SLICE_X3Y54.CLK      Tas                   0.373   testSM/M_counter_q[25]
                                                       testSM/Mmux_M_counter_d<25>1
                                                       testSM/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                     14.641ns (3.081ns logic, 11.560ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  5.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd14 (FF)
  Destination:          testSM/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.628ns (Levels of Logic = 10)
  Clock Path Skew:      0.055ns (0.705 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd14 to testSM/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.DQ       Tcko                  0.430   M_state_q_FSM_FFd14
                                                       testSM/M_state_q_FSM_FFd14
    SLICE_X11Y37.C4      net (fanout=7)        1.062   M_state_q_FSM_FFd14
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y50.C5       net (fanout=2)        1.391   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y50.C        Tilo                  0.259   testSM/M_counter_q[9]
                                                       testSM/Mmux_M_counter_d<0>18
    SLICE_X3Y50.A3       net (fanout=14)       0.828   testSM/Mmux_M_counter_d<0>1
    SLICE_X3Y50.CLK      Tas                   0.373   testSM/M_counter_q[6]
                                                       testSM/Mmux_M_counter_d<3>1
                                                       testSM/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     14.628ns (3.081ns logic, 11.547ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  5.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd14 (FF)
  Destination:          testSM/M_counter_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.618ns (Levels of Logic = 10)
  Clock Path Skew:      0.053ns (0.703 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd14 to testSM/M_counter_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.DQ       Tcko                  0.430   M_state_q_FSM_FFd14
                                                       testSM/M_state_q_FSM_FFd14
    SLICE_X11Y37.C4      net (fanout=7)        1.062   M_state_q_FSM_FFd14
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B4       net (fanout=2)        1.325   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B        Tilo                  0.259   testSM/M_counter_q[2]
                                                       testSM/Mmux_M_counter_d<0>18_1
    SLICE_X3Y51.C5       net (fanout=12)       0.884   testSM/Mmux_M_counter_d<0>18
    SLICE_X3Y51.CLK      Tas                   0.373   testSM/M_counter_q[13]
                                                       testSM/Mmux_M_counter_d<12>1
                                                       testSM/M_counter_q_12
    -------------------------------------------------  ---------------------------
    Total                                     14.618ns (3.081ns logic, 11.537ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  5.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd16 (FF)
  Destination:          testSM/M_counter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.615ns (Levels of Logic = 10)
  Clock Path Skew:      0.063ns (0.705 - 0.642)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd16 to testSM/M_counter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.BMUX    Tshcko                0.535   M_state_q_FSM_FFd19
                                                       testSM/M_state_q_FSM_FFd16
    SLICE_X11Y37.C2      net (fanout=5)        0.760   M_state_q_FSM_FFd16
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y50.C5       net (fanout=2)        1.391   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y50.C        Tilo                  0.259   testSM/M_counter_q[9]
                                                       testSM/Mmux_M_counter_d<0>18
    SLICE_X3Y50.B2       net (fanout=14)       1.012   testSM/Mmux_M_counter_d<0>1
    SLICE_X3Y50.CLK      Tas                   0.373   testSM/M_counter_q[6]
                                                       testSM/Mmux_M_counter_d<4>1
                                                       testSM/M_counter_q_4
    -------------------------------------------------  ---------------------------
    Total                                     14.615ns (3.186ns logic, 11.429ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  5.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd16 (FF)
  Destination:          testSM/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.587ns (Levels of Logic = 10)
  Clock Path Skew:      0.057ns (0.699 - 0.642)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd16 to testSM/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.BMUX    Tshcko                0.535   M_state_q_FSM_FFd19
                                                       testSM/M_state_q_FSM_FFd16
    SLICE_X11Y37.C2      net (fanout=5)        0.760   M_state_q_FSM_FFd16
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y50.C5       net (fanout=2)        1.391   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y50.C        Tilo                  0.259   testSM/M_counter_q[9]
                                                       testSM/Mmux_M_counter_d<0>18
    SLICE_X3Y53.D3       net (fanout=14)       0.984   testSM/Mmux_M_counter_d<0>1
    SLICE_X3Y53.CLK      Tas                   0.373   testSM/M_counter_q[21]
                                                       testSM/Mmux_M_counter_d<21>1
                                                       testSM/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                     14.587ns (3.186ns logic, 11.401ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  5.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd18_1 (FF)
  Destination:          testSM/M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.578ns (Levels of Logic = 10)
  Clock Path Skew:      0.057ns (0.699 - 0.642)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd18_1 to testSM/M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.AQ      Tcko                  0.430   testSM/M_state_q_FSM_FFd18_2
                                                       testSM/M_state_q_FSM_FFd18_1
    SLICE_X11Y37.C5      net (fanout=1)        0.388   testSM/M_state_q_FSM_FFd18_1
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B4       net (fanout=2)        1.325   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B        Tilo                  0.259   testSM/M_counter_q[2]
                                                       testSM/Mmux_M_counter_d<0>18_1
    SLICE_X0Y53.B3       net (fanout=12)       1.552   testSM/Mmux_M_counter_d<0>18
    SLICE_X0Y53.CLK      Tas                   0.339   testSM/M_counter_q[17]
                                                       testSM/Mmux_M_counter_d<15>1
                                                       testSM/M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.578ns (3.047ns logic, 11.531ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  5.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd14 (FF)
  Destination:          testSM/M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.568ns (Levels of Logic = 10)
  Clock Path Skew:      0.049ns (0.699 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd14 to testSM/M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.DQ       Tcko                  0.430   M_state_q_FSM_FFd14
                                                       testSM/M_state_q_FSM_FFd14
    SLICE_X11Y37.C4      net (fanout=7)        1.062   M_state_q_FSM_FFd14
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X8Y35.D4       net (fanout=6)        1.630   M_state_q__n0189<17>1
    SLICE_X8Y35.D        Tilo                  0.254   Mmux_result55
                                                       Mmux_result56
    SLICE_X9Y40.C3       net (fanout=1)        0.990   Mmux_result55
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B4       net (fanout=2)        1.325   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y49.B        Tilo                  0.259   testSM/M_counter_q[2]
                                                       testSM/Mmux_M_counter_d<0>18_1
    SLICE_X0Y53.B3       net (fanout=12)       1.552   testSM/Mmux_M_counter_d<0>18
    SLICE_X0Y53.CLK      Tas                   0.339   testSM/M_counter_q[17]
                                                       testSM/Mmux_M_counter_d<15>1
                                                       testSM/M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.568ns (3.042ns logic, 11.526ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  5.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd16 (FF)
  Destination:          testSM/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.558ns (Levels of Logic = 10)
  Clock Path Skew:      0.054ns (0.696 - 0.642)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd16 to testSM/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.BMUX    Tshcko                0.535   M_state_q_FSM_FFd19
                                                       testSM/M_state_q_FSM_FFd16
    SLICE_X11Y37.C2      net (fanout=5)        0.760   M_state_q_FSM_FFd16
    SLICE_X11Y37.C       Tilo                  0.259   testSM/M_state_q_FSM_FFd15_2
                                                       testSM/M_state_q__n0189<13>111
    SLICE_X9Y39.D3       net (fanout=8)        0.881   M_state_q__n0189<13>11
    SLICE_X9Y39.D        Tilo                  0.259   M_state_q__n0189<17>1
                                                       testSM/M_state_q__n0189<17>1_1
    SLICE_X9Y37.D3       net (fanout=6)        1.780   M_state_q__n0189<17>1
    SLICE_X9Y37.D        Tilo                  0.259   Mmux_result51
                                                       Mmux_result52
    SLICE_X9Y40.C1       net (fanout=1)        1.519   Mmux_result51
    SLICE_X9Y40.C        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57_SW0
    SLICE_X9Y40.B4       net (fanout=1)        0.352   N28
    SLICE_X9Y40.B        Tilo                  0.259   Mmux_result71
                                                       Mmux_result57
    SLICE_X10Y43.D4      net (fanout=2)        0.739   Mmux_result56
    SLICE_X10Y43.D       Tilo                  0.235   result[3]
                                                       Mmux_result510
    SLICE_X10Y41.D2      net (fanout=12)       1.876   result[3]
    SLICE_X10Y41.D       Tilo                  0.235   testSM/result[7]_GND_3_o_equal_58_o
                                                       testSM/result[7]_GND_3_o_equal_58_o<7>1
    SLICE_X8Y41.D2       net (fanout=5)        1.119   testSM/result[7]_GND_3_o_equal_58_o
    SLICE_X8Y41.D        Tilo                  0.254   testSM/Mmux_M_counter_d<0>12
                                                       testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y50.C5       net (fanout=2)        1.391   testSM/Mmux_M_counter_d<0>12
    SLICE_X5Y50.C        Tilo                  0.259   testSM/M_counter_q[9]
                                                       testSM/Mmux_M_counter_d<0>18
    SLICE_X3Y54.B6       net (fanout=14)       0.955   testSM/Mmux_M_counter_d<0>1
    SLICE_X3Y54.CLK      Tas                   0.373   testSM/M_counter_q[25]
                                                       testSM/Mmux_M_counter_d<23>1
                                                       testSM/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                     14.558ns (3.186ns logic, 11.372ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testSM/M_counter_q[17]/CLK
  Logical resource: testSM/M_counter_q_14/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testSM/M_counter_q[17]/CLK
  Logical resource: testSM/M_counter_q_15/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testSM/M_counter_q[17]/CLK
  Logical resource: testSM/M_counter_q_16/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testSM/M_counter_q[17]/CLK
  Logical resource: testSM/M_counter_q_17/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: testSM/M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: testSM/M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: testSM/M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: M_state_q_FSM_FFd19/SR
  Logical resource: testSM/M_state_q_FSM_FFd16/SR
  Location pin: SLICE_X10Y38.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorCounter_q[3]/CLK
  Logical resource: M_errorCounter_q_0/CK
  Location pin: SLICE_X14Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorCounter_q[3]/CLK
  Logical resource: M_errorCounter_q_1/CK
  Location pin: SLICE_X14Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorCounter_q[3]/CLK
  Logical resource: M_errorCounter_q_2/CK
  Location pin: SLICE_X14Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorCounter_q[3]/CLK
  Logical resource: M_errorCounter_q_3/CK
  Location pin: SLICE_X14Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorCounter_q[7]/CLK
  Logical resource: M_errorCounter_q_4/CK
  Location pin: SLICE_X14Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorCounter_q[7]/CLK
  Logical resource: M_errorCounter_q_5/CK
  Location pin: SLICE_X14Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorCounter_q[7]/CLK
  Logical resource: M_errorCounter_q_6/CK
  Location pin: SLICE_X14Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorCounter_q[7]/CLK
  Logical resource: M_errorCounter_q_7/CK
  Location pin: SLICE_X14Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorCounter_q[11]/CLK
  Logical resource: M_errorCounter_q_8/CK
  Location pin: SLICE_X14Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorCounter_q[11]/CLK
  Logical resource: M_errorCounter_q_9/CK
  Location pin: SLICE_X14Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorCounter_q[11]/CLK
  Logical resource: M_errorCounter_q_10/CK
  Location pin: SLICE_X14Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorCounter_q[11]/CLK
  Logical resource: M_errorCounter_q_11/CK
  Location pin: SLICE_X14Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorCounter_q[15]/CLK
  Logical resource: M_errorCounter_q_12/CK
  Location pin: SLICE_X14Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorCounter_q[15]/CLK
  Logical resource: M_errorCounter_q_13/CK
  Location pin: SLICE_X14Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorCounter_q[15]/CLK
  Logical resource: M_errorCounter_q_14/CK
  Location pin: SLICE_X14Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorCounter_q[15]/CLK
  Logical resource: M_errorCounter_q_15/CK
  Location pin: SLICE_X14Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorCounter_q[19]/CLK
  Logical resource: M_errorCounter_q_16/CK
  Location pin: SLICE_X14Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorCounter_q[19]/CLK
  Logical resource: M_errorCounter_q_17/CK
  Location pin: SLICE_X14Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorCounter_q[19]/CLK
  Logical resource: M_errorCounter_q_18/CK
  Location pin: SLICE_X14Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorCounter_q[19]/CLK
  Logical resource: M_errorCounter_q_19/CK
  Location pin: SLICE_X14Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorCounter_q[23]/CLK
  Logical resource: M_errorCounter_q_20/CK
  Location pin: SLICE_X14Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   15.238|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1671054 paths, 0 nets, and 1171 connections

Design statistics:
   Minimum period:  15.238ns{1}   (Maximum frequency:  65.625MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 16 15:50:26 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



