#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026a5ea8bc50 .scope module, "Traffic_Light_Controller_tb" "Traffic_Light_Controller_tb" 2 4;
 .timescale -9 -12;
v0000026a5eb440f0_0 .var "clk", 0 0;
v0000026a5eb44190_0 .net "light_M1", 2 0, v0000026a5eb55900_0;  1 drivers
v0000026a5eb44230_0 .net "light_M2", 2 0, v0000026a5eb43dd0_0;  1 drivers
v0000026a5eb44ae0_0 .net "light_MT", 2 0, v0000026a5eb43e70_0;  1 drivers
v0000026a5eb44b80_0 .net "light_S", 2 0, v0000026a5eb43f10_0;  1 drivers
v0000026a5eb44c20_0 .var "reset", 0 0;
S_0000026a5eb55530 .scope module, "dut" "Traffic_Light_Controller" 2 13, 3 4 0, S_0000026a5ea8bc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 3 "light_M1";
    .port_info 3 /OUTPUT 3 "light_M2";
    .port_info 4 /OUTPUT 3 "light_MT";
    .port_info 5 /OUTPUT 3 "light_S";
P_0000026a5eb556c0 .param/l "S1" 0 3 15, C4<000>;
P_0000026a5eb556f8 .param/l "S2" 0 3 16, C4<001>;
P_0000026a5eb55730 .param/l "S3" 0 3 17, C4<010>;
P_0000026a5eb55768 .param/l "S4" 0 3 18, C4<011>;
P_0000026a5eb557a0 .param/l "S5" 0 3 19, C4<100>;
P_0000026a5eb557d8 .param/l "S6" 0 3 20, C4<101>;
P_0000026a5eb55810 .param/l "sec2" 0 3 26, +C4<00000000000000000000000000000010>;
P_0000026a5eb55848 .param/l "sec3" 0 3 27, +C4<00000000000000000000000000000011>;
P_0000026a5eb55880 .param/l "sec5" 0 3 28, +C4<00000000000000000000000000000101>;
P_0000026a5eb558b8 .param/l "sec7" 0 3 29, +C4<00000000000000000000000000000111>;
v0000026a5ea86950_0 .net "clk", 0 0, v0000026a5eb440f0_0;  1 drivers
v0000026a5ea866a0_0 .var "count", 3 0;
v0000026a5eb55900_0 .var "light_M1", 2 0;
v0000026a5eb43dd0_0 .var "light_M2", 2 0;
v0000026a5eb43e70_0 .var "light_MT", 2 0;
v0000026a5eb43f10_0 .var "light_S", 2 0;
v0000026a5eb43fb0_0 .var "ps", 2 0;
v0000026a5eb44050_0 .net "reset", 0 0, v0000026a5eb44c20_0;  1 drivers
E_0000026a5eb372f0 .event anyedge, v0000026a5eb43fb0_0;
E_0000026a5eb378f0 .event posedge, v0000026a5eb44050_0, v0000026a5ea86950_0;
    .scope S_0000026a5eb55530;
T_0 ;
    %wait E_0000026a5eb378f0;
    %load/vec4 v0000026a5eb44050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026a5eb43fb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026a5ea866a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026a5eb43fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026a5eb43fb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026a5ea866a0_0, 0;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0000026a5ea866a0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_0.10, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026a5eb43fb0_0, 0;
    %load/vec4 v0000026a5ea866a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000026a5ea866a0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000026a5eb43fb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026a5ea866a0_0, 0;
T_0.11 ;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0000026a5ea866a0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_0.12, 5;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000026a5eb43fb0_0, 0;
    %load/vec4 v0000026a5ea866a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000026a5ea866a0_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000026a5eb43fb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026a5ea866a0_0, 0;
T_0.13 ;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0000026a5ea866a0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %jmp/0xz  T_0.14, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000026a5eb43fb0_0, 0;
    %load/vec4 v0000026a5ea866a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000026a5ea866a0_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000026a5eb43fb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026a5ea866a0_0, 0;
T_0.15 ;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0000026a5ea866a0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_0.16, 5;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000026a5eb43fb0_0, 0;
    %load/vec4 v0000026a5ea866a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000026a5ea866a0_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026a5eb43fb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026a5ea866a0_0, 0;
T_0.17 ;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0000026a5ea866a0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_0.18, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026a5eb43fb0_0, 0;
    %load/vec4 v0000026a5ea866a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000026a5ea866a0_0, 0;
    %jmp T_0.19;
T_0.18 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000026a5eb43fb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026a5ea866a0_0, 0;
T_0.19 ;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0000026a5ea866a0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_0.20, 5;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000026a5eb43fb0_0, 0;
    %load/vec4 v0000026a5ea866a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000026a5ea866a0_0, 0;
    %jmp T_0.21;
T_0.20 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026a5eb43fb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026a5ea866a0_0, 0;
T_0.21 ;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %vpi_call 3 111 "$display", "State = %b, Count = %b", v0000026a5eb43fb0_0, v0000026a5ea866a0_0 {0 0 0};
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026a5eb55530;
T_1 ;
    %wait E_0000026a5eb372f0;
    %load/vec4 v0000026a5eb43fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026a5eb55900_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026a5eb43dd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026a5eb43e70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026a5eb43f10_0, 0;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000026a5eb55900_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000026a5eb43dd0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026a5eb43e70_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026a5eb43f10_0, 0;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000026a5eb55900_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000026a5eb43dd0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026a5eb43e70_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026a5eb43f10_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000026a5eb55900_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026a5eb43dd0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000026a5eb43e70_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026a5eb43f10_0, 0;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000026a5eb55900_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026a5eb43dd0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000026a5eb43e70_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026a5eb43f10_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026a5eb55900_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026a5eb43dd0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026a5eb43e70_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000026a5eb43f10_0, 0;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026a5eb55900_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026a5eb43dd0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026a5eb43e70_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000026a5eb43f10_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000026a5ea8bc50;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026a5eb440f0_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v0000026a5eb440f0_0;
    %inv;
    %store/vec4 v0000026a5eb440f0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000026a5ea8bc50;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026a5eb44c20_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026a5eb44c20_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026a5eb44c20_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000026a5ea8bc50;
T_4 ;
    %vpi_call 2 31 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026a5ea8bc50 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Traffic_Light_Controller_tb.v";
    "./Traffic_Light_Controller.v";
