

================================================================
== Vitis HLS Report for 'decision_function_113'
================================================================
* Date:           Tue Mar 11 16:16:43 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_12_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_5_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_5_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_0_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_0_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_15_val_read, i18 832" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86_1782 = icmp_slt  i18 %x_0_val_read, i18 901" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_1782' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_1783 = icmp_slt  i18 %x_11_val_read, i18 1189" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_1783' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_1784 = icmp_slt  i18 %x_1_val_read, i18 261853" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1784' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_1785 = icmp_slt  i18 %x_1_val_read, i18 261339" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1785' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_1786 = icmp_slt  i18 %x_15_val_read, i18 2579" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1786' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_1787 = icmp_slt  i18 %x_5_val_read, i18 261595" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1787' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_1788 = icmp_slt  i18 %x_6_val_read, i18 173" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1788' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_1789 = icmp_slt  i18 %x_0_val_read, i18 696" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1789' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_1790 = icmp_slt  i18 %x_12_val_read, i18 702" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1790' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_1791 = icmp_slt  i18 %x_14_val_read, i18 194" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1791' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_1792 = icmp_slt  i18 %x_0_val_read, i18 260060" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1792' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_1793 = icmp_slt  i18 %x_9_val_read, i18 1638" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1793' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1794 = icmp_slt  i18 %x_5_val_read, i18 261578" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1794' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_1795 = icmp_slt  i18 %x_1_val_read, i18 262125" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1795' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_1796 = icmp_slt  i18 %x_15_val_read, i18 260992" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1796' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1797 = icmp_slt  i18 %x_9_val_read, i18 820" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1797' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1798 = icmp_slt  i18 %x_15_val_read, i18 261464" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1798' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1799 = icmp_slt  i18 %x_11_val_read, i18 2318" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1799' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1800 = icmp_slt  i18 %x_11_val_read, i18 1727" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1800' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1801 = icmp_slt  i18 %x_15_val_read, i18 260519" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1801' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1802 = icmp_slt  i18 %x_15_val_read, i18 260803" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1802' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1803 = icmp_slt  i18 %x_3_val_read, i18 261913" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1803' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_1804 = icmp_slt  i18 %x_1_val_read, i18 1011" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1804' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_1805 = icmp_slt  i18 %x_6_val_read, i18 4036" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1805' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_1806 = icmp_slt  i18 %x_5_val_read, i18 261775" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1806' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_1807 = icmp_slt  i18 %x_5_val_read, i18 261577" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1807' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_1808 = icmp_slt  i18 %x_5_val_read, i18 206" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1808' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_1809 = icmp_slt  i18 %x_1_val_read, i18 787" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1809' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 49 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.97ns)   --->   "%xor_ln104_846 = xor i1 %icmp_ln86_1783, i1 1" [firmware/BDT.h:104]   --->   Operation 50 'xor' 'xor_ln104_846' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 51 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1782, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 51 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns)   --->   "%and_ln102_1986 = and i1 %icmp_ln86_1783, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 52 'and' 'and_ln102_1986' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns)   --->   "%and_ln104_324 = and i1 %xor_ln104_846, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 53 'and' 'and_ln104_324' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns)   --->   "%and_ln102_1987 = and i1 %icmp_ln86_1784, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 54 'and' 'and_ln102_1987' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_327)   --->   "%xor_ln104_849 = xor i1 %icmp_ln86_1786, i1 1" [firmware/BDT.h:104]   --->   Operation 55 'xor' 'xor_ln104_849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_327 = and i1 %and_ln102_1986, i1 %xor_ln104_849" [firmware/BDT.h:104]   --->   Operation 56 'and' 'and_ln104_327' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns)   --->   "%and_ln102_1990 = and i1 %icmp_ln86_1787, i1 %and_ln104_324" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_1990' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_328)   --->   "%xor_ln104_850 = xor i1 %icmp_ln86_1787, i1 1" [firmware/BDT.h:104]   --->   Operation 58 'xor' 'xor_ln104_850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_328 = and i1 %and_ln104_324, i1 %xor_ln104_850" [firmware/BDT.h:104]   --->   Operation 59 'and' 'and_ln104_328' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns)   --->   "%and_ln102_1991 = and i1 %icmp_ln86_1788, i1 %and_ln102_1987" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_1991' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_856 = xor i1 %icmp_ln86_1793, i1 1" [firmware/BDT.h:104]   --->   Operation 61 'xor' 'xor_ln104_856' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln104_329 = and i1 %and_ln104_327, i1 %xor_ln104_856" [firmware/BDT.h:104]   --->   Operation 62 'and' 'and_ln104_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.97ns)   --->   "%and_ln102_1997 = and i1 %icmp_ln86_1794, i1 %and_ln102_1990" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_1997' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_857 = xor i1 %icmp_ln86_1794, i1 1" [firmware/BDT.h:104]   --->   Operation 64 'xor' 'xor_ln104_857' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln104_330 = and i1 %and_ln102_1990, i1 %xor_ln104_857" [firmware/BDT.h:104]   --->   Operation 65 'and' 'and_ln104_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln104_329, i1 %and_ln104_330" [firmware/BDT.h:117]   --->   Operation 66 'or' 'or_ln117' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.96>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_845 = xor i1 %icmp_ln86_1782, i1 1" [firmware/BDT.h:104]   --->   Operation 67 'xor' 'xor_ln104_845' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_845" [firmware/BDT.h:104]   --->   Operation 68 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_325)   --->   "%xor_ln104_847 = xor i1 %icmp_ln86_1784, i1 1" [firmware/BDT.h:104]   --->   Operation 69 'xor' 'xor_ln104_847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_325 = and i1 %and_ln102, i1 %xor_ln104_847" [firmware/BDT.h:104]   --->   Operation 70 'and' 'and_ln104_325' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.97ns)   --->   "%and_ln102_1988 = and i1 %icmp_ln86_1785, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_1988' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_326)   --->   "%xor_ln104_848 = xor i1 %icmp_ln86_1785, i1 1" [firmware/BDT.h:104]   --->   Operation 72 'xor' 'xor_ln104_848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_326 = and i1 %and_ln104, i1 %xor_ln104_848" [firmware/BDT.h:104]   --->   Operation 73 'and' 'and_ln104_326' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.97ns)   --->   "%and_ln102_1989 = and i1 %icmp_ln86_1786, i1 %and_ln102_1986" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_1989' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1735)   --->   "%xor_ln104_851 = xor i1 %icmp_ln86_1788, i1 1" [firmware/BDT.h:104]   --->   Operation 75 'xor' 'xor_ln104_851' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.97ns)   --->   "%and_ln102_1992 = and i1 %icmp_ln86_1789, i1 %and_ln104_325" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_1992' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.97ns)   --->   "%and_ln102_1996 = and i1 %icmp_ln86_1793, i1 %and_ln104_327" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_1996' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1733)   --->   "%and_ln102_1999 = and i1 %icmp_ln86_1796, i1 %and_ln102_1991" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_1999' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1735)   --->   "%and_ln102_2000 = and i1 %icmp_ln86_1797, i1 %xor_ln104_851" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_2000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1735)   --->   "%and_ln102_2001 = and i1 %and_ln102_2000, i1 %and_ln102_1987" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_2001' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117_1568 = or i1 %icmp_ln86, i1 %xor_ln104_846" [firmware/BDT.h:117]   --->   Operation 81 'or' 'or_ln117_1568' <Predicate = (or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117_1569 = or i1 %icmp_ln86_1786, i1 %or_ln117_1568" [firmware/BDT.h:117]   --->   Operation 82 'or' 'or_ln117_1569' <Predicate = (or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117_1570 = or i1 %icmp_ln86_1793, i1 %or_ln117_1569" [firmware/BDT.h:117]   --->   Operation 83 'or' 'or_ln117_1570' <Predicate = (or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%zext_ln117 = zext i1 %or_ln117_1570" [firmware/BDT.h:117]   --->   Operation 84 'zext' 'zext_ln117' <Predicate = (or_ln117)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1733)   --->   "%or_ln117_1571 = or i1 %or_ln117, i1 %and_ln102_1999" [firmware/BDT.h:117]   --->   Operation 85 'or' 'or_ln117_1571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 86 'select' 'select_ln117' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.97ns)   --->   "%or_ln117_1572 = or i1 %or_ln117, i1 %and_ln102_1991" [firmware/BDT.h:117]   --->   Operation 87 'or' 'or_ln117_1572' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1733)   --->   "%select_ln117_1732 = select i1 %or_ln117_1571, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 88 'select' 'select_ln117_1732' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1733)   --->   "%zext_ln117_184 = zext i2 %select_ln117_1732" [firmware/BDT.h:117]   --->   Operation 89 'zext' 'zext_ln117_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1735)   --->   "%or_ln117_1573 = or i1 %or_ln117_1572, i1 %and_ln102_2001" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117_1573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1733 = select i1 %or_ln117_1572, i3 %zext_ln117_184, i3 4" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_1733' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.97ns)   --->   "%or_ln117_1574 = or i1 %or_ln117, i1 %and_ln102_1987" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_1574' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1735)   --->   "%select_ln117_1734 = select i1 %or_ln117_1573, i3 %select_ln117_1733, i3 5" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117_1734' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1735 = select i1 %or_ln117_1574, i3 %select_ln117_1734, i3 6" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_1735' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.97ns)   --->   "%or_ln117_1576 = or i1 %or_ln117_1574, i1 %and_ln102_1992" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_1576' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.97ns)   --->   "%or_ln117_1578 = or i1 %or_ln117, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_1578' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.97ns)   --->   "%or_ln117_1586 = or i1 %or_ln117, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_1586' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1739)   --->   "%xor_ln104_852 = xor i1 %icmp_ln86_1789, i1 1" [firmware/BDT.h:104]   --->   Operation 98 'xor' 'xor_ln104_852' <Predicate = (or_ln117_1578 & or_ln117_1586)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.97ns)   --->   "%and_ln102_1993 = and i1 %icmp_ln86_1790, i1 %and_ln102_1988" [firmware/BDT.h:102]   --->   Operation 99 'and' 'and_ln102_1993' <Predicate = (or_ln117_1586)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.97ns)   --->   "%and_ln102_1994 = and i1 %icmp_ln86_1791, i1 %and_ln104_326" [firmware/BDT.h:102]   --->   Operation 100 'and' 'and_ln102_1994' <Predicate = (or_ln117_1586)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1737)   --->   "%and_ln102_2002 = and i1 %icmp_ln86_1798, i1 %and_ln102_1992" [firmware/BDT.h:102]   --->   Operation 101 'and' 'and_ln102_2002' <Predicate = (or_ln117_1576 & or_ln117_1578 & or_ln117_1586)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1739)   --->   "%and_ln102_2003 = and i1 %icmp_ln86_1799, i1 %xor_ln104_852" [firmware/BDT.h:102]   --->   Operation 102 'and' 'and_ln102_2003' <Predicate = (or_ln117_1578 & or_ln117_1586)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1739)   --->   "%and_ln102_2004 = and i1 %and_ln102_2003, i1 %and_ln104_325" [firmware/BDT.h:102]   --->   Operation 103 'and' 'and_ln102_2004' <Predicate = (or_ln117_1578 & or_ln117_1586)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1741)   --->   "%and_ln102_2005 = and i1 %icmp_ln86_1800, i1 %and_ln102_1993" [firmware/BDT.h:102]   --->   Operation 104 'and' 'and_ln102_2005' <Predicate = (or_ln117_1586)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1737)   --->   "%or_ln117_1575 = or i1 %or_ln117_1574, i1 %and_ln102_2002" [firmware/BDT.h:117]   --->   Operation 105 'or' 'or_ln117_1575' <Predicate = (or_ln117_1576 & or_ln117_1578 & or_ln117_1586)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1737)   --->   "%select_ln117_1736 = select i1 %or_ln117_1575, i3 %select_ln117_1735, i3 7" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_1736' <Predicate = (or_ln117_1576 & or_ln117_1578 & or_ln117_1586)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1737)   --->   "%zext_ln117_185 = zext i3 %select_ln117_1736" [firmware/BDT.h:117]   --->   Operation 107 'zext' 'zext_ln117_185' <Predicate = (or_ln117_1576 & or_ln117_1578 & or_ln117_1586)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1739)   --->   "%or_ln117_1577 = or i1 %or_ln117_1576, i1 %and_ln102_2004" [firmware/BDT.h:117]   --->   Operation 108 'or' 'or_ln117_1577' <Predicate = (or_ln117_1578 & or_ln117_1586)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1737 = select i1 %or_ln117_1576, i4 %zext_ln117_185, i4 8" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_1737' <Predicate = (or_ln117_1578 & or_ln117_1586)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1739)   --->   "%select_ln117_1738 = select i1 %or_ln117_1577, i4 %select_ln117_1737, i4 9" [firmware/BDT.h:117]   --->   Operation 110 'select' 'select_ln117_1738' <Predicate = (or_ln117_1578 & or_ln117_1586)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1741)   --->   "%or_ln117_1579 = or i1 %or_ln117_1578, i1 %and_ln102_2005" [firmware/BDT.h:117]   --->   Operation 111 'or' 'or_ln117_1579' <Predicate = (or_ln117_1586)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1739 = select i1 %or_ln117_1578, i4 %select_ln117_1738, i4 10" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_1739' <Predicate = (or_ln117_1586)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.97ns)   --->   "%or_ln117_1580 = or i1 %or_ln117_1578, i1 %and_ln102_1993" [firmware/BDT.h:117]   --->   Operation 113 'or' 'or_ln117_1580' <Predicate = (or_ln117_1586)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1741)   --->   "%select_ln117_1740 = select i1 %or_ln117_1579, i4 %select_ln117_1739, i4 11" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_1740' <Predicate = (or_ln117_1586)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1741 = select i1 %or_ln117_1580, i4 %select_ln117_1740, i4 12" [firmware/BDT.h:117]   --->   Operation 115 'select' 'select_ln117_1741' <Predicate = (or_ln117_1586)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.97ns)   --->   "%or_ln117_1582 = or i1 %or_ln117_1578, i1 %and_ln102_1988" [firmware/BDT.h:117]   --->   Operation 116 'or' 'or_ln117_1582' <Predicate = (or_ln117_1586)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1743)   --->   "%xor_ln104_853 = xor i1 %icmp_ln86_1790, i1 1" [firmware/BDT.h:104]   --->   Operation 117 'xor' 'xor_ln104_853' <Predicate = (or_ln117_1582 & or_ln117_1586)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1747)   --->   "%xor_ln104_854 = xor i1 %icmp_ln86_1791, i1 1" [firmware/BDT.h:104]   --->   Operation 118 'xor' 'xor_ln104_854' <Predicate = (or_ln117_1586)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.97ns)   --->   "%and_ln102_1995 = and i1 %icmp_ln86_1792, i1 %and_ln102_1989" [firmware/BDT.h:102]   --->   Operation 119 'and' 'and_ln102_1995' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1743)   --->   "%and_ln102_2006 = and i1 %icmp_ln86_1801, i1 %xor_ln104_853" [firmware/BDT.h:102]   --->   Operation 120 'and' 'and_ln102_2006' <Predicate = (or_ln117_1582 & or_ln117_1586)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1743)   --->   "%and_ln102_2007 = and i1 %and_ln102_2006, i1 %and_ln102_1988" [firmware/BDT.h:102]   --->   Operation 121 'and' 'and_ln102_2007' <Predicate = (or_ln117_1582 & or_ln117_1586)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1745)   --->   "%and_ln102_2008 = and i1 %icmp_ln86_1802, i1 %and_ln102_1994" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_2008' <Predicate = (or_ln117_1586)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1747)   --->   "%and_ln102_2009 = and i1 %icmp_ln86_1803, i1 %xor_ln104_854" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_2009' <Predicate = (or_ln117_1586)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1747)   --->   "%and_ln102_2010 = and i1 %and_ln102_2009, i1 %and_ln104_326" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_2010' <Predicate = (or_ln117_1586)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1743)   --->   "%or_ln117_1581 = or i1 %or_ln117_1580, i1 %and_ln102_2007" [firmware/BDT.h:117]   --->   Operation 125 'or' 'or_ln117_1581' <Predicate = (or_ln117_1582 & or_ln117_1586)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1743)   --->   "%select_ln117_1742 = select i1 %or_ln117_1581, i4 %select_ln117_1741, i4 13" [firmware/BDT.h:117]   --->   Operation 126 'select' 'select_ln117_1742' <Predicate = (or_ln117_1582 & or_ln117_1586)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1745)   --->   "%or_ln117_1583 = or i1 %or_ln117_1582, i1 %and_ln102_2008" [firmware/BDT.h:117]   --->   Operation 127 'or' 'or_ln117_1583' <Predicate = (or_ln117_1586)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1743 = select i1 %or_ln117_1582, i4 %select_ln117_1742, i4 14" [firmware/BDT.h:117]   --->   Operation 128 'select' 'select_ln117_1743' <Predicate = (or_ln117_1586)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.97ns)   --->   "%or_ln117_1584 = or i1 %or_ln117_1582, i1 %and_ln102_1994" [firmware/BDT.h:117]   --->   Operation 129 'or' 'or_ln117_1584' <Predicate = (or_ln117_1586)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1745)   --->   "%select_ln117_1744 = select i1 %or_ln117_1583, i4 %select_ln117_1743, i4 15" [firmware/BDT.h:117]   --->   Operation 130 'select' 'select_ln117_1744' <Predicate = (or_ln117_1586)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1745)   --->   "%zext_ln117_186 = zext i4 %select_ln117_1744" [firmware/BDT.h:117]   --->   Operation 131 'zext' 'zext_ln117_186' <Predicate = (or_ln117_1586)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1747)   --->   "%or_ln117_1585 = or i1 %or_ln117_1584, i1 %and_ln102_2010" [firmware/BDT.h:117]   --->   Operation 132 'or' 'or_ln117_1585' <Predicate = (or_ln117_1586)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1745 = select i1 %or_ln117_1584, i5 %zext_ln117_186, i5 16" [firmware/BDT.h:117]   --->   Operation 133 'select' 'select_ln117_1745' <Predicate = (or_ln117_1586)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1747)   --->   "%select_ln117_1746 = select i1 %or_ln117_1585, i5 %select_ln117_1745, i5 17" [firmware/BDT.h:117]   --->   Operation 134 'select' 'select_ln117_1746' <Predicate = (or_ln117_1586)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1747 = select i1 %or_ln117_1586, i5 %select_ln117_1746, i5 18" [firmware/BDT.h:117]   --->   Operation 135 'select' 'select_ln117_1747' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.97ns)   --->   "%or_ln117_1588 = or i1 %or_ln117_1586, i1 %and_ln102_1995" [firmware/BDT.h:117]   --->   Operation 136 'or' 'or_ln117_1588' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1751)   --->   "%xor_ln104_855 = xor i1 %icmp_ln86_1792, i1 1" [firmware/BDT.h:104]   --->   Operation 137 'xor' 'xor_ln104_855' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1749)   --->   "%and_ln102_2011 = and i1 %icmp_ln86_1804, i1 %and_ln102_1995" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_2011' <Predicate = (or_ln117_1588)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1751)   --->   "%and_ln102_2012 = and i1 %icmp_ln86_1805, i1 %xor_ln104_855" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_2012' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1751)   --->   "%and_ln102_2013 = and i1 %and_ln102_2012, i1 %and_ln102_1989" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_2013' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1753)   --->   "%and_ln102_2014 = and i1 %icmp_ln86_1806, i1 %and_ln102_1996" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_2014' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1749)   --->   "%or_ln117_1587 = or i1 %or_ln117_1586, i1 %and_ln102_2011" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_1587' <Predicate = (or_ln117_1588)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1749)   --->   "%select_ln117_1748 = select i1 %or_ln117_1587, i5 %select_ln117_1747, i5 19" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_1748' <Predicate = (or_ln117_1588)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1751)   --->   "%or_ln117_1589 = or i1 %or_ln117_1588, i1 %and_ln102_2013" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_1589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1749 = select i1 %or_ln117_1588, i5 %select_ln117_1748, i5 20" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_1749' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.97ns)   --->   "%or_ln117_1590 = or i1 %or_ln117_1586, i1 %and_ln102_1989" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_1590' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1751)   --->   "%select_ln117_1750 = select i1 %or_ln117_1589, i5 %select_ln117_1749, i5 21" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_1750' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1753)   --->   "%or_ln117_1591 = or i1 %or_ln117_1590, i1 %and_ln102_2014" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_1591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1751 = select i1 %or_ln117_1590, i5 %select_ln117_1750, i5 22" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_1751' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.97ns)   --->   "%or_ln117_1592 = or i1 %or_ln117_1590, i1 %and_ln102_1996" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_1592' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1753)   --->   "%select_ln117_1752 = select i1 %or_ln117_1591, i5 %select_ln117_1751, i5 23" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_1752' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1753 = select i1 %or_ln117_1592, i5 %select_ln117_1752, i5 24" [firmware/BDT.h:117]   --->   Operation 152 'select' 'select_ln117_1753' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.40>
ST_7 : Operation 153 [1/1] (0.97ns)   --->   "%and_ln102_1998 = and i1 %icmp_ln86_1795, i1 %and_ln104_328" [firmware/BDT.h:102]   --->   Operation 153 'and' 'and_ln102_1998' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1755)   --->   "%and_ln102_2015 = and i1 %icmp_ln86_1807, i1 %and_ln102_1997" [firmware/BDT.h:102]   --->   Operation 154 'and' 'and_ln102_2015' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1757)   --->   "%and_ln102_2016 = and i1 %icmp_ln86_1808, i1 %and_ln102_1998" [firmware/BDT.h:102]   --->   Operation 155 'and' 'and_ln102_2016' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1755)   --->   "%or_ln117_1593 = or i1 %or_ln117_1592, i1 %and_ln102_2015" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_1593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.97ns)   --->   "%or_ln117_1594 = or i1 %or_ln117_1592, i1 %and_ln102_1997" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_1594' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1755)   --->   "%select_ln117_1754 = select i1 %or_ln117_1593, i5 %select_ln117_1753, i5 25" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_1754' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1757)   --->   "%or_ln117_1595 = or i1 %or_ln117_1594, i1 %and_ln102_2016" [firmware/BDT.h:117]   --->   Operation 159 'or' 'or_ln117_1595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1755 = select i1 %or_ln117_1594, i5 %select_ln117_1754, i5 26" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_1755' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.97ns)   --->   "%or_ln117_1596 = or i1 %or_ln117_1594, i1 %and_ln102_1998" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_1596' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1757)   --->   "%select_ln117_1756 = select i1 %or_ln117_1595, i5 %select_ln117_1755, i5 27" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_1756' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1757 = select i1 %or_ln117_1596, i5 %select_ln117_1756, i5 28" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_1757' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_858 = xor i1 %icmp_ln86_1795, i1 1" [firmware/BDT.h:104]   --->   Operation 164 'xor' 'xor_ln104_858' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_2017 = and i1 %icmp_ln86_1809, i1 %xor_ln104_858" [firmware/BDT.h:102]   --->   Operation 165 'and' 'and_ln102_2017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_2018 = and i1 %and_ln102_2017, i1 %and_ln104_328" [firmware/BDT.h:102]   --->   Operation 166 'and' 'and_ln102_2018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_1597 = or i1 %or_ln117_1596, i1 %and_ln102_2018" [firmware/BDT.h:117]   --->   Operation 167 'or' 'or_ln117_1597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_1758 = select i1 %or_ln117_1597, i5 %select_ln117_1757, i5 29" [firmware/BDT.h:117]   --->   Operation 168 'select' 'select_ln117_1758' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (3.20ns) (out node of the LUT)   --->   "%tmp = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.30i12.i12.i5, i5 0, i12 252, i5 1, i12 3602, i5 2, i12 234, i5 3, i12 9, i5 4, i12 110, i5 5, i12 38, i5 6, i12 42, i5 7, i12 4090, i5 8, i12 4016, i5 9, i12 311, i5 10, i12 6, i5 11, i12 246, i5 12, i12 230, i5 13, i12 4048, i5 14, i12 8, i5 15, i12 4012, i5 16, i12 3901, i5 17, i12 158, i5 18, i12 1735, i5 19, i12 3806, i5 20, i12 4038, i5 21, i12 1011, i5 22, i12 170, i5 23, i12 3677, i5 24, i12 3998, i5 25, i12 848, i5 26, i12 1748, i5 27, i12 126, i5 28, i12 190, i5 29, i12 4084, i12 0, i5 %select_ln117_1758" [firmware/BDT.h:118]   --->   Operation 169 'sparsemux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.97>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 170 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_1598 = or i1 %or_ln117_1594, i1 %and_ln104_328" [firmware/BDT.h:117]   --->   Operation 171 'or' 'or_ln117_1598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_1598, i12 %tmp, i12 0" [firmware/BDT.h:117]   --->   Operation 172 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 173 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('x_15_val_read', firmware/BDT.h:86) on port 'x_15_val' (firmware/BDT.h:86) [12]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [22]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [51]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [52]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1987', firmware/BDT.h:102) [58]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1991', firmware/BDT.h:102) [70]  (0.978 ns)

 <State 3>: 2.966ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1568', firmware/BDT.h:117) [109]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1569', firmware/BDT.h:117) [110]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1570', firmware/BDT.h:117) [111]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [114]  (0.993 ns)
	'select' operation 2 bit ('select_ln117_1732', firmware/BDT.h:117) [116]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1733', firmware/BDT.h:117) [119]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_1734', firmware/BDT.h:117) [121]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1735', firmware/BDT.h:117) [123]  (0.980 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2002', firmware/BDT.h:102) [91]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1575', firmware/BDT.h:117) [122]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1736', firmware/BDT.h:117) [125]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1737', firmware/BDT.h:117) [128]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1738', firmware/BDT.h:117) [130]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1739', firmware/BDT.h:117) [132]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1740', firmware/BDT.h:117) [134]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1741', firmware/BDT.h:117) [136]  (1.024 ns)

 <State 5>: 3.454ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_853', firmware/BDT.h:104) [75]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2006', firmware/BDT.h:102) [95]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2007', firmware/BDT.h:102) [96]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1581', firmware/BDT.h:117) [135]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1742', firmware/BDT.h:117) [138]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1743', firmware/BDT.h:117) [140]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1744', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1745', firmware/BDT.h:117) [145]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1746', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1747', firmware/BDT.h:117) [149]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2011', firmware/BDT.h:102) [100]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1587', firmware/BDT.h:117) [148]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1748', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1749', firmware/BDT.h:117) [153]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1750', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1751', firmware/BDT.h:117) [157]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1752', firmware/BDT.h:117) [159]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1753', firmware/BDT.h:117) [161]  (1.215 ns)

 <State 7>: 3.408ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1594', firmware/BDT.h:117) [162]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_1755', firmware/BDT.h:117) [165]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1756', firmware/BDT.h:117) [167]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1757', firmware/BDT.h:117) [169]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_858', firmware/BDT.h:104) [87]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2017', firmware/BDT.h:102) [106]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2018', firmware/BDT.h:102) [107]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1597', firmware/BDT.h:117) [168]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1758', firmware/BDT.h:117) [171]  (0.000 ns)
	'sparsemux' operation 12 bit ('tmp', firmware/BDT.h:118) [172]  (3.205 ns)

 <State 9>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1598', firmware/BDT.h:117) [170]  (0.000 ns)
	'select' operation 12 bit ('agg_result_0', firmware/BDT.h:117) [173]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
