<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - skiboot-boot.info - core/hmi.c</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">core</a> - hmi.c<span style="font-size: 80%;"> (source / <a href="hmi.c.func.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">skiboot-boot.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">209</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2015-05-28</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">15</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td></td>
            <td></td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">114</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">           Branch data     Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>                :            : /* Copyright 2013-2014 IBM Corp.</a>
<span class="lineNum">       2 </span>                :            :  *
<span class="lineNum">       3 </span>                :            :  * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);
<span class="lineNum">       4 </span>                :            :  * you may not use this file except in compliance with the License.
<span class="lineNum">       5 </span>                :            :  * You may obtain a copy of the License at
<span class="lineNum">       6 </span>                :            :  *
<span class="lineNum">       7 </span>                :            :  *      http://www.apache.org/licenses/LICENSE-2.0
<span class="lineNum">       8 </span>                :            :  *
<span class="lineNum">       9 </span>                :            :  * Unless required by applicable law or agreed to in writing, software
<span class="lineNum">      10 </span>                :            :  * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,
<span class="lineNum">      11 </span>                :            :  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
<span class="lineNum">      12 </span>                :            :  * implied.
<span class="lineNum">      13 </span>                :            :  * See the License for the specific language governing permissions and
<span class="lineNum">      14 </span>                :            :  * limitations under the License.
<span class="lineNum">      15 </span>                :            :  */
<span class="lineNum">      16 </span>                :            : #include &lt;skiboot.h&gt;
<span class="lineNum">      17 </span>                :            : #include &lt;opal.h&gt;
<span class="lineNum">      18 </span>                :            : #include &lt;opal-msg.h&gt;
<span class="lineNum">      19 </span>                :            : #include &lt;processor.h&gt;
<span class="lineNum">      20 </span>                :            : #include &lt;chiptod.h&gt;
<span class="lineNum">      21 </span>                :            : #include &lt;lock.h&gt;
<span class="lineNum">      22 </span>                :            : #include &lt;xscom.h&gt;
<span class="lineNum">      23 </span>                :            : #include &lt;capp.h&gt;
<span class="lineNum">      24 </span>                :            : #include &lt;pci.h&gt;
<span class="lineNum">      25 </span>                :            : #include &lt;cpu.h&gt;
<span class="lineNum">      26 </span>                :            : #include &lt;chip.h&gt;
<span class="lineNum">      27 </span>                :            : 
<span class="lineNum">      28 </span>                :            : /*
<span class="lineNum">      29 </span>                :            :  * HMER register layout:
<span class="lineNum">      30 </span>                :            :  * +===+==========+============================+========+===================+
<span class="lineNum">      31 </span>                :            :  * |Bit|Name      |Description                 |PowerKVM|Action             |
<span class="lineNum">      32 </span>                :            :  * |   |          |                            |HMI     |                   |
<span class="lineNum">      33 </span>                :            :  * |   |          |                            |enabled |                   |
<span class="lineNum">      34 </span>                :            :  * |   |          |                            |for this|                   |
<span class="lineNum">      35 </span>                :            :  * |   |          |                            |bit ?   |                   |
<span class="lineNum">      36 </span>                :            :  * +===+==========+============================+========+===================+
<span class="lineNum">      37 </span>                :            :  * |0  |malfunctio|A processor core in the     |Yes     |Raise attn from    |
<span class="lineNum">      38 </span>                :            :  * |   |n_allert  |system has checkstopped     |        |sapphire resulting |
<span class="lineNum">      39 </span>                :            :  * |   |          |(failed recovery) and has   |        |xstop              |
<span class="lineNum">      40 </span>                :            :  * |   |          |requested a CP Sparing      |        |                   |
<span class="lineNum">      41 </span>                :            :  * |   |          |to occur. This is           |        |                   |
<span class="lineNum">      42 </span>                :            :  * |   |          |broadcasted to every        |        |                   |
<span class="lineNum">      43 </span>                :            :  * |   |          |processor in the system     |        |                   |
<span class="lineNum">      44 </span>                :            :  * |---+----------+----------------------------+--------+-------------------|
<span class="lineNum">      45 </span>                :            :  * |1  |Reserved  |reserved                    |n/a     |                   |
<span class="lineNum">      46 </span>                :            :  * |---+----------+----------------------------+--------+-------------------|
<span class="lineNum">      47 </span>                :            :  * |2  |proc_recv_|Processor recovery occurred |Yes     |Log message and    |
<span class="lineNum">      48 </span>                :            :  * |   |done      |error-bit in fir not masked |        |continue working.  |
<span class="lineNum">      49 </span>                :            :  * |   |          |(see bit 11)                |        |                   |
<span class="lineNum">      50 </span>                :            :  * |---+----------+----------------------------+--------+-------------------|
<span class="lineNum">      51 </span>                :            :  * |3  |proc_recv_|Processor went through      |Yes     |Log message and    |
<span class="lineNum">      52 </span>                :            :  * |   |error_mask|recovery for an error which |        |continue working.  |
<span class="lineNum">      53 </span>                :            :  * |   |ed        |is actually masked for      |        |                   |
<span class="lineNum">      54 </span>                :            :  * |   |          |reporting                   |        |                   |
<span class="lineNum">      55 </span>                :            :  * |---+----------+----------------------------+--------+-------------------|
<span class="lineNum">      56 </span>                :            :  * |4  |          |Timer facility experienced  |Yes     |Raise attn from    |
<span class="lineNum">      57 </span>                :            :  * |   |tfac_error|an error.                   |        |sapphire resulting |
<span class="lineNum">      58 </span>                :            :  * |   |          |TB, DEC, HDEC, PURR or SPURR|        |xstop              |
<span class="lineNum">      59 </span>                :            :  * |   |          |may be corrupted (details in|        |                   |
<span class="lineNum">      60 </span>                :            :  * |   |          |TFMR)                       |        |                   |
<span class="lineNum">      61 </span>                :            :  * |---+----------+----------------------------+--------+-------------------|
<span class="lineNum">      62 </span>                :            :  * |5  |          |TFMR SPR itself is          |Yes     |Raise attn from    |
<span class="lineNum">      63 </span>                :            :  * |   |tfmr_parit|corrupted.                  |        |sapphire resulting |
<span class="lineNum">      64 </span>                :            :  * |   |y_error   |Entire timing facility may  |        |xstop              |
<span class="lineNum">      65 </span>                :            :  * |   |          |be compromised.             |        |                   |
<span class="lineNum">      66 </span>                :            :  * |---+----------+----------------------------+--------+-------------------|
<span class="lineNum">      67 </span>                :            :  * |6  |ha_overflo| UPS (Uniterrupted Power    |No      |N/A                |
<span class="lineNum">      68 </span>                :            :  * |   |w_warning |System) Overflow indication |        |                   |
<span class="lineNum">      69 </span>                :            :  * |   |          |indicating that the UPS     |        |                   |
<span class="lineNum">      70 </span>                :            :  * |   |          |DirtyAddrTable has          |        |                   |
<span class="lineNum">      71 </span>                :            :  * |   |          |reached a limit where it    |        |                   |
<span class="lineNum">      72 </span>                :            :  * |   |          |requires PHYP unload support|        |                   |
<span class="lineNum">      73 </span>                :            :  * |---+----------+----------------------------+--------+-------------------|
<span class="lineNum">      74 </span>                :            :  * |7  |reserved  |reserved                    |n/a     |n/a                |
<span class="lineNum">      75 </span>                :            :  * |---+----------+----------------------------+--------+-------------------|
<span class="lineNum">      76 </span>                :            :  * |8  |xscom_fail|An XSCOM operation caused by|No      |We handle it by    |
<span class="lineNum">      77 </span>                :            :  * |   |          |a cache inhibited load/store|        |manually reading   |
<span class="lineNum">      78 </span>                :            :  * |   |          |from this thread failed. A  |        |HMER register.     |
<span class="lineNum">      79 </span>                :            :  * |   |          |trap register is            |        |                   |
<span class="lineNum">      80 </span>                :            :  * |   |          |available.                  |        |                   |
<span class="lineNum">      81 </span>                :            :  * |   |          |                            |        |                   |
<span class="lineNum">      82 </span>                :            :  * |---+----------+----------------------------+--------+-------------------|
<span class="lineNum">      83 </span>                :            :  * |9  |xscom_done|An XSCOM operation caused by|No      |We handle it by    |
<span class="lineNum">      84 </span>                :            :  * |   |          |a cache inhibited load/store|        |manually reading   |
<span class="lineNum">      85 </span>                :            :  * |   |          |from this thread completed. |        |HMER register.     |
<span class="lineNum">      86 </span>                :            :  * |   |          |If hypervisor               |        |                   |
<span class="lineNum">      87 </span>                :            :  * |   |          |intends to use this bit, it |        |                   |
<span class="lineNum">      88 </span>                :            :  * |   |          |is responsible for clearing |        |                   |
<span class="lineNum">      89 </span>                :            :  * |   |          |it before performing the    |        |                   |
<span class="lineNum">      90 </span>                :            :  * |   |          |xscom operation.            |        |                   |
<span class="lineNum">      91 </span>                :            :  * |   |          |NOTE: this bit should always|        |                   |
<span class="lineNum">      92 </span>                :            :  * |   |          |be masked in HMEER          |        |                   |
<span class="lineNum">      93 </span>                :            :  * |---+----------+----------------------------+--------+-------------------|
<span class="lineNum">      94 </span>                :            :  * |10 |reserved  |reserved                    |n/a     |n/a                |
<span class="lineNum">      95 </span>                :            :  * |---+----------+----------------------------+--------+-------------------|
<span class="lineNum">      96 </span>                :            :  * |11 |proc_recv_|Processor recovery occurred |y       |Log message and    |
<span class="lineNum">      97 </span>                :            :  * |   |again     |again before bit2 or bit3   |        |continue working.  |
<span class="lineNum">      98 </span>                :            :  * |   |          |was cleared                 |        |                   |
<span class="lineNum">      99 </span>                :            :  * |---+----------+----------------------------+--------+-------------------|
<span class="lineNum">     100 </span>                :            :  * |12-|reserved  |was temperature sensor      |n/a     |n/a                |
<span class="lineNum">     101 </span>                :            :  * |15 |          |passed the critical point on|        |                   |
<span class="lineNum">     102 </span>                :            :  * |   |          |the way up                  |        |                   |
<span class="lineNum">     103 </span>                :            :  * |---+----------+----------------------------+--------+-------------------|
<span class="lineNum">     104 </span>                :            :  * |16 |          |SCOM has set a reserved FIR |No      |n/a                |
<span class="lineNum">     105 </span>                :            :  * |   |scom_fir_h|bit to cause recovery       |        |                   |
<span class="lineNum">     106 </span>                :            :  * |   |m         |                            |        |                   |
<span class="lineNum">     107 </span>                :            :  * |---+----------+----------------------------+--------+-------------------|
<span class="lineNum">     108 </span>                :            :  * |17 |trig_fir_h|Debug trigger has set a     |No      |n/a                |
<span class="lineNum">     109 </span>                :            :  * |   |mi        |reserved FIR bit to cause   |        |                   |
<span class="lineNum">     110 </span>                :            :  * |   |          |recovery                    |        |                   |
<span class="lineNum">     111 </span>                :            :  * |---+----------+----------------------------+--------+-------------------|
<span class="lineNum">     112 </span>                :            :  * |18 |reserved  |reserved                    |n/a     |n/a                |
<span class="lineNum">     113 </span>                :            :  * |---+----------+----------------------------+--------+-------------------|
<span class="lineNum">     114 </span>                :            :  * |19 |reserved  |reserved                    |n/a     |n/a                |
<span class="lineNum">     115 </span>                :            :  * |---+----------+----------------------------+--------+-------------------|
<span class="lineNum">     116 </span>                :            :  * |20 |hyp_resour|A hypervisor resource error |y       |Raise attn from    |
<span class="lineNum">     117 </span>                :            :  * |   |ce_err    |occurred: data parity error |        |sapphire resulting |
<span class="lineNum">     118 </span>                :            :  * |   |          |on, SPRC0:3; SPR_Modereg or |        |xstop.             |
<span class="lineNum">     119 </span>                :            :  * |   |          |HMEER.                      |        |                   |
<span class="lineNum">     120 </span>                :            :  * |   |          |Note: this bit will cause an|        |                   |
<span class="lineNum">     121 </span>                :            :  * |   |          |check_stop when (HV=1, PR=0 |        |                   |
<span class="lineNum">     122 </span>                :            :  * |   |          |and EE=0)                   |        |                   |
<span class="lineNum">     123 </span>                :            :  * |---+----------+----------------------------+--------+-------------------|
<span class="lineNum">     124 </span>                :            :  * |21-|          |if bit 8 is active, the     |No      |We handle it by    |
<span class="lineNum">     125 </span>                :            :  * |23 |xscom_stat|reason will be detailed in  |        |Manually reading   |
<span class="lineNum">     126 </span>                :            :  * |   |us        |these bits. see chapter 11.1|        |HMER register.     |
<span class="lineNum">     127 </span>                :            :  * |   |          |This bits are information   |        |                   |
<span class="lineNum">     128 </span>                :            :  * |   |          |only and always masked      |        |                   |
<span class="lineNum">     129 </span>                :            :  * |   |          |(mask = '0')                |        |                   |
<span class="lineNum">     130 </span>                :            :  * |   |          |If hypervisor intends to use|        |                   |
<span class="lineNum">     131 </span>                :            :  * |   |          |this bit, it is responsible |        |                   |
<span class="lineNum">     132 </span>                :            :  * |   |          |for clearing it before      |        |                   |
<span class="lineNum">     133 </span>                :            :  * |   |          |performing the xscom        |        |                   |
<span class="lineNum">     134 </span>                :            :  * |   |          |operation.                  |        |                   |
<span class="lineNum">     135 </span>                :            :  * |---+----------+----------------------------+--------+-------------------|
<span class="lineNum">     136 </span>                :            :  * |24-|Not       |Not implemented             |n/a     |n/a                |
<span class="lineNum">     137 </span>                :            :  * |63 |implemente|                            |        |                   |
<span class="lineNum">     138 </span>                :            :  * |   |d         |                            |        |                   |
<span class="lineNum">     139 </span>                :            :  * +-- +----------+----------------------------+--------+-------------------+
<span class="lineNum">     140 </span>                :            :  *
<span class="lineNum">     141 </span>                :            :  * Above HMER bits can be enabled/disabled by modifying
<span class="lineNum">     142 </span>                :            :  * SPR_HMEER_HMI_ENABLE_MASK #define in include/processor.h
<span class="lineNum">     143 </span>                :            :  * If you modify support for any of the bits listed above, please make sure
<span class="lineNum">     144 </span>                :            :  * you change the above table to refelct that.
<span class="lineNum">     145 </span>                :            :  *
<span class="lineNum">     146 </span>                :            :  * NOTE: Per Dave Larson, never enable 8,9,21-23
<span class="lineNum">     147 </span>                :            :  */
<span class="lineNum">     148 </span>                :            : 
<span class="lineNum">     149 </span>                :            : /* Used for tracking cpu threads inside hmi handling. */
<span class="lineNum">     150 </span>                :            : #define HMI_STATE_CLEANUP_DONE  0x100
<span class="lineNum">     151 </span>                :            : #define CORE_THREAD_MASK        0x0ff
<span class="lineNum">     152 </span>                :            : #define SUBCORE_THREAD_MASK(s_id, t_count) \
<span class="lineNum">     153 </span>                :            :                 ((((1UL) &lt;&lt; (t_count)) - 1) &lt;&lt; ((s_id) * (t_count)))
<span class="lineNum">     154 </span>                :            : 
<span class="lineNum">     155 </span>                :            : /* xscom addresses for core FIR (Fault Isolation Register) */
<span class="lineNum">     156 </span>                :            : #define CORE_FIR                0x10013100
<span class="lineNum">     157 </span>                :            : #define NX_STATUS_REG           0x02013040 /* NX status register */
<span class="lineNum">     158 </span>                :            : #define NX_DMA_ENGINE_FIR       0x02013100 /* DMA &amp; Engine FIR Data Register */
<span class="lineNum">     159 </span>                :            : #define NX_PBI_FIR              0x02013080 /* PowerBus Interface FIR Register */
<span class="lineNum">     160 </span>                :            : 
<span class="lineNum">     161 </span>                :            : /*
<span class="lineNum">     162 </span>                :            :  * Bit 54 from NX status register is set to 1 when HMI interrupt is triggered
<span class="lineNum">     163 </span>                :            :  * due to NX checksop.
<span class="lineNum">     164 </span>                :            :  */
<span class="lineNum">     165 </span>                :            : #define NX_HMI_ACTIVE           PPC_BIT(54)
<span class="lineNum">     166 </span>                :            : 
<span class="lineNum">     167 </span>                :            : static const struct core_xstop_bit_info {
<span class="lineNum">     168 </span>                :            :         uint8_t bit;            /* CORE FIR bit number */
<span class="lineNum">     169 </span>                :            :         enum OpalHMI_CoreXstopReason reason;
<span class="lineNum">     170 </span>                :            : } xstop_bits[] = {
<span class="lineNum">     171 </span>                :            :         { 3, CORE_CHECKSTOP_IFU_REGFILE },
<span class="lineNum">     172 </span>                :            :         { 5, CORE_CHECKSTOP_IFU_LOGIC },
<span class="lineNum">     173 </span>                :            :         { 8, CORE_CHECKSTOP_PC_DURING_RECOV },
<span class="lineNum">     174 </span>                :            :         { 10, CORE_CHECKSTOP_ISU_REGFILE },
<span class="lineNum">     175 </span>                :            :         { 12, CORE_CHECKSTOP_ISU_LOGIC },
<span class="lineNum">     176 </span>                :            :         { 21, CORE_CHECKSTOP_FXU_LOGIC },
<span class="lineNum">     177 </span>                :            :         { 25, CORE_CHECKSTOP_VSU_LOGIC },
<span class="lineNum">     178 </span>                :            :         { 26, CORE_CHECKSTOP_PC_RECOV_IN_MAINT_MODE },
<span class="lineNum">     179 </span>                :            :         { 32, CORE_CHECKSTOP_LSU_REGFILE },
<span class="lineNum">     180 </span>                :            :         { 36, CORE_CHECKSTOP_PC_FWD_PROGRESS },
<span class="lineNum">     181 </span>                :            :         { 38, CORE_CHECKSTOP_LSU_LOGIC },
<span class="lineNum">     182 </span>                :            :         { 45, CORE_CHECKSTOP_PC_LOGIC },
<span class="lineNum">     183 </span>                :            :         { 48, CORE_CHECKSTOP_PC_HYP_RESOURCE },
<span class="lineNum">     184 </span>                :            :         { 52, CORE_CHECKSTOP_PC_HANG_RECOV_FAILED },
<span class="lineNum">     185 </span>                :            :         { 54, CORE_CHECKSTOP_PC_AMBI_HANG_DETECTED },
<span class="lineNum">     186 </span>                :            :         { 60, CORE_CHECKSTOP_PC_DEBUG_TRIG_ERR_INJ },
<span class="lineNum">     187 </span>                :            :         { 63, CORE_CHECKSTOP_PC_SPRD_HYP_ERR_INJ },
<span class="lineNum">     188 </span>                :            : };
<span class="lineNum">     189 </span>                :            : 
<span class="lineNum">     190 </span>                :            : static const struct nx_xstop_bit_info {
<span class="lineNum">     191 </span>                :            :         uint8_t bit;            /* NX FIR bit number */
<span class="lineNum">     192 </span>                :            :         enum OpalHMI_NestAccelXstopReason reason;
<span class="lineNum">     193 </span>                :            : } nx_dma_xstop_bits[] = {
<span class="lineNum">     194 </span>                :            :         { 1, NX_CHECKSTOP_SHM_INVAL_STATE_ERR },
<span class="lineNum">     195 </span>                :            :         { 15, NX_CHECKSTOP_DMA_INVAL_STATE_ERR_1 },
<span class="lineNum">     196 </span>                :            :         { 16, NX_CHECKSTOP_DMA_INVAL_STATE_ERR_2 },
<span class="lineNum">     197 </span>                :            :         { 20, NX_CHECKSTOP_DMA_CH0_INVAL_STATE_ERR },
<span class="lineNum">     198 </span>                :            :         { 21, NX_CHECKSTOP_DMA_CH1_INVAL_STATE_ERR },
<span class="lineNum">     199 </span>                :            :         { 22, NX_CHECKSTOP_DMA_CH2_INVAL_STATE_ERR },
<span class="lineNum">     200 </span>                :            :         { 23, NX_CHECKSTOP_DMA_CH3_INVAL_STATE_ERR },
<span class="lineNum">     201 </span>                :            :         { 24, NX_CHECKSTOP_DMA_CH4_INVAL_STATE_ERR },
<span class="lineNum">     202 </span>                :            :         { 25, NX_CHECKSTOP_DMA_CH5_INVAL_STATE_ERR },
<span class="lineNum">     203 </span>                :            :         { 26, NX_CHECKSTOP_DMA_CH6_INVAL_STATE_ERR },
<span class="lineNum">     204 </span>                :            :         { 27, NX_CHECKSTOP_DMA_CH7_INVAL_STATE_ERR },
<span class="lineNum">     205 </span>                :            :         { 31, NX_CHECKSTOP_DMA_CRB_UE },
<span class="lineNum">     206 </span>                :            :         { 32, NX_CHECKSTOP_DMA_CRB_SUE },
<span class="lineNum">     207 </span>                :            : };
<span class="lineNum">     208 </span>                :            : 
<span class="lineNum">     209 </span>                :            : static const struct nx_xstop_bit_info nx_pbi_xstop_bits[] = {
<span class="lineNum">     210 </span>                :            :         { 12, NX_CHECKSTOP_PBI_ISN_UE },
<span class="lineNum">     211 </span>                :            : };
<span class="lineNum">     212 </span>                :            : 
<a name="213"><span class="lineNum">     213 </span>                :            : static struct lock hmi_lock = LOCK_UNLOCKED;</a>
<span class="lineNum">     214 </span>                :            : 
<span class="lineNum">     215 </span>                :<span class="lineNoCov">          0 : static int queue_hmi_event(struct OpalHMIEvent *hmi_evt, int recover)</span>
<span class="lineNum">     216 </span>                :            : {
<span class="lineNum">     217 </span>                :            :         uint64_t *hmi_data;
<span class="lineNum">     218 </span>                :            : 
<span class="lineNum">     219 </span>                :            :         /* Don't queue up event if recover == -1 */
<span class="lineNum">     220 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (recover == -1)</span>
<span class="lineNum">     221 </span>                :            :                 return 0;
<span class="lineNum">     222 </span>                :            : 
<span class="lineNum">     223 </span>                :            :         /* set disposition */
<span class="lineNum">     224 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (recover == 1)</span>
<span class="lineNum">     225 </span>                :<span class="lineNoCov">          0 :                 hmi_evt-&gt;disposition = OpalHMI_DISPOSITION_RECOVERED;</span>
<span class="lineNum">     226 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         else if (recover == 0)</span>
<span class="lineNum">     227 </span>                :<span class="lineNoCov">          0 :                 hmi_evt-&gt;disposition = OpalHMI_DISPOSITION_NOT_RECOVERED;</span>
<span class="lineNum">     228 </span>                :            : 
<span class="lineNum">     229 </span>                :            :         /*
<span class="lineNum">     230 </span>                :            :          * V2 of struct OpalHMIEvent is of (4 * 64 bits) size and well packed
<span class="lineNum">     231 </span>                :            :          * structure. Hence use uint64_t pointer to pass entire structure
<span class="lineNum">     232 </span>                :            :          * using 4 params in generic message format.
<span class="lineNum">     233 </span>                :            :          */
<span class="lineNum">     234 </span>                :<span class="lineNoCov">          0 :         hmi_data = (uint64_t *)hmi_evt;</span>
<span class="lineNum">     235 </span>                :            : 
<span class="lineNum">     236 </span>                :            :         /* queue up for delivery to host. */
<span class="lineNum">     237 </span>                :<span class="lineNoCov">          0 :         return opal_queue_msg(OPAL_MSG_HMI_EVT, NULL, NULL,</span>
<span class="lineNum">     238 </span>                :            :                                 hmi_data[0], hmi_data[1], hmi_data[2],
<span class="lineNum">     239 </span>                :            :                                 hmi_data[3]);
<a name="240"><span class="lineNum">     240 </span>                :            : }</a>
<span class="lineNum">     241 </span>                :            : 
<span class="lineNum">     242 </span>                :<span class="lineNoCov">          0 : static int is_capp_recoverable(int chip_id)</span>
<span class="lineNum">     243 </span>                :            : {
<span class="lineNum">     244 </span>                :            :         uint64_t reg;
<span class="lineNum">     245 </span>                :<span class="lineNoCov">          0 :         xscom_read(chip_id, CAPP_ERR_STATUS_CTRL, &amp;reg);</span>
<span class="lineNum">     246 </span>                :<span class="lineNoCov">          0 :         return (reg &amp; PPC_BIT(0)) != 0;</span>
<a name="247"><span class="lineNum">     247 </span>                :            : }</a>
<span class="lineNum">     248 </span>                :            : 
<span class="lineNum">     249 </span>                :<span class="lineNoCov">          0 : static int handle_capp_recoverable(int chip_id)</span>
<span class="lineNum">     250 </span>                :            : {
<span class="lineNum">     251 </span>                :            :         struct dt_node *np;
<span class="lineNum">     252 </span>                :            :         u64 phb_id;
<span class="lineNum">     253 </span>                :            :         u32 dt_chip_id;
<span class="lineNum">     254 </span>                :            :         struct phb *phb;
<span class="lineNum">     255 </span>                :            :         u32 phb_index;
<span class="lineNum">     256 </span>                :            : 
<span class="lineNum">     257 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :         dt_for_each_compatible(dt_root, np, &quot;ibm,power8-pciex&quot;) {</span>
<span class="lineNum">     258 </span>                :<span class="lineNoCov">          0 :                 dt_chip_id = dt_prop_get_u32(np, &quot;ibm,chip-id&quot;);</span>
<span class="lineNum">     259 </span>                :<span class="lineNoCov">          0 :                 phb_index = dt_prop_get_u32(np, &quot;ibm,phb-index&quot;);</span>
<span class="lineNum">     260 </span>                :<span class="lineNoCov">          0 :                 phb_id = dt_prop_get_u64(np, &quot;ibm,opal-phbid&quot;);</span>
<span class="lineNum">     261 </span>                :            : 
<span class="lineNum">     262 </span>[<span class="branchNoExec" title="Branch 2 was not executed"> # </span><span class="branchNoExec" title="Branch 3 was not executed"> # </span>][<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if ((phb_index == 0) &amp;&amp; (chip_id == dt_chip_id)) {</span>
<span class="lineNum">     263 </span>                :<span class="lineNoCov">          0 :                         phb = pci_get_phb(phb_id);</span>
<span class="lineNum">     264 </span>                :<span class="lineNoCov">          0 :                         phb-&gt;ops-&gt;lock(phb);</span>
<span class="lineNum">     265 </span>                :<span class="lineNoCov">          0 :                         phb-&gt;ops-&gt;set_capp_recovery(phb);</span>
<span class="lineNum">     266 </span>                :<span class="lineNoCov">          0 :                         phb-&gt;ops-&gt;unlock(phb);</span>
<span class="lineNum">     267 </span>                :<span class="lineNoCov">          0 :                         return 1;</span>
<span class="lineNum">     268 </span>                :            :                 }
<span class="lineNum">     269 </span>                :            :         }
<span class="lineNum">     270 </span>                :            :         return 0;
<a name="271"><span class="lineNum">     271 </span>                :            : }</a>
<span class="lineNum">     272 </span>                :            : 
<span class="lineNum">     273 </span>                :<span class="lineNoCov">          0 : static int decode_one_malfunction(int flat_chip_id, struct OpalHMIEvent *hmi_evt)</span>
<span class="lineNum">     274 </span>                :            : {
<span class="lineNum">     275 </span>                :<span class="lineNoCov">          0 :         hmi_evt-&gt;severity = OpalHMI_SEV_FATAL;</span>
<span class="lineNum">     276 </span>                :<span class="lineNoCov">          0 :         hmi_evt-&gt;type = OpalHMI_ERROR_MALFUNC_ALERT;</span>
<span class="lineNum">     277 </span>                :            : 
<span class="lineNum">     278 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (is_capp_recoverable(flat_chip_id)) {</span>
<span class="lineNum">     279 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (handle_capp_recoverable(flat_chip_id) == 0)</span>
<span class="lineNum">     280 </span>                :            :                         return 0;
<span class="lineNum">     281 </span>                :            : 
<span class="lineNum">     282 </span>                :<span class="lineNoCov">          0 :                 hmi_evt-&gt;severity = OpalHMI_SEV_NO_ERROR;</span>
<span class="lineNum">     283 </span>                :<span class="lineNoCov">          0 :                 hmi_evt-&gt;type = OpalHMI_ERROR_CAPP_RECOVERY;</span>
<span class="lineNum">     284 </span>                :<span class="lineNoCov">          0 :                 return 1;</span>
<span class="lineNum">     285 </span>                :            :         }
<span class="lineNum">     286 </span>                :            :         /* TODO check other FIRs */
<span class="lineNum">     287 </span>                :            :         return 0;
<a name="288"><span class="lineNum">     288 </span>                :            : }</a>
<span class="lineNum">     289 </span>                :            : 
<span class="lineNum">     290 </span>                :<span class="lineNoCov">          0 : static bool decode_core_fir(struct cpu_thread *cpu,</span>
<span class="lineNum">     291 </span>                :            :                                 struct OpalHMIEvent *hmi_evt)
<span class="lineNum">     292 </span>                :            : {
<span class="lineNum">     293 </span>                :            :         uint64_t core_fir;
<span class="lineNum">     294 </span>                :            :         uint32_t core_id;
<span class="lineNum">     295 </span>                :            :         int i;
<span class="lineNum">     296 </span>                :<span class="lineNoCov">          0 :         bool found = false;</span>
<span class="lineNum">     297 </span>                :            : 
<span class="lineNum">     298 </span>                :            :         /* Sanity check */
<span class="lineNum">     299 </span>[<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>][<span class="branchNoExec" title="Branch 2 was not executed"> # </span><span class="branchNoExec" title="Branch 3 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (!cpu || !hmi_evt)</span>
<span class="lineNum">     300 </span>                :            :                 return false;
<span class="lineNum">     301 </span>                :            : 
<span class="lineNum">     302 </span>                :<span class="lineNoCov">          0 :         core_id = pir_to_core_id(cpu-&gt;pir);</span>
<span class="lineNum">     303 </span>                :            : 
<span class="lineNum">     304 </span>                :            :         /* Get CORE FIR register value. */
<span class="lineNum">     305 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (xscom_read(cpu-&gt;chip_id, XSCOM_ADDR_P8_EX(core_id, CORE_FIR),</span>
<span class="lineNum">     306 </span>                :            :                                                         &amp;core_fir) != 0) {
<span class="lineNum">     307 </span>                :<span class="lineNoCov">          0 :                 prerror(&quot;HMI: XSCOM error reading CORE FIR\n&quot;);</span>
<span class="lineNum">     308 </span>                :<span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     309 </span>                :            :         }
<span class="lineNum">     310 </span>                :            : 
<span class="lineNum">     311 </span>                :<span class="lineNoCov">          0 :         prlog(PR_INFO, &quot;HMI: CHIP ID: %x, CORE ID: %x, FIR: %016llx\n&quot;,</span>
<span class="lineNum">     312 </span>                :            :                         cpu-&gt;chip_id, core_id, core_fir);
<span class="lineNum">     313 </span>                :            : 
<span class="lineNum">     314 </span>                :            :         /* Check CORE FIR bits and populate HMI event with error info. */
<span class="lineNum">     315 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(xstop_bits); i++) {</span>
<span class="lineNum">     316 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (core_fir &amp; PPC_BIT(xstop_bits[i].bit)) {</span>
<span class="lineNum">     317 </span>                :<span class="lineNoCov">          0 :                         found = true;</span>
<span class="lineNum">     318 </span>                :            :                         hmi_evt-&gt;u.xstop_error.xstop_reason
<span class="lineNum">     319 </span>                :<span class="lineNoCov">          0 :                                                 |= xstop_bits[i].reason;</span>
<span class="lineNum">     320 </span>                :            :                 }
<span class="lineNum">     321 </span>                :            :         }
<span class="lineNum">     322 </span>                :            :         return found;
<a name="323"><span class="lineNum">     323 </span>                :            : }</a>
<span class="lineNum">     324 </span>                :            : 
<span class="lineNum">     325 </span>                :<span class="lineNoCov">          0 : static void find_core_checkstop_reason(struct OpalHMIEvent *hmi_evt,</span>
<span class="lineNum">     326 </span>                :            :                                         int *event_generated)
<span class="lineNum">     327 </span>                :            : {
<span class="lineNum">     328 </span>                :            :         struct cpu_thread *cpu;
<span class="lineNum">     329 </span>                :            : 
<span class="lineNum">     330 </span>                :            :         /* Initialize HMI event */
<span class="lineNum">     331 </span>                :<span class="lineNoCov">          0 :         hmi_evt-&gt;severity = OpalHMI_SEV_FATAL;</span>
<span class="lineNum">     332 </span>                :<span class="lineNoCov">          0 :         hmi_evt-&gt;type = OpalHMI_ERROR_MALFUNC_ALERT;</span>
<span class="lineNum">     333 </span>                :<span class="lineNoCov">          0 :         hmi_evt-&gt;u.xstop_error.xstop_type = CHECKSTOP_TYPE_CORE;</span>
<span class="lineNum">     334 </span>                :            : 
<span class="lineNum">     335 </span>                :            :         /*
<span class="lineNum">     336 </span>                :            :          * Check CORE FIRs and find the reason for core checkstop.
<span class="lineNum">     337 </span>                :            :          * Send a separate HMI event for each core that has checkstopped.
<span class="lineNum">     338 </span>                :            :          */
<span class="lineNum">     339 </span>        [<span class="branchNoExec" title="Branch 2 was not executed"> # </span><span class="branchNoExec" title="Branch 3 was not executed"> # </span>]:<span class="lineNoCov">          0 :         for_each_cpu(cpu) {</span>
<span class="lineNum">     340 </span>                :            :                 /* GARDed CPUs are marked unavailable. Skip them.  */
<span class="lineNum">     341 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (cpu-&gt;state == cpu_state_unavailable)</span>
<span class="lineNum">     342 </span>                :<span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">     343 </span>                :            : 
<span class="lineNum">     344 </span>                :            :                 /* Only check on primaries (ie. core), not threads */
<span class="lineNum">     345 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (cpu-&gt;is_secondary)</span>
<span class="lineNum">     346 </span>                :<span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">     347 </span>                :            : 
<span class="lineNum">     348 </span>                :            :                 /* Initialize xstop_error fields. */
<span class="lineNum">     349 </span>                :<span class="lineNoCov">          0 :                 hmi_evt-&gt;u.xstop_error.xstop_reason = 0;</span>
<span class="lineNum">     350 </span>                :<span class="lineNoCov">          0 :                 hmi_evt-&gt;u.xstop_error.u.pir = cpu-&gt;pir;</span>
<span class="lineNum">     351 </span>                :            : 
<span class="lineNum">     352 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (decode_core_fir(cpu, hmi_evt)) {</span>
<span class="lineNum">     353 </span>                :<span class="lineNoCov">          0 :                         queue_hmi_event(hmi_evt, 0);</span>
<span class="lineNum">     354 </span>                :<span class="lineNoCov">          0 :                         *event_generated = 1;</span>
<span class="lineNum">     355 </span>                :            :                 }
<span class="lineNum">     356 </span>                :            :         }
<a name="357"><span class="lineNum">     357 </span>                :<span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     358 </span>                :            : 
<span class="lineNum">     359 </span>                :<span class="lineNoCov">          0 : static void find_nx_checkstop_reason(int flat_chip_id,</span>
<span class="lineNum">     360 </span>                :            :                         struct OpalHMIEvent *hmi_evt, int *event_generated)
<span class="lineNum">     361 </span>                :            : {
<span class="lineNum">     362 </span>                :            :         uint64_t nx_status;
<span class="lineNum">     363 </span>                :            :         uint64_t nx_dma_fir;
<span class="lineNum">     364 </span>                :            :         uint64_t nx_pbi_fir;
<span class="lineNum">     365 </span>                :            :         int i;
<span class="lineNum">     366 </span>                :            : 
<span class="lineNum">     367 </span>                :            :         /* Get NX status register value. */
<span class="lineNum">     368 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (xscom_read(flat_chip_id, NX_STATUS_REG, &amp;nx_status) != 0) {</span>
<span class="lineNum">     369 </span>                :<span class="lineNoCov">          0 :                 prerror(&quot;HMI: XSCOM error reading NX_STATUS_REG\n&quot;);</span>
<span class="lineNum">     370 </span>                :<span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     371 </span>                :            :         }
<span class="lineNum">     372 </span>                :            : 
<span class="lineNum">     373 </span>                :            :         /* Check if NX has driven an HMI interrupt. */
<span class="lineNum">     374 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (!(nx_status &amp; NX_HMI_ACTIVE))</span>
<span class="lineNum">     375 </span>                :            :                 return;
<span class="lineNum">     376 </span>                :            : 
<span class="lineNum">     377 </span>                :            :         /* Initialize HMI event */
<span class="lineNum">     378 </span>                :<span class="lineNoCov">          0 :         hmi_evt-&gt;severity = OpalHMI_SEV_FATAL;</span>
<span class="lineNum">     379 </span>                :<span class="lineNoCov">          0 :         hmi_evt-&gt;type = OpalHMI_ERROR_MALFUNC_ALERT;</span>
<span class="lineNum">     380 </span>                :<span class="lineNoCov">          0 :         hmi_evt-&gt;u.xstop_error.xstop_type = CHECKSTOP_TYPE_NX;</span>
<span class="lineNum">     381 </span>                :<span class="lineNoCov">          0 :         hmi_evt-&gt;u.xstop_error.u.chip_id = flat_chip_id;</span>
<span class="lineNum">     382 </span>                :            : 
<span class="lineNum">     383 </span>                :            :         /* Get DMA &amp; Engine FIR data register value. */
<span class="lineNum">     384 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (xscom_read(flat_chip_id, NX_DMA_ENGINE_FIR, &amp;nx_dma_fir) != 0) {</span>
<span class="lineNum">     385 </span>                :<span class="lineNoCov">          0 :                 prerror(&quot;HMI: XSCOM error reading NX_DMA_ENGINE_FIR\n&quot;);</span>
<span class="lineNum">     386 </span>                :<span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     387 </span>                :            :         }
<span class="lineNum">     388 </span>                :            : 
<span class="lineNum">     389 </span>                :            :         /* Get PowerBus Interface FIR data register value. */
<span class="lineNum">     390 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (xscom_read(flat_chip_id, NX_PBI_FIR, &amp;nx_pbi_fir) != 0) {</span>
<span class="lineNum">     391 </span>                :<span class="lineNoCov">          0 :                 prerror(&quot;HMI: XSCOM error reading NX_DMA_ENGINE_FIR\n&quot;);</span>
<span class="lineNum">     392 </span>                :<span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     393 </span>                :            :         }
<span class="lineNum">     394 </span>                :            : 
<span class="lineNum">     395 </span>                :            :         /* Find NX checkstop reason and populate HMI event with error info. */
<span class="lineNum">     396 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(nx_dma_xstop_bits); i++)</span>
<span class="lineNum">     397 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (nx_dma_fir &amp; PPC_BIT(nx_dma_xstop_bits[i].bit))</span>
<span class="lineNum">     398 </span>                :            :                         hmi_evt-&gt;u.xstop_error.xstop_reason
<span class="lineNum">     399 </span>                :<span class="lineNoCov">          0 :                                                 |= nx_dma_xstop_bits[i].reason;</span>
<span class="lineNum">     400 </span>                :            : 
<span class="lineNum">     401 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(nx_pbi_xstop_bits); i++)</span>
<span class="lineNum">     402 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (nx_pbi_fir &amp; PPC_BIT(nx_pbi_xstop_bits[i].bit))</span>
<span class="lineNum">     403 </span>                :            :                         hmi_evt-&gt;u.xstop_error.xstop_reason
<span class="lineNum">     404 </span>                :<span class="lineNoCov">          0 :                                                 |= nx_pbi_xstop_bits[i].reason;</span>
<span class="lineNum">     405 </span>                :            : 
<span class="lineNum">     406 </span>                :            :         /* Send an HMI event. */
<span class="lineNum">     407 </span>                :<span class="lineNoCov">          0 :         queue_hmi_event(hmi_evt, 0);</span>
<span class="lineNum">     408 </span>                :<span class="lineNoCov">          0 :         *event_generated = 1;</span>
<a name="409"><span class="lineNum">     409 </span>                :            : }</a>
<span class="lineNum">     410 </span>                :            : 
<span class="lineNum">     411 </span>                :<span class="lineNoCov">          0 : static int decode_malfunction(struct OpalHMIEvent *hmi_evt)</span>
<span class="lineNum">     412 </span>                :            : {
<span class="lineNum">     413 </span>                :            :         int i;
<span class="lineNum">     414 </span>                :<span class="lineNoCov">          0 :         int recover = -1;</span>
<span class="lineNum">     415 </span>                :            :         uint64_t malf_alert;
<span class="lineNum">     416 </span>                :<span class="lineNoCov">          0 :         int event_generated = 0;</span>
<span class="lineNum">     417 </span>                :            : 
<span class="lineNum">     418 </span>                :<span class="lineNoCov">          0 :         xscom_read(this_cpu()-&gt;chip_id, 0x2020011, &amp;malf_alert);</span>
<span class="lineNum">     419 </span>                :            : 
<span class="lineNum">     420 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :         for (i = 0; i &lt; 64; i++)</span>
<span class="lineNum">     421 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (malf_alert &amp; PPC_BIT(i)) {</span>
<span class="lineNum">     422 </span>                :<span class="lineNoCov">          0 :                         recover = decode_one_malfunction(i, hmi_evt);</span>
<span class="lineNum">     423 </span>                :<span class="lineNoCov">          0 :                         xscom_write(this_cpu()-&gt;chip_id, 0x02020011, ~PPC_BIT(i));</span>
<span class="lineNum">     424 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                         if (recover) {</span>
<span class="lineNum">     425 </span>                :<span class="lineNoCov">          0 :                                 queue_hmi_event(hmi_evt, recover);</span>
<span class="lineNum">     426 </span>                :<span class="lineNoCov">          0 :                                 event_generated = 1;</span>
<span class="lineNum">     427 </span>                :            :                         }
<span class="lineNum">     428 </span>                :            : 
<span class="lineNum">     429 </span>                :<span class="lineNoCov">          0 :                         find_nx_checkstop_reason(i, hmi_evt, &amp;event_generated);</span>
<span class="lineNum">     430 </span>                :            :                 }
<span class="lineNum">     431 </span>                :            : 
<span class="lineNum">     432 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (recover != -1) {</span>
<span class="lineNum">     433 </span>                :<span class="lineNoCov">          0 :                 find_core_checkstop_reason(hmi_evt, &amp;event_generated);</span>
<span class="lineNum">     434 </span>                :            : 
<span class="lineNum">     435 </span>                :            :                 /*
<span class="lineNum">     436 </span>                :            :                  * In case, if we fail to find checkstop reason send an
<span class="lineNum">     437 </span>                :            :                  * unknown HMI event.
<span class="lineNum">     438 </span>                :            :                  */
<span class="lineNum">     439 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (!event_generated) {</span>
<span class="lineNum">     440 </span>                :<span class="lineNoCov">          0 :                         hmi_evt-&gt;u.xstop_error.xstop_type =</span>
<span class="lineNum">     441 </span>                :            :                                                 CHECKSTOP_TYPE_UNKNOWN;
<span class="lineNum">     442 </span>                :<span class="lineNoCov">          0 :                         hmi_evt-&gt;u.xstop_error.xstop_reason = 0;</span>
<span class="lineNum">     443 </span>                :            :                 }
<span class="lineNum">     444 </span>                :            :         }
<span class="lineNum">     445 </span>                :            : 
<span class="lineNum">     446 </span>                :<span class="lineNoCov">          0 :         return recover;</span>
<a name="447"><span class="lineNum">     447 </span>                :            : }</a>
<span class="lineNum">     448 </span>                :            : 
<span class="lineNum">     449 </span>                :<span class="lineNoCov">          0 : static void wait_for_subcore_threads(void)</span>
<span class="lineNum">     450 </span>                :            : {
<span class="lineNum">     451 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         while (!(*(this_cpu()-&gt;core_hmi_state_ptr) &amp; HMI_STATE_CLEANUP_DONE))</span>
<span class="lineNum">     452 </span>                :<span class="lineNoCov">          0 :                 cpu_relax();</span>
<span class="lineNum">     453 </span>                :<span class="lineNoCov">          0 : }</span>
<span class="lineNum">     454 </span>                :            : 
<span class="lineNum">     455 </span>                :            : /*
<span class="lineNum">     456 </span>                :            :  * For successful recovery of TB residue error, remove dirty data
<span class="lineNum">     457 </span>                :            :  * from TB/HDEC register in each active partition (subcore). Writing
<a name="458"><span class="lineNum">     458 </span>                :            :  * zero's to TB/HDEC will achieve the same.</a>
<span class="lineNum">     459 </span>                :            :  */
<span class="lineNum">     460 </span>                :<span class="lineNoCov">          0 : static void timer_facility_do_cleanup(uint64_t tfmr)</span>
<span class="lineNum">     461 </span>                :            : {
<span class="lineNum">     462 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (tfmr &amp; SPR_TFMR_TB_RESIDUE_ERR) {</span>
<span class="lineNum">     463 </span>                :            :                 /* Reset the TB register to clear the dirty data. */
<span class="lineNum">     464 </span>                :            :                 mtspr(SPR_TBWU, 0);
<span class="lineNum">     465 </span>                :            :                 mtspr(SPR_TBWL, 0);
<span class="lineNum">     466 </span>                :            :         }
<span class="lineNum">     467 </span>                :            : 
<span class="lineNum">     468 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (tfmr &amp; SPR_TFMR_HDEC_PARITY_ERROR) {</span>
<span class="lineNum">     469 </span>                :            :                 /* Reset HDEC register */
<span class="lineNum">     470 </span>                :            :                 mtspr(SPR_HDEC, 0);
<span class="lineNum">     471 </span>                :            :         }
<a name="472"><span class="lineNum">     472 </span>                :<span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     473 </span>                :            : 
<span class="lineNum">     474 </span>                :<span class="lineNoCov">          0 : static int get_split_core_mode(void)</span>
<span class="lineNum">     475 </span>                :            : {
<span class="lineNum">     476 </span>                :            :         uint64_t hid0;
<span class="lineNum">     477 </span>                :            : 
<span class="lineNum">     478 </span>                :<span class="lineNoCov">          0 :         hid0 = mfspr(SPR_HID0);</span>
<span class="lineNum">     479 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (hid0 &amp; SPR_HID0_POWER8_2LPARMODE)</span>
<span class="lineNum">     480 </span>                :            :                 return 2;
<span class="lineNum">     481 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         else if (hid0 &amp; SPR_HID0_POWER8_4LPARMODE)</span>
<span class="lineNum">     482 </span>                :            :                 return 4;
<span class="lineNum">     483 </span>                :            : 
<span class="lineNum">     484 </span>                :<span class="lineNoCov">          0 :         return 1;</span>
<span class="lineNum">     485 </span>                :            : }
<span class="lineNum">     486 </span>                :            : 
<span class="lineNum">     487 </span>                :            : 
<span class="lineNum">     488 </span>                :            : /*
<span class="lineNum">     489 </span>                :            :  * Certain TB/HDEC errors leaves dirty data in timebase and hdec register
<span class="lineNum">     490 </span>                :            :  * which need to cleared before we initiate clear_tb_errors through TFMR[24].
<span class="lineNum">     491 </span>                :            :  * The cleanup has to be done by once by any one thread from core or subcore.
<span class="lineNum">     492 </span>                :            :  *
<span class="lineNum">     493 </span>                :            :  * In split core mode, it is required to clear the dirty data from TB/HDEC
<span class="lineNum">     494 </span>                :            :  * register by all subcores (active partitions) before we clear tb errors
<span class="lineNum">     495 </span>                :            :  * through TFMR[24]. The HMI recovery would fail even if one subcore do
<span class="lineNum">     496 </span>                :            :  * not cleanup the respective TB/HDEC register.
<span class="lineNum">     497 </span>                :            :  *
<span class="lineNum">     498 </span>                :            :  * For un-split core, any one thread can do the cleanup.
<span class="lineNum">     499 </span>                :            :  * For split core, any one thread from each subcore can do the cleanup.
<span class="lineNum">     500 </span>                :            :  *
<span class="lineNum">     501 </span>                :            :  * Errors that required pre-recovery cleanup:
<span class="lineNum">     502 </span>                :            :  *      - SPR_TFMR_TB_RESIDUE_ERR
<a name="503"><span class="lineNum">     503 </span>                :            :  *      - SPR_TFMR_HDEC_PARITY_ERROR</a>
<span class="lineNum">     504 </span>                :            :  */
<span class="lineNum">     505 </span>                :<span class="lineNoCov">          0 : static void pre_recovery_cleanup(void)</span>
<span class="lineNum">     506 </span>                :            : {
<span class="lineNum">     507 </span>                :            :         uint64_t hmer;
<span class="lineNum">     508 </span>                :            :         uint64_t tfmr;
<span class="lineNum">     509 </span>                :            :         uint32_t sibling_thread_mask;
<span class="lineNum">     510 </span>                :            :         int split_core_mode, subcore_id, thread_id, threads_per_core;
<span class="lineNum">     511 </span>                :            :         int i;
<span class="lineNum">     512 </span>                :            : 
<span class="lineNum">     513 </span>                :<span class="lineNoCov">          0 :         hmer = mfspr(SPR_HMER);</span>
<span class="lineNum">     514 </span>                :            : 
<span class="lineNum">     515 </span>                :            :         /* exit if it is not Time facility error. */
<span class="lineNum">     516 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (!(hmer &amp; SPR_HMER_TFAC_ERROR))</span>
<span class="lineNum">     517 </span>                :            :                 return;
<span class="lineNum">     518 </span>                :            : 
<span class="lineNum">     519 </span>                :            :         /*
<span class="lineNum">     520 </span>                :            :          * Exit if it is not the error that leaves dirty data in timebase
<span class="lineNum">     521 </span>                :            :          * or HDEC register. OR this may be the thread which came in very
<span class="lineNum">     522 </span>                :            :          * late and recovery is been already done.
<span class="lineNum">     523 </span>                :            :          *
<span class="lineNum">     524 </span>                :            :          * TFMR is per [sub]core register. If any one thread on the [sub]core
<span class="lineNum">     525 </span>                :            :          * does the recovery it reflects in TFMR register and applicable to
<span class="lineNum">     526 </span>                :            :          * all threads in that [sub]core. Hence take a lock before checking
<span class="lineNum">     527 </span>                :            :          * TFMR errors. Once a thread from a [sub]core completes the
<span class="lineNum">     528 </span>                :            :          * recovery, all other threads on that [sub]core will return from
<span class="lineNum">     529 </span>                :            :          * here.
<span class="lineNum">     530 </span>                :            :          *
<span class="lineNum">     531 </span>                :            :          * If TFMR does not show error that we are looking for, return
<span class="lineNum">     532 </span>                :            :          * from here. We would just fall through recovery code which would
<span class="lineNum">     533 </span>                :            :          * check for other errors on TFMR and fix them.
<span class="lineNum">     534 </span>                :            :          */
<span class="lineNum">     535 </span>                :<span class="lineNoCov">          0 :         lock(&amp;hmi_lock);</span>
<span class="lineNum">     536 </span>                :<span class="lineNoCov">          0 :         tfmr = mfspr(SPR_TFMR);</span>
<span class="lineNum">     537 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (!(tfmr &amp; (SPR_TFMR_TB_RESIDUE_ERR | SPR_TFMR_HDEC_PARITY_ERROR))) {</span>
<span class="lineNum">     538 </span>                :<span class="lineNoCov">          0 :                 unlock(&amp;hmi_lock);</span>
<span class="lineNum">     539 </span>                :<span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     540 </span>                :            :         }
<span class="lineNum">     541 </span>                :            : 
<span class="lineNum">     542 </span>                :            :         /* Gather split core information. */
<span class="lineNum">     543 </span>                :<span class="lineNoCov">          0 :         split_core_mode = get_split_core_mode();</span>
<span class="lineNum">     544 </span>                :<span class="lineNoCov">          0 :         threads_per_core = cpu_thread_count / split_core_mode;</span>
<span class="lineNum">     545 </span>                :            : 
<span class="lineNum">     546 </span>                :            :         /* Prepare core/subcore sibling mask */
<span class="lineNum">     547 </span>                :<span class="lineNoCov">          0 :         thread_id = cpu_get_thread_index(this_cpu());</span>
<span class="lineNum">     548 </span>                :<span class="lineNoCov">          0 :         subcore_id = thread_id / threads_per_core;</span>
<span class="lineNum">     549 </span>                :<span class="lineNoCov">          0 :         sibling_thread_mask = SUBCORE_THREAD_MASK(subcore_id, threads_per_core);</span>
<span class="lineNum">     550 </span>                :            : 
<span class="lineNum">     551 </span>                :            :         /*
<span class="lineNum">     552 </span>                :            :          * First thread on the core ?
<span class="lineNum">     553 </span>                :            :          * if yes, setup the hmi cleanup state to !DONE
<span class="lineNum">     554 </span>                :            :          */
<span class="lineNum">     555 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if ((*(this_cpu()-&gt;core_hmi_state_ptr) &amp; CORE_THREAD_MASK) == 0)</span>
<span class="lineNum">     556 </span>                :<span class="lineNoCov">          0 :                 *(this_cpu()-&gt;core_hmi_state_ptr) &amp;= ~HMI_STATE_CLEANUP_DONE;</span>
<span class="lineNum">     557 </span>                :            : 
<span class="lineNum">     558 </span>                :            :         /*
<span class="lineNum">     559 </span>                :            :          * First thread on subcore ?
<span class="lineNum">     560 </span>                :            :          * if yes, do cleanup.
<span class="lineNum">     561 </span>                :            :          *
<span class="lineNum">     562 </span>                :            :          * Clear TB and wait for other threads (one from each subcore) to
<span class="lineNum">     563 </span>                :            :          * finish its cleanup work.
<span class="lineNum">     564 </span>                :            :          */
<span class="lineNum">     565 </span>                :            : 
<span class="lineNum">     566 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if ((*(this_cpu()-&gt;core_hmi_state_ptr) &amp; sibling_thread_mask) == 0)</span>
<span class="lineNum">     567 </span>                :<span class="lineNoCov">          0 :                 timer_facility_do_cleanup(tfmr);</span>
<span class="lineNum">     568 </span>                :            : 
<span class="lineNum">     569 </span>                :            :         /*
<span class="lineNum">     570 </span>                :            :          * Mark this thread bit. This bit will stay on until this thread
<span class="lineNum">     571 </span>                :            :          * exit from handle_hmi_exception().
<span class="lineNum">     572 </span>                :            :          */
<span class="lineNum">     573 </span>                :<span class="lineNoCov">          0 :         *(this_cpu()-&gt;core_hmi_state_ptr) |= this_cpu()-&gt;thread_mask;</span>
<span class="lineNum">     574 </span>                :            : 
<span class="lineNum">     575 </span>                :            :         /*
<span class="lineNum">     576 </span>                :            :          * Check if each subcore has completed the cleanup work.
<span class="lineNum">     577 </span>                :            :          * if yes, then notify all the threads that we are done with cleanup.
<span class="lineNum">     578 </span>                :            :          */
<span class="lineNum">     579 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         for (i = 0; i &lt; split_core_mode; i++) {</span>
<span class="lineNum">     580 </span>                :<span class="lineNoCov">          0 :                 uint32_t subcore_thread_mask =</span>
<span class="lineNum">     581 </span>                :<span class="lineNoCov">          0 :                                 SUBCORE_THREAD_MASK(i, threads_per_core);</span>
<span class="lineNum">     582 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (!(*(this_cpu()-&gt;core_hmi_state_ptr) &amp; subcore_thread_mask))</span>
<span class="lineNum">     583 </span>                :            :                         break;
<span class="lineNum">     584 </span>                :            :         }
<span class="lineNum">     585 </span>                :            : 
<span class="lineNum">     586 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (i == split_core_mode)</span>
<span class="lineNum">     587 </span>                :<span class="lineNoCov">          0 :                 *(this_cpu()-&gt;core_hmi_state_ptr) |= HMI_STATE_CLEANUP_DONE;</span>
<span class="lineNum">     588 </span>                :            : 
<span class="lineNum">     589 </span>                :<span class="lineNoCov">          0 :         unlock(&amp;hmi_lock);</span>
<span class="lineNum">     590 </span>                :            : 
<span class="lineNum">     591 </span>                :            :         /* Wait for other subcore to complete the cleanup. */
<span class="lineNum">     592 </span>                :<span class="lineNoCov">          0 :         wait_for_subcore_threads();</span>
<a name="593"><span class="lineNum">     593 </span>                :            : }</a>
<span class="lineNum">     594 </span>                :            : 
<span class="lineNum">     595 </span>                :<span class="lineNoCov">          0 : static void hmi_exit(void)</span>
<span class="lineNum">     596 </span>                :            : {
<span class="lineNum">     597 </span>                :            :         /* unconditionally unset the thread bit */
<span class="lineNum">     598 </span>                :<span class="lineNoCov">          0 :         *(this_cpu()-&gt;core_hmi_state_ptr) &amp;= ~(this_cpu()-&gt;thread_mask);</span>
<a name="599"><span class="lineNum">     599 </span>                :<span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     600 </span>                :            : 
<span class="lineNum">     601 </span>                :<span class="lineNoCov">          0 : int handle_hmi_exception(uint64_t hmer, struct OpalHMIEvent *hmi_evt)</span>
<span class="lineNum">     602 </span>                :            : {
<span class="lineNum">     603 </span>                :<span class="lineNoCov">          0 :         int recover = 1;</span>
<span class="lineNum">     604 </span>                :            :         uint64_t tfmr;
<span class="lineNum">     605 </span>                :            : 
<span class="lineNum">     606 </span>                :            :         /*
<span class="lineNum">     607 </span>                :            :          * In case of split core, some of the Timer facility errors need
<span class="lineNum">     608 </span>                :            :          * cleanup to be done before we proceed with the error recovery.
<span class="lineNum">     609 </span>                :            :          */
<span class="lineNum">     610 </span>                :<span class="lineNoCov">          0 :         pre_recovery_cleanup();</span>
<span class="lineNum">     611 </span>                :            : 
<span class="lineNum">     612 </span>                :<span class="lineNoCov">          0 :         lock(&amp;hmi_lock);</span>
<span class="lineNum">     613 </span>                :<span class="lineNoCov">          0 :         printf(&quot;HMI: Received HMI interrupt: HMER = 0x%016llx\n&quot;, hmer);</span>
<span class="lineNum">     614 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (hmi_evt)</span>
<span class="lineNum">     615 </span>                :<span class="lineNoCov">          0 :                 hmi_evt-&gt;hmer = hmer;</span>
<span class="lineNum">     616 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (hmer &amp; SPR_HMER_PROC_RECV_DONE) {</span>
<span class="lineNum">     617 </span>                :<span class="lineNoCov">          0 :                 hmer &amp;= ~SPR_HMER_PROC_RECV_DONE;</span>
<span class="lineNum">     618 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (hmi_evt) {</span>
<span class="lineNum">     619 </span>                :<span class="lineNoCov">          0 :                         hmi_evt-&gt;severity = OpalHMI_SEV_NO_ERROR;</span>
<span class="lineNum">     620 </span>                :<span class="lineNoCov">          0 :                         hmi_evt-&gt;type = OpalHMI_ERROR_PROC_RECOV_DONE;</span>
<span class="lineNum">     621 </span>                :<span class="lineNoCov">          0 :                         queue_hmi_event(hmi_evt, recover);</span>
<span class="lineNum">     622 </span>                :            :                 }
<span class="lineNum">     623 </span>                :<span class="lineNoCov">          0 :                 printf(&quot;HMI: Processor recovery Done.\n&quot;);</span>
<span class="lineNum">     624 </span>                :            :         }
<span class="lineNum">     625 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (hmer &amp; SPR_HMER_PROC_RECV_ERROR_MASKED) {</span>
<span class="lineNum">     626 </span>                :<span class="lineNoCov">          0 :                 hmer &amp;= ~SPR_HMER_PROC_RECV_ERROR_MASKED;</span>
<span class="lineNum">     627 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (hmi_evt) {</span>
<span class="lineNum">     628 </span>                :<span class="lineNoCov">          0 :                         hmi_evt-&gt;severity = OpalHMI_SEV_NO_ERROR;</span>
<span class="lineNum">     629 </span>                :<span class="lineNoCov">          0 :                         hmi_evt-&gt;type = OpalHMI_ERROR_PROC_RECOV_MASKED;</span>
<span class="lineNum">     630 </span>                :<span class="lineNoCov">          0 :                         queue_hmi_event(hmi_evt, recover);</span>
<span class="lineNum">     631 </span>                :            :                 }
<span class="lineNum">     632 </span>                :<span class="lineNoCov">          0 :                 printf(&quot;HMI: Processor recovery Done (masked).\n&quot;);</span>
<span class="lineNum">     633 </span>                :            :         }
<span class="lineNum">     634 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (hmer &amp; SPR_HMER_PROC_RECV_AGAIN) {</span>
<span class="lineNum">     635 </span>                :<span class="lineNoCov">          0 :                 hmer &amp;= ~SPR_HMER_PROC_RECV_AGAIN;</span>
<span class="lineNum">     636 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (hmi_evt) {</span>
<span class="lineNum">     637 </span>                :<span class="lineNoCov">          0 :                         hmi_evt-&gt;severity = OpalHMI_SEV_NO_ERROR;</span>
<span class="lineNum">     638 </span>                :<span class="lineNoCov">          0 :                         hmi_evt-&gt;type = OpalHMI_ERROR_PROC_RECOV_DONE_AGAIN;</span>
<span class="lineNum">     639 </span>                :<span class="lineNoCov">          0 :                         queue_hmi_event(hmi_evt, recover);</span>
<span class="lineNum">     640 </span>                :            :                 }
<span class="lineNum">     641 </span>                :<span class="lineNoCov">          0 :                 printf(&quot;HMI: Processor recovery occurred again before&quot;</span>
<span class="lineNum">     642 </span>                :            :                         &quot;bit2 was cleared\n&quot;);
<span class="lineNum">     643 </span>                :            :         }
<span class="lineNum">     644 </span>                :            :         /* Assert if we see malfunction alert, we can not continue. */
<span class="lineNum">     645 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (hmer &amp; SPR_HMER_MALFUNCTION_ALERT) {</span>
<span class="lineNum">     646 </span>                :<span class="lineNoCov">          0 :                 hmer &amp;= ~SPR_HMER_MALFUNCTION_ALERT;</span>
<span class="lineNum">     647 </span>                :<span class="lineNoCov">          0 :                 recover = 0;</span>
<span class="lineNum">     648 </span>                :            : 
<span class="lineNum">     649 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (hmi_evt) {</span>
<span class="lineNum">     650 </span>                :<span class="lineNoCov">          0 :                         recover = decode_malfunction(hmi_evt);</span>
<span class="lineNum">     651 </span>                :<span class="lineNoCov">          0 :                         queue_hmi_event(hmi_evt, recover);</span>
<span class="lineNum">     652 </span>                :            :                 }
<span class="lineNum">     653 </span>                :            :         }
<span class="lineNum">     654 </span>                :            : 
<span class="lineNum">     655 </span>                :            :         /* Assert if we see Hypervisor resource error, we can not continue. */
<span class="lineNum">     656 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (hmer &amp; SPR_HMER_HYP_RESOURCE_ERR) {</span>
<span class="lineNum">     657 </span>                :<span class="lineNoCov">          0 :                 hmer &amp;= ~SPR_HMER_HYP_RESOURCE_ERR;</span>
<span class="lineNum">     658 </span>                :<span class="lineNoCov">          0 :                 recover = 0;</span>
<span class="lineNum">     659 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (hmi_evt) {</span>
<span class="lineNum">     660 </span>                :<span class="lineNoCov">          0 :                         hmi_evt-&gt;severity = OpalHMI_SEV_FATAL;</span>
<span class="lineNum">     661 </span>                :<span class="lineNoCov">          0 :                         hmi_evt-&gt;type = OpalHMI_ERROR_HYP_RESOURCE;</span>
<span class="lineNum">     662 </span>                :<span class="lineNoCov">          0 :                         queue_hmi_event(hmi_evt, recover);</span>
<span class="lineNum">     663 </span>                :            :                 }
<span class="lineNum">     664 </span>                :            :         }
<span class="lineNum">     665 </span>                :            : 
<span class="lineNum">     666 </span>                :            :         /*
<span class="lineNum">     667 </span>                :            :          * Assert for now for all TOD errors. In future we need to decode
<span class="lineNum">     668 </span>                :            :          * TFMR and take corrective action wherever required.
<span class="lineNum">     669 </span>                :            :          */
<span class="lineNum">     670 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (hmer &amp; SPR_HMER_TFAC_ERROR) {</span>
<span class="lineNum">     671 </span>                :<span class="lineNoCov">          0 :                 tfmr = mfspr(SPR_TFMR);         /* save original TFMR */</span>
<span class="lineNum">     672 </span>                :<span class="lineNoCov">          0 :                 hmer &amp;= ~SPR_HMER_TFAC_ERROR;</span>
<span class="lineNum">     673 </span>                :<span class="lineNoCov">          0 :                 recover = chiptod_recover_tb_errors();</span>
<span class="lineNum">     674 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (hmi_evt) {</span>
<span class="lineNum">     675 </span>                :<span class="lineNoCov">          0 :                         hmi_evt-&gt;severity = OpalHMI_SEV_ERROR_SYNC;</span>
<span class="lineNum">     676 </span>                :<span class="lineNoCov">          0 :                         hmi_evt-&gt;type = OpalHMI_ERROR_TFAC;</span>
<span class="lineNum">     677 </span>                :<span class="lineNoCov">          0 :                         hmi_evt-&gt;tfmr = tfmr;</span>
<span class="lineNum">     678 </span>                :<span class="lineNoCov">          0 :                         queue_hmi_event(hmi_evt, recover);</span>
<span class="lineNum">     679 </span>                :            :                 }
<span class="lineNum">     680 </span>                :            :         }
<span class="lineNum">     681 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (hmer &amp; SPR_HMER_TFMR_PARITY_ERROR) {</span>
<span class="lineNum">     682 </span>                :<span class="lineNoCov">          0 :                 tfmr = mfspr(SPR_TFMR);         /* save original TFMR */</span>
<span class="lineNum">     683 </span>                :<span class="lineNoCov">          0 :                 hmer &amp;= ~SPR_HMER_TFMR_PARITY_ERROR;</span>
<span class="lineNum">     684 </span>                :<span class="lineNoCov">          0 :                 recover = chiptod_recover_tb_errors();</span>
<span class="lineNum">     685 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (hmi_evt) {</span>
<span class="lineNum">     686 </span>                :<span class="lineNoCov">          0 :                         hmi_evt-&gt;severity = OpalHMI_SEV_FATAL;</span>
<span class="lineNum">     687 </span>                :<span class="lineNoCov">          0 :                         hmi_evt-&gt;type = OpalHMI_ERROR_TFMR_PARITY;</span>
<span class="lineNum">     688 </span>                :<span class="lineNoCov">          0 :                         hmi_evt-&gt;tfmr = tfmr;</span>
<span class="lineNum">     689 </span>                :<span class="lineNoCov">          0 :                         queue_hmi_event(hmi_evt, recover);</span>
<span class="lineNum">     690 </span>                :            :                 }
<span class="lineNum">     691 </span>                :            :         }
<span class="lineNum">     692 </span>                :            : 
<span class="lineNum">     693 </span>                :            :         /*
<span class="lineNum">     694 </span>                :            :          * HMER bits are sticky, once set to 1 they remain set to 1 until
<span class="lineNum">     695 </span>                :            :          * they are set to 0. Reset the error source bit to 0, otherwise
<span class="lineNum">     696 </span>                :            :          * we keep getting HMI interrupt again and again.
<span class="lineNum">     697 </span>                :            :          */
<span class="lineNum">     698 </span>                :            :         mtspr(SPR_HMER, hmer);
<span class="lineNum">     699 </span>                :<span class="lineNoCov">          0 :         hmi_exit();</span>
<span class="lineNum">     700 </span>                :<span class="lineNoCov">          0 :         unlock(&amp;hmi_lock);</span>
<span class="lineNum">     701 </span>                :<span class="lineNoCov">          0 :         return recover;</span>
<a name="702"><span class="lineNum">     702 </span>                :            : }</a>
<span class="lineNum">     703 </span>                :            : 
<span class="lineNum">     704 </span>                :<span class="lineNoCov">          0 : static int64_t opal_handle_hmi(void)</span>
<span class="lineNum">     705 </span>                :            : {
<span class="lineNum">     706 </span>                :            :         uint64_t hmer;
<span class="lineNum">     707 </span>                :<span class="lineNoCov">          0 :         int rc = OPAL_SUCCESS;</span>
<span class="lineNum">     708 </span>                :            :         struct OpalHMIEvent hmi_evt;
<span class="lineNum">     709 </span>                :            : 
<span class="lineNum">     710 </span>                :            :         /*
<span class="lineNum">     711 </span>                :            :          * Compiled time check to see size of OpalHMIEvent do not exceed
<span class="lineNum">     712 </span>                :            :          * that of struct opal_msg.
<span class="lineNum">     713 </span>                :            :          */
<span class="lineNum">     714 </span>                :            :         BUILD_ASSERT(sizeof(struct opal_msg) &gt;= sizeof(struct OpalHMIEvent));
<span class="lineNum">     715 </span>                :            : 
<span class="lineNum">     716 </span>                :<span class="lineNoCov">          0 :         memset(&amp;hmi_evt, 0, sizeof(struct OpalHMIEvent));</span>
<span class="lineNum">     717 </span>                :<span class="lineNoCov">          0 :         hmi_evt.version = OpalHMIEvt_V2;</span>
<span class="lineNum">     718 </span>                :            : 
<span class="lineNum">     719 </span>                :<span class="lineNoCov">          0 :         hmer = mfspr(SPR_HMER);         /* Get HMER register value */</span>
<span class="lineNum">     720 </span>                :<span class="lineNoCov">          0 :         handle_hmi_exception(hmer, &amp;hmi_evt);</span>
<span class="lineNum">     721 </span>                :            : 
<span class="lineNum">     722 </span>                :<span class="lineNoCov">          0 :         return rc;</span>
<span class="lineNum">     723 </span>                :            : }
<span class="lineNum">     724 </span>                :            : opal_call(OPAL_HANDLE_HMI, opal_handle_hmi, 0);
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.9</a></td></tr>
  </table>
  <br>

</body>
</html>
