include mapped_io
include usart
include timer

const
  PINB*   = MappedIoRegister[uint8](0x23)
  DDRB*   = MappedIoRegister[uint8](0x24)
  PORTB*  = MappedIoRegister[uint8](0x25)
  PINC*   = MappedIoRegister[uint8](0x26)
  DDRC*   = MappedIoRegister[uint8](0x27)
  PORTC*  = MappedIoRegister[uint8](0x28)
  PIND*   = MappedIoRegister[uint8](0x29)
  DDRD*   = MappedIoRegister[uint8](0x2A)
  PORTD*  = MappedIoRegister[uint8](0x2B)
  PINE*   = MappedIoRegister[uint8](0x2C)
  DDRE*   = MappedIoRegister[uint8](0x2D)
  PORTE*  = MappedIoRegister[uint8](0x2E)
  TIFR0*  = MappedIoRegister[uint8](0x35)
  TIFR1*  = MappedIoRegister[uint8](0x36)
  TIFR2*  = MappedIoRegister[uint8](0x37)
  TIFR3*  = MappedIoRegister[uint8](0x38)
  TIFR4*  = MappedIoRegister[uint8](0x39)
  PCIFR*  = MappedIoRegister[uint8](0x3B)
  EIFR*   = MappedIoRegister[uint8](0x3C)
  EIMSK*  = MappedIoRegister[uint8](0x3D)
  GPIOR0* = MappedIoRegister[uint8](0x3E)
  EECR*   = MappedIoRegister[uint8](0x3F)
  EEDR*   = MappedIoRegister[uint8](0x40)
  EEAR*   = MappedIoRegister[uint16](0x41)
  EEARL*  = MappedIoRegister[uint8](0x41)
  EEARH*  = MappedIoRegister[uint8](0x42)
  GTCCR*  = MappedIoRegister[uint8](0x43)
  TCCR0A* = MappedIoRegister[uint8](0x44)
  TCCR0B* = MappedIoRegister[uint8](0x45)
  TCNT0*  = MappedIoRegister[uint8](0x46)
  OCR0A*  = MappedIoRegister[uint8](0x47)
  OCR0B*  = MappedIoRegister[uint8](0x48)
  GPIOR1* = MappedIoRegister[uint8](0x4A)
  GPIOR2* = MappedIoRegister[uint8](0x4B)
  SPCR0*  = MappedIoRegister[uint8](0x4C)
  SPSR0*  = MappedIoRegister[uint8](0x4D)
  SPDR0*  = MappedIoRegister[uint8](0x4E)
  ACSRB*  = MappedIoRegister[uint8](0x4F)
  ACSRA*  = MappedIoRegister[uint8](0x50)
  ACSR*   = MappedIoRegister[uint8](0x50)
  SMCR*   = MappedIoRegister[uint8](0x53)
  MCUSR*  = MappedIoRegister[uint8](0x54)
  MCUCR*  = MappedIoRegister[uint8](0x55)
  SPMCSR* = MappedIoRegister[uint8](0x57)
  SP*     = MappedIoRegister[uint16](0x5D)
  SPL*    = MappedIoRegister[uint8](0x5D)
  SPH*    = MappedIoRegister[uint8](0x5E)
  SREG*   = MappedIoRegister[uint8](0x5F)
  WDTCSR* = MappedIoRegister[uint8](0x60)
  CLKPR*  = MappedIoRegister[uint8](0x61)
  XFDCSR* = MappedIoRegister[uint8](0x62)
  PRR0*   = MappedIoRegister[uint8](0x64)
  PRR1*   = MappedIoRegister[uint8](0x65)
  OSCCAL* = MappedIoRegister[uint8](0x66)
  PCICR*  = MappedIoRegister[uint8](0x68)
  EICRA*  = MappedIoRegister[uint8](0x69)
  PCMSK0* = MappedIoRegister[uint8](0x6B)
  PCMSK1* = MappedIoRegister[uint8](0x6C)
  PCMSK2* = MappedIoRegister[uint8](0x6D)
  TIMSK0* = MappedIoRegister[uint8](0x6E)
  TIMSK1* = MappedIoRegister[uint8](0x6F)
  TIMSK2* = MappedIoRegister[uint8](0x70)
  TIMSK3* = MappedIoRegister[uint8](0x71)
  TIMSK4* = MappedIoRegister[uint8](0x72)
  PCMSK3* = MappedIoRegister[uint8](0x73)
  ADC*    = MappedIoRegister[uint16](0x78)
  ADCL*   = MappedIoRegister[uint8](0x78)
  ADCH*   = MappedIoRegister[uint8](0x79)
  ADCSRA* = MappedIoRegister[uint8](0x7A)
  ADCSRB* = MappedIoRegister[uint8](0x7B)
  ADMUX*  = MappedIoRegister[uint8](0x7C)
  DIDR0*  = MappedIoRegister[uint8](0x7E)
  DIDR1*  = MappedIoRegister[uint8](0x7F)
  TCCR1A* = MappedIoRegister[uint8](0x80)
  TCCR1B* = MappedIoRegister[uint8](0x81)
  TCCR1C* = MappedIoRegister[uint8](0x82)
  TCNT1*  = MappedIoRegister[uint16](0x84)
  TCNT1L* = MappedIoRegister[uint8](0x84)
  TCNT1H* = MappedIoRegister[uint8](0x85)
  ICR1*   = MappedIoRegister[uint16](0x86)
  ICR1L*  = MappedIoRegister[uint8](0x86)
  ICR1H*  = MappedIoRegister[uint8](0x87)
  OCR1A*  = MappedIoRegister[uint16](0x88)
  OCR1AL* = MappedIoRegister[uint8](0x88)
  OCR1AH* = MappedIoRegister[uint8](0x89)
  OCR1B*  = MappedIoRegister[uint16](0x8A)
  OCR1BL* = MappedIoRegister[uint8](0x8A)
  OCR1BH* = MappedIoRegister[uint8](0x8B)
  TCCR3A* = MappedIoRegister[uint8](0x90)
  TCCR3B* = MappedIoRegister[uint8](0x91)
  TCCR3C* = MappedIoRegister[uint8](0x92)
  TCNT3*  = MappedIoRegister[uint16](0x94)
  TCNT3L* = MappedIoRegister[uint8](0x94)
  TCNT3H* = MappedIoRegister[uint8](0x95)
  ICR3*   = MappedIoRegister[uint16](0x96)
  ICR3L*  = MappedIoRegister[uint8](0x96)
  ICR3H*  = MappedIoRegister[uint8](0x97)
  OCR3A*  = MappedIoRegister[uint16](0x98)
  OCR3AL* = MappedIoRegister[uint8](0x98)
  OCR3AH* = MappedIoRegister[uint8](0x99)
  OCR3B*  = MappedIoRegister[uint16](0x9A)
  OCR3BL* = MappedIoRegister[uint8](0x9A)
  OCR3BH* = MappedIoRegister[uint8](0x9B)
  TCCR4A* = MappedIoRegister[uint8](0xA0)
  TCCR4B* = MappedIoRegister[uint8](0xA1)
  TCCR4C* = MappedIoRegister[uint8](0xA2)
  TCNT4*  = MappedIoRegister[uint16](0xA4)
  TCNT4L* = MappedIoRegister[uint8](0xA4)
  TCNT4H* = MappedIoRegister[uint8](0xA5)
  ICR4*   = MappedIoRegister[uint16](0xA6)
  ICR4L*  = MappedIoRegister[uint8](0xA6)
  ICR4H*  = MappedIoRegister[uint8](0xA7)
  OCR4A*  = MappedIoRegister[uint16](0xA8)
  OCR4AL* = MappedIoRegister[uint8](0xA8)
  OCR4AH* = MappedIoRegister[uint8](0xA9)
  OCR4B*  = MappedIoRegister[uint16](0xAA)
  OCR4BL* = MappedIoRegister[uint8](0xAA)
  OCR4BH* = MappedIoRegister[uint8](0xAB)
  SPCR1*  = MappedIoRegister[uint8](0xAC)
  SPSR1*  = MappedIoRegister[uint8](0xAD)
  SPDR1*  = MappedIoRegister[uint8](0xAE)
  TCCR2A* = MappedIoRegister[uint8](0xB0)
  TCCR2B* = MappedIoRegister[uint8](0xB1)
  TCNT2*  = MappedIoRegister[uint8](0xB2)
  OCR2A*  = MappedIoRegister[uint8](0xB3)
  OCR2B*  = MappedIoRegister[uint8](0xB4)
  ASSR*   = MappedIoRegister[uint8](0xB6)
  TWBR0*  = MappedIoRegister[uint8](0xB8)
  TWSR0*  = MappedIoRegister[uint8](0xB9)
  TWAR0*  = MappedIoRegister[uint8](0xBA)
  TWDR0*  = MappedIoRegister[uint8](0xBB)
  TWCR0*  = MappedIoRegister[uint8](0xBC)
  TWAMR0* = MappedIoRegister[uint8](0xBD)
  UCSR0A* = MappedIoRegister[uint8](0xC0)
  UCSR0B* = MappedIoRegister[uint8](0xC1)
  UCSR0C* = MappedIoRegister[uint8](0xC2)
  UCSR0D* = MappedIoRegister[uint8](0xC3)
  UBRR0*  = MappedIoRegister[uint16](0xC4)
  UBRR0L* = MappedIoRegister[uint8](0xC4)
  UBRR0H* = MappedIoRegister[uint8](0xC5)
  UDR0*   = MappedIoRegister[uint8](0xC6)
  UCSR1A* = MappedIoRegister[uint8](0xC8)
  UCSR1B* = MappedIoRegister[uint8](0xC9)
  UCSR1C* = MappedIoRegister[uint8](0xCA)
  UCSR1D* = MappedIoRegister[uint8](0xCB)
  UBRR1*  = MappedIoRegister[uint16](0xCC)
  UBRR1L* = MappedIoRegister[uint8](0xCC)
  UBRR1H* = MappedIoRegister[uint8](0xCD)
  UDR1*   = MappedIoRegister[uint8](0xCE)
  TWBR1*  = MappedIoRegister[uint8](0xD8)
  TWSR1*  = MappedIoRegister[uint8](0xD9)
  TWAR1*  = MappedIoRegister[uint8](0xDA)
  TWDR1*  = MappedIoRegister[uint8](0xDB)
  TWCR1*  = MappedIoRegister[uint8](0xDC)
  TWAMR1* = MappedIoRegister[uint8](0xDD)

const
  portb* = Port(direction: DDRB, output: PORTB, input: PINB)
  portc* = Port(direction: DDRC, output: PORTC, input: PINC)
  portd* = Port(direction: DDRD, output: PORTD, input: PIND)
  porte* = Port(direction: DDRE, output: PORTE, input: PINE)

