//--------------------------------------------------------------------------------
// Auto-generated by Migen (3ffd64c) & LiteX (f9f1b8e) on 2021-07-29 20:33:38
//--------------------------------------------------------------------------------
#ifndef __GENERATED_MEM_H
#define __GENERATED_MEM_H

#ifndef SRAM_BASE
#define SRAM_BASE 0x01000000L
#define SRAM_SIZE 0x00000800
#endif

#ifndef SPIFLASH_BASE
#define SPIFLASH_BASE 0x80000000L
#define SPIFLASH_SIZE 0x01000000
#endif

#ifndef ROM_BASE
#define ROM_BASE 0x80060000L
#define ROM_SIZE 0x00008000
#endif

#ifndef MAIN_RAM_BASE
#define MAIN_RAM_BASE 0x40000000L
#define MAIN_RAM_SIZE 0x02000000
#endif

#ifndef CSR_BASE
#define CSR_BASE 0x82000000L
#define CSR_SIZE 0x00010000
#endif

#ifndef MEM_REGIONS
#define MEM_REGIONS "SRAM      0x01000000 0x800 \nSPIFLASH  0x80000000 0x1000000 \nROM       0x80060000 0x8000 \nMAIN_RAM  0x40000000 0x2000000 \nCSR       0x82000000 0x10000 "
#endif
#endif
