\hypertarget{group___l_p_i_t___peripheral___access___layer}{}\doxysection{LPIT Peripheral Access Layer}
\label{group___l_p_i_t___peripheral___access___layer}\index{LPIT Peripheral Access Layer@{LPIT Peripheral Access Layer}}
Collaboration diagram for LPIT Peripheral Access Layer\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___l_p_i_t___peripheral___access___layer}
\end{center}
\end{figure}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___l_p_i_t___register___masks}{LPIT Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_l_p_i_t___type}{LPIT\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em LPIT -\/ Register Layout Typedef. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___l_p_i_t___peripheral___access___layer_ga64f036c76bcc32fa8ea42d76f2ee1b9b}{LPIT\+\_\+\+TMR\+\_\+\+COUNT}}~4u
\begin{DoxyCompactList}\small\item\em LPIT -\/ Size of Registers Arrays. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_i_t___peripheral___access___layer_gad18c31b2ea8515891fc5c0ca1b8cf0b3}{LPIT\+\_\+\+INSTANCE\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of instances of the LPIT module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_i_t___peripheral___access___layer_ga5010d88a5fbd30c1d67a20c99c234902}{LPIT0\+\_\+\+BASE}}~(0x40037000u)
\begin{DoxyCompactList}\small\item\em Peripheral LPIT0 base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_i_t___peripheral___access___layer_ga89424e58df849c7843fd494a74e7cabf}{LPIT0}}~((\mbox{\hyperlink{struct_l_p_i_t___type}{LPIT\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___l_p_i_t___peripheral___access___layer_ga5010d88a5fbd30c1d67a20c99c234902}{LPIT0\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral LPIT0 base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_i_t___peripheral___access___layer_ga81bd73758f97691dfcf2c7b286aee471}{LPIT\+\_\+\+BASE\+\_\+\+ADDRS}}~\{ \mbox{\hyperlink{group___l_p_i_t___peripheral___access___layer_ga5010d88a5fbd30c1d67a20c99c234902}{LPIT0\+\_\+\+BASE}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of LPIT peripheral base addresses. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_i_t___peripheral___access___layer_ga43bfaf4c159746c32875e1abb26dd83e}{LPIT\+\_\+\+BASE\+\_\+\+PTRS}}~\{ \mbox{\hyperlink{group___l_p_i_t___peripheral___access___layer_ga89424e58df849c7843fd494a74e7cabf}{LPIT0}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of LPIT peripheral base pointers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_i_t___peripheral___access___layer_gabc86c006747fd93335102f43efb2b4b1}{LPIT\+\_\+\+IRQS\+\_\+\+ARR\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of interrupt vector arrays for the LPIT module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_i_t___peripheral___access___layer_gaad25c44636b209b82b189b4fa98977e3}{LPIT\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT}}~(4u)
\begin{DoxyCompactList}\small\item\em Number of interrupt channels for the LPIT module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_i_t___peripheral___access___layer_gaf35616c929d8a1363ac8e9d5a9d7e657}{LPIT\+\_\+\+IRQS}}~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a5fb120d6f267bec0b3ab419fd8beca86}{LPIT0\+\_\+\+Ch0\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8aa3f068023f3b8d83f3036361d877e0a7}{LPIT0\+\_\+\+Ch1\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8adbd8e7f7dc1d864aa75f5372ce56ab3c}{LPIT0\+\_\+\+Ch2\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a5b40a24413c90ad9ae4d37cbaf69af83}{LPIT0\+\_\+\+Ch3\+\_\+\+IRQn}} \}
\begin{DoxyCompactList}\small\item\em Interrupt vectors for the LPIT peripheral type. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_l_p_i_t___type}{LPIT\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___l_p_i_t___peripheral___access___layer_ga04469fd3aacdd5027857a0a06105b96a}{LPIT\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___l_p_i_t___peripheral___access___layer_ga89424e58df849c7843fd494a74e7cabf}\label{group___l_p_i_t___peripheral___access___layer_ga89424e58df849c7843fd494a74e7cabf}} 
\index{LPIT Peripheral Access Layer@{LPIT Peripheral Access Layer}!LPIT0@{LPIT0}}
\index{LPIT0@{LPIT0}!LPIT Peripheral Access Layer@{LPIT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPIT0}{LPIT0}}
{\footnotesize\ttfamily \#define LPIT0~((\mbox{\hyperlink{struct_l_p_i_t___type}{LPIT\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___l_p_i_t___peripheral___access___layer_ga5010d88a5fbd30c1d67a20c99c234902}{LPIT0\+\_\+\+BASE}})}



Peripheral LPIT0 base pointer. 

\mbox{\Hypertarget{group___l_p_i_t___peripheral___access___layer_ga5010d88a5fbd30c1d67a20c99c234902}\label{group___l_p_i_t___peripheral___access___layer_ga5010d88a5fbd30c1d67a20c99c234902}} 
\index{LPIT Peripheral Access Layer@{LPIT Peripheral Access Layer}!LPIT0\_BASE@{LPIT0\_BASE}}
\index{LPIT0\_BASE@{LPIT0\_BASE}!LPIT Peripheral Access Layer@{LPIT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPIT0\_BASE}{LPIT0\_BASE}}
{\footnotesize\ttfamily \#define LPIT0\+\_\+\+BASE~(0x40037000u)}



Peripheral LPIT0 base address. 

\mbox{\Hypertarget{group___l_p_i_t___peripheral___access___layer_ga81bd73758f97691dfcf2c7b286aee471}\label{group___l_p_i_t___peripheral___access___layer_ga81bd73758f97691dfcf2c7b286aee471}} 
\index{LPIT Peripheral Access Layer@{LPIT Peripheral Access Layer}!LPIT\_BASE\_ADDRS@{LPIT\_BASE\_ADDRS}}
\index{LPIT\_BASE\_ADDRS@{LPIT\_BASE\_ADDRS}!LPIT Peripheral Access Layer@{LPIT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPIT\_BASE\_ADDRS}{LPIT\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define LPIT\+\_\+\+BASE\+\_\+\+ADDRS~\{ \mbox{\hyperlink{group___l_p_i_t___peripheral___access___layer_ga5010d88a5fbd30c1d67a20c99c234902}{LPIT0\+\_\+\+BASE}} \}}



Array initializer of LPIT peripheral base addresses. 

\mbox{\Hypertarget{group___l_p_i_t___peripheral___access___layer_ga43bfaf4c159746c32875e1abb26dd83e}\label{group___l_p_i_t___peripheral___access___layer_ga43bfaf4c159746c32875e1abb26dd83e}} 
\index{LPIT Peripheral Access Layer@{LPIT Peripheral Access Layer}!LPIT\_BASE\_PTRS@{LPIT\_BASE\_PTRS}}
\index{LPIT\_BASE\_PTRS@{LPIT\_BASE\_PTRS}!LPIT Peripheral Access Layer@{LPIT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPIT\_BASE\_PTRS}{LPIT\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define LPIT\+\_\+\+BASE\+\_\+\+PTRS~\{ \mbox{\hyperlink{group___l_p_i_t___peripheral___access___layer_ga89424e58df849c7843fd494a74e7cabf}{LPIT0}} \}}



Array initializer of LPIT peripheral base pointers. 

\mbox{\Hypertarget{group___l_p_i_t___peripheral___access___layer_gad18c31b2ea8515891fc5c0ca1b8cf0b3}\label{group___l_p_i_t___peripheral___access___layer_gad18c31b2ea8515891fc5c0ca1b8cf0b3}} 
\index{LPIT Peripheral Access Layer@{LPIT Peripheral Access Layer}!LPIT\_INSTANCE\_COUNT@{LPIT\_INSTANCE\_COUNT}}
\index{LPIT\_INSTANCE\_COUNT@{LPIT\_INSTANCE\_COUNT}!LPIT Peripheral Access Layer@{LPIT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPIT\_INSTANCE\_COUNT}{LPIT\_INSTANCE\_COUNT}}
{\footnotesize\ttfamily \#define LPIT\+\_\+\+INSTANCE\+\_\+\+COUNT~(1u)}



Number of instances of the LPIT module. 

\mbox{\Hypertarget{group___l_p_i_t___peripheral___access___layer_gaf35616c929d8a1363ac8e9d5a9d7e657}\label{group___l_p_i_t___peripheral___access___layer_gaf35616c929d8a1363ac8e9d5a9d7e657}} 
\index{LPIT Peripheral Access Layer@{LPIT Peripheral Access Layer}!LPIT\_IRQS@{LPIT\_IRQS}}
\index{LPIT\_IRQS@{LPIT\_IRQS}!LPIT Peripheral Access Layer@{LPIT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPIT\_IRQS}{LPIT\_IRQS}}
{\footnotesize\ttfamily \#define LPIT\+\_\+\+IRQS~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a5fb120d6f267bec0b3ab419fd8beca86}{LPIT0\+\_\+\+Ch0\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8aa3f068023f3b8d83f3036361d877e0a7}{LPIT0\+\_\+\+Ch1\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8adbd8e7f7dc1d864aa75f5372ce56ab3c}{LPIT0\+\_\+\+Ch2\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a5b40a24413c90ad9ae4d37cbaf69af83}{LPIT0\+\_\+\+Ch3\+\_\+\+IRQn}} \}}



Interrupt vectors for the LPIT peripheral type. 

\mbox{\Hypertarget{group___l_p_i_t___peripheral___access___layer_gabc86c006747fd93335102f43efb2b4b1}\label{group___l_p_i_t___peripheral___access___layer_gabc86c006747fd93335102f43efb2b4b1}} 
\index{LPIT Peripheral Access Layer@{LPIT Peripheral Access Layer}!LPIT\_IRQS\_ARR\_COUNT@{LPIT\_IRQS\_ARR\_COUNT}}
\index{LPIT\_IRQS\_ARR\_COUNT@{LPIT\_IRQS\_ARR\_COUNT}!LPIT Peripheral Access Layer@{LPIT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPIT\_IRQS\_ARR\_COUNT}{LPIT\_IRQS\_ARR\_COUNT}}
{\footnotesize\ttfamily \#define LPIT\+\_\+\+IRQS\+\_\+\+ARR\+\_\+\+COUNT~(1u)}



Number of interrupt vector arrays for the LPIT module. 

\mbox{\Hypertarget{group___l_p_i_t___peripheral___access___layer_gaad25c44636b209b82b189b4fa98977e3}\label{group___l_p_i_t___peripheral___access___layer_gaad25c44636b209b82b189b4fa98977e3}} 
\index{LPIT Peripheral Access Layer@{LPIT Peripheral Access Layer}!LPIT\_IRQS\_CH\_COUNT@{LPIT\_IRQS\_CH\_COUNT}}
\index{LPIT\_IRQS\_CH\_COUNT@{LPIT\_IRQS\_CH\_COUNT}!LPIT Peripheral Access Layer@{LPIT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPIT\_IRQS\_CH\_COUNT}{LPIT\_IRQS\_CH\_COUNT}}
{\footnotesize\ttfamily \#define LPIT\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT~(4u)}



Number of interrupt channels for the LPIT module. 

\mbox{\Hypertarget{group___l_p_i_t___peripheral___access___layer_ga64f036c76bcc32fa8ea42d76f2ee1b9b}\label{group___l_p_i_t___peripheral___access___layer_ga64f036c76bcc32fa8ea42d76f2ee1b9b}} 
\index{LPIT Peripheral Access Layer@{LPIT Peripheral Access Layer}!LPIT\_TMR\_COUNT@{LPIT\_TMR\_COUNT}}
\index{LPIT\_TMR\_COUNT@{LPIT\_TMR\_COUNT}!LPIT Peripheral Access Layer@{LPIT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPIT\_TMR\_COUNT}{LPIT\_TMR\_COUNT}}
{\footnotesize\ttfamily \#define LPIT\+\_\+\+TMR\+\_\+\+COUNT~4u}



LPIT -\/ Size of Registers Arrays. 



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___l_p_i_t___peripheral___access___layer_ga04469fd3aacdd5027857a0a06105b96a}\label{group___l_p_i_t___peripheral___access___layer_ga04469fd3aacdd5027857a0a06105b96a}} 
\index{LPIT Peripheral Access Layer@{LPIT Peripheral Access Layer}!LPIT\_MemMapPtr@{LPIT\_MemMapPtr}}
\index{LPIT\_MemMapPtr@{LPIT\_MemMapPtr}!LPIT Peripheral Access Layer@{LPIT Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPIT\_MemMapPtr}{LPIT\_MemMapPtr}}
{\footnotesize\ttfamily typedef  struct \mbox{\hyperlink{struct_l_p_i_t___type}{LPIT\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___l_p_i_t___peripheral___access___layer_ga04469fd3aacdd5027857a0a06105b96a}{LPIT\+\_\+\+Mem\+Map\+Ptr}}}

