<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Treg01SynRst.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Treg01SynRst.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Treg01SynRst.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Treg01SynRst.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Treg01SynRst.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Treg01SynRst.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Treg01SynRst.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Treg01SynRst.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Treg01SynRst.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Treg01SynRst.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Treg01SynRst.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Treg01SynRst.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Treg01SynRst.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Treg01SynRst.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Treg01SynRst.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Treg01SynRst.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Treg01SynRst.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Treg01SynRst.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Treg01SynRst.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Treg01SynRst.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Treg01SynRst_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Treg01SynRst_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Treg01SynRst_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Treg01SynRst_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Treg01SynRst_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Treg01SynRst_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Treg01SynRst_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Treg01SynRst_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Treg01SynRst_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Treg01SynRst_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Treg01SynRst_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Treg01SynRst_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Treg01SynRst_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Treg01SynRst_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Treg01SynRst_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Treg01SynRst_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Treg01SynRst_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Treg01SynRst_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Treg01SynRst_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1628452253" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1628452253">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1628452282" xil_pn:in_ck="8067498197745250593" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1628452282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Treg01SynRst.vhd"/>
      <outfile xil_pn:name="Treg01SynRst_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1628452285" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3608956106221055311" xil_pn:start_ts="1628452285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628452285" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2752763001772358807" xil_pn:start_ts="1628452285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628452253" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5411865921377733598" xil_pn:start_ts="1628452253">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628452285" xil_pn:in_ck="8067498197745250593" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1628452285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Treg01SynRst.vhd"/>
      <outfile xil_pn:name="Treg01SynRst_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1628452287" xil_pn:in_ck="8067498197745250593" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7587610175458128705" xil_pn:start_ts="1628452285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Treg01SynRst_TB_beh.prj"/>
      <outfile xil_pn:name="Treg01SynRst_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1628452288" xil_pn:in_ck="3207758846875463594" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5419507563192974484" xil_pn:start_ts="1628452287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Treg01SynRst_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1628452158" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1628452158">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1628452158" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7889922403656769869" xil_pn:start_ts="1628452158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628452158" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5411865921377733598" xil_pn:start_ts="1628452158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628452158" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1628452158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628452158" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7101619270465192699" xil_pn:start_ts="1628452158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628452158" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4779560239316253549" xil_pn:start_ts="1628452158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628452158" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6657561447703711700" xil_pn:start_ts="1628452158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628452163" xil_pn:in_ck="-7806759634908082570" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-5857254032756630400" xil_pn:start_ts="1628452158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Treg01SynRst.lso"/>
      <outfile xil_pn:name="Treg01SynRst.ngc"/>
      <outfile xil_pn:name="Treg01SynRst.ngr"/>
      <outfile xil_pn:name="Treg01SynRst.prj"/>
      <outfile xil_pn:name="Treg01SynRst.stx"/>
      <outfile xil_pn:name="Treg01SynRst.syr"/>
      <outfile xil_pn:name="Treg01SynRst.xst"/>
      <outfile xil_pn:name="Treg01SynRst_vhdl.prj"/>
      <outfile xil_pn:name="Treg01SynRst_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1628452166" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7990437291431853776" xil_pn:start_ts="1628452166">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628452171" xil_pn:in_ck="-7806759634908091316" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6569914173608545610" xil_pn:start_ts="1628452166">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Treg01SynRst.bld"/>
      <outfile xil_pn:name="Treg01SynRst.ngd"/>
      <outfile xil_pn:name="Treg01SynRst_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1628452174" xil_pn:in_ck="-7806759634908091315" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6037968062645765743" xil_pn:start_ts="1628452171">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Treg01SynRst.pcf"/>
      <outfile xil_pn:name="Treg01SynRst_map.map"/>
      <outfile xil_pn:name="Treg01SynRst_map.mrp"/>
      <outfile xil_pn:name="Treg01SynRst_map.ncd"/>
      <outfile xil_pn:name="Treg01SynRst_map.ngm"/>
      <outfile xil_pn:name="Treg01SynRst_map.xrpt"/>
      <outfile xil_pn:name="Treg01SynRst_summary.xml"/>
      <outfile xil_pn:name="Treg01SynRst_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1628452180" xil_pn:in_ck="-703321812325492250" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3266239339701135281" xil_pn:start_ts="1628452174">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Treg01SynRst.ncd"/>
      <outfile xil_pn:name="Treg01SynRst.pad"/>
      <outfile xil_pn:name="Treg01SynRst.par"/>
      <outfile xil_pn:name="Treg01SynRst.ptwx"/>
      <outfile xil_pn:name="Treg01SynRst.unroutes"/>
      <outfile xil_pn:name="Treg01SynRst.xpi"/>
      <outfile xil_pn:name="Treg01SynRst_pad.csv"/>
      <outfile xil_pn:name="Treg01SynRst_pad.txt"/>
      <outfile xil_pn:name="Treg01SynRst_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1628452180" xil_pn:in_ck="-7806759634908091447" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1628452177">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Treg01SynRst.twr"/>
      <outfile xil_pn:name="Treg01SynRst.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
