// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myFuncAccel_HH_
#define _myFuncAccel_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1.h"
#include "myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1.h"
#include "myFuncAccel_fcmp_32ns_32ns_1_1_1.h"

namespace ap_rtl {

struct myFuncAccel : public sc_module {
    // Port declarations 36
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > size;
    sc_in< sc_lv<32> > dim;
    sc_in< sc_lv<32> > threshold;
    sc_out< sc_logic > data0_req_din;
    sc_in< sc_logic > data0_req_full_n;
    sc_out< sc_logic > data0_req_write;
    sc_in< sc_logic > data0_rsp_empty_n;
    sc_out< sc_logic > data0_rsp_read;
    sc_out< sc_lv<32> > data0_address;
    sc_in< sc_lv<32> > data0_datain;
    sc_out< sc_lv<32> > data0_dataout;
    sc_out< sc_lv<32> > data0_size;
    sc_out< sc_logic > data1_req_din;
    sc_in< sc_logic > data1_req_full_n;
    sc_out< sc_logic > data1_req_write;
    sc_in< sc_logic > data1_rsp_empty_n;
    sc_out< sc_logic > data1_rsp_read;
    sc_out< sc_lv<32> > data1_address;
    sc_in< sc_lv<32> > data1_datain;
    sc_out< sc_lv<32> > data1_dataout;
    sc_out< sc_lv<32> > data1_size;
    sc_out< sc_logic > data2_req_din;
    sc_in< sc_logic > data2_req_full_n;
    sc_out< sc_logic > data2_req_write;
    sc_in< sc_logic > data2_rsp_empty_n;
    sc_out< sc_logic > data2_rsp_read;
    sc_out< sc_lv<32> > data2_address;
    sc_in< sc_lv<32> > data2_datain;
    sc_out< sc_lv<32> > data2_dataout;
    sc_out< sc_lv<32> > data2_size;
    sc_signal< sc_lv<32> > ap_var_for_const0;
    sc_signal< sc_lv<5> > ap_var_for_const1;


    // Module declarations
    myFuncAccel(sc_module_name name);
    SC_HAS_PROCESS(myFuncAccel);

    ~myFuncAccel();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U1;
    myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U2;
    myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U3;
    myFuncAccel_fcmp_32ns_32ns_1_1_1<1,1,32,32,1>* myFuncAccel_fcmp_32ns_32ns_1_1_1_U4;
    sc_signal< sc_lv<18> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > i_reg_160;
    sc_signal< sc_lv<32> > tempArrData0_load_0_s_reg_172;
    sc_signal< sc_lv<32> > tempArrData0_load_0_4_reg_184;
    sc_signal< sc_lv<32> > tempArrData0_load_0_5_reg_196;
    sc_signal< sc_lv<32> > tempArrData0_load_0_6_reg_208;
    sc_signal< sc_lv<32> > tempArrData0_load_0_1_reg_220;
    sc_signal< sc_lv<32> > tempArrData0_load_reg_231;
    sc_signal< sc_lv<32> > tempArrData0_load_0_3_reg_242;
    sc_signal< sc_lv<32> > tempArrData0_load_0_2_reg_253;
    sc_signal< sc_lv<32> > tempArrData0_load_1_1_reg_264;
    sc_signal< sc_lv<32> > tempArrData0_load_1_reg_275;
    sc_signal< sc_lv<32> > tempArrData0_load_1_3_reg_286;
    sc_signal< sc_lv<32> > tempArrData0_load_1_2_reg_297;
    sc_signal< sc_lv<32> > tempArrData0_load_2_1_reg_308;
    sc_signal< sc_lv<32> > tempArrData0_load_2_reg_319;
    sc_signal< sc_lv<32> > tempArrData0_load_3_1_reg_352;
    sc_signal< sc_lv<32> > tempArrData0_load_3_reg_364;
    sc_signal< sc_lv<32> > tempArrData0_load_3_3_reg_376;
    sc_signal< sc_lv<32> > tempArrData0_load_3_2_reg_388;
    sc_signal< sc_lv<32> > grp_fu_404_p2;
    sc_signal< sc_lv<32> > reg_433;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > tmp_reg_756;
    sc_signal< sc_lv<1> > tmp_1_reg_760;
    sc_signal< bool > ap_predicate_op119_read_state12;
    sc_signal< bool > ap_block_state12_pp0_stage10_iter0;
    sc_signal< bool > ap_block_state28_pp0_stage10_iter1;
    sc_signal< bool > ap_block_state44_pp0_stage10_iter2;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage15;
    sc_signal< bool > ap_predicate_op160_read_state17;
    sc_signal< bool > ap_block_state17_pp0_stage15_iter0;
    sc_signal< bool > ap_block_state33_pp0_stage15_iter1;
    sc_signal< sc_lv<1> > tmp_reg_756_pp0_iter2_reg;
    sc_signal< bool > ap_block_state49_pp0_stage15_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage15_11001;
    sc_signal< sc_lv<32> > grp_fu_409_p2;
    sc_signal< sc_lv<32> > reg_439;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< sc_lv<1> > tmp_reg_756_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_1_reg_760_pp0_iter1_reg;
    sc_signal< bool > ap_predicate_op184_read_state20;
    sc_signal< bool > ap_block_state20_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state36_pp0_stage2_iter2;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<32> > reg_444;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_predicate_op128_read_state13;
    sc_signal< bool > ap_block_state13_pp0_stage11_iter0;
    sc_signal< bool > ap_block_state29_pp0_stage11_iter1;
    sc_signal< bool > ap_block_state45_pp0_stage11_iter2;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_predicate_op91_read_state8;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0;
    sc_signal< bool > ap_block_state24_pp0_stage6_iter1;
    sc_signal< bool > ap_block_state40_pp0_stage6_iter2;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<32> > reg_450;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage14;
    sc_signal< bool > ap_predicate_op150_read_state16;
    sc_signal< bool > ap_block_state16_pp0_stage14_iter0;
    sc_signal< bool > ap_block_state32_pp0_stage14_iter1;
    sc_signal< bool > ap_block_state48_pp0_stage14_iter2;
    sc_signal< bool > ap_block_pp0_stage14_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_predicate_op76_read_state5;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state21_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state37_pp0_stage3_iter2;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage12;
    sc_signal< bool > ap_predicate_op136_read_state14;
    sc_signal< bool > ap_block_state14_pp0_stage12_iter0;
    sc_signal< bool > ap_block_state30_pp0_stage12_iter1;
    sc_signal< bool > ap_block_state46_pp0_stage12_iter2;
    sc_signal< bool > ap_block_pp0_stage12_11001;
    sc_signal< sc_lv<32> > reg_457;
    sc_signal< sc_lv<32> > grp_fu_400_p2;
    sc_signal< sc_lv<32> > reg_463;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_predicate_op78_read_state6;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state22_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state38_pp0_stage4_iter2;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<32> > reg_468;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_predicate_op100_read_state9;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0;
    sc_signal< bool > ap_block_state25_pp0_stage7_iter1;
    sc_signal< bool > ap_block_state41_pp0_stage7_iter2;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_lv<32> > reg_474;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_predicate_op107_read_state10;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0;
    sc_signal< bool > ap_block_state26_pp0_stage8_iter1;
    sc_signal< bool > ap_block_state42_pp0_stage8_iter2;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_lv<32> > reg_479;
    sc_signal< sc_lv<32> > reg_484;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_predicate_op170_read_state18;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state50_pp0_stage0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > tmp_fu_507_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_513_p2;
    sc_signal< sc_lv<32> > data2_addr_reg_770;
    sc_signal< sc_lv<32> > data2_addr_reg_770_pp0_iter1_reg;
    sc_signal< sc_lv<32> > data2_addr_reg_770_pp0_iter2_reg;
    sc_signal< sc_lv<32> > data0_read_reg_775;
    sc_signal< sc_lv<32> > data0_read_1_reg_780;
    sc_signal< sc_lv<32> > data1_addr_read_reg_785;
    sc_signal< sc_lv<10> > i_1_fu_544_p2;
    sc_signal< sc_lv<10> > i_1_reg_790;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_predicate_op87_read_state7;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state23_pp0_stage5_iter1;
    sc_signal< bool > ap_block_state39_pp0_stage5_iter2;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<32> > data0_read_2_reg_795;
    sc_signal< sc_lv<32> > data1_addr_read_1_reg_800;
    sc_signal< sc_lv<32> > data0_read_3_reg_805;
    sc_signal< sc_lv<32> > data1_addr_read_2_reg_810;
    sc_signal< sc_lv<32> > data1_addr_read_3_reg_815;
    sc_signal< sc_lv<32> > data0_addr_read_reg_820;
    sc_signal< sc_lv<32> > data0_addr_read_1_reg_825;
    sc_signal< sc_lv<32> > data0_addr_read_2_reg_830;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_predicate_op112_read_state11;
    sc_signal< bool > ap_block_state11_pp0_stage9_iter0;
    sc_signal< bool > ap_block_state27_pp0_stage9_iter1;
    sc_signal< bool > ap_block_state43_pp0_stage9_iter2;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_lv<32> > data0_addr_read_3_reg_835;
    sc_signal< sc_lv<32> > tmp_34_0_3_reg_840;
    sc_signal< sc_lv<32> > data0_addr_1_read_reg_845;
    sc_signal< sc_lv<32> > data0_addr_1_read_1_reg_850;
    sc_signal< sc_lv<32> > data0_addr_1_read_2_reg_855;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage13;
    sc_signal< bool > ap_predicate_op142_read_state15;
    sc_signal< bool > ap_block_state15_pp0_stage13_iter0;
    sc_signal< bool > ap_block_state31_pp0_stage13_iter1;
    sc_signal< bool > ap_block_state47_pp0_stage13_iter2;
    sc_signal< bool > ap_block_pp0_stage13_11001;
    sc_signal< sc_lv<32> > data0_addr_1_read_3_reg_860;
    sc_signal< sc_lv<32> > tmp_34_1_3_reg_865;
    sc_signal< sc_lv<32> > data0_addr_2_read_reg_870;
    sc_signal< sc_lv<32> > data0_addr_2_read_1_reg_875;
    sc_signal< sc_lv<32> > data0_addr_2_read_2_reg_880;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_predicate_op177_read_state19;
    sc_signal< bool > ap_block_state19_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state35_pp0_stage1_iter2;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > data0_addr_2_read_3_reg_885;
    sc_signal< sc_lv<32> > tmp_34_2_3_reg_890;
    sc_signal< sc_lv<32> > tmp_34_3_3_reg_895;
    sc_signal< sc_lv<32> > tmp_9_reg_900;
    sc_signal< sc_lv<1> > grp_fu_428_p2;
    sc_signal< sc_lv<1> > tmp_13_reg_907;
    sc_signal< sc_lv<32> > tmp_17_1_reg_912;
    sc_signal< sc_lv<1> > tmp_30_fu_631_p2;
    sc_signal< sc_lv<1> > tmp_30_reg_919;
    sc_signal< sc_lv<32> > tmp_17_2_reg_924;
    sc_signal< sc_lv<1> > tmp_23_reg_931;
    sc_signal< sc_lv<32> > tmp_17_3_reg_936;
    sc_signal< sc_lv<1> > tmp_31_fu_718_p2;
    sc_signal< sc_lv<1> > tmp_31_reg_943;
    sc_signal< sc_lv<32> > tmp_7_fu_728_p3;
    sc_signal< sc_lv<32> > tmp_7_reg_948;
    sc_signal< sc_lv<32> > tmp_29_2_reg_954;
    sc_signal< sc_lv<32> > tmp_29_3_reg_959;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state7;
    sc_signal< bool > ap_block_pp0_stage15_subdone;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<10> > ap_phi_mux_i_phi_fu_164_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_tempArrData0_load_0_s_phi_fu_176_p4;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< sc_lv<32> > ap_phi_mux_tempArrData0_load_0_4_phi_fu_188_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_tempArrData0_load_0_5_phi_fu_200_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_tempArrData0_load_0_6_phi_fu_212_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_tempArrData0_load_0_1_phi_fu_223_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_tempArrData0_load_0_1_reg_220;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_lv<32> > ap_phi_mux_tempArrData0_load_phi_fu_234_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_tempArrData0_load_reg_231;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_tempArrData0_load_0_3_reg_242;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_tempArrData0_load_0_2_reg_253;
    sc_signal< sc_lv<32> > ap_phi_mux_tempArrData0_load_1_1_phi_fu_267_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_tempArrData0_load_1_1_reg_264;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< sc_lv<32> > ap_phi_mux_tempArrData0_load_1_phi_fu_278_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_tempArrData0_load_1_reg_275;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_tempArrData0_load_1_3_reg_286;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_tempArrData0_load_1_2_reg_297;
    sc_signal< sc_lv<32> > ap_phi_mux_tempArrData0_load_2_1_phi_fu_311_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_tempArrData0_load_2_1_reg_308;
    sc_signal< bool > ap_block_pp0_stage15;
    sc_signal< sc_lv<32> > ap_phi_mux_tempArrData0_load_2_phi_fu_322_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_tempArrData0_load_2_reg_319;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_tempArrData0_load_2_3_reg_330;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_tempArrData0_load_2_3_reg_330;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_tempArrData0_load_2_2_reg_341;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_tempArrData0_load_2_2_reg_341;
    sc_signal< sc_lv<32> > ap_phi_mux_tempArrData0_load_3_1_phi_fu_356_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_tempArrData0_load_3_1_reg_352;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_tempArrData0_load_3_1_reg_352;
    sc_signal< sc_lv<32> > ap_phi_mux_tempArrData0_load_3_phi_fu_368_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_tempArrData0_load_3_reg_364;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_tempArrData0_load_3_reg_364;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_tempArrData0_load_3_3_reg_376;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_tempArrData0_load_3_3_reg_376;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_tempArrData0_load_3_2_reg_388;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_tempArrData0_load_3_2_reg_388;
    sc_signal< sc_lv<64> > tmp_4_fu_527_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<32> > grp_fu_400_p0;
    sc_signal< sc_lv<32> > grp_fu_400_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< bool > ap_block_pp0_stage12;
    sc_signal< bool > ap_block_pp0_stage13;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<32> > grp_fu_404_p0;
    sc_signal< sc_lv<32> > grp_fu_404_p1;
    sc_signal< bool > ap_block_pp0_stage10;
    sc_signal< sc_lv<32> > grp_fu_409_p0;
    sc_signal< sc_lv<32> > grp_fu_409_p1;
    sc_signal< sc_lv<32> > grp_fu_428_p0;
    sc_signal< bool > ap_block_pp0_stage14;
    sc_signal< sc_lv<12> > tmp_2_fu_519_p3;
    sc_signal< sc_lv<32> > tmp_9_to_int_fu_550_p1;
    sc_signal< sc_lv<8> > tmp_5_fu_553_p4;
    sc_signal< sc_lv<23> > tmp_10_fu_563_p1;
    sc_signal< sc_lv<1> > notrhs_fu_573_p2;
    sc_signal< sc_lv<1> > notlhs_fu_567_p2;
    sc_signal< sc_lv<1> > tmp_12_fu_579_p2;
    sc_signal< sc_lv<32> > tmp_17_1_to_int_fu_590_p1;
    sc_signal< sc_lv<8> > tmp_15_fu_593_p4;
    sc_signal< sc_lv<23> > tmp_16_fu_603_p1;
    sc_signal< sc_lv<1> > notrhs6_fu_613_p2;
    sc_signal< sc_lv<1> > notlhs5_fu_607_p2;
    sc_signal< sc_lv<1> > tmp_17_fu_619_p2;
    sc_signal< sc_lv<1> > tmp_19_fu_625_p2;
    sc_signal< sc_lv<1> > tmp_14_fu_585_p2;
    sc_signal< sc_lv<32> > tmp_17_2_to_int_fu_637_p1;
    sc_signal< sc_lv<8> > tmp_20_fu_640_p4;
    sc_signal< sc_lv<23> > tmp_21_fu_650_p1;
    sc_signal< sc_lv<1> > notrhs8_fu_660_p2;
    sc_signal< sc_lv<1> > notlhs7_fu_654_p2;
    sc_signal< sc_lv<1> > tmp_22_fu_666_p2;
    sc_signal< sc_lv<32> > tmp_17_3_to_int_fu_677_p1;
    sc_signal< sc_lv<8> > tmp_25_fu_680_p4;
    sc_signal< sc_lv<23> > tmp_26_fu_690_p1;
    sc_signal< sc_lv<1> > notrhs1_fu_700_p2;
    sc_signal< sc_lv<1> > notlhs9_fu_694_p2;
    sc_signal< sc_lv<1> > tmp_27_fu_706_p2;
    sc_signal< sc_lv<1> > tmp_29_fu_712_p2;
    sc_signal< sc_lv<1> > tmp_24_fu_672_p2;
    sc_signal< sc_lv<1> > tmp_32_fu_724_p2;
    sc_signal< sc_logic > grp_fu_400_ce;
    sc_signal< sc_logic > grp_fu_404_ce;
    sc_signal< sc_logic > grp_fu_409_ce;
    sc_signal< bool > ap_block_pp0_stage10_00001;
    sc_signal< bool > ap_block_pp0_stage14_00001;
    sc_signal< bool > ap_block_pp0_stage2_00001;
    sc_signal< bool > ap_block_pp0_stage6_00001;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_lv<18> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< bool > ap_block_pp0_stage13_subdone;
    sc_signal< bool > ap_block_pp0_stage14_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_1175;
    sc_signal< bool > ap_condition_1178;
    sc_signal< bool > ap_condition_1182;
    sc_signal< bool > ap_condition_1185;
    sc_signal< bool > ap_condition_177;
    sc_signal< bool > ap_condition_1190;
    sc_signal< bool > ap_condition_615;
    sc_signal< bool > ap_condition_770;
    sc_signal< bool > ap_condition_774;
    sc_signal< bool > ap_condition_778;
    sc_signal< bool > ap_condition_484;
    sc_signal< bool > ap_condition_225;
    sc_signal< bool > ap_condition_285;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<18> ap_ST_fsm_state1;
    static const sc_lv<18> ap_ST_fsm_pp0_stage0;
    static const sc_lv<18> ap_ST_fsm_pp0_stage1;
    static const sc_lv<18> ap_ST_fsm_pp0_stage2;
    static const sc_lv<18> ap_ST_fsm_pp0_stage3;
    static const sc_lv<18> ap_ST_fsm_pp0_stage4;
    static const sc_lv<18> ap_ST_fsm_pp0_stage5;
    static const sc_lv<18> ap_ST_fsm_pp0_stage6;
    static const sc_lv<18> ap_ST_fsm_pp0_stage7;
    static const sc_lv<18> ap_ST_fsm_pp0_stage8;
    static const sc_lv<18> ap_ST_fsm_pp0_stage9;
    static const sc_lv<18> ap_ST_fsm_pp0_stage10;
    static const sc_lv<18> ap_ST_fsm_pp0_stage11;
    static const sc_lv<18> ap_ST_fsm_pp0_stage12;
    static const sc_lv<18> ap_ST_fsm_pp0_stage13;
    static const sc_lv<18> ap_ST_fsm_pp0_stage14;
    static const sc_lv<18> ap_ST_fsm_pp0_stage15;
    static const sc_lv<18> ap_ST_fsm_state51;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<64> ap_const_lv64_C;
    static const sc_lv<32> ap_const_lv32_42C80000;
    static const sc_lv<10> ap_const_lv10_3E8;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<32> ap_const_lv32_3F800000;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<32> ap_const_lv32_11;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state51();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10();
    void thread_ap_block_pp0_stage10_00001();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12();
    void thread_ap_block_pp0_stage12_11001();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage13();
    void thread_ap_block_pp0_stage13_11001();
    void thread_ap_block_pp0_stage13_subdone();
    void thread_ap_block_pp0_stage14();
    void thread_ap_block_pp0_stage14_00001();
    void thread_ap_block_pp0_stage14_11001();
    void thread_ap_block_pp0_stage14_subdone();
    void thread_ap_block_pp0_stage15();
    void thread_ap_block_pp0_stage15_11001();
    void thread_ap_block_pp0_stage15_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_00001();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_00001();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_pp0_stage8_iter0();
    void thread_ap_block_state11_pp0_stage9_iter0();
    void thread_ap_block_state12_pp0_stage10_iter0();
    void thread_ap_block_state13_pp0_stage11_iter0();
    void thread_ap_block_state14_pp0_stage12_iter0();
    void thread_ap_block_state15_pp0_stage13_iter0();
    void thread_ap_block_state16_pp0_stage14_iter0();
    void thread_ap_block_state17_pp0_stage15_iter0();
    void thread_ap_block_state18_pp0_stage0_iter1();
    void thread_ap_block_state19_pp0_stage1_iter1();
    void thread_ap_block_state20_pp0_stage2_iter1();
    void thread_ap_block_state21_pp0_stage3_iter1();
    void thread_ap_block_state22_pp0_stage4_iter1();
    void thread_ap_block_state23_pp0_stage5_iter1();
    void thread_ap_block_state24_pp0_stage6_iter1();
    void thread_ap_block_state25_pp0_stage7_iter1();
    void thread_ap_block_state26_pp0_stage8_iter1();
    void thread_ap_block_state27_pp0_stage9_iter1();
    void thread_ap_block_state28_pp0_stage10_iter1();
    void thread_ap_block_state29_pp0_stage11_iter1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage12_iter1();
    void thread_ap_block_state31_pp0_stage13_iter1();
    void thread_ap_block_state32_pp0_stage14_iter1();
    void thread_ap_block_state33_pp0_stage15_iter1();
    void thread_ap_block_state34_pp0_stage0_iter2();
    void thread_ap_block_state35_pp0_stage1_iter2();
    void thread_ap_block_state36_pp0_stage2_iter2();
    void thread_ap_block_state37_pp0_stage3_iter2();
    void thread_ap_block_state38_pp0_stage4_iter2();
    void thread_ap_block_state39_pp0_stage5_iter2();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state40_pp0_stage6_iter2();
    void thread_ap_block_state41_pp0_stage7_iter2();
    void thread_ap_block_state42_pp0_stage8_iter2();
    void thread_ap_block_state43_pp0_stage9_iter2();
    void thread_ap_block_state44_pp0_stage10_iter2();
    void thread_ap_block_state45_pp0_stage11_iter2();
    void thread_ap_block_state46_pp0_stage12_iter2();
    void thread_ap_block_state47_pp0_stage13_iter2();
    void thread_ap_block_state48_pp0_stage14_iter2();
    void thread_ap_block_state49_pp0_stage15_iter2();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state50_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state8_pp0_stage6_iter0();
    void thread_ap_block_state9_pp0_stage7_iter0();
    void thread_ap_condition_1175();
    void thread_ap_condition_1178();
    void thread_ap_condition_1182();
    void thread_ap_condition_1185();
    void thread_ap_condition_1190();
    void thread_ap_condition_177();
    void thread_ap_condition_225();
    void thread_ap_condition_285();
    void thread_ap_condition_484();
    void thread_ap_condition_615();
    void thread_ap_condition_770();
    void thread_ap_condition_774();
    void thread_ap_condition_778();
    void thread_ap_condition_pp0_exit_iter0_state7();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_phi_fu_164_p4();
    void thread_ap_phi_mux_tempArrData0_load_0_1_phi_fu_223_p4();
    void thread_ap_phi_mux_tempArrData0_load_0_4_phi_fu_188_p4();
    void thread_ap_phi_mux_tempArrData0_load_0_5_phi_fu_200_p4();
    void thread_ap_phi_mux_tempArrData0_load_0_6_phi_fu_212_p4();
    void thread_ap_phi_mux_tempArrData0_load_0_s_phi_fu_176_p4();
    void thread_ap_phi_mux_tempArrData0_load_1_1_phi_fu_267_p4();
    void thread_ap_phi_mux_tempArrData0_load_1_phi_fu_278_p4();
    void thread_ap_phi_mux_tempArrData0_load_2_1_phi_fu_311_p4();
    void thread_ap_phi_mux_tempArrData0_load_2_phi_fu_322_p4();
    void thread_ap_phi_mux_tempArrData0_load_3_1_phi_fu_356_p4();
    void thread_ap_phi_mux_tempArrData0_load_3_phi_fu_368_p4();
    void thread_ap_phi_mux_tempArrData0_load_phi_fu_234_p4();
    void thread_ap_phi_reg_pp0_iter0_tempArrData0_load_3_1_reg_352();
    void thread_ap_phi_reg_pp0_iter0_tempArrData0_load_3_2_reg_388();
    void thread_ap_phi_reg_pp0_iter0_tempArrData0_load_3_3_reg_376();
    void thread_ap_phi_reg_pp0_iter0_tempArrData0_load_3_reg_364();
    void thread_ap_predicate_op100_read_state9();
    void thread_ap_predicate_op107_read_state10();
    void thread_ap_predicate_op112_read_state11();
    void thread_ap_predicate_op119_read_state12();
    void thread_ap_predicate_op128_read_state13();
    void thread_ap_predicate_op136_read_state14();
    void thread_ap_predicate_op142_read_state15();
    void thread_ap_predicate_op150_read_state16();
    void thread_ap_predicate_op160_read_state17();
    void thread_ap_predicate_op170_read_state18();
    void thread_ap_predicate_op177_read_state19();
    void thread_ap_predicate_op184_read_state20();
    void thread_ap_predicate_op76_read_state5();
    void thread_ap_predicate_op78_read_state6();
    void thread_ap_predicate_op87_read_state7();
    void thread_ap_predicate_op91_read_state8();
    void thread_ap_ready();
    void thread_data0_address();
    void thread_data0_dataout();
    void thread_data0_req_din();
    void thread_data0_req_write();
    void thread_data0_rsp_read();
    void thread_data0_size();
    void thread_data1_address();
    void thread_data1_dataout();
    void thread_data1_req_din();
    void thread_data1_req_write();
    void thread_data1_rsp_read();
    void thread_data1_size();
    void thread_data2_address();
    void thread_data2_dataout();
    void thread_data2_req_din();
    void thread_data2_req_write();
    void thread_data2_rsp_read();
    void thread_data2_size();
    void thread_grp_fu_400_ce();
    void thread_grp_fu_400_p0();
    void thread_grp_fu_400_p1();
    void thread_grp_fu_404_ce();
    void thread_grp_fu_404_p0();
    void thread_grp_fu_404_p1();
    void thread_grp_fu_409_ce();
    void thread_grp_fu_409_p0();
    void thread_grp_fu_409_p1();
    void thread_grp_fu_428_p0();
    void thread_i_1_fu_544_p2();
    void thread_notlhs5_fu_607_p2();
    void thread_notlhs7_fu_654_p2();
    void thread_notlhs9_fu_694_p2();
    void thread_notlhs_fu_567_p2();
    void thread_notrhs1_fu_700_p2();
    void thread_notrhs6_fu_613_p2();
    void thread_notrhs8_fu_660_p2();
    void thread_notrhs_fu_573_p2();
    void thread_tmp_10_fu_563_p1();
    void thread_tmp_12_fu_579_p2();
    void thread_tmp_14_fu_585_p2();
    void thread_tmp_15_fu_593_p4();
    void thread_tmp_16_fu_603_p1();
    void thread_tmp_17_1_to_int_fu_590_p1();
    void thread_tmp_17_2_to_int_fu_637_p1();
    void thread_tmp_17_3_to_int_fu_677_p1();
    void thread_tmp_17_fu_619_p2();
    void thread_tmp_19_fu_625_p2();
    void thread_tmp_1_fu_513_p2();
    void thread_tmp_20_fu_640_p4();
    void thread_tmp_21_fu_650_p1();
    void thread_tmp_22_fu_666_p2();
    void thread_tmp_24_fu_672_p2();
    void thread_tmp_25_fu_680_p4();
    void thread_tmp_26_fu_690_p1();
    void thread_tmp_27_fu_706_p2();
    void thread_tmp_29_fu_712_p2();
    void thread_tmp_2_fu_519_p3();
    void thread_tmp_30_fu_631_p2();
    void thread_tmp_31_fu_718_p2();
    void thread_tmp_32_fu_724_p2();
    void thread_tmp_4_fu_527_p1();
    void thread_tmp_5_fu_553_p4();
    void thread_tmp_7_fu_728_p3();
    void thread_tmp_9_to_int_fu_550_p1();
    void thread_tmp_fu_507_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
