// Seed: 2408567754
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output wor id_0
);
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    output tri0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input uwire id_3
);
  wire id_5;
  nor primCall (id_2, id_3, id_1);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
module module_3 (
    input  tri0  id_0,
    input  wire  id_1,
    output uwire id_2,
    output tri0  id_3,
    output tri   id_4,
    output wire  id_5,
    input  logic id_6,
    input  uwire id_7,
    output tri0  id_8,
    input  tri1  id_9
);
  wire  id_11;
  logic id_12 = id_6;
  wire  id_13;
  final id_12 <= 1 - "";
  module_0 modCall_1 (
      id_13,
      id_11,
      id_13
  );
endmodule
