#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Apr 18 15:31:37 2017
# Process ID: 9392
# Current directory: C:/Users/cdc75/Desktop/blink_led
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8976 C:\Users\cdc75\Desktop\blink_led\blink_led.xpr
# Log file: C:/Users/cdc75/Desktop/blink_led/vivado.log
# Journal file: C:/Users/cdc75/Desktop/blink_led\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/cdc75/Desktop/blink_led/blink_led.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 783.379 ; gain = 135.879
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/cdc75/Desktop/blink_led/blink_led.srcs/sources_1/new/blink.vhd" into library xil_defaultlib [C:/Users/cdc75/Desktop/blink_led/blink_led.srcs/sources_1/new/blink.vhd:1]
[Tue Apr 18 15:40:56 2017] Launched synth_1...
Run output will be captured here: C:/Users/cdc75/Desktop/blink_led/blink_led.runs/synth_1/runme.log
launch_runs impl_1
[Tue Apr 18 15:41:30 2017] Launched impl_1...
Run output will be captured here: C:/Users/cdc75/Desktop/blink_led/blink_led.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Apr 18 15:42:18 2017] Launched impl_1...
Run output will be captured here: C:/Users/cdc75/Desktop/blink_led/blink_led.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183636707A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/cdc75/Desktop/blink_led/blink_led.runs/impl_1/blink.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/cdc75/Desktop/blink_led/blink_led.srcs/sources_1/new/blink.vhd" into library xil_defaultlib [C:/Users/cdc75/Desktop/blink_led/blink_led.srcs/sources_1/new/blink.vhd:1]
[Tue Apr 18 15:47:14 2017] Launched synth_1...
Run output will be captured here: C:/Users/cdc75/Desktop/blink_led/blink_led.runs/synth_1/runme.log
launch_runs impl_1
[Tue Apr 18 15:47:42 2017] Launched impl_1...
Run output will be captured here: C:/Users/cdc75/Desktop/blink_led/blink_led.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Apr 18 15:48:28 2017] Launched impl_1...
Run output will be captured here: C:/Users/cdc75/Desktop/blink_led/blink_led.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/cdc75/Desktop/blink_led/blink_led.runs/impl_1/blink.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/cdc75/Desktop/blink_led/blink_led.srcs/sources_1/new/blink.vhd" into library xil_defaultlib [C:/Users/cdc75/Desktop/blink_led/blink_led.srcs/sources_1/new/blink.vhd:1]
[Tue Apr 18 15:53:50 2017] Launched synth_1...
Run output will be captured here: C:/Users/cdc75/Desktop/blink_led/blink_led.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/cdc75/Desktop/blink_led/blink_led.srcs/sources_1/new/blink.vhd" into library xil_defaultlib [C:/Users/cdc75/Desktop/blink_led/blink_led.srcs/sources_1/new/blink.vhd:1]
[Tue Apr 18 15:54:56 2017] Launched synth_1...
Run output will be captured here: C:/Users/cdc75/Desktop/blink_led/blink_led.runs/synth_1/runme.log
launch_runs impl_1
[Tue Apr 18 15:55:44 2017] Launched impl_1...
Run output will be captured here: C:/Users/cdc75/Desktop/blink_led/blink_led.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Apr 18 15:56:30 2017] Launched impl_1...
Run output will be captured here: C:/Users/cdc75/Desktop/blink_led/blink_led.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/cdc75/Desktop/blink_led/blink_led.runs/impl_1/blink.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/cdc75/Desktop/blink_led/blink_led.srcs/sources_1/new/blink.vhd" into library xil_defaultlib [C:/Users/cdc75/Desktop/blink_led/blink_led.srcs/sources_1/new/blink.vhd:1]
[Tue Apr 18 16:01:32 2017] Launched synth_1...
Run output will be captured here: C:/Users/cdc75/Desktop/blink_led/blink_led.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/cdc75/Desktop/blink_led/blink_led.srcs/sources_1/new/blink.vhd" into library xil_defaultlib [C:/Users/cdc75/Desktop/blink_led/blink_led.srcs/sources_1/new/blink.vhd:1]
[Tue Apr 18 16:03:48 2017] Launched synth_1...
Run output will be captured here: C:/Users/cdc75/Desktop/blink_led/blink_led.runs/synth_1/runme.log
launch_runs impl_1
[Tue Apr 18 16:04:18 2017] Launched impl_1...
Run output will be captured here: C:/Users/cdc75/Desktop/blink_led/blink_led.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Apr 18 16:05:03 2017] Launched impl_1...
Run output will be captured here: C:/Users/cdc75/Desktop/blink_led/blink_led.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/cdc75/Desktop/blink_led/blink_led.runs/impl_1/blink.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/cdc75/Desktop/blink_led/blink_led.srcs/sources_1/new/blink.vhd" into library xil_defaultlib [C:/Users/cdc75/Desktop/blink_led/blink_led.srcs/sources_1/new/blink.vhd:1]
[Tue Apr 18 16:08:53 2017] Launched synth_1...
Run output will be captured here: C:/Users/cdc75/Desktop/blink_led/blink_led.runs/synth_1/runme.log
launch_runs impl_1
[Tue Apr 18 16:09:32 2017] Launched impl_1...
Run output will be captured here: C:/Users/cdc75/Desktop/blink_led/blink_led.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Apr 18 16:10:19 2017] Launched impl_1...
Run output will be captured here: C:/Users/cdc75/Desktop/blink_led/blink_led.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/cdc75/Desktop/blink_led/blink_led.runs/impl_1/blink.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/cdc75/Desktop/blink_led/blink_led.srcs/sources_1/new/blink.vhd" into library xil_defaultlib [C:/Users/cdc75/Desktop/blink_led/blink_led.srcs/sources_1/new/blink.vhd:1]
[Tue Apr 18 16:12:47 2017] Launched synth_1...
Run output will be captured here: C:/Users/cdc75/Desktop/blink_led/blink_led.runs/synth_1/runme.log
launch_runs impl_1
[Tue Apr 18 16:13:19 2017] Launched impl_1...
Run output will be captured here: C:/Users/cdc75/Desktop/blink_led/blink_led.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Apr 18 16:14:04 2017] Launched impl_1...
Run output will be captured here: C:/Users/cdc75/Desktop/blink_led/blink_led.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/cdc75/Desktop/blink_led/blink_led.runs/impl_1/blink.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {C:/Users/cdc75/Desktop/blink_led/blink_led.runs/impl_1/blink.bit} [lindex [get_hw_devices] 0]'
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/cdc75/Desktop/blink_led/blink_led.srcs/sources_1/new/blink.vhd" into library xil_defaultlib [C:/Users/cdc75/Desktop/blink_led/blink_led.srcs/sources_1/new/blink.vhd:1]
[Tue Apr 18 16:16:40 2017] Launched synth_1...
Run output will be captured here: C:/Users/cdc75/Desktop/blink_led/blink_led.runs/synth_1/runme.log
launch_runs impl_1
[Tue Apr 18 16:17:10 2017] Launched impl_1...
Run output will be captured here: C:/Users/cdc75/Desktop/blink_led/blink_led.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/cdc75/Desktop/blink_led/.Xil/Vivado-9392-ECE-BSN615-20/dcp/blink.xdc]
Finished Parsing XDC File [C:/Users/cdc75/Desktop/blink_led/.Xil/Vivado-9392-ECE-BSN615-20/dcp/blink.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1122.848 ; gain = 0.008
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1122.848 ; gain = 0.008
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1235.844 ; gain = 297.133
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream
[Tue Apr 18 16:18:12 2017] Launched impl_1...
Run output will be captured here: C:/Users/cdc75/Desktop/blink_led/blink_led.runs/impl_1/runme.log
close_design
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/cdc75/Desktop/blink_led/blink_led.runs/impl_1/blink.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/cdc75/Desktop/blink_led/blink_led.srcs/sources_1/new/blink.vhd" into library xil_defaultlib [C:/Users/cdc75/Desktop/blink_led/blink_led.srcs/sources_1/new/blink.vhd:1]
[Tue Apr 18 16:23:21 2017] Launched synth_1...
Run output will be captured here: C:/Users/cdc75/Desktop/blink_led/blink_led.runs/synth_1/runme.log
launch_runs impl_1
[Tue Apr 18 16:24:06 2017] Launched impl_1...
Run output will be captured here: C:/Users/cdc75/Desktop/blink_led/blink_led.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Apr 18 16:24:50 2017] Launched impl_1...
Run output will be captured here: C:/Users/cdc75/Desktop/blink_led/blink_led.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/cdc75/Desktop/blink_led/blink_led.runs/impl_1/blink.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 18 16:32:19 2017...
