# compile vhdl design source files
vhdl xil_defaultlib  \
"D:/specialistica/SECONDO_ANNO/PRIMO_SEMESTRE/LOW_POWER/file/prof/TOP_1_RCA_TB.vhd" \

# Do not sort compile order
nosort
