<h1 align="left">Hello there!</h1>

<table>
<tr>
<td width="60%">

<p align="left">
I'm Pranav M — an enthusiast of open hardware and RISC-V.<br>
I work on SoCs, CPUs, and microarchitecture — mostly in <b>Bluespec</b>, <b>Verilog</b>, and sometimes <b>Rust</b>.<br>
I've spent time with FPGAs and RTL, now building systems that boot real code.<br>
I care about clean RTL, working systems, and understanding how real chips work.
</p>

<pre><code>open source all the way — always down to chat RISC-V, digital design, or fun side projects.</code></pre>

</td>
<td width="40%" align="center">

<!-- GitHub Stats Card -->
<img src="https://github-readme-stats.vercel.app/api?username=pranav0x0112&show_icons=true&hide_rank=true&theme=default" />

</td>
</tr>
</table>