
---------- Begin Simulation Statistics ----------
final_tick                               158325662000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 165113                       # Simulator instruction rate (inst/s)
host_mem_usage                                 735288                       # Number of bytes of host memory used
host_op_rate                                   165443                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   605.64                       # Real time elapsed on the host
host_tick_rate                              261416816                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.158326                       # Number of seconds simulated
sim_ticks                                158325662000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.568095                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104071                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113198                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635503                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                297                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             793                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              496                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389800                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66028                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.583257                       # CPI: cycles per instruction
system.cpu.discardedOps                        196881                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42628120                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485102                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033492                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        25654316                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.631610                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        158325662                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132671346                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114251                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        294338                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           70                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       636113                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          456                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1273739                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            456                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 158325662000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              52457                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68508                       # Transaction distribution
system.membus.trans_dist::CleanEvict            45737                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127636                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127636                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         52457                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       474431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 474431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15910464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15910464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            180093                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  180093    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              180093                       # Request fanout histogram
system.membus.respLayer1.occupancy          972037250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           568370000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 158325662000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            363820                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       650027                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          190                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          100595                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           273808                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          273808                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           683                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       363137                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1909811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1911367                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        55872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     77981696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               78037568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          114701                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4384512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           752329                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000702                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026483                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 751801     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    528      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             752329                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2437157000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1910839995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2049000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 158325662000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   23                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               457507                       # number of demand (read+write) hits
system.l2.demand_hits::total                   457530                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  23                       # number of overall hits
system.l2.overall_hits::.cpu.data              457507                       # number of overall hits
system.l2.overall_hits::total                  457530                       # number of overall hits
system.l2.demand_misses::.cpu.inst                660                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             179438                       # number of demand (read+write) misses
system.l2.demand_misses::total                 180098                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               660                       # number of overall misses
system.l2.overall_misses::.cpu.data            179438                       # number of overall misses
system.l2.overall_misses::total                180098                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65451000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18397167000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18462618000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65451000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18397167000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18462618000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              683                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           636945                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               637628                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             683                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          636945                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              637628                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.966325                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.281717                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.282450                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.966325                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.281717                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.282450                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99168.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102526.594144                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102514.286666                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99168.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102526.594144                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102514.286666                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               68508                       # number of writebacks
system.l2.writebacks::total                     68508                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        179433                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            180093                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       179433                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           180093                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52251000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14808096000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14860347000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52251000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14808096000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14860347000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.966325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.281709                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.282442                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.966325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.281709                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.282442                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79168.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82527.160556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82514.850660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79168.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82527.160556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82514.850660                       # average overall mshr miss latency
system.l2.replacements                         114701                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       581519                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           581519                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       581519                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       581519                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          186                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              186                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          186                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          186                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            146172                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                146172                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127636                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127636                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13330421000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13330421000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        273808                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            273808                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.466151                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.466151                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104440.917923                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104440.917923                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127636                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127636                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10777701000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10777701000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.466151                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.466151                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84440.917923                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84440.917923                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             23                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 23                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65451000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65451000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.966325                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.966325                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99168.181818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99168.181818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52251000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52251000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.966325                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.966325                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79168.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79168.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        311335                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            311335                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        51802                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           51802                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5066746000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5066746000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       363137                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        363137                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.142651                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.142651                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97809.852901                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97809.852901                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        51797                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        51797                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4030395000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4030395000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.142638                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.142638                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77811.359731                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77811.359731                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 158325662000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63879.643566                       # Cycle average of tags in use
system.l2.tags.total_refs                     1273664                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    180237                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.066607                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      54.749361                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       120.363720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63704.530485                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974726                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        65536                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20558941                       # Number of tag accesses
system.l2.tags.data_accesses                 20558941                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 158325662000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11483712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11525952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4384512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4384512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          179433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              180093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        68508                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              68508                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            266792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          72532222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              72799013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       266792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           266792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       27692996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             27692996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       27692996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           266792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         72532222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            100492010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    179433.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005702888500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4091                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4091                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              463216                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64511                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      180093                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68508                       # Number of write requests accepted
system.mem_ctrls.readBursts                    180093                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68508                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4350                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2222900750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  900465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5599644500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12343.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31093.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   125910                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   50141                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                180093                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68508                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  132634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.354824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.756841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.366170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        46840     64.58%     64.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5323      7.34%     71.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4597      6.34%     78.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1373      1.89%     80.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8072     11.13%     91.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          949      1.31%     92.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          428      0.59%     93.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          334      0.46%     93.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4610      6.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72526                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.971156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.235047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.367024                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3841     93.89%     93.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          249      6.09%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4091                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.740161                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.710883                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.005218                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2593     63.38%     63.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               65      1.59%     64.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1378     33.68%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      0.42%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               34      0.83%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4091                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11525952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4382976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11525952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4384512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        72.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        27.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     72.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     27.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  146555399000                       # Total gap between requests
system.mem_ctrls.avgGap                     589520.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11483712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4382976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 266791.873575112550                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 72532221.592732071877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 27683294.954421222210                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          660                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       179433                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        68508                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18375500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5581269000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3440459911250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27841.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31105.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  50219827.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            256718700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            136449225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           642207300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          177386040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12498089760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28882586850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      36474949440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        79068387315                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        499.403485                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  94519006500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5286634500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  58520021000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            261116940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            138786945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           643656720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          180100440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12498089760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29018859030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      36360193920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        79100803755                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        499.608230                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  94217883000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5286634500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  58821144500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    158325662000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 158325662000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10198123                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10198123                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10198123                       # number of overall hits
system.cpu.icache.overall_hits::total        10198123                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          683                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            683                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          683                       # number of overall misses
system.cpu.icache.overall_misses::total           683                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69386000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69386000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69386000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69386000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10198806                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10198806                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10198806                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10198806                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101590.043924                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101590.043924                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101590.043924                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101590.043924                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          190                       # number of writebacks
system.cpu.icache.writebacks::total               190                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          683                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          683                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          683                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          683                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68020000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68020000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68020000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68020000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99590.043924                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99590.043924                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99590.043924                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99590.043924                       # average overall mshr miss latency
system.cpu.icache.replacements                    190                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10198123                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10198123                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          683                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           683                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69386000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69386000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10198806                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10198806                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101590.043924                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101590.043924                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          683                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          683                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68020000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68020000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99590.043924                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99590.043924                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 158325662000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           449.348278                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10198806                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               683                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14932.366032                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   449.348278                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.877633                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.877633                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          493                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          40795907                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         40795907                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 158325662000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158325662000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 158325662000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51476107                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51476107                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51476614                       # number of overall hits
system.cpu.dcache.overall_hits::total        51476614                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       681357                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         681357                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       689269                       # number of overall misses
system.cpu.dcache.overall_misses::total        689269                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31900642000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31900642000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31900642000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31900642000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52157464                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52157464                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52165883                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52165883                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013063                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013063                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013213                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013213                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46819.276826                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46819.276826                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46281.846420                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46281.846420                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       101263                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3310                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.593051                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       581519                       # number of writebacks
system.cpu.dcache.writebacks::total            581519                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52323                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52323                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52323                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52323                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       629034                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       629034                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       636941                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       636941                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  29082459000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29082459000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  29924516999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29924516999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012060                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012060                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012210                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012210                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46233.524738                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46233.524738                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46981.615250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46981.615250                       # average overall mshr miss latency
system.cpu.dcache.replacements                 635921                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40823525                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40823525                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       355760                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        355760                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12586594000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12586594000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41179285                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41179285                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008639                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008639                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35379.452440                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35379.452440                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          534                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          534                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       355226                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       355226                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11854996000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11854996000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008626                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008626                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33373.108950                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33373.108950                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10652582                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10652582                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       325597                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       325597                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19314048000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19314048000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029659                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029659                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59318.875788                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59318.875788                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51789                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51789                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       273808                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       273808                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17227463000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17227463000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024941                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024941                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62918.041109                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62918.041109                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    842057999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    842057999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 106495.257240                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 106495.257240                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       311000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       311000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        77750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        77750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       303000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       303000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        75750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 158325662000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.704304                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52113631                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            636945                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.818102                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.704304                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          410                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          515                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         209300781                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        209300781                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 158325662000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158325662000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
