Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: pong_top_st.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pong_top_st.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pong_top_st"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : pong_top_st
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter13\exercises\vgatestpattern\list_ch13_03_pong_graph_st.v" into library work
Parsing module <pong_graph_st>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter13\exercises\vgatestpattern\list_ch13_01_vga_sync.v" into library work
Parsing module <vga_sync>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter13\exercises\vgatestpattern\list_ch13_04_pong_top_st.v" into library work
Parsing module <pong_top_st>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <pong_top_st>.

Elaborating module <vga_sync>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter13\exercises\vgatestpattern\list_ch13_01_vga_sync.v" Line 68: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter13\exercises\vgatestpattern\list_ch13_01_vga_sync.v" Line 78: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <pong_graph_st>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter13\exercises\vgatestpattern\list_ch13_04_pong_top_st.v" Line 35: Result of 2-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pong_top_st>.
    Related source file is "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter13\exercises\vgatestpattern\list_ch13_04_pong_top_st.v".
    Found 1-bit register for signal <master_clk>.
    Found 3-bit register for signal <rgb>.
    Found 1-bit adder for signal <master_clk_PWR_1_o_add_5_OUT<0>> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <pong_top_st> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter13\exercises\vgatestpattern\list_ch13_01_vga_sync.v".
    Found 10-bit register for signal <v_count_reg>.
    Found 10-bit register for signal <h_count_reg>.
    Found 1-bit register for signal <v_sync_reg>.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <mod2_reg>.
    Found 10-bit adder for signal <h_count_reg[9]_GND_2_o_add_4_OUT> created at line 68.
    Found 10-bit adder for signal <v_count_reg[9]_GND_2_o_add_7_OUT> created at line 78.
    Found 10-bit comparator lessequal for signal <n0015> created at line 84
    Found 10-bit comparator lessequal for signal <n0017> created at line 85
    Found 10-bit comparator lessequal for signal <n0020> created at line 87
    Found 10-bit comparator lessequal for signal <n0022> created at line 88
    Found 10-bit comparator greater for signal <h_count_reg[9]_PWR_2_o_LessThan_15_o> created at line 91
    Found 10-bit comparator greater for signal <v_count_reg[9]_GND_2_o_LessThan_16_o> created at line 91
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga_sync> synthesized.

Synthesizing Unit <pong_graph_st>.
    Related source file is "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter13\exercises\vgatestpattern\list_ch13_03_pong_graph_st.v".
WARNING:Xst:647 - Input <pix_y> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit comparator lessequal for signal <n0000> created at line 92
    Found 10-bit comparator lessequal for signal <n0002> created at line 93
    Found 10-bit comparator lessequal for signal <n0004> created at line 93
    Found 10-bit comparator lessequal for signal <n0007> created at line 94
    Found 10-bit comparator lessequal for signal <n0009> created at line 94
    Found 10-bit comparator lessequal for signal <n0012> created at line 95
    Found 10-bit comparator lessequal for signal <n0014> created at line 95
    Found 10-bit comparator lessequal for signal <n0017> created at line 96
    Found 10-bit comparator lessequal for signal <n0019> created at line 96
    Found 10-bit comparator lessequal for signal <n0022> created at line 97
    Found 10-bit comparator lessequal for signal <n0024> created at line 97
    Found 10-bit comparator lessequal for signal <n0027> created at line 98
    Found 10-bit comparator lessequal for signal <n0029> created at line 98
    Found 10-bit comparator lessequal for signal <n0032> created at line 99
    Found 10-bit comparator lessequal for signal <n0034> created at line 99
    Summary:
	inferred  15 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <pong_graph_st> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 1-bit adder                                           : 1
 10-bit adder                                          : 2
# Registers                                            : 7
 1-bit register                                        : 4
 10-bit register                                       : 2
 3-bit register                                        : 1
# Comparators                                          : 21
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 19
# Multiplexers                                         : 10
 10-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <pong_top_st>.
The following registers are absorbed into counter <master_clk>: 1 register on signal <master_clk>.
Unit <pong_top_st> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <v_count_reg>: 1 register on signal <v_count_reg>.
The following registers are absorbed into counter <h_count_reg>: 1 register on signal <h_count_reg>.
Unit <vga_sync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 1-bit up counter                                      : 1
 10-bit up counter                                     : 2
# Registers                                            : 6
 Flip-Flops                                            : 6
# Comparators                                          : 21
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 19
# Multiplexers                                         : 8
 3-bit 2-to-1 multiplexer                              : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <pong_top_st> ...

Optimizing unit <vga_sync> ...

Optimizing unit <pong_graph_st> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pong_top_st, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 27
 Flip-Flops                                            : 27

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pong_top_st.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 92
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 2
#      LUT2                        : 4
#      LUT3                        : 4
#      LUT4                        : 2
#      LUT5                        : 9
#      LUT6                        : 30
#      MUXCY                       : 18
#      XORCY                       : 20
# FlipFlops/Latches                : 27
#      FD                          : 1
#      FDC                         : 3
#      FDCE                        : 20
#      FDE                         : 3
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 1
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              24  out of  18224     0%  
 Number of Slice LUTs:                   53  out of   9112     0%  
    Number used as Logic:                53  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     53
   Number with an unused Flip Flop:      29  out of     53    54%  
   Number with an unused LUT:             0  out of     53     0%  
   Number of fully used LUT-FF pairs:    24  out of     53    45%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    232     3%  
    IOB Flip Flops/Latches:               3

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 4     |
master_clk                         | BUFG                   | 23    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.391ns (Maximum Frequency: 227.744MHz)
   Minimum input arrival time before clock: 2.805ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.913ns (frequency: 522.821MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.913ns (Levels of Logic = 1)
  Source:            master_clk (FF)
  Destination:       master_clk (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: master_clk to master_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  master_clk (master_clk)
     INV:I->O              1   0.206   0.579  Mcount_master_clk_xor<0>11_INV_0 (Result)
     FD:D                      0.102          master_clk
    ----------------------------------------
    Total                      1.913ns (0.755ns logic, 1.158ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'master_clk'
  Clock period: 4.391ns (frequency: 227.744MHz)
  Total number of paths / destination ports: 1321 / 43
-------------------------------------------------------------------------
Delay:               4.391ns (Levels of Logic = 6)
  Source:            vsync_unit/v_count_reg_9 (FF)
  Destination:       vsync_unit/v_count_reg_2 (FF)
  Source Clock:      master_clk rising
  Destination Clock: master_clk rising

  Data Path: vsync_unit/v_count_reg_9 to vsync_unit/v_count_reg_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.995  vsync_unit/v_count_reg_9 (vsync_unit/v_count_reg_9)
     LUT6:I1->O           10   0.203   0.857  vsync_unit/v_end21 (vsync_unit/v_end_bdd2)
     LUT5:I4->O            1   0.205   0.579  vsync_unit/v_end_inv11 (vsync_unit/v_end_inv)
     MUXCY:CI->O           1   0.019   0.000  vsync_unit/Mcount_v_count_reg_cy<0> (vsync_unit/Mcount_v_count_reg_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  vsync_unit/Mcount_v_count_reg_cy<1> (vsync_unit/Mcount_v_count_reg_cy<1>)
     XORCY:CI->O           1   0.180   0.580  vsync_unit/Mcount_v_count_reg_xor<2> (vsync_unit/Mcount_v_count_reg2)
     LUT3:I2->O            1   0.205   0.000  vsync_unit/v_count_reg_2_dpot (vsync_unit/v_count_reg_2_dpot)
     FDCE:D                    0.102          vsync_unit/v_count_reg_2
    ----------------------------------------
    Total                      4.391ns (1.380ns logic, 3.011ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'master_clk'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              2.805ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       vsync_unit/h_count_reg_9 (FF)
  Destination Clock: master_clk rising

  Data Path: reset to vsync_unit/h_count_reg_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.222   1.153  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.430          vsync_unit/mod2_reg
    ----------------------------------------
    Total                      2.805ns (1.652ns logic, 1.153ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            rgb_reg_2 (FF)
  Destination:       rgb<2> (PAD)
  Source Clock:      clk rising

  Data Path: rgb_reg_2 to rgb<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  rgb_reg_2 (rgb_reg_2)
     OBUF:I->O                 2.571          rgb_2_OBUF (rgb<2>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'master_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            vsync_unit/h_sync_reg (FF)
  Destination:       hsync (PAD)
  Source Clock:      master_clk rising

  Data Path: vsync_unit/h_sync_reg to hsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  vsync_unit/h_sync_reg (vsync_unit/h_sync_reg)
     OBUF:I->O                 2.571          hsync_OBUF (hsync)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.913|         |         |         |
master_clk     |    4.981|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock master_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
master_clk     |    4.391|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.78 secs
 
--> 

Total memory usage is 229032 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

