{
"result":{
"query":":facetid:toc:\"db/conf/isca/isca2017.bht\"",
"status":{
"@code":"200",
"text":"OK"
},
"time":{
"@unit":"msecs",
"text":"434.13"
},
"completions":{
"@total":"1",
"@computed":"1",
"@sent":"1",
"c":{
"@sc":"55",
"@dc":"55",
"@oc":"55",
"@id":"39097713",
"text":":facetid:toc:db/conf/isca/isca2017.bht"
}
},
"hits":{
"@total":"55",
"@computed":"55",
"@sent":"55",
"@first":"0",
"hit":[{
"@score":"1",
"@id":"2361581",
"info":{"authors":{"author":[{"@pid":"168/1018","text":"Arun Subramaniyan 0001"},{"@pid":"41/1231","text":"Reetuparna Das"}]},"title":"Parallel Automata Processor.","venue":"ISCA","pages":"600-612","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/0001D17","ee":"https://dl.acm.org/citation.cfm?id=3080207","url":"https://dblp.org/rec/conf/isca/0001D17"},
"url":"URL#2361581"
},
{
"@score":"1",
"@id":"2361582",
"info":{"authors":{"author":[{"@pid":"163/3510","text":"Shaizeen Aga"},{"@pid":"27/3820","text":"Satish Narayanasamy"}]},"title":"InvisiMem: Smart Memory Defenses for Memory Bus Side Channel.","venue":"ISCA","pages":"94-106","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/AgaN17","doi":"10.1145/3079856.3080232","ee":"https://doi.org/10.1145/3079856.3080232","url":"https://dblp.org/rec/conf/isca/AgaN17"},
"url":"URL#2361582"
},
{
"@score":"1",
"@id":"2361583",
"info":{"authors":{"author":[{"@pid":"201/4859","text":"Hanna Alam"},{"@pid":"63/1881","text":"Tianhao Zhang"},{"@pid":"95/2048","text":"Mattan Erez"},{"@pid":"89/6105","text":"Yoav Etsion"}]},"title":"Do-It-Yourself Virtual Memory Translation.","venue":"ISCA","pages":"457-468","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/AlamZEE17","doi":"10.1145/3079856.3080209","ee":"https://doi.org/10.1145/3079856.3080209","url":"https://dblp.org/rec/conf/isca/AlamZEE17"},
"url":"URL#2361583"
},
{
"@score":"1",
"@id":"2361584",
"info":{"authors":{"author":[{"@pid":"198/8480","text":"Muhammad Shoaib Bin Altaf"},{"@pid":"w/DavidAWood","text":"David A. Wood 0001"}]},"title":"LogCA: A High-Level Performance Model for Hardware Accelerators.","venue":"ISCA","pages":"375-388","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/AltafW17","doi":"10.1145/3079856.3080216","ee":"https://doi.org/10.1145/3079856.3080216","url":"https://dblp.org/rec/conf/isca/AltafW17"},
"url":"URL#2361584"
},
{
"@score":"1",
"@id":"2361586",
"info":{"authors":{"author":[{"@pid":"155/4378","text":"Akhil Arunkumar"},{"@pid":"14/1037","text":"Evgeny Bolotin"},{"@pid":"167/7820","text":"Benjamin Y. Cho"},{"@pid":"138/2433","text":"Ugljesa Milic"},{"@pid":"85/6918","text":"Eiman Ebrahimi"},{"@pid":"08/3380","text":"Oreste Villa"},{"@pid":"99/6904","text":"Aamer Jaleel"},{"@pid":"26/9655","text":"Carole-Jean Wu"},{"@pid":"12/9118","text":"David W. Nellans"}]},"title":"MCM-GPU: Multi-Chip-Module GPUs for Continued Performance Scalability.","venue":"ISCA","pages":"320-332","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ArunkumarBCMEVJ17","doi":"10.1145/3079856.3080231","ee":"https://doi.org/10.1145/3079856.3080231","url":"https://dblp.org/rec/conf/isca/ArunkumarBCMEVJ17"},
"url":"URL#2361586"
},
{
"@score":"1",
"@id":"2361587",
"info":{"authors":{"author":[{"@pid":"147/0999","text":"Amro Awad"},{"@pid":"36/4627-2","text":"Yipeng Wang 0002"},{"@pid":"37/3851","text":"Deborah Shands"},{"@pid":"11/2624","text":"Yan Solihin"}]},"title":"ObfusMem: A Low-Overhead Access Obfuscation for Trusted Memories.","venue":"ISCA","pages":"107-119","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/AwadWSS17","doi":"10.1145/3079856.3080230","ee":"https://doi.org/10.1145/3079856.3080230","url":"https://dblp.org/rec/conf/isca/AwadWSS17"},
"url":"URL#2361587"
},
{
"@score":"1",
"@id":"2361589",
"info":{"authors":{"author":[{"@pid":"03/8857","text":"Rahul Boyapati"},{"@pid":"180/4976-1","text":"Jiayi Huang 0001"},{"@pid":"68/10359","text":"Pritam Majumder"},{"@pid":"72/2098","text":"Ki Hwan Yum"},{"@pid":"87/5080-1","text":"Eun Jung Kim 0001"}]},"title":"APPROX-NoC: A Data Approximation Framework for Network-On-Chip Architectures.","venue":"ISCA","pages":"666-677","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/BoyapatiHMY017","ee":"https://dl.acm.org/citation.cfm?id=3080241","url":"https://dblp.org/rec/conf/isca/BoyapatiHMY017"},
"url":"URL#2361589"
},
{
"@score":"1",
"@id":"2361592",
"info":{"authors":{"author":[{"@pid":"140/2315","text":"Yajing Chen"},{"@pid":"177/3928","text":"Shengshuo Lu"},{"@pid":"49/2759","text":"Cheng Fu"},{"@pid":"b/DBlaauw","text":"David T. Blaauw"},{"@pid":"83/1613","text":"Ronald Dreslinski Jr."},{"@pid":"m/TrevorNMudge","text":"Trevor N. Mudge"},{"@pid":"77/6653","text":"Hun-Seok Kim"}]},"title":"A Programmable Galois Field Processor for the Internet of Things.","venue":"ISCA","pages":"55-68","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ChenLFBDMK17","doi":"10.1145/3079856.3080227","ee":"https://doi.org/10.1145/3079856.3080227","url":"https://dblp.org/rec/conf/isca/ChenLFBDMK17"},
"url":"URL#2361592"
},
{
"@score":"1",
"@id":"2361593",
"info":{"authors":{"author":[{"@pid":"151/4519","text":"Sui Chen"},{"@pid":"16/6199","text":"Lu Peng"},{"@pid":"148/9915","text":"Samuel Irving"}]},"title":"Accelerating GPU Hardware Transactional Memory with Snapshot Isolation.","venue":"ISCA","pages":"282-294","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ChenPI17","doi":"10.1145/3079856.3080204","ee":"https://doi.org/10.1145/3079856.3080204","url":"https://dblp.org/rec/conf/isca/ChenPI17"},
"url":"URL#2361593"
},
{
"@score":"1",
"@id":"2361594",
"info":{"authors":{"author":[{"@pid":"170/0138","text":"Hari Cherupalli"},{"@pid":"136/7930","text":"Henry Duwe"},{"@pid":"198/2550","text":"Weidong Ye"},{"@pid":"98/4371-2","text":"Rakesh Kumar 0002"},{"@pid":"47/7358","text":"John Sartori"}]},"title":"Bespoke Processors for Applications with Ultra-low Area and Power Constraints.","venue":"ISCA","pages":"41-54","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/CherupalliDY0S17","doi":"10.1145/3079856.3080247","ee":"https://doi.org/10.1145/3079856.3080247","url":"https://dblp.org/rec/conf/isca/CherupalliDY0S17"},
"url":"URL#2361594"
},
{
"@score":"1",
"@id":"2361595",
"info":{"authors":{"author":[{"@pid":"63/2791","text":"Jiho Choi"},{"@pid":"145/1026","text":"Thomas Shull"},{"@pid":"95/6451","text":"María Jesús Garzarán"},{"@pid":"t/JosepTorrellas","text":"Josep Torrellas"}]},"title":"ShortCut: Architectural Support for Fast Object Access in Scripting Languages.","venue":"ISCA","pages":"494-506","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ChoiSGT17","doi":"10.1145/3079856.3080237","ee":"https://doi.org/10.1145/3079856.3080237","url":"https://dblp.org/rec/conf/isca/ChoiSGT17"},
"url":"URL#2361595"
},
{
"@score":"1",
"@id":"2361599",
"info":{"authors":{"author":[{"@pid":"131/5112","text":"Zhaoxia Deng"},{"@pid":"161/0107","text":"Ariel Feldman"},{"@pid":"13/5248","text":"Stuart A. Kurtz"},{"@pid":"c/FTChong","text":"Frederic T. Chong"}]},"title":"Lemonade from Lemons: Harnessing Device Wearout to Create Limited-Use Security Architectures.","venue":"ISCA","pages":"361-374","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/DengFKC17","doi":"10.1145/3079856.3080226","ee":"https://doi.org/10.1145/3079856.3080226","url":"https://dblp.org/rec/conf/isca/DengFKC17"},
"url":"URL#2361599"
},
{
"@score":"1",
"@id":"2361601",
"info":{"authors":{"author":[{"@pid":"165/2485","text":"Mario Drumond"},{"@pid":"142/3203","text":"Alexandros Daglis"},{"@pid":"187/9973","text":"Nooshin Sadat Mirzadeh"},{"@pid":"191/7824","text":"Dmitrii Ustiugov"},{"@pid":"117/0579","text":"Javier Picorel"},{"@pid":"f/BabakFalsafi","text":"Babak Falsafi"},{"@pid":"78/50","text":"Boris Grot"},{"@pid":"04/3696","text":"Dionisios N. Pnevmatikatos"}]},"title":"The Mondrian Data Engine.","venue":"ISCA","pages":"639-651","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/DrumondDMUPFGP17","ee":"https://dl.acm.org/citation.cfm?id=3080233","url":"https://dblp.org/rec/conf/isca/DrumondDMUPFGP17"},
"url":"URL#2361601"
},
{
"@score":"1",
"@id":"2361602",
"info":{"authors":{"author":[{"@pid":"74/7355","text":"Masoumeh Ebrahimi"},{"@pid":"53/771","text":"Masoud Daneshtalab"}]},"title":"EbDa: A New Theory on Design and Verification of Deadlock-free Interconnection Networks.","venue":"ISCA","pages":"703-715","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/EbrahimiD17","ee":"https://dl.acm.org/citation.cfm?id=3080253","url":"https://dblp.org/rec/conf/isca/EbrahimiD17"},
"url":"URL#2361602"
},
{
"@score":"1",
"@id":"2361604",
"info":{"authors":{"author":[{"@pid":"60/7673","text":"Binzhang Fu"},{"@pid":"39/6945","text":"John Kim"}]},"title":"Footprint: Regulating Routing Adaptiveness in Networks-on-Chip.","venue":"ISCA","pages":"691-702","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/FuK17","ee":"https://dl.acm.org/citation.cfm?id=3080249","url":"https://dblp.org/rec/conf/isca/FuK17"},
"url":"URL#2361604"
},
{
"@score":"1",
"@id":"2361606",
"info":{"authors":{"author":[{"@pid":"123/2646","text":"Dibakar Gope"},{"@pid":"190/5108","text":"David J. Schlais"},{"@pid":"02/1732","text":"Mikko H. Lipasti"}]},"title":"Architectural Support for Server-Side PHP Processing.","venue":"ISCA","pages":"507-520","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/GopeSL17","ee":"https://dl.acm.org/citation.cfm?id=3080234","url":"https://dblp.org/rec/conf/isca/GopeSL17"},
"url":"URL#2361606"
},
{
"@score":"1",
"@id":"2361607",
"info":{"authors":{"author":{"@pid":"09/2334","text":"Matthew Hicks"}},"title":"Clank: Architectural Support for Intermittent Computation.","venue":"ISCA","pages":"228-240","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/Hicks17","doi":"10.1145/3079856.3080238","ee":"https://doi.org/10.1145/3079856.3080238","url":"https://dblp.org/rec/conf/isca/Hicks17"},
"url":"URL#2361607"
},
{
"@score":"1",
"@id":"2361609",
"info":{"authors":{"author":[{"@pid":"j/NormanPJouppi","text":"Norman P. Jouppi"},{"@pid":"64/1248","text":"Cliff Young"},{"@pid":"80/115","text":"Nishant Patil"},{"@pid":"p/DAPatterson","text":"David A. Patterson"},{"@pid":"07/5566","text":"Gaurav Agrawal"},{"@pid":"199/2250","text":"Raminder Bajwa"},{"@pid":"199/2321","text":"Sarah Bates"},{"@pid":"199/1734","text":"Suresh Bhatia"},{"@pid":"199/1806","text":"Nan Boden"},{"@pid":"39/3054","text":"Al Borchers"},{"@pid":"96/1710","text":"Rick Boyle"},{"@pid":"199/2024","text":"Pierre-luc Cantin"},{"@pid":"199/1711","text":"Clifford Chao"},{"@pid":"36/235","text":"Chris Clark"},{"@pid":"199/1810","text":"Jeremy Coriell"},{"@pid":"199/2073","text":"Mike Daley"},{"@pid":"199/1990","text":"Matt Dau"},{"@pid":"d/JeffreyDean","text":"Jeffrey Dean"},{"@pid":"199/2360","text":"Ben Gelb"},{"@pid":"199/2380","text":"Tara Vazir Ghaemmaghami"},{"@pid":"199/1970","text":"Rajendra Gottipati"},{"@pid":"199/1887","text":"William Gulland"},{"@pid":"128/5760","text":"Robert Hagmann"},{"@pid":"82/6933","text":"C. Richard Ho"},{"@pid":"199/2000","text":"Doug Hogberg"},{"@pid":"88/5536","text":"John Hu"},{"@pid":"38/3747","text":"Robert Hundt"},{"@pid":"199/2112","text":"Dan Hurt"},{"@pid":"66/10509","text":"Julian Ibarz"},{"@pid":"199/2329","text":"Aaron Jaffey"},{"@pid":"199/2117","text":"Alek Jaworski"},{"@pid":"17/2079","text":"Alexander Kaplan"},{"@pid":"199/1801","text":"Harshit Khaitan"},{"@pid":"133/3635","text":"Daniel Killebrew"},{"@pid":"199/2242","text":"Andy Koch"},{"@pid":"78/2996","text":"Naveen Kumar"},{"@pid":"55/2112","text":"Steve Lacy"},{"@pid":"65/336","text":"James Laudon"},{"@pid":"74/4292","text":"James Law"},{"@pid":"199/1907","text":"Diemthu Le"},{"@pid":"176/5663","text":"Chris Leary"},{"@pid":"199/1863","text":"Zhuyuan Liu"},{"@pid":"199/2239","text":"Kyle Lucke"},{"@pid":"199/1958","text":"Alan Lundin"},{"@pid":"199/1766","text":"Gordon MacKean"},{"@pid":"27/232","text":"Adriana Maggiore"},{"@pid":"199/2340","text":"Maire Mahony"},{"@pid":"142/8471","text":"Kieran Miller"},{"@pid":"199/2207","text":"Rahul Nagarajan"},{"@pid":"95/10690","text":"Ravi Narayanaswami"},{"@pid":"199/2346","text":"Ray Ni"},{"@pid":"199/2069","text":"Kathy Nix"},{"@pid":"26/10565","text":"Thomas Norrie"},{"@pid":"52/9786","text":"Mark Omernick"},{"@pid":"199/2254","text":"Narayana Penukonda"},{"@pid":"37/7190","text":"Andy Phelps"},{"@pid":"95/1492","text":"Jonathan Ross"},{"@pid":"117/8543","text":"Matt Ross"},{"@pid":"199/1755","text":"Amir Salek"},{"@pid":"199/2115","text":"Emad Samadiani"},{"@pid":"199/1745","text":"Chris Severn"},{"@pid":"60/10535","text":"Gregory Sizikov"},{"@pid":"199/1965","text":"Matthew Snelham"},{"@pid":"199/2173","text":"Jed Souter"},{"@pid":"16/1665","text":"Dan Steinberg"},{"@pid":"199/2333","text":"Andy Swing"},{"@pid":"78/6003","text":"Mercedes Tan"},{"@pid":"199/2341","text":"Gregory Thorson"},{"@pid":"19/1603","text":"Bo Tian"},{"@pid":"60/3906","text":"Horia Toma"},{"@pid":"199/2253","text":"Erick Tuttle"},{"@pid":"08/2793","text":"Vijay Vasudevan"},{"@pid":"86/3524","text":"Richard Walter"},{"@pid":"58/3695","text":"Walter Wang"},{"@pid":"78/5675","text":"Eric Wilcox"},{"@pid":"45/7113","text":"Doe Hyun Yoon"}]},"title":"In-Datacenter Performance Analysis of a Tensor Processing Unit.","venue":"ISCA","pages":"1-12","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/JouppiYPPABBBBB17","doi":"10.1145/3079856.3080246","ee":"https://doi.org/10.1145/3079856.3080246","url":"https://dblp.org/rec/conf/isca/JouppiYPPABBBBB17"},
"url":"URL#2361609"
},
{
"@score":"1",
"@id":"2361610",
"info":{"authors":{"author":[{"@pid":"134/9991","text":"Manolis Kaliorakis"},{"@pid":"79/1691","text":"Dimitris Gizopoulos"},{"@pid":"21/4866","text":"Ramon Canal"},{"@pid":"g/AntonioGonzalez1","text":"Antonio González 0001"}]},"title":"MeRLiN: Exploiting Dynamic Instruction Behavior for Fast and Accurate Microarchitecture Level Reliability Assessment.","venue":"ISCA","pages":"241-254","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KaliorakisGC017","doi":"10.1145/3079856.3080225","ee":"https://doi.org/10.1145/3079856.3080225","url":"https://dblp.org/rec/conf/isca/KaliorakisGC017"},
"url":"URL#2361610"
},
{
"@score":"1",
"@id":"2361611",
"info":{"authors":{"author":[{"@pid":"82/9936","text":"Sudarsun Kannan"},{"@pid":"76/3229","text":"Ada Gavrilovska"},{"@pid":"66/6170-1","text":"Vishal Gupta 0001"},{"@pid":"s/KarstenSchwan","text":"Karsten Schwan"}]},"title":"HeteroOS: OS Design for Heterogeneous Memory Management in Datacenter.","venue":"ISCA","pages":"521-534","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KannanGGS17","ee":"https://dl.acm.org/citation.cfm?id=3080245","url":"https://dblp.org/rec/conf/isca/KannanGGS17"},
"url":"URL#2361611"
},
{
"@score":"1",
"@id":"2361612",
"info":{"authors":{"author":[{"@pid":"129/2402","text":"Rajat Kateja"},{"@pid":"51/8142","text":"Anirudh Badam"},{"@pid":"18/4286","text":"Sriram Govindan"},{"@pid":"24/7446","text":"Bikash Sharma"},{"@pid":"g/GregoryRGanger","text":"Greg Ganger"}]},"title":"Viyojit: Decoupling Battery and DRAM Capacities for Battery-Backed DRAM.","venue":"ISCA","pages":"613-626","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KatejaBGSG17","ee":"https://dl.acm.org/citation.cfm?id=3080236","url":"https://dblp.org/rec/conf/isca/KatejaBGSG17"},
"url":"URL#2361612"
},
{
"@score":"1",
"@id":"2361613",
"info":{"authors":{"author":[{"@pid":"190/5129","text":"S. Karen Khatamifard"},{"@pid":"132/6130","text":"Longfei Wang"},{"@pid":"163/3682","text":"Weize Yu"},{"@pid":"89/3319","text":"Selçuk Köse"},{"@pid":"89/5932","text":"Ulya R. Karpuzcu"}]},"title":"ThermoGater: Thermally-Aware On-Chip Voltage Regulation.","venue":"ISCA","pages":"120-132","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KhatamifardWYKK17","doi":"10.1145/3079856.3080250","ee":"https://doi.org/10.1145/3079856.3080250","url":"https://dblp.org/rec/conf/isca/KhatamifardWYKK17"},
"url":"URL#2361613"
},
{
"@score":"1",
"@id":"2361615",
"info":{"authors":{"author":[{"@pid":"138/4146","text":"Aasheesh Kolli"},{"@pid":"175/0549","text":"Vaibhav Gogte"},{"@pid":"54/704","text":"Ali G. Saidi"},{"@pid":"72/8290","text":"Stephan Diestelhorst"},{"@pid":"c/PeterMChen","text":"Peter M. Chen"},{"@pid":"27/3820","text":"Satish Narayanasamy"},{"@pid":"01/1282","text":"Thomas F. Wenisch"}]},"title":"Language-level persistency.","venue":"ISCA","pages":"481-493","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KolliGSDCNW17","doi":"10.1145/3079856.3080229","ee":"https://doi.org/10.1145/3079856.3080229","url":"https://dblp.org/rec/conf/isca/KolliGSDCNW17"},
"url":"URL#2361615"
},
{
"@score":"1",
"@id":"2361616",
"info":{"authors":{"author":[{"@pid":"47/4693","text":"Gunjae Koo"},{"@pid":"128/6741","text":"Yunho Oh"},{"@pid":"r/WonWooRo","text":"Won Woo Ro"},{"@pid":"02/5812","text":"Murali Annavaram"}]},"title":"Access Pattern-Aware Cache Management for Improving Data Utilization in GPU.","venue":"ISCA","pages":"307-319","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KooORA17","doi":"10.1145/3079856.3080239","ee":"https://doi.org/10.1145/3079856.3080239","url":"https://dblp.org/rec/conf/isca/KooORA17"},
"url":"URL#2361616"
},
{
"@score":"1",
"@id":"2361617",
"info":{"authors":{"author":[{"@pid":"12/10064","text":"Jaeha Kung"},{"@pid":"56/5728","text":"Yun Long"},{"@pid":"92/10277","text":"Duckhwan Kim 0001"},{"@pid":"66/1210","text":"Saibal Mukhopadhyay"}]},"title":"A Programmable Hardware Accelerator for Simulating Dynamical Systems.","venue":"ISCA","pages":"403-415","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KungL0M17","doi":"10.1145/3079856.3080252","ee":"https://doi.org/10.1145/3079856.3080252","url":"https://dblp.org/rec/conf/isca/KungL0M17"},
"url":"URL#2361617"
},
{
"@score":"1",
"@id":"2361618",
"info":{"authors":{"author":[{"@pid":"14/7198","text":"Doowon Lee"},{"@pid":"51/4859","text":"Valeria Bertacco"}]},"title":"MTraceCheck: Validating Non-Deterministic Behavior of Memory Consistency Models in Post-Silicon Validation.","venue":"ISCA","pages":"201-213","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/LeeB17","doi":"10.1145/3079856.3080235","ee":"https://doi.org/10.1145/3079856.3080235","url":"https://dblp.org/rec/conf/isca/LeeB17"},
"url":"URL#2361618"
},
{
"@score":"1",
"@id":"2361620",
"info":{"authors":{"author":[{"@pid":"193/3911","text":"Zhaoshi Li"},{"@pid":"55/17","text":"Leibo Liu"},{"@pid":"90/5987","text":"Yangdong Deng"},{"@pid":"98/3428","text":"Shouyi Yin"},{"@pid":"72/628","text":"Yao Wang"},{"@pid":"39/6160","text":"Shaojun Wei"}]},"title":"Aggressive Pipelining of Irregular Applications on Reconfigurable Hardware.","venue":"ISCA","pages":"575-586","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/LiLDYWW17","ee":"https://dl.acm.org/citation.cfm?id=3080228","url":"https://dblp.org/rec/conf/isca/LiLDYWW17"},
"url":"URL#2361620"
},
{
"@score":"1",
"@id":"2361623",
"info":{"authors":{"author":[{"@pid":"191/7811","text":"Alireza Nazari"},{"@pid":"139/9042","text":"Nader Sehatbakhsh"},{"@pid":"69/5070","text":"Monjur Alam"},{"@pid":"42/4332","text":"Alenka G. Zajic"},{"@pid":"77/4185","text":"Milos Prvulovic"}]},"title":"EDDIE: EM-Based Detection of Deviations in Program Execution.","venue":"ISCA","pages":"333-346","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/NazariSAZP17","doi":"10.1145/3079856.3080223","ee":"https://doi.org/10.1145/3079856.3080223","url":"https://dblp.org/rec/conf/isca/NazariSAZP17"},
"url":"URL#2361623"
},
{
"@score":"1",
"@id":"2361625",
"info":{"authors":{"author":[{"@pid":"58/11098","text":"Tony Nowatzki"},{"@pid":"162/9963","text":"Vinay Gangadhar"},{"@pid":"53/7913","text":"Newsha Ardalani"},{"@pid":"22/858","text":"Karthikeyan Sankaralingam"}]},"title":"Stream-Dataflow Acceleration.","venue":"ISCA","pages":"416-429","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/NowatzkiGAS17","doi":"10.1145/3079856.3080255","ee":"https://doi.org/10.1145/3079856.3080255","url":"https://dblp.org/rec/conf/isca/NowatzkiGAS17"},
"url":"URL#2361625"
},
{
"@score":"1",
"@id":"2361626",
"info":{"authors":{"author":[{"@pid":"11/5956","text":"Angshuman Parashar"},{"@pid":"02/8105","text":"Minsoo Rhu"},{"@pid":"177/8603","text":"Anurag Mukkara"},{"@pid":"168/0516","text":"Antonio Puglielli"},{"@pid":"76/10051","text":"Rangharajan Venkatesan"},{"@pid":"29/3580","text":"Brucek Khailany"},{"@pid":"73/2231","text":"Joel S. Emer"},{"@pid":"k/StephenWKeckler","text":"Stephen W. Keckler"},{"@pid":"d/WJDally","text":"William J. Dally"}]},"title":"SCNN: An Accelerator for Compressed-sparse Convolutional Neural Networks.","venue":"ISCA","pages":"27-40","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ParasharRMPVKEK17","doi":"10.1145/3079856.3080254","ee":"https://doi.org/10.1145/3079856.3080254","url":"https://dblp.org/rec/conf/isca/ParasharRMPVKEK17"},
"url":"URL#2361626"
},
{
"@score":"1",
"@id":"2361627",
"info":{"authors":{"author":[{"@pid":"157/2815-1","text":"Chang Hyun Park 0001"},{"@pid":"184/8264","text":"Taekyung Heo"},{"@pid":"191/3102","text":"Jungi Jeong"},{"@pid":"83/5240","text":"Jaehyuk Huh"}]},"title":"Hybrid TLB Coalescing: Improving TLB Translation Coverage under Diverse Fragmented Memory Allocations.","venue":"ISCA","pages":"444-456","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ParkHJH17","doi":"10.1145/3079856.3080217","ee":"https://doi.org/10.1145/3079856.3080217","url":"https://dblp.org/rec/conf/isca/ParkHJH17"},
"url":"URL#2361627"
},
{
"@score":"1",
"@id":"2361628",
"info":{"authors":{"author":[{"@pid":"147/0857","text":"Minesh Patel"},{"@pid":"148/9733","text":"Jeremie S. Kim"},{"@pid":"m/OnurMutlu","text":"Onur Mutlu"}]},"title":"The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions.","venue":"ISCA","pages":"255-268","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/PatelKM17","doi":"10.1145/3079856.3080242","ee":"https://doi.org/10.1145/3079856.3080242","url":"https://dblp.org/rec/conf/isca/PatelKM17"},
"url":"URL#2361628"
},
{
"@score":"1",
"@id":"2361629",
"info":{"authors":{"author":[{"@pid":"90/8857","text":"Matthew Poremba"},{"@pid":"185/5781","text":"Itir Akgun"},{"@pid":"82/9927","text":"Jieming Yin"},{"@pid":"127/2990","text":"Onur Kayiran"},{"@pid":"x/YuanXie","text":"Yuan Xie 0001"},{"@pid":"03/2782","text":"Gabriel H. Loh"}]},"title":"There and Back Again: Optimizing the Interconnect in Networks of Memory Cubes.","venue":"ISCA","pages":"678-690","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/PorembaAYKXL17","ee":"https://dl.acm.org/citation.cfm?id=3080251","url":"https://dblp.org/rec/conf/isca/PorembaAYKXL17"},
"url":"URL#2361629"
},
{
"@score":"1",
"@id":"2361630",
"info":{"authors":{"author":[{"@pid":"13/11061","text":"Raghu Prabhakar"},{"@pid":"76/10181-1","text":"Yaqi Zhang 0001"},{"@pid":"172/1102","text":"David Koeplinger"},{"@pid":"201/4861","text":"Matthew Feldman"},{"@pid":"56/3690-1","text":"Tian Zhao 0001"},{"@pid":"32/10927","text":"Stefan Hadjis"},{"@pid":"68/8120","text":"Ardavan Pedram"},{"@pid":"k/ChristoforosEKozyrakis","text":"Christos Kozyrakis"},{"@pid":"o/KunleOlukotun","text":"Kunle Olukotun"}]},"title":"Plasticine: A Reconfigurable Architecture For Parallel Paterns.","venue":"ISCA","pages":"389-402","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/PrabhakarZKFZHP17","doi":"10.1145/3079856.3080256","ee":"https://doi.org/10.1145/3079856.3080256","url":"https://dblp.org/rec/conf/isca/PrabhakarZKFZHP17"},
"url":"URL#2361630"
},
{
"@score":"1",
"@id":"2361631",
"info":{"authors":{"author":[{"@pid":"173/9808","text":"Gokul Subramanian Ravi"},{"@pid":"02/1732","text":"Mikko H. Lipasti"}]},"title":"CHARSTAR: Clock Hierarchy Aware Resource Scaling in Tiled ARchitectures.","venue":"ISCA","pages":"147-160","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/RaviL17","doi":"10.1145/3079856.3080212","ee":"https://doi.org/10.1145/3079856.3080212","url":"https://dblp.org/rec/conf/isca/RaviL17"},
"url":"URL#2361631"
},
{
"@score":"1",
"@id":"2361632",
"info":{"authors":{"author":[{"@pid":"82/3556","text":"Alberto Ros"},{"@pid":"37/10441","text":"Trevor E. Carlson"},{"@pid":"41/9546","text":"Mehdi Alipour"},{"@pid":"k/StefanosKaxiras","text":"Stefanos Kaxiras"}]},"title":"Non-Speculative Load-Load Reordering in TSO.","venue":"ISCA","pages":"187-200","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/RosCAK17","doi":"10.1145/3079856.3080220","ee":"https://doi.org/10.1145/3079856.3080220","url":"https://dblp.org/rec/conf/isca/RosCAK17"},
"url":"URL#2361632"
},
{
"@score":"1",
"@id":"2361633",
"info":{"authors":{"author":[{"@pid":"121/2281","text":"Jee Ho Ryoo"},{"@pid":"09/10702","text":"Nagendra Gulur"},{"@pid":"86/4211-7","text":"Shuang Song 0007"},{"@pid":"j/LizyKurianJohn","text":"Lizy K. John"}]},"title":"Rethinking TLB Designs in Virtualized Environments: A Very Large Part-of-Memory TLB.","venue":"ISCA","pages":"469-480","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/RyooGSJ17","doi":"10.1145/3079856.3080210","ee":"https://doi.org/10.1145/3079856.3080210","url":"https://dblp.org/rec/conf/isca/RyooGSJ17"},
"url":"URL#2361633"
},
{
"@score":"1",
"@id":"2361634",
"info":{"authors":{"author":[{"@pid":"154/6336","text":"Christopher De Sa"},{"@pid":"201/4861","text":"Matthew Feldman"},{"@pid":"r/ChristopherRe","text":"Christopher Ré"},{"@pid":"o/KunleOlukotun","text":"Kunle Olukotun"}]},"title":"Understanding and Optimizing Asynchronous Low-Precision Stochastic Gradient Descent.","venue":"ISCA","pages":"561-574","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/SaFRO17","ee":"https://dl.acm.org/citation.cfm?id=3080248","url":"https://dblp.org/rec/conf/isca/SaFRO17"},
"url":"URL#2361634"
},
{
"@score":"1",
"@id":"2361635",
"info":{"authors":{"author":[{"@pid":"156/6476","text":"Yongming Shen 0001"},{"@pid":"46/4377","text":"Michael Ferdman"},{"@pid":"92/1970","text":"Peter A. Milder"}]},"title":"Maximizing CNN Accelerator Efficiency Through Resource Partitioning.","venue":"ISCA","pages":"535-547","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ShenFM17","ee":"https://dl.acm.org/citation.cfm?id=3080221","url":"https://dblp.org/rec/conf/isca/ShenFM17"},
"url":"URL#2361635"
},
{
"@score":"1",
"@id":"2361636",
"info":{"authors":{"author":[{"@pid":"187/8214","text":"Seunghee Shin"},{"@pid":"85/6323","text":"James Tuck"},{"@pid":"11/2624","text":"Yan Solihin"}]},"title":"Hiding the Long Latency of Persist Barriers Using Speculative Execution.","venue":"ISCA","pages":"175-186","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ShinTS17","doi":"10.1145/3079856.3080240","ee":"https://doi.org/10.1145/3079856.3080240","url":"https://dblp.org/rec/conf/isca/ShinTS17"},
"url":"URL#2361636"
},
{
"@score":"1",
"@id":"2361638",
"info":{"authors":{"author":[{"@pid":"27/9796","text":"Matthew D. Sinclair"},{"@pid":"162/9937","text":"Johnathan Alsop"},{"@pid":"97/4181","text":"Sarita V. Adve"}]},"title":"Chasing Away RAts: Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems.","venue":"ISCA","pages":"161-174","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/SinclairAA17","doi":"10.1145/3079856.3080206","ee":"https://doi.org/10.1145/3079856.3080206","url":"https://dblp.org/rec/conf/isca/SinclairAA17"},
"url":"URL#2361638"
},
{
"@score":"1",
"@id":"2361640",
"info":{"authors":{"author":[{"@pid":"129/7647","text":"Suvinay Subramanian"},{"@pid":"38/7914","text":"Mark C. Jeffrey"},{"@pid":"163/4850","text":"Maleen Abeydeera"},{"@pid":"201/4805","text":"Hyun Ryong Lee"},{"@pid":"201/4856","text":"Victor A. Ying"},{"@pid":"73/2231","text":"Joel S. Emer"},{"@pid":"67/2030-3","text":"Daniel Sánchez 0003"}]},"title":"Fractal: An Execution Model for Fine-Grain Nested Speculative Parallelism.","venue":"ISCA","pages":"587-599","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/SubramanianJALY17","ee":"https://dl.acm.org/citation.cfm?id=3080218","url":"https://dblp.org/rec/conf/isca/SubramanianJALY17"},
"url":"URL#2361640"
},
{
"@score":"1",
"@id":"2361641",
"info":{"authors":{"author":[{"@pid":"160/0552","text":"Po-An Tsai"},{"@pid":"42/7272","text":"Nathan Beckmann"},{"@pid":"67/2030-3","text":"Daniel Sánchez 0003"}]},"title":"Jenga: Software-Defined Cache Hierarchies.","venue":"ISCA","pages":"652-665","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/TsaiBS17","ee":"https://dl.acm.org/citation.cfm?id=3080214","url":"https://dblp.org/rec/conf/isca/TsaiBS17"},
"url":"URL#2361641"
},
{
"@score":"1",
"@id":"2361643",
"info":{"authors":{"author":[{"@pid":"48/11468","text":"Swagath Venkataramani"},{"@pid":"96/10413-1","text":"Ashish Ranjan 0001"},{"@pid":"201/4848","text":"Subarno Banerjee"},{"@pid":"48/3180-2","text":"Dipankar Das 0002"},{"@pid":"35/5048","text":"Sasikanth Avancha"},{"@pid":"33/3802","text":"Ashok Jagannathan"},{"@pid":"201/4793","text":"Ajaya Durg"},{"@pid":"201/4807","text":"Dheemanth Nagaraj"},{"@pid":"118/5385","text":"Bharat Kaul"},{"@pid":"47/4438","text":"Pradeep Dubey"},{"@pid":"74/3747","text":"Anand Raghunathan"}]},"title":"ScaleDeep: A Scalable Compute Architecture for Learning and Evaluating Deep Networks.","venue":"ISCA","pages":"13-26","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/VenkataramaniRB17","doi":"10.1145/3079856.3080244","ee":"https://doi.org/10.1145/3079856.3080244","url":"https://dblp.org/rec/conf/isca/VenkataramaniRB17"},
"url":"URL#2361643"
},
{
"@score":"1",
"@id":"2361644",
"info":{"authors":{"author":[{"@pid":"158/8262","text":"Aosen Wang"},{"@pid":"78/4756","text":"Lizhong Chen"},{"@pid":"11/6689","text":"Wenyao Xu"}]},"title":"XPro: A Cross-End Processing Architecture for Data Analytics in Wearables.","venue":"ISCA","pages":"69-80","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/WangCX17","doi":"10.1145/3079856.3080219","ee":"https://doi.org/10.1145/3079856.3080219","url":"https://dblp.org/rec/conf/isca/WangCX17"},
"url":"URL#2361644"
},
{
"@score":"1",
"@id":"2361645",
"info":{"authors":{"author":[{"@pid":"78/2022","text":"Kai Wang"},{"@pid":"65/1026","text":"Calvin Lin"}]},"title":"Decoupled Affine Computation for SIMT GPUs.","venue":"ISCA","pages":"295-306","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/WangL17","doi":"10.1145/3079856.3080205","ee":"https://doi.org/10.1145/3079856.3080205","url":"https://dblp.org/rec/conf/isca/WangL17"},
"url":"URL#2361645"
},
{
"@score":"1",
"@id":"2361646",
"info":{"authors":{"author":[{"@pid":"79/8205","text":"Zhenning Wang"},{"@pid":"y/JunYang2","text":"Jun Yang 0002"},{"@pid":"m/RamiGMelhem","text":"Rami G. Melhem"},{"@pid":"00/91","text":"Bruce R. Childers"},{"@pid":"z/YoutaoZhang","text":"Youtao Zhang"},{"@pid":"99/6797","text":"Minyi Guo"}]},"title":"Quality of Service Support for Fine-Grained Sharing on GPUs.","venue":"ISCA","pages":"269-281","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/WangYMCZG17","doi":"10.1145/3079856.3080203","ee":"https://doi.org/10.1145/3079856.3080203","url":"https://dblp.org/rec/conf/isca/WangYMCZG17"},
"url":"URL#2361646"
},
{
"@score":"1",
"@id":"2361647",
"info":{"authors":{"author":[{"@pid":"150/7488","text":"Ofir Weisse"},{"@pid":"51/4859","text":"Valeria Bertacco"},{"@pid":"a/ToddMAustin","text":"Todd M. Austin"}]},"title":"Regaining Lost Cycles with HotCalls: A Fast Interface for SGX Secure Enclaves.","venue":"ISCA","pages":"81-93","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/WeisseBA17","doi":"10.1145/3079856.3080208","ee":"https://doi.org/10.1145/3079856.3080208","url":"https://dblp.org/rec/conf/isca/WeisseBA17"},
"url":"URL#2361647"
},
{
"@score":"1",
"@id":"2361648",
"info":{"authors":{"author":[{"@pid":"137/0590","text":"Mengjia Yan 0001"},{"@pid":"178/3211","text":"Bhargava Gopireddy"},{"@pid":"145/1026","text":"Thomas Shull"},{"@pid":"t/JosepTorrellas","text":"Josep Torrellas"}]},"title":"Secure Hierarchy-Aware Cache Replacement Policy (SHARP): Defending Against Cache-Based Side Channel Attacks.","venue":"ISCA","pages":"347-360","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/YanGST17","doi":"10.1145/3079856.3080222","ee":"https://doi.org/10.1145/3079856.3080222","url":"https://dblp.org/rec/conf/isca/YanGST17"},
"url":"URL#2361648"
},
{
"@score":"1",
"@id":"2361649",
"info":{"authors":{"author":[{"@pid":"189/7778","text":"Zi Yan"},{"@pid":"173/9812","text":"Ján Veselý"},{"@pid":"21/7641","text":"Guilherme Cox"},{"@pid":"78/4478","text":"Abhishek Bhattacharjee"}]},"title":"Hardware Translation Coherence for Virtualized Systems.","venue":"ISCA","pages":"430-443","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/YanVCB17","doi":"10.1145/3079856.3080211","ee":"https://doi.org/10.1145/3079856.3080211","url":"https://dblp.org/rec/conf/isca/YanVCB17"},
"url":"URL#2361649"
},
{
"@score":"1",
"@id":"2361650",
"info":{"authors":{"author":[{"@pid":"94/8072","text":"Hailong Yang"},{"@pid":"40/3858-2","text":"Quan Chen 0002"},{"@pid":"201/4831","text":"Moeiz Riaz"},{"@pid":"26/2404","text":"Zhongzhi Luan"},{"@pid":"35/1464","text":"Lingjia Tang"},{"@pid":"48/6796","text":"Jason Mars"}]},"title":"PowerChief: Intelligent Power Allocation for Multi-Stage Applications to Improve Responsiveness on Power Constrained CMP.","venue":"ISCA","pages":"133-146","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/YangCRLTM17","doi":"10.1145/3079856.3080224","ee":"https://doi.org/10.1145/3079856.3080224","url":"https://dblp.org/rec/conf/isca/YangCRLTM17"},
"url":"URL#2361650"
},
{
"@score":"1",
"@id":"2361651",
"info":{"authors":{"author":[{"@pid":"159/0021","text":"Vinson Young"},{"@pid":"159/0073","text":"Prashant J. Nair"},{"@pid":"60/6934","text":"Moinuddin K. Qureshi"}]},"title":"DICE: Compressing DRAM Caches for Bandwidth and Capacity.","venue":"ISCA","pages":"627-638","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/YoungNQ17","ee":"https://dl.acm.org/citation.cfm?id=3080243","url":"https://dblp.org/rec/conf/isca/YoungNQ17"},
"url":"URL#2361651"
},
{
"@score":"1",
"@id":"2361653",
"info":{"authors":{"author":[{"@pid":"201/4874","text":"Jiecao Yu"},{"@pid":"127/9042","text":"Andrew Lukefahr"},{"@pid":"42/10051","text":"David J. Palframan"},{"@pid":"10/6715","text":"Ganesh S. Dasika"},{"@pid":"41/1231","text":"Reetuparna Das"},{"@pid":"m/SAMahlke","text":"Scott A. Mahlke"}]},"title":"Scalpel: Customizing DNN Pruning to the Underlying Hardware Parallelism.","venue":"ISCA","pages":"548-560","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/YuLPDDM17","ee":"https://dl.acm.org/citation.cfm?id=3080215","url":"https://dblp.org/rec/conf/isca/YuLPDDM17"},
"url":"URL#2361653"
},
{
"@score":"1",
"@id":"2361655",
"info":{"authors":{"author":[{"@pid":"201/4899","text":"Ruohuang Zheng"},{"@pid":"40/1854","text":"Michael C. Huang 0001"}]},"title":"Redundant Memory Array Architecture for Efficient Selective Protection.","venue":"ISCA","pages":"214-227","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ZhengH17","doi":"10.1145/3079856.3080213","ee":"https://doi.org/10.1145/3079856.3080213","url":"https://dblp.org/rec/conf/isca/ZhengH17"},
"url":"URL#2361655"
},
{
"@score":"1",
"@id":"2424378",
"info":{"title":"Proceedings of the 44th Annual International Symposium on Computer Architecture, ISCA 2017, Toronto, ON, Canada, June 24-28, 2017","venue":"ISCA","publisher":"ACM","year":"2017","type":"Editorship","key":"conf/isca/2017","doi":"10.1145/3079856","ee":"https://doi.org/10.1145/3079856","url":"https://dblp.org/rec/conf/isca/2017"},
"url":"URL#2424378"
}
]
}
}
}