
SPI-to-Ethernet.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b38  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08002c44  08002c44  00012c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002c80  08002c80  0002003c  2**0
                  CONTENTS
  4 .ARM          00000000  08002c80  08002c80  0002003c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002c80  08002c80  0002003c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002c80  08002c80  00012c80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002c84  08002c84  00012c84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000003c  20000000  08002c88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000009c  2000003c  08002cc4  0002003c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000d8  08002cc4  000200d8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006cc5  00000000  00000000  00020065  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019a9  00000000  00000000  00026d2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000818  00000000  00000000  000286d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000758  00000000  00000000  00028ef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016904  00000000  00000000  00029648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000899f  00000000  00000000  0003ff4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00081260  00000000  00000000  000488eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c9b4b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f2c  00000000  00000000  000c9b9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000003c 	.word	0x2000003c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002c2c 	.word	0x08002c2c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000040 	.word	0x20000040
 8000148:	08002c2c 	.word	0x08002c2c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
#include "main.h"

/**
 * @brief this is a demo or a sample that illustrates how to configure a node and send a greeting message through UDP. note: there are only 8 socket registers in w5500 please refer to datasheet for more information.
 */
int main(void) {
 800015c:	b580      	push	{r7, lr}
 800015e:	b08a      	sub	sp, #40	; 0x28
 8000160:	af00      	add	r7, sp, #0
	configureMCU();//MCU configuration
 8000162:	f000 fde1 	bl	8000d28 <configureMCU>

	uint8_t socNum=0;
 8000166:	2300      	movs	r3, #0
 8000168:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	uint8_t mac[]={ 0x00, 0x08, 0xdc, 0xab, 0xcd, 0xef };// Mac address
 800016c:	4a20      	ldr	r2, [pc, #128]	; (80001f0 <main+0x94>)
 800016e:	f107 0320 	add.w	r3, r7, #32
 8000172:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000176:	6018      	str	r0, [r3, #0]
 8000178:	3304      	adds	r3, #4
 800017a:	8019      	strh	r1, [r3, #0]
	uint8_t ip[]={ 192, 168, 1, 15 };// IP address
 800017c:	4b1d      	ldr	r3, [pc, #116]	; (80001f4 <main+0x98>)
 800017e:	61fb      	str	r3, [r7, #28]
	uint8_t sn[]={ 255, 255, 255, 0 };// Subnet mask
 8000180:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8000184:	61bb      	str	r3, [r7, #24]
	uint8_t gw[]={ 192, 168, 1, 1 };// Gateway address
 8000186:	4b1c      	ldr	r3, [pc, #112]	; (80001f8 <main+0x9c>)
 8000188:	617b      	str	r3, [r7, #20]

	initializeW5500(mac, ip, sn, gw);//configures the MAC address, IP address, subnet mask and gateway of the device or node.
 800018a:	f107 0314 	add.w	r3, r7, #20
 800018e:	f107 0218 	add.w	r2, r7, #24
 8000192:	f107 011c 	add.w	r1, r7, #28
 8000196:	f107 0020 	add.w	r0, r7, #32
 800019a:	f000 fdd1 	bl	8000d40 <initializeW5500>

	uint8_t dstip[4] = { 192, 168, 1, 4 };//destination ip address
 800019e:	4b17      	ldr	r3, [pc, #92]	; (80001fc <main+0xa0>)
 80001a0:	613b      	str	r3, [r7, #16]
	char greetingMSG[] = "Hello User\0";
 80001a2:	4a17      	ldr	r2, [pc, #92]	; (8000200 <main+0xa4>)
 80001a4:	1d3b      	adds	r3, r7, #4
 80001a6:	ca07      	ldmia	r2, {r0, r1, r2}
 80001a8:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	/*keep sending a greeting message*/
	/*initializes socket with a port number and mode for instance port number of 5000 and udp mode in this sample*/
	if ((socket(socNum, Sn_MR_UDP, 5000, 0)) == socNum) {
 80001ac:	f897 0027 	ldrb.w	r0, [r7, #39]	; 0x27
 80001b0:	2300      	movs	r3, #0
 80001b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80001b6:	2102      	movs	r1, #2
 80001b8:	f000 f824 	bl	8000204 <socket>
 80001bc:	4603      	mov	r3, r0
 80001be:	461a      	mov	r2, r3
 80001c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80001c4:	429a      	cmp	r2, r3
 80001c6:	d10d      	bne.n	80001e4 <main+0x88>
		while (1) {
			Socket_sendUDP(socNum, greetingMSG, dstip, 5001);//sends message to a destination ip address and port
 80001c8:	f107 0210 	add.w	r2, r7, #16
 80001cc:	1d39      	adds	r1, r7, #4
 80001ce:	f897 0027 	ldrb.w	r0, [r7, #39]	; 0x27
 80001d2:	f241 3389 	movw	r3, #5001	; 0x1389
 80001d6:	f000 fe01 	bl	8000ddc <Socket_sendUDP>
			HAL_Delay(500);
 80001da:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80001de:	f001 f901 	bl	80013e4 <HAL_Delay>
			Socket_sendUDP(socNum, greetingMSG, dstip, 5001);//sends message to a destination ip address and port
 80001e2:	e7f1      	b.n	80001c8 <main+0x6c>
 80001e4:	2300      	movs	r3, #0
		}
	close(socNum);//closes socket
	}
}
 80001e6:	4618      	mov	r0, r3
 80001e8:	3728      	adds	r7, #40	; 0x28
 80001ea:	46bd      	mov	sp, r7
 80001ec:	bd80      	pop	{r7, pc}
 80001ee:	bf00      	nop
 80001f0:	08002c44 	.word	0x08002c44
 80001f4:	0f01a8c0 	.word	0x0f01a8c0
 80001f8:	0101a8c0 	.word	0x0101a8c0
 80001fc:	0401a8c0 	.word	0x0401a8c0
 8000200:	08002c4c 	.word	0x08002c4c

08000204 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 8000204:	b590      	push	{r4, r7, lr}
 8000206:	b085      	sub	sp, #20
 8000208:	af00      	add	r7, sp, #0
 800020a:	4604      	mov	r4, r0
 800020c:	4608      	mov	r0, r1
 800020e:	4611      	mov	r1, r2
 8000210:	461a      	mov	r2, r3
 8000212:	4623      	mov	r3, r4
 8000214:	71fb      	strb	r3, [r7, #7]
 8000216:	4603      	mov	r3, r0
 8000218:	71bb      	strb	r3, [r7, #6]
 800021a:	460b      	mov	r3, r1
 800021c:	80bb      	strh	r3, [r7, #4]
 800021e:	4613      	mov	r3, r2
 8000220:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 8000222:	79fb      	ldrb	r3, [r7, #7]
 8000224:	2b08      	cmp	r3, #8
 8000226:	d902      	bls.n	800022e <socket+0x2a>
 8000228:	f04f 33ff 	mov.w	r3, #4294967295
 800022c:	e0f2      	b.n	8000414 <socket+0x210>
	switch(protocol)
 800022e:	79bb      	ldrb	r3, [r7, #6]
 8000230:	2b01      	cmp	r3, #1
 8000232:	d005      	beq.n	8000240 <socket+0x3c>
 8000234:	2b00      	cmp	r3, #0
 8000236:	dd11      	ble.n	800025c <socket+0x58>
 8000238:	3b02      	subs	r3, #2
 800023a:	2b02      	cmp	r3, #2
 800023c:	d80e      	bhi.n	800025c <socket+0x58>
	    break;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 800023e:	e011      	b.n	8000264 <socket+0x60>
            getSIPR((uint8_t*)&taddr);
 8000240:	f107 030c 	add.w	r3, r7, #12
 8000244:	2204      	movs	r2, #4
 8000246:	4619      	mov	r1, r3
 8000248:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 800024c:	f000 fbc8 	bl	80009e0 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8000250:	68fb      	ldr	r3, [r7, #12]
 8000252:	2b00      	cmp	r3, #0
 8000254:	d105      	bne.n	8000262 <socket+0x5e>
 8000256:	f06f 0302 	mvn.w	r3, #2
 800025a:	e0db      	b.n	8000414 <socket+0x210>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 800025c:	f06f 0304 	mvn.w	r3, #4
 8000260:	e0d8      	b.n	8000414 <socket+0x210>
	    break;
 8000262:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 8000264:	78fb      	ldrb	r3, [r7, #3]
 8000266:	f003 0304 	and.w	r3, r3, #4
 800026a:	2b00      	cmp	r3, #0
 800026c:	d002      	beq.n	8000274 <socket+0x70>
 800026e:	f06f 0305 	mvn.w	r3, #5
 8000272:	e0cf      	b.n	8000414 <socket+0x210>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 8000274:	78fb      	ldrb	r3, [r7, #3]
 8000276:	2b00      	cmp	r3, #0
 8000278:	d025      	beq.n	80002c6 <socket+0xc2>
	{
   	switch(protocol)
 800027a:	79bb      	ldrb	r3, [r7, #6]
 800027c:	2b01      	cmp	r3, #1
 800027e:	d002      	beq.n	8000286 <socket+0x82>
 8000280:	2b02      	cmp	r3, #2
 8000282:	d008      	beq.n	8000296 <socket+0x92>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 8000284:	e024      	b.n	80002d0 <socket+0xcc>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 8000286:	78fb      	ldrb	r3, [r7, #3]
 8000288:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800028c:	2b00      	cmp	r3, #0
 800028e:	d11c      	bne.n	80002ca <socket+0xc6>
 8000290:	f06f 0305 	mvn.w	r3, #5
 8000294:	e0be      	b.n	8000414 <socket+0x210>
   	      if(flag & SF_IGMP_VER2)
 8000296:	78fb      	ldrb	r3, [r7, #3]
 8000298:	f003 0320 	and.w	r3, r3, #32
 800029c:	2b00      	cmp	r3, #0
 800029e:	d006      	beq.n	80002ae <socket+0xaa>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 80002a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	db02      	blt.n	80002ae <socket+0xaa>
 80002a8:	f06f 0305 	mvn.w	r3, #5
 80002ac:	e0b2      	b.n	8000414 <socket+0x210>
      	      if(flag & SF_UNI_BLOCK)
 80002ae:	78fb      	ldrb	r3, [r7, #3]
 80002b0:	f003 0310 	and.w	r3, r3, #16
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d00a      	beq.n	80002ce <socket+0xca>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 80002b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	db06      	blt.n	80002ce <socket+0xca>
 80002c0:	f06f 0305 	mvn.w	r3, #5
 80002c4:	e0a6      	b.n	8000414 <socket+0x210>
   	}
   }
 80002c6:	bf00      	nop
 80002c8:	e002      	b.n	80002d0 <socket+0xcc>
   	      break;
 80002ca:	bf00      	nop
 80002cc:	e000      	b.n	80002d0 <socket+0xcc>
   	      break;
 80002ce:	bf00      	nop
	close(sn);
 80002d0:	79fb      	ldrb	r3, [r7, #7]
 80002d2:	4618      	mov	r0, r3
 80002d4:	f000 f8ac 	bl	8000430 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 80002d8:	79fb      	ldrb	r3, [r7, #7]
 80002da:	009b      	lsls	r3, r3, #2
 80002dc:	3301      	adds	r3, #1
 80002de:	00db      	lsls	r3, r3, #3
 80002e0:	4618      	mov	r0, r3
 80002e2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80002e6:	f023 030f 	bic.w	r3, r3, #15
 80002ea:	b25a      	sxtb	r2, r3
 80002ec:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80002f0:	4313      	orrs	r3, r2
 80002f2:	b25b      	sxtb	r3, r3
 80002f4:	b2db      	uxtb	r3, r3
 80002f6:	4619      	mov	r1, r3
 80002f8:	f000 fb24 	bl	8000944 <WIZCHIP_WRITE>
    #endif
	if(!port)
 80002fc:	88bb      	ldrh	r3, [r7, #4]
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d110      	bne.n	8000324 <socket+0x120>
	{
	   port = sock_any_port++;
 8000302:	4b46      	ldr	r3, [pc, #280]	; (800041c <socket+0x218>)
 8000304:	881b      	ldrh	r3, [r3, #0]
 8000306:	1c5a      	adds	r2, r3, #1
 8000308:	b291      	uxth	r1, r2
 800030a:	4a44      	ldr	r2, [pc, #272]	; (800041c <socket+0x218>)
 800030c:	8011      	strh	r1, [r2, #0]
 800030e:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8000310:	4b42      	ldr	r3, [pc, #264]	; (800041c <socket+0x218>)
 8000312:	881b      	ldrh	r3, [r3, #0]
 8000314:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8000318:	4293      	cmp	r3, r2
 800031a:	d103      	bne.n	8000324 <socket+0x120>
 800031c:	4b3f      	ldr	r3, [pc, #252]	; (800041c <socket+0x218>)
 800031e:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8000322:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 8000324:	79fb      	ldrb	r3, [r7, #7]
 8000326:	009b      	lsls	r3, r3, #2
 8000328:	3301      	adds	r3, #1
 800032a:	00db      	lsls	r3, r3, #3
 800032c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000330:	461a      	mov	r2, r3
 8000332:	88bb      	ldrh	r3, [r7, #4]
 8000334:	0a1b      	lsrs	r3, r3, #8
 8000336:	b29b      	uxth	r3, r3
 8000338:	b2db      	uxtb	r3, r3
 800033a:	4619      	mov	r1, r3
 800033c:	4610      	mov	r0, r2
 800033e:	f000 fb01 	bl	8000944 <WIZCHIP_WRITE>
 8000342:	79fb      	ldrb	r3, [r7, #7]
 8000344:	009b      	lsls	r3, r3, #2
 8000346:	3301      	adds	r3, #1
 8000348:	00db      	lsls	r3, r3, #3
 800034a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800034e:	461a      	mov	r2, r3
 8000350:	88bb      	ldrh	r3, [r7, #4]
 8000352:	b2db      	uxtb	r3, r3
 8000354:	4619      	mov	r1, r3
 8000356:	4610      	mov	r0, r2
 8000358:	f000 faf4 	bl	8000944 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 800035c:	79fb      	ldrb	r3, [r7, #7]
 800035e:	009b      	lsls	r3, r3, #2
 8000360:	3301      	adds	r3, #1
 8000362:	00db      	lsls	r3, r3, #3
 8000364:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000368:	2101      	movs	r1, #1
 800036a:	4618      	mov	r0, r3
 800036c:	f000 faea 	bl	8000944 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8000370:	bf00      	nop
 8000372:	79fb      	ldrb	r3, [r7, #7]
 8000374:	009b      	lsls	r3, r3, #2
 8000376:	3301      	adds	r3, #1
 8000378:	00db      	lsls	r3, r3, #3
 800037a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800037e:	4618      	mov	r0, r3
 8000380:	f000 fa94 	bl	80008ac <WIZCHIP_READ>
 8000384:	4603      	mov	r3, r0
 8000386:	2b00      	cmp	r3, #0
 8000388:	d1f3      	bne.n	8000372 <socket+0x16e>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 800038a:	79fb      	ldrb	r3, [r7, #7]
 800038c:	2201      	movs	r2, #1
 800038e:	fa02 f303 	lsl.w	r3, r2, r3
 8000392:	b21b      	sxth	r3, r3
 8000394:	43db      	mvns	r3, r3
 8000396:	b21a      	sxth	r2, r3
 8000398:	4b21      	ldr	r3, [pc, #132]	; (8000420 <socket+0x21c>)
 800039a:	881b      	ldrh	r3, [r3, #0]
 800039c:	b21b      	sxth	r3, r3
 800039e:	4013      	ands	r3, r2
 80003a0:	b21b      	sxth	r3, r3
 80003a2:	b29a      	uxth	r2, r3
 80003a4:	4b1e      	ldr	r3, [pc, #120]	; (8000420 <socket+0x21c>)
 80003a6:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 80003a8:	78fb      	ldrb	r3, [r7, #3]
 80003aa:	f003 0201 	and.w	r2, r3, #1
 80003ae:	79fb      	ldrb	r3, [r7, #7]
 80003b0:	fa02 f303 	lsl.w	r3, r2, r3
 80003b4:	b21a      	sxth	r2, r3
 80003b6:	4b1a      	ldr	r3, [pc, #104]	; (8000420 <socket+0x21c>)
 80003b8:	881b      	ldrh	r3, [r3, #0]
 80003ba:	b21b      	sxth	r3, r3
 80003bc:	4313      	orrs	r3, r2
 80003be:	b21b      	sxth	r3, r3
 80003c0:	b29a      	uxth	r2, r3
 80003c2:	4b17      	ldr	r3, [pc, #92]	; (8000420 <socket+0x21c>)
 80003c4:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 80003c6:	79fb      	ldrb	r3, [r7, #7]
 80003c8:	2201      	movs	r2, #1
 80003ca:	fa02 f303 	lsl.w	r3, r2, r3
 80003ce:	b21b      	sxth	r3, r3
 80003d0:	43db      	mvns	r3, r3
 80003d2:	b21a      	sxth	r2, r3
 80003d4:	4b13      	ldr	r3, [pc, #76]	; (8000424 <socket+0x220>)
 80003d6:	881b      	ldrh	r3, [r3, #0]
 80003d8:	b21b      	sxth	r3, r3
 80003da:	4013      	ands	r3, r2
 80003dc:	b21b      	sxth	r3, r3
 80003de:	b29a      	uxth	r2, r3
 80003e0:	4b10      	ldr	r3, [pc, #64]	; (8000424 <socket+0x220>)
 80003e2:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 80003e4:	79fb      	ldrb	r3, [r7, #7]
 80003e6:	4a10      	ldr	r2, [pc, #64]	; (8000428 <socket+0x224>)
 80003e8:	2100      	movs	r1, #0
 80003ea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 80003ee:	79fb      	ldrb	r3, [r7, #7]
 80003f0:	4a0e      	ldr	r2, [pc, #56]	; (800042c <socket+0x228>)
 80003f2:	2100      	movs	r1, #0
 80003f4:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 80003f6:	bf00      	nop
 80003f8:	79fb      	ldrb	r3, [r7, #7]
 80003fa:	009b      	lsls	r3, r3, #2
 80003fc:	3301      	adds	r3, #1
 80003fe:	00db      	lsls	r3, r3, #3
 8000400:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8000404:	4618      	mov	r0, r3
 8000406:	f000 fa51 	bl	80008ac <WIZCHIP_READ>
 800040a:	4603      	mov	r3, r0
 800040c:	2b00      	cmp	r3, #0
 800040e:	d0f3      	beq.n	80003f8 <socket+0x1f4>
   return (int8_t)sn;
 8000410:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8000414:	4618      	mov	r0, r3
 8000416:	3714      	adds	r7, #20
 8000418:	46bd      	mov	sp, r7
 800041a:	bd90      	pop	{r4, r7, pc}
 800041c:	20000000 	.word	0x20000000
 8000420:	20000058 	.word	0x20000058
 8000424:	2000005a 	.word	0x2000005a
 8000428:	2000005c 	.word	0x2000005c
 800042c:	2000006c 	.word	0x2000006c

08000430 <close>:

int8_t close(uint8_t sn)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b082      	sub	sp, #8
 8000434:	af00      	add	r7, sp, #0
 8000436:	4603      	mov	r3, r0
 8000438:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 800043a:	79fb      	ldrb	r3, [r7, #7]
 800043c:	2b08      	cmp	r3, #8
 800043e:	d902      	bls.n	8000446 <close+0x16>
 8000440:	f04f 33ff 	mov.w	r3, #4294967295
 8000444:	e055      	b.n	80004f2 <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8000446:	79fb      	ldrb	r3, [r7, #7]
 8000448:	009b      	lsls	r3, r3, #2
 800044a:	3301      	adds	r3, #1
 800044c:	00db      	lsls	r3, r3, #3
 800044e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000452:	2110      	movs	r1, #16
 8000454:	4618      	mov	r0, r3
 8000456:	f000 fa75 	bl	8000944 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 800045a:	bf00      	nop
 800045c:	79fb      	ldrb	r3, [r7, #7]
 800045e:	009b      	lsls	r3, r3, #2
 8000460:	3301      	adds	r3, #1
 8000462:	00db      	lsls	r3, r3, #3
 8000464:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000468:	4618      	mov	r0, r3
 800046a:	f000 fa1f 	bl	80008ac <WIZCHIP_READ>
 800046e:	4603      	mov	r3, r0
 8000470:	2b00      	cmp	r3, #0
 8000472:	d1f3      	bne.n	800045c <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8000474:	79fb      	ldrb	r3, [r7, #7]
 8000476:	009b      	lsls	r3, r3, #2
 8000478:	3301      	adds	r3, #1
 800047a:	00db      	lsls	r3, r3, #3
 800047c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000480:	211f      	movs	r1, #31
 8000482:	4618      	mov	r0, r3
 8000484:	f000 fa5e 	bl	8000944 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8000488:	79fb      	ldrb	r3, [r7, #7]
 800048a:	2201      	movs	r2, #1
 800048c:	fa02 f303 	lsl.w	r3, r2, r3
 8000490:	b21b      	sxth	r3, r3
 8000492:	43db      	mvns	r3, r3
 8000494:	b21a      	sxth	r2, r3
 8000496:	4b19      	ldr	r3, [pc, #100]	; (80004fc <close+0xcc>)
 8000498:	881b      	ldrh	r3, [r3, #0]
 800049a:	b21b      	sxth	r3, r3
 800049c:	4013      	ands	r3, r2
 800049e:	b21b      	sxth	r3, r3
 80004a0:	b29a      	uxth	r2, r3
 80004a2:	4b16      	ldr	r3, [pc, #88]	; (80004fc <close+0xcc>)
 80004a4:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 80004a6:	79fb      	ldrb	r3, [r7, #7]
 80004a8:	2201      	movs	r2, #1
 80004aa:	fa02 f303 	lsl.w	r3, r2, r3
 80004ae:	b21b      	sxth	r3, r3
 80004b0:	43db      	mvns	r3, r3
 80004b2:	b21a      	sxth	r2, r3
 80004b4:	4b12      	ldr	r3, [pc, #72]	; (8000500 <close+0xd0>)
 80004b6:	881b      	ldrh	r3, [r3, #0]
 80004b8:	b21b      	sxth	r3, r3
 80004ba:	4013      	ands	r3, r2
 80004bc:	b21b      	sxth	r3, r3
 80004be:	b29a      	uxth	r2, r3
 80004c0:	4b0f      	ldr	r3, [pc, #60]	; (8000500 <close+0xd0>)
 80004c2:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 80004c4:	79fb      	ldrb	r3, [r7, #7]
 80004c6:	4a0f      	ldr	r2, [pc, #60]	; (8000504 <close+0xd4>)
 80004c8:	2100      	movs	r1, #0
 80004ca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 80004ce:	79fb      	ldrb	r3, [r7, #7]
 80004d0:	4a0d      	ldr	r2, [pc, #52]	; (8000508 <close+0xd8>)
 80004d2:	2100      	movs	r1, #0
 80004d4:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 80004d6:	bf00      	nop
 80004d8:	79fb      	ldrb	r3, [r7, #7]
 80004da:	009b      	lsls	r3, r3, #2
 80004dc:	3301      	adds	r3, #1
 80004de:	00db      	lsls	r3, r3, #3
 80004e0:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80004e4:	4618      	mov	r0, r3
 80004e6:	f000 f9e1 	bl	80008ac <WIZCHIP_READ>
 80004ea:	4603      	mov	r3, r0
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d1f3      	bne.n	80004d8 <close+0xa8>
	return SOCK_OK;
 80004f0:	2301      	movs	r3, #1
}
 80004f2:	4618      	mov	r0, r3
 80004f4:	3708      	adds	r7, #8
 80004f6:	46bd      	mov	sp, r7
 80004f8:	bd80      	pop	{r7, pc}
 80004fa:	bf00      	nop
 80004fc:	20000058 	.word	0x20000058
 8000500:	2000005a 	.word	0x2000005a
 8000504:	2000005c 	.word	0x2000005c
 8000508:	2000006c 	.word	0x2000006c

0800050c <sendto>:
   //return len;
   return (int32_t)len;
}

int32_t sendto(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b086      	sub	sp, #24
 8000510:	af00      	add	r7, sp, #0
 8000512:	60b9      	str	r1, [r7, #8]
 8000514:	607b      	str	r3, [r7, #4]
 8000516:	4603      	mov	r3, r0
 8000518:	73fb      	strb	r3, [r7, #15]
 800051a:	4613      	mov	r3, r2
 800051c:	81bb      	strh	r3, [r7, #12]
   uint8_t tmp = 0;
 800051e:	2300      	movs	r3, #0
 8000520:	75fb      	strb	r3, [r7, #23]
   uint16_t freesize = 0;
 8000522:	2300      	movs	r3, #0
 8000524:	82bb      	strh	r3, [r7, #20]
   uint32_t taddr;

   CHECK_SOCKNUM();
 8000526:	7bfb      	ldrb	r3, [r7, #15]
 8000528:	2b08      	cmp	r3, #8
 800052a:	d902      	bls.n	8000532 <sendto+0x26>
 800052c:	f04f 33ff 	mov.w	r3, #4294967295
 8000530:	e11b      	b.n	800076a <sendto+0x25e>
   switch(getSn_MR(sn) & 0x0F)
 8000532:	7bfb      	ldrb	r3, [r7, #15]
 8000534:	009b      	lsls	r3, r3, #2
 8000536:	3301      	adds	r3, #1
 8000538:	00db      	lsls	r3, r3, #3
 800053a:	4618      	mov	r0, r3
 800053c:	f000 f9b6 	bl	80008ac <WIZCHIP_READ>
 8000540:	4603      	mov	r3, r0
 8000542:	f003 030f 	and.w	r3, r3, #15
 8000546:	3b02      	subs	r3, #2
 8000548:	2b02      	cmp	r3, #2
 800054a:	d902      	bls.n	8000552 <sendto+0x46>
//   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_IPRAW:
         break;
//   #endif
      default:
         return SOCKERR_SOCKMODE;
 800054c:	f06f 0304 	mvn.w	r3, #4
 8000550:	e10b      	b.n	800076a <sendto+0x25e>
         break;
 8000552:	bf00      	nop
   }
   CHECK_SOCKDATA();
 8000554:	89bb      	ldrh	r3, [r7, #12]
 8000556:	2b00      	cmp	r3, #0
 8000558:	d102      	bne.n	8000560 <sendto+0x54>
 800055a:	f06f 030d 	mvn.w	r3, #13
 800055e:	e104      	b.n	800076a <sendto+0x25e>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   //{
      //uint32_t taddr;
      taddr = ((uint32_t)addr[0]) & 0x000000FF;
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 8000566:	693b      	ldr	r3, [r7, #16]
 8000568:	021b      	lsls	r3, r3, #8
 800056a:	687a      	ldr	r2, [r7, #4]
 800056c:	3201      	adds	r2, #1
 800056e:	7812      	ldrb	r2, [r2, #0]
 8000570:	4413      	add	r3, r2
 8000572:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 8000574:	693b      	ldr	r3, [r7, #16]
 8000576:	021b      	lsls	r3, r3, #8
 8000578:	687a      	ldr	r2, [r7, #4]
 800057a:	3202      	adds	r2, #2
 800057c:	7812      	ldrb	r2, [r2, #0]
 800057e:	4413      	add	r3, r2
 8000580:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 8000582:	693b      	ldr	r3, [r7, #16]
 8000584:	021b      	lsls	r3, r3, #8
 8000586:	687a      	ldr	r2, [r7, #4]
 8000588:	3203      	adds	r2, #3
 800058a:	7812      	ldrb	r2, [r2, #0]
 800058c:	4413      	add	r3, r2
 800058e:	613b      	str	r3, [r7, #16]
   //}
   //
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   if((taddr == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) return SOCKERR_IPINVALID;
 8000590:	693b      	ldr	r3, [r7, #16]
 8000592:	2b00      	cmp	r3, #0
 8000594:	d10e      	bne.n	80005b4 <sendto+0xa8>
 8000596:	7bfb      	ldrb	r3, [r7, #15]
 8000598:	009b      	lsls	r3, r3, #2
 800059a:	3301      	adds	r3, #1
 800059c:	00db      	lsls	r3, r3, #3
 800059e:	4618      	mov	r0, r3
 80005a0:	f000 f984 	bl	80008ac <WIZCHIP_READ>
 80005a4:	4603      	mov	r3, r0
 80005a6:	f003 0304 	and.w	r3, r3, #4
 80005aa:	2b04      	cmp	r3, #4
 80005ac:	d002      	beq.n	80005b4 <sendto+0xa8>
 80005ae:	f06f 030b 	mvn.w	r3, #11
 80005b2:	e0da      	b.n	800076a <sendto+0x25e>
   if((port  == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) return SOCKERR_PORTZERO;
 80005b4:	8c3b      	ldrh	r3, [r7, #32]
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d10e      	bne.n	80005d8 <sendto+0xcc>
 80005ba:	7bfb      	ldrb	r3, [r7, #15]
 80005bc:	009b      	lsls	r3, r3, #2
 80005be:	3301      	adds	r3, #1
 80005c0:	00db      	lsls	r3, r3, #3
 80005c2:	4618      	mov	r0, r3
 80005c4:	f000 f972 	bl	80008ac <WIZCHIP_READ>
 80005c8:	4603      	mov	r3, r0
 80005ca:	f003 0304 	and.w	r3, r3, #4
 80005ce:	2b04      	cmp	r3, #4
 80005d0:	d002      	beq.n	80005d8 <sendto+0xcc>
 80005d2:	f06f 030a 	mvn.w	r3, #10
 80005d6:	e0c8      	b.n	800076a <sendto+0x25e>
   tmp = getSn_SR(sn);
 80005d8:	7bfb      	ldrb	r3, [r7, #15]
 80005da:	009b      	lsls	r3, r3, #2
 80005dc:	3301      	adds	r3, #1
 80005de:	00db      	lsls	r3, r3, #3
 80005e0:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80005e4:	4618      	mov	r0, r3
 80005e6:	f000 f961 	bl	80008ac <WIZCHIP_READ>
 80005ea:	4603      	mov	r3, r0
 80005ec:	75fb      	strb	r3, [r7, #23]
//#if ( _WIZCHIP_ < 5200 )
   if((tmp != SOCK_MACRAW) && (tmp != SOCK_UDP) && (tmp != SOCK_IPRAW)) return SOCKERR_SOCKSTATUS;
 80005ee:	7dfb      	ldrb	r3, [r7, #23]
 80005f0:	2b42      	cmp	r3, #66	; 0x42
 80005f2:	d008      	beq.n	8000606 <sendto+0xfa>
 80005f4:	7dfb      	ldrb	r3, [r7, #23]
 80005f6:	2b22      	cmp	r3, #34	; 0x22
 80005f8:	d005      	beq.n	8000606 <sendto+0xfa>
 80005fa:	7dfb      	ldrb	r3, [r7, #23]
 80005fc:	2b32      	cmp	r3, #50	; 0x32
 80005fe:	d002      	beq.n	8000606 <sendto+0xfa>
 8000600:	f06f 0306 	mvn.w	r3, #6
 8000604:	e0b1      	b.n	800076a <sendto+0x25e>
//#else
//   if(tmp != SOCK_MACRAW && tmp != SOCK_UDP) return SOCKERR_SOCKSTATUS;
//#endif
      
   setSn_DIPR(sn,addr);
 8000606:	7bfb      	ldrb	r3, [r7, #15]
 8000608:	009b      	lsls	r3, r3, #2
 800060a:	3301      	adds	r3, #1
 800060c:	00db      	lsls	r3, r3, #3
 800060e:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8000612:	2204      	movs	r2, #4
 8000614:	6879      	ldr	r1, [r7, #4]
 8000616:	4618      	mov	r0, r3
 8000618:	f000 fa42 	bl	8000aa0 <WIZCHIP_WRITE_BUF>
   setSn_DPORT(sn,port);      
 800061c:	7bfb      	ldrb	r3, [r7, #15]
 800061e:	009b      	lsls	r3, r3, #2
 8000620:	3301      	adds	r3, #1
 8000622:	00db      	lsls	r3, r3, #3
 8000624:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000628:	461a      	mov	r2, r3
 800062a:	8c3b      	ldrh	r3, [r7, #32]
 800062c:	0a1b      	lsrs	r3, r3, #8
 800062e:	b29b      	uxth	r3, r3
 8000630:	b2db      	uxtb	r3, r3
 8000632:	4619      	mov	r1, r3
 8000634:	4610      	mov	r0, r2
 8000636:	f000 f985 	bl	8000944 <WIZCHIP_WRITE>
 800063a:	7bfb      	ldrb	r3, [r7, #15]
 800063c:	009b      	lsls	r3, r3, #2
 800063e:	3301      	adds	r3, #1
 8000640:	00db      	lsls	r3, r3, #3
 8000642:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8000646:	461a      	mov	r2, r3
 8000648:	8c3b      	ldrh	r3, [r7, #32]
 800064a:	b2db      	uxtb	r3, r3
 800064c:	4619      	mov	r1, r3
 800064e:	4610      	mov	r0, r2
 8000650:	f000 f978 	bl	8000944 <WIZCHIP_WRITE>
   freesize = getSn_TxMAX(sn);
 8000654:	7bfb      	ldrb	r3, [r7, #15]
 8000656:	009b      	lsls	r3, r3, #2
 8000658:	3301      	adds	r3, #1
 800065a:	00db      	lsls	r3, r3, #3
 800065c:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8000660:	4618      	mov	r0, r3
 8000662:	f000 f923 	bl	80008ac <WIZCHIP_READ>
 8000666:	4603      	mov	r3, r0
 8000668:	b29b      	uxth	r3, r3
 800066a:	029b      	lsls	r3, r3, #10
 800066c:	82bb      	strh	r3, [r7, #20]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 800066e:	89ba      	ldrh	r2, [r7, #12]
 8000670:	8abb      	ldrh	r3, [r7, #20]
 8000672:	429a      	cmp	r2, r3
 8000674:	d901      	bls.n	800067a <sendto+0x16e>
 8000676:	8abb      	ldrh	r3, [r7, #20]
 8000678:	81bb      	strh	r3, [r7, #12]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 800067a:	7bfb      	ldrb	r3, [r7, #15]
 800067c:	4618      	mov	r0, r3
 800067e:	f000 fa6f 	bl	8000b60 <getSn_TX_FSR>
 8000682:	4603      	mov	r3, r0
 8000684:	82bb      	strh	r3, [r7, #20]
      if(getSn_SR(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
 8000686:	7bfb      	ldrb	r3, [r7, #15]
 8000688:	009b      	lsls	r3, r3, #2
 800068a:	3301      	adds	r3, #1
 800068c:	00db      	lsls	r3, r3, #3
 800068e:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8000692:	4618      	mov	r0, r3
 8000694:	f000 f90a 	bl	80008ac <WIZCHIP_READ>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d102      	bne.n	80006a4 <sendto+0x198>
 800069e:	f06f 0303 	mvn.w	r3, #3
 80006a2:	e062      	b.n	800076a <sendto+0x25e>
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 80006a4:	4b33      	ldr	r3, [pc, #204]	; (8000774 <sendto+0x268>)
 80006a6:	881b      	ldrh	r3, [r3, #0]
 80006a8:	461a      	mov	r2, r3
 80006aa:	7bfb      	ldrb	r3, [r7, #15]
 80006ac:	fa42 f303 	asr.w	r3, r2, r3
 80006b0:	f003 0301 	and.w	r3, r3, #1
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d005      	beq.n	80006c4 <sendto+0x1b8>
 80006b8:	89ba      	ldrh	r2, [r7, #12]
 80006ba:	8abb      	ldrh	r3, [r7, #20]
 80006bc:	429a      	cmp	r2, r3
 80006be:	d901      	bls.n	80006c4 <sendto+0x1b8>
 80006c0:	2300      	movs	r3, #0
 80006c2:	e052      	b.n	800076a <sendto+0x25e>
      if(len <= freesize) break;
 80006c4:	89ba      	ldrh	r2, [r7, #12]
 80006c6:	8abb      	ldrh	r3, [r7, #20]
 80006c8:	429a      	cmp	r2, r3
 80006ca:	d900      	bls.n	80006ce <sendto+0x1c2>
      freesize = getSn_TX_FSR(sn);
 80006cc:	e7d5      	b.n	800067a <sendto+0x16e>
      if(len <= freesize) break;
 80006ce:	bf00      	nop
   };
	wiz_send_data(sn, buf, len);
 80006d0:	89ba      	ldrh	r2, [r7, #12]
 80006d2:	7bfb      	ldrb	r3, [r7, #15]
 80006d4:	68b9      	ldr	r1, [r7, #8]
 80006d6:	4618      	mov	r0, r3
 80006d8:	f000 fa8d 	bl	8000bf6 <wiz_send_data>
//A20150601 : For W5300
#if _WIZCHIP_ == 5300
   setSn_TX_WRSR(sn, len);
#endif
//   
	setSn_CR(sn,Sn_CR_SEND);
 80006dc:	7bfb      	ldrb	r3, [r7, #15]
 80006de:	009b      	lsls	r3, r3, #2
 80006e0:	3301      	adds	r3, #1
 80006e2:	00db      	lsls	r3, r3, #3
 80006e4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80006e8:	2120      	movs	r1, #32
 80006ea:	4618      	mov	r0, r3
 80006ec:	f000 f92a 	bl	8000944 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 80006f0:	bf00      	nop
 80006f2:	7bfb      	ldrb	r3, [r7, #15]
 80006f4:	009b      	lsls	r3, r3, #2
 80006f6:	3301      	adds	r3, #1
 80006f8:	00db      	lsls	r3, r3, #3
 80006fa:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80006fe:	4618      	mov	r0, r3
 8000700:	f000 f8d4 	bl	80008ac <WIZCHIP_READ>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d1f3      	bne.n	80006f2 <sendto+0x1e6>
   while(1)
   {
      tmp = getSn_IR(sn);
 800070a:	7bfb      	ldrb	r3, [r7, #15]
 800070c:	009b      	lsls	r3, r3, #2
 800070e:	3301      	adds	r3, #1
 8000710:	00db      	lsls	r3, r3, #3
 8000712:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000716:	4618      	mov	r0, r3
 8000718:	f000 f8c8 	bl	80008ac <WIZCHIP_READ>
 800071c:	4603      	mov	r3, r0
 800071e:	f003 031f 	and.w	r3, r3, #31
 8000722:	75fb      	strb	r3, [r7, #23]
      if(tmp & Sn_IR_SENDOK)
 8000724:	7dfb      	ldrb	r3, [r7, #23]
 8000726:	f003 0310 	and.w	r3, r3, #16
 800072a:	2b00      	cmp	r3, #0
 800072c:	d00c      	beq.n	8000748 <sendto+0x23c>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 800072e:	7bfb      	ldrb	r3, [r7, #15]
 8000730:	009b      	lsls	r3, r3, #2
 8000732:	3301      	adds	r3, #1
 8000734:	00db      	lsls	r3, r3, #3
 8000736:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800073a:	2110      	movs	r1, #16
 800073c:	4618      	mov	r0, r3
 800073e:	f000 f901 	bl	8000944 <WIZCHIP_WRITE>
         break;
 8000742:	bf00      	nop
   #if _WIZCHIP_ < 5500   //M20150401 : for WIZCHIP Errata #4, #5 (ARP errata)
      if(taddr) setSUBR((uint8_t*)&taddr);
   #endif
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8000744:	89bb      	ldrh	r3, [r7, #12]
 8000746:	e010      	b.n	800076a <sendto+0x25e>
      else if(tmp & Sn_IR_TIMEOUT)
 8000748:	7dfb      	ldrb	r3, [r7, #23]
 800074a:	f003 0308 	and.w	r3, r3, #8
 800074e:	2b00      	cmp	r3, #0
 8000750:	d0db      	beq.n	800070a <sendto+0x1fe>
         setSn_IR(sn, Sn_IR_TIMEOUT);
 8000752:	7bfb      	ldrb	r3, [r7, #15]
 8000754:	009b      	lsls	r3, r3, #2
 8000756:	3301      	adds	r3, #1
 8000758:	00db      	lsls	r3, r3, #3
 800075a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800075e:	2108      	movs	r1, #8
 8000760:	4618      	mov	r0, r3
 8000762:	f000 f8ef 	bl	8000944 <WIZCHIP_WRITE>
         return SOCKERR_TIMEOUT;
 8000766:	f06f 030c 	mvn.w	r3, #12
}
 800076a:	4618      	mov	r0, r3
 800076c:	3718      	adds	r7, #24
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	20000058 	.word	0x20000058

08000778 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000778:	b480      	push	{r7}
 800077a:	b083      	sub	sp, #12
 800077c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800077e:	4b0e      	ldr	r3, [pc, #56]	; (80007b8 <HAL_MspInit+0x40>)
 8000780:	699b      	ldr	r3, [r3, #24]
 8000782:	4a0d      	ldr	r2, [pc, #52]	; (80007b8 <HAL_MspInit+0x40>)
 8000784:	f043 0301 	orr.w	r3, r3, #1
 8000788:	6193      	str	r3, [r2, #24]
 800078a:	4b0b      	ldr	r3, [pc, #44]	; (80007b8 <HAL_MspInit+0x40>)
 800078c:	699b      	ldr	r3, [r3, #24]
 800078e:	f003 0301 	and.w	r3, r3, #1
 8000792:	607b      	str	r3, [r7, #4]
 8000794:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000796:	4b08      	ldr	r3, [pc, #32]	; (80007b8 <HAL_MspInit+0x40>)
 8000798:	69db      	ldr	r3, [r3, #28]
 800079a:	4a07      	ldr	r2, [pc, #28]	; (80007b8 <HAL_MspInit+0x40>)
 800079c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007a0:	61d3      	str	r3, [r2, #28]
 80007a2:	4b05      	ldr	r3, [pc, #20]	; (80007b8 <HAL_MspInit+0x40>)
 80007a4:	69db      	ldr	r3, [r3, #28]
 80007a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007aa:	603b      	str	r3, [r7, #0]
 80007ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007ae:	bf00      	nop
 80007b0:	370c      	adds	r7, #12
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bc80      	pop	{r7}
 80007b6:	4770      	bx	lr
 80007b8:	40021000 	.word	0x40021000

080007bc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b088      	sub	sp, #32
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c4:	f107 0310 	add.w	r3, r7, #16
 80007c8:	2200      	movs	r2, #0
 80007ca:	601a      	str	r2, [r3, #0]
 80007cc:	605a      	str	r2, [r3, #4]
 80007ce:	609a      	str	r2, [r3, #8]
 80007d0:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	4a1b      	ldr	r2, [pc, #108]	; (8000844 <HAL_SPI_MspInit+0x88>)
 80007d8:	4293      	cmp	r3, r2
 80007da:	d12f      	bne.n	800083c <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80007dc:	4b1a      	ldr	r3, [pc, #104]	; (8000848 <HAL_SPI_MspInit+0x8c>)
 80007de:	699b      	ldr	r3, [r3, #24]
 80007e0:	4a19      	ldr	r2, [pc, #100]	; (8000848 <HAL_SPI_MspInit+0x8c>)
 80007e2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80007e6:	6193      	str	r3, [r2, #24]
 80007e8:	4b17      	ldr	r3, [pc, #92]	; (8000848 <HAL_SPI_MspInit+0x8c>)
 80007ea:	699b      	ldr	r3, [r3, #24]
 80007ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80007f0:	60fb      	str	r3, [r7, #12]
 80007f2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007f4:	4b14      	ldr	r3, [pc, #80]	; (8000848 <HAL_SPI_MspInit+0x8c>)
 80007f6:	699b      	ldr	r3, [r3, #24]
 80007f8:	4a13      	ldr	r2, [pc, #76]	; (8000848 <HAL_SPI_MspInit+0x8c>)
 80007fa:	f043 0304 	orr.w	r3, r3, #4
 80007fe:	6193      	str	r3, [r2, #24]
 8000800:	4b11      	ldr	r3, [pc, #68]	; (8000848 <HAL_SPI_MspInit+0x8c>)
 8000802:	699b      	ldr	r3, [r3, #24]
 8000804:	f003 0304 	and.w	r3, r3, #4
 8000808:	60bb      	str	r3, [r7, #8]
 800080a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800080c:	23a0      	movs	r3, #160	; 0xa0
 800080e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000810:	2302      	movs	r3, #2
 8000812:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000814:	2303      	movs	r3, #3
 8000816:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000818:	f107 0310 	add.w	r3, r7, #16
 800081c:	4619      	mov	r1, r3
 800081e:	480b      	ldr	r0, [pc, #44]	; (800084c <HAL_SPI_MspInit+0x90>)
 8000820:	f000 fee8 	bl	80015f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000824:	2340      	movs	r3, #64	; 0x40
 8000826:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000828:	2300      	movs	r3, #0
 800082a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082c:	2300      	movs	r3, #0
 800082e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000830:	f107 0310 	add.w	r3, r7, #16
 8000834:	4619      	mov	r1, r3
 8000836:	4805      	ldr	r0, [pc, #20]	; (800084c <HAL_SPI_MspInit+0x90>)
 8000838:	f000 fedc 	bl	80015f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800083c:	bf00      	nop
 800083e:	3720      	adds	r7, #32
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	40013000 	.word	0x40013000
 8000848:	40021000 	.word	0x40021000
 800084c:	40010800 	.word	0x40010800

08000850 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000854:	e7fe      	b.n	8000854 <NMI_Handler+0x4>

08000856 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000856:	b480      	push	{r7}
 8000858:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800085a:	e7fe      	b.n	800085a <HardFault_Handler+0x4>

0800085c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000860:	e7fe      	b.n	8000860 <MemManage_Handler+0x4>

08000862 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000862:	b480      	push	{r7}
 8000864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000866:	e7fe      	b.n	8000866 <BusFault_Handler+0x4>

08000868 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800086c:	e7fe      	b.n	800086c <UsageFault_Handler+0x4>

0800086e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800086e:	b480      	push	{r7}
 8000870:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000872:	bf00      	nop
 8000874:	46bd      	mov	sp, r7
 8000876:	bc80      	pop	{r7}
 8000878:	4770      	bx	lr

0800087a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800087a:	b480      	push	{r7}
 800087c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800087e:	bf00      	nop
 8000880:	46bd      	mov	sp, r7
 8000882:	bc80      	pop	{r7}
 8000884:	4770      	bx	lr

08000886 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000886:	b480      	push	{r7}
 8000888:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800088a:	bf00      	nop
 800088c:	46bd      	mov	sp, r7
 800088e:	bc80      	pop	{r7}
 8000890:	4770      	bx	lr

08000892 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000892:	b580      	push	{r7, lr}
 8000894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000896:	f000 fd89 	bl	80013ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800089a:	bf00      	nop
 800089c:	bd80      	pop	{r7, pc}

0800089e <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800089e:	b480      	push	{r7}
 80008a0:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008a2:	bf00      	nop
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bc80      	pop	{r7}
 80008a8:	4770      	bx	lr
	...

080008ac <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b084      	sub	sp, #16
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 80008b4:	4b22      	ldr	r3, [pc, #136]	; (8000940 <WIZCHIP_READ+0x94>)
 80008b6:	68db      	ldr	r3, [r3, #12]
 80008b8:	4798      	blx	r3
   WIZCHIP.CS._select();
 80008ba:	4b21      	ldr	r3, [pc, #132]	; (8000940 <WIZCHIP_READ+0x94>)
 80008bc:	695b      	ldr	r3, [r3, #20]
 80008be:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80008c0:	4b1f      	ldr	r3, [pc, #124]	; (8000940 <WIZCHIP_READ+0x94>)
 80008c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d003      	beq.n	80008d0 <WIZCHIP_READ+0x24>
 80008c8:	4b1d      	ldr	r3, [pc, #116]	; (8000940 <WIZCHIP_READ+0x94>)
 80008ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d114      	bne.n	80008fa <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80008d0:	4b1b      	ldr	r3, [pc, #108]	; (8000940 <WIZCHIP_READ+0x94>)
 80008d2:	6a1b      	ldr	r3, [r3, #32]
 80008d4:	687a      	ldr	r2, [r7, #4]
 80008d6:	0c12      	lsrs	r2, r2, #16
 80008d8:	b2d2      	uxtb	r2, r2
 80008da:	4610      	mov	r0, r2
 80008dc:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80008de:	4b18      	ldr	r3, [pc, #96]	; (8000940 <WIZCHIP_READ+0x94>)
 80008e0:	6a1b      	ldr	r3, [r3, #32]
 80008e2:	687a      	ldr	r2, [r7, #4]
 80008e4:	0a12      	lsrs	r2, r2, #8
 80008e6:	b2d2      	uxtb	r2, r2
 80008e8:	4610      	mov	r0, r2
 80008ea:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80008ec:	4b14      	ldr	r3, [pc, #80]	; (8000940 <WIZCHIP_READ+0x94>)
 80008ee:	6a1b      	ldr	r3, [r3, #32]
 80008f0:	687a      	ldr	r2, [r7, #4]
 80008f2:	b2d2      	uxtb	r2, r2
 80008f4:	4610      	mov	r0, r2
 80008f6:	4798      	blx	r3
 80008f8:	e011      	b.n	800091e <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	0c1b      	lsrs	r3, r3, #16
 80008fe:	b2db      	uxtb	r3, r3
 8000900:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	0a1b      	lsrs	r3, r3, #8
 8000906:	b2db      	uxtb	r3, r3
 8000908:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	b2db      	uxtb	r3, r3
 800090e:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8000910:	4b0b      	ldr	r3, [pc, #44]	; (8000940 <WIZCHIP_READ+0x94>)
 8000912:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000914:	f107 020c 	add.w	r2, r7, #12
 8000918:	2103      	movs	r1, #3
 800091a:	4610      	mov	r0, r2
 800091c:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 800091e:	4b08      	ldr	r3, [pc, #32]	; (8000940 <WIZCHIP_READ+0x94>)
 8000920:	69db      	ldr	r3, [r3, #28]
 8000922:	4798      	blx	r3
 8000924:	4603      	mov	r3, r0
 8000926:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 8000928:	4b05      	ldr	r3, [pc, #20]	; (8000940 <WIZCHIP_READ+0x94>)
 800092a:	699b      	ldr	r3, [r3, #24]
 800092c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800092e:	4b04      	ldr	r3, [pc, #16]	; (8000940 <WIZCHIP_READ+0x94>)
 8000930:	691b      	ldr	r3, [r3, #16]
 8000932:	4798      	blx	r3
   return ret;
 8000934:	7bfb      	ldrb	r3, [r7, #15]
}
 8000936:	4618      	mov	r0, r3
 8000938:	3710      	adds	r7, #16
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	20000008 	.word	0x20000008

08000944 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b084      	sub	sp, #16
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	460b      	mov	r3, r1
 800094e:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 8000950:	4b22      	ldr	r3, [pc, #136]	; (80009dc <WIZCHIP_WRITE+0x98>)
 8000952:	68db      	ldr	r3, [r3, #12]
 8000954:	4798      	blx	r3
   WIZCHIP.CS._select();
 8000956:	4b21      	ldr	r3, [pc, #132]	; (80009dc <WIZCHIP_WRITE+0x98>)
 8000958:	695b      	ldr	r3, [r3, #20]
 800095a:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	f043 0304 	orr.w	r3, r3, #4
 8000962:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8000964:	4b1d      	ldr	r3, [pc, #116]	; (80009dc <WIZCHIP_WRITE+0x98>)
 8000966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000968:	2b00      	cmp	r3, #0
 800096a:	d119      	bne.n	80009a0 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800096c:	4b1b      	ldr	r3, [pc, #108]	; (80009dc <WIZCHIP_WRITE+0x98>)
 800096e:	6a1b      	ldr	r3, [r3, #32]
 8000970:	687a      	ldr	r2, [r7, #4]
 8000972:	0c12      	lsrs	r2, r2, #16
 8000974:	b2d2      	uxtb	r2, r2
 8000976:	4610      	mov	r0, r2
 8000978:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800097a:	4b18      	ldr	r3, [pc, #96]	; (80009dc <WIZCHIP_WRITE+0x98>)
 800097c:	6a1b      	ldr	r3, [r3, #32]
 800097e:	687a      	ldr	r2, [r7, #4]
 8000980:	0a12      	lsrs	r2, r2, #8
 8000982:	b2d2      	uxtb	r2, r2
 8000984:	4610      	mov	r0, r2
 8000986:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8000988:	4b14      	ldr	r3, [pc, #80]	; (80009dc <WIZCHIP_WRITE+0x98>)
 800098a:	6a1b      	ldr	r3, [r3, #32]
 800098c:	687a      	ldr	r2, [r7, #4]
 800098e:	b2d2      	uxtb	r2, r2
 8000990:	4610      	mov	r0, r2
 8000992:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 8000994:	4b11      	ldr	r3, [pc, #68]	; (80009dc <WIZCHIP_WRITE+0x98>)
 8000996:	6a1b      	ldr	r3, [r3, #32]
 8000998:	78fa      	ldrb	r2, [r7, #3]
 800099a:	4610      	mov	r0, r2
 800099c:	4798      	blx	r3
 800099e:	e013      	b.n	80009c8 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	0c1b      	lsrs	r3, r3, #16
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	0a1b      	lsrs	r3, r3, #8
 80009ac:	b2db      	uxtb	r3, r3
 80009ae:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	b2db      	uxtb	r3, r3
 80009b4:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 80009b6:	78fb      	ldrb	r3, [r7, #3]
 80009b8:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 80009ba:	4b08      	ldr	r3, [pc, #32]	; (80009dc <WIZCHIP_WRITE+0x98>)
 80009bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009be:	f107 020c 	add.w	r2, r7, #12
 80009c2:	2104      	movs	r1, #4
 80009c4:	4610      	mov	r0, r2
 80009c6:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 80009c8:	4b04      	ldr	r3, [pc, #16]	; (80009dc <WIZCHIP_WRITE+0x98>)
 80009ca:	699b      	ldr	r3, [r3, #24]
 80009cc:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80009ce:	4b03      	ldr	r3, [pc, #12]	; (80009dc <WIZCHIP_WRITE+0x98>)
 80009d0:	691b      	ldr	r3, [r3, #16]
 80009d2:	4798      	blx	r3
}
 80009d4:	bf00      	nop
 80009d6:	3710      	adds	r7, #16
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	20000008 	.word	0x20000008

080009e0 <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 80009e0:	b590      	push	{r4, r7, lr}
 80009e2:	b087      	sub	sp, #28
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	60f8      	str	r0, [r7, #12]
 80009e8:	60b9      	str	r1, [r7, #8]
 80009ea:	4613      	mov	r3, r2
 80009ec:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 80009ee:	4b2b      	ldr	r3, [pc, #172]	; (8000a9c <WIZCHIP_READ_BUF+0xbc>)
 80009f0:	68db      	ldr	r3, [r3, #12]
 80009f2:	4798      	blx	r3
   WIZCHIP.CS._select();
 80009f4:	4b29      	ldr	r3, [pc, #164]	; (8000a9c <WIZCHIP_READ_BUF+0xbc>)
 80009f6:	695b      	ldr	r3, [r3, #20]
 80009f8:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80009fa:	4b28      	ldr	r3, [pc, #160]	; (8000a9c <WIZCHIP_READ_BUF+0xbc>)
 80009fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d003      	beq.n	8000a0a <WIZCHIP_READ_BUF+0x2a>
 8000a02:	4b26      	ldr	r3, [pc, #152]	; (8000a9c <WIZCHIP_READ_BUF+0xbc>)
 8000a04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d126      	bne.n	8000a58 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8000a0a:	4b24      	ldr	r3, [pc, #144]	; (8000a9c <WIZCHIP_READ_BUF+0xbc>)
 8000a0c:	6a1b      	ldr	r3, [r3, #32]
 8000a0e:	68fa      	ldr	r2, [r7, #12]
 8000a10:	0c12      	lsrs	r2, r2, #16
 8000a12:	b2d2      	uxtb	r2, r2
 8000a14:	4610      	mov	r0, r2
 8000a16:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8000a18:	4b20      	ldr	r3, [pc, #128]	; (8000a9c <WIZCHIP_READ_BUF+0xbc>)
 8000a1a:	6a1b      	ldr	r3, [r3, #32]
 8000a1c:	68fa      	ldr	r2, [r7, #12]
 8000a1e:	0a12      	lsrs	r2, r2, #8
 8000a20:	b2d2      	uxtb	r2, r2
 8000a22:	4610      	mov	r0, r2
 8000a24:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8000a26:	4b1d      	ldr	r3, [pc, #116]	; (8000a9c <WIZCHIP_READ_BUF+0xbc>)
 8000a28:	6a1b      	ldr	r3, [r3, #32]
 8000a2a:	68fa      	ldr	r2, [r7, #12]
 8000a2c:	b2d2      	uxtb	r2, r2
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8000a32:	2300      	movs	r3, #0
 8000a34:	82fb      	strh	r3, [r7, #22]
 8000a36:	e00a      	b.n	8000a4e <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8000a38:	4b18      	ldr	r3, [pc, #96]	; (8000a9c <WIZCHIP_READ_BUF+0xbc>)
 8000a3a:	69db      	ldr	r3, [r3, #28]
 8000a3c:	8afa      	ldrh	r2, [r7, #22]
 8000a3e:	68b9      	ldr	r1, [r7, #8]
 8000a40:	188c      	adds	r4, r1, r2
 8000a42:	4798      	blx	r3
 8000a44:	4603      	mov	r3, r0
 8000a46:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 8000a48:	8afb      	ldrh	r3, [r7, #22]
 8000a4a:	3301      	adds	r3, #1
 8000a4c:	82fb      	strh	r3, [r7, #22]
 8000a4e:	8afa      	ldrh	r2, [r7, #22]
 8000a50:	88fb      	ldrh	r3, [r7, #6]
 8000a52:	429a      	cmp	r2, r3
 8000a54:	d3f0      	bcc.n	8000a38 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8000a56:	e017      	b.n	8000a88 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	0c1b      	lsrs	r3, r3, #16
 8000a5c:	b2db      	uxtb	r3, r3
 8000a5e:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	0a1b      	lsrs	r3, r3, #8
 8000a64:	b2db      	uxtb	r3, r3
 8000a66:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	b2db      	uxtb	r3, r3
 8000a6c:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8000a6e:	4b0b      	ldr	r3, [pc, #44]	; (8000a9c <WIZCHIP_READ_BUF+0xbc>)
 8000a70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a72:	f107 0210 	add.w	r2, r7, #16
 8000a76:	2103      	movs	r1, #3
 8000a78:	4610      	mov	r0, r2
 8000a7a:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 8000a7c:	4b07      	ldr	r3, [pc, #28]	; (8000a9c <WIZCHIP_READ_BUF+0xbc>)
 8000a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a80:	88fa      	ldrh	r2, [r7, #6]
 8000a82:	4611      	mov	r1, r2
 8000a84:	68b8      	ldr	r0, [r7, #8]
 8000a86:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8000a88:	4b04      	ldr	r3, [pc, #16]	; (8000a9c <WIZCHIP_READ_BUF+0xbc>)
 8000a8a:	699b      	ldr	r3, [r3, #24]
 8000a8c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8000a8e:	4b03      	ldr	r3, [pc, #12]	; (8000a9c <WIZCHIP_READ_BUF+0xbc>)
 8000a90:	691b      	ldr	r3, [r3, #16]
 8000a92:	4798      	blx	r3
}
 8000a94:	bf00      	nop
 8000a96:	371c      	adds	r7, #28
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd90      	pop	{r4, r7, pc}
 8000a9c:	20000008 	.word	0x20000008

08000aa0 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b086      	sub	sp, #24
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	60f8      	str	r0, [r7, #12]
 8000aa8:	60b9      	str	r1, [r7, #8]
 8000aaa:	4613      	mov	r3, r2
 8000aac:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8000aae:	4b2b      	ldr	r3, [pc, #172]	; (8000b5c <WIZCHIP_WRITE_BUF+0xbc>)
 8000ab0:	68db      	ldr	r3, [r3, #12]
 8000ab2:	4798      	blx	r3
   WIZCHIP.CS._select();
 8000ab4:	4b29      	ldr	r3, [pc, #164]	; (8000b5c <WIZCHIP_WRITE_BUF+0xbc>)
 8000ab6:	695b      	ldr	r3, [r3, #20]
 8000ab8:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	f043 0304 	orr.w	r3, r3, #4
 8000ac0:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8000ac2:	4b26      	ldr	r3, [pc, #152]	; (8000b5c <WIZCHIP_WRITE_BUF+0xbc>)
 8000ac4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d126      	bne.n	8000b18 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8000aca:	4b24      	ldr	r3, [pc, #144]	; (8000b5c <WIZCHIP_WRITE_BUF+0xbc>)
 8000acc:	6a1b      	ldr	r3, [r3, #32]
 8000ace:	68fa      	ldr	r2, [r7, #12]
 8000ad0:	0c12      	lsrs	r2, r2, #16
 8000ad2:	b2d2      	uxtb	r2, r2
 8000ad4:	4610      	mov	r0, r2
 8000ad6:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8000ad8:	4b20      	ldr	r3, [pc, #128]	; (8000b5c <WIZCHIP_WRITE_BUF+0xbc>)
 8000ada:	6a1b      	ldr	r3, [r3, #32]
 8000adc:	68fa      	ldr	r2, [r7, #12]
 8000ade:	0a12      	lsrs	r2, r2, #8
 8000ae0:	b2d2      	uxtb	r2, r2
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8000ae6:	4b1d      	ldr	r3, [pc, #116]	; (8000b5c <WIZCHIP_WRITE_BUF+0xbc>)
 8000ae8:	6a1b      	ldr	r3, [r3, #32]
 8000aea:	68fa      	ldr	r2, [r7, #12]
 8000aec:	b2d2      	uxtb	r2, r2
 8000aee:	4610      	mov	r0, r2
 8000af0:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8000af2:	2300      	movs	r3, #0
 8000af4:	82fb      	strh	r3, [r7, #22]
 8000af6:	e00a      	b.n	8000b0e <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8000af8:	4b18      	ldr	r3, [pc, #96]	; (8000b5c <WIZCHIP_WRITE_BUF+0xbc>)
 8000afa:	6a1b      	ldr	r3, [r3, #32]
 8000afc:	8afa      	ldrh	r2, [r7, #22]
 8000afe:	68b9      	ldr	r1, [r7, #8]
 8000b00:	440a      	add	r2, r1
 8000b02:	7812      	ldrb	r2, [r2, #0]
 8000b04:	4610      	mov	r0, r2
 8000b06:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8000b08:	8afb      	ldrh	r3, [r7, #22]
 8000b0a:	3301      	adds	r3, #1
 8000b0c:	82fb      	strh	r3, [r7, #22]
 8000b0e:	8afa      	ldrh	r2, [r7, #22]
 8000b10:	88fb      	ldrh	r3, [r7, #6]
 8000b12:	429a      	cmp	r2, r3
 8000b14:	d3f0      	bcc.n	8000af8 <WIZCHIP_WRITE_BUF+0x58>
 8000b16:	e017      	b.n	8000b48 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	0c1b      	lsrs	r3, r3, #16
 8000b1c:	b2db      	uxtb	r3, r3
 8000b1e:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	0a1b      	lsrs	r3, r3, #8
 8000b24:	b2db      	uxtb	r3, r3
 8000b26:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	b2db      	uxtb	r3, r3
 8000b2c:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8000b2e:	4b0b      	ldr	r3, [pc, #44]	; (8000b5c <WIZCHIP_WRITE_BUF+0xbc>)
 8000b30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b32:	f107 0210 	add.w	r2, r7, #16
 8000b36:	2103      	movs	r1, #3
 8000b38:	4610      	mov	r0, r2
 8000b3a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 8000b3c:	4b07      	ldr	r3, [pc, #28]	; (8000b5c <WIZCHIP_WRITE_BUF+0xbc>)
 8000b3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b40:	88fa      	ldrh	r2, [r7, #6]
 8000b42:	4611      	mov	r1, r2
 8000b44:	68b8      	ldr	r0, [r7, #8]
 8000b46:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8000b48:	4b04      	ldr	r3, [pc, #16]	; (8000b5c <WIZCHIP_WRITE_BUF+0xbc>)
 8000b4a:	699b      	ldr	r3, [r3, #24]
 8000b4c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8000b4e:	4b03      	ldr	r3, [pc, #12]	; (8000b5c <WIZCHIP_WRITE_BUF+0xbc>)
 8000b50:	691b      	ldr	r3, [r3, #16]
 8000b52:	4798      	blx	r3
}
 8000b54:	bf00      	nop
 8000b56:	3718      	adds	r7, #24
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	20000008 	.word	0x20000008

08000b60 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 8000b60:	b590      	push	{r4, r7, lr}
 8000b62:	b085      	sub	sp, #20
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	4603      	mov	r3, r0
 8000b68:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	81fb      	strh	r3, [r7, #14]
 8000b6e:	2300      	movs	r3, #0
 8000b70:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8000b72:	79fb      	ldrb	r3, [r7, #7]
 8000b74:	009b      	lsls	r3, r3, #2
 8000b76:	3301      	adds	r3, #1
 8000b78:	00db      	lsls	r3, r3, #3
 8000b7a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8000b7e:	4618      	mov	r0, r3
 8000b80:	f7ff fe94 	bl	80008ac <WIZCHIP_READ>
 8000b84:	4603      	mov	r3, r0
 8000b86:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8000b88:	89bb      	ldrh	r3, [r7, #12]
 8000b8a:	021b      	lsls	r3, r3, #8
 8000b8c:	b29c      	uxth	r4, r3
 8000b8e:	79fb      	ldrb	r3, [r7, #7]
 8000b90:	009b      	lsls	r3, r3, #2
 8000b92:	3301      	adds	r3, #1
 8000b94:	00db      	lsls	r3, r3, #3
 8000b96:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f7ff fe86 	bl	80008ac <WIZCHIP_READ>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	b29b      	uxth	r3, r3
 8000ba4:	4423      	add	r3, r4
 8000ba6:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8000ba8:	89bb      	ldrh	r3, [r7, #12]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d01a      	beq.n	8000be4 <getSn_TX_FSR+0x84>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8000bae:	79fb      	ldrb	r3, [r7, #7]
 8000bb0:	009b      	lsls	r3, r3, #2
 8000bb2:	3301      	adds	r3, #1
 8000bb4:	00db      	lsls	r3, r3, #3
 8000bb6:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f7ff fe76 	bl	80008ac <WIZCHIP_READ>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8000bc4:	89fb      	ldrh	r3, [r7, #14]
 8000bc6:	021b      	lsls	r3, r3, #8
 8000bc8:	b29c      	uxth	r4, r3
 8000bca:	79fb      	ldrb	r3, [r7, #7]
 8000bcc:	009b      	lsls	r3, r3, #2
 8000bce:	3301      	adds	r3, #1
 8000bd0:	00db      	lsls	r3, r3, #3
 8000bd2:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f7ff fe68 	bl	80008ac <WIZCHIP_READ>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	b29b      	uxth	r3, r3
 8000be0:	4423      	add	r3, r4
 8000be2:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8000be4:	89fa      	ldrh	r2, [r7, #14]
 8000be6:	89bb      	ldrh	r3, [r7, #12]
 8000be8:	429a      	cmp	r2, r3
 8000bea:	d1c2      	bne.n	8000b72 <getSn_TX_FSR+0x12>
   return val;
 8000bec:	89fb      	ldrh	r3, [r7, #14]
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	3714      	adds	r7, #20
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd90      	pop	{r4, r7, pc}

08000bf6 <wiz_send_data>:
   }while (val != val1);
   return val;
}

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8000bf6:	b590      	push	{r4, r7, lr}
 8000bf8:	b085      	sub	sp, #20
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	6039      	str	r1, [r7, #0]
 8000c00:	71fb      	strb	r3, [r7, #7]
 8000c02:	4613      	mov	r3, r2
 8000c04:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8000c06:	2300      	movs	r3, #0
 8000c08:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 8000c0e:	88bb      	ldrh	r3, [r7, #4]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d048      	beq.n	8000ca6 <wiz_send_data+0xb0>
   ptr = getSn_TX_WR(sn);
 8000c14:	79fb      	ldrb	r3, [r7, #7]
 8000c16:	009b      	lsls	r3, r3, #2
 8000c18:	3301      	adds	r3, #1
 8000c1a:	00db      	lsls	r3, r3, #3
 8000c1c:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8000c20:	4618      	mov	r0, r3
 8000c22:	f7ff fe43 	bl	80008ac <WIZCHIP_READ>
 8000c26:	4603      	mov	r3, r0
 8000c28:	b29b      	uxth	r3, r3
 8000c2a:	021b      	lsls	r3, r3, #8
 8000c2c:	b29c      	uxth	r4, r3
 8000c2e:	79fb      	ldrb	r3, [r7, #7]
 8000c30:	009b      	lsls	r3, r3, #2
 8000c32:	3301      	adds	r3, #1
 8000c34:	00db      	lsls	r3, r3, #3
 8000c36:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f7ff fe36 	bl	80008ac <WIZCHIP_READ>
 8000c40:	4603      	mov	r3, r0
 8000c42:	b29b      	uxth	r3, r3
 8000c44:	4423      	add	r3, r4
 8000c46:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 8000c48:	89fb      	ldrh	r3, [r7, #14]
 8000c4a:	021b      	lsls	r3, r3, #8
 8000c4c:	79fa      	ldrb	r2, [r7, #7]
 8000c4e:	0092      	lsls	r2, r2, #2
 8000c50:	3202      	adds	r2, #2
 8000c52:	00d2      	lsls	r2, r2, #3
 8000c54:	4413      	add	r3, r2
 8000c56:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 8000c58:	88bb      	ldrh	r3, [r7, #4]
 8000c5a:	461a      	mov	r2, r3
 8000c5c:	6839      	ldr	r1, [r7, #0]
 8000c5e:	68b8      	ldr	r0, [r7, #8]
 8000c60:	f7ff ff1e 	bl	8000aa0 <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 8000c64:	89fa      	ldrh	r2, [r7, #14]
 8000c66:	88bb      	ldrh	r3, [r7, #4]
 8000c68:	4413      	add	r3, r2
 8000c6a:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 8000c6c:	79fb      	ldrb	r3, [r7, #7]
 8000c6e:	009b      	lsls	r3, r3, #2
 8000c70:	3301      	adds	r3, #1
 8000c72:	00db      	lsls	r3, r3, #3
 8000c74:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8000c78:	461a      	mov	r2, r3
 8000c7a:	89fb      	ldrh	r3, [r7, #14]
 8000c7c:	0a1b      	lsrs	r3, r3, #8
 8000c7e:	b29b      	uxth	r3, r3
 8000c80:	b2db      	uxtb	r3, r3
 8000c82:	4619      	mov	r1, r3
 8000c84:	4610      	mov	r0, r2
 8000c86:	f7ff fe5d 	bl	8000944 <WIZCHIP_WRITE>
 8000c8a:	79fb      	ldrb	r3, [r7, #7]
 8000c8c:	009b      	lsls	r3, r3, #2
 8000c8e:	3301      	adds	r3, #1
 8000c90:	00db      	lsls	r3, r3, #3
 8000c92:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8000c96:	461a      	mov	r2, r3
 8000c98:	89fb      	ldrh	r3, [r7, #14]
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	4610      	mov	r0, r2
 8000ca0:	f7ff fe50 	bl	8000944 <WIZCHIP_WRITE>
 8000ca4:	e000      	b.n	8000ca8 <wiz_send_data+0xb2>
   if(len == 0)  return;
 8000ca6:	bf00      	nop
}
 8000ca8:	3714      	adds	r7, #20
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd90      	pop	{r4, r7, pc}
	...

08000cb0 <cs_sel>:
SPI_HandleTypeDef hspi1;

/**
 * @brief function to set cs pin low to start transmission
 */
void cs_sel() {
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); //CS LOW
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	2110      	movs	r1, #16
 8000cb8:	4802      	ldr	r0, [pc, #8]	; (8000cc4 <cs_sel+0x14>)
 8000cba:	f000 fe1f 	bl	80018fc <HAL_GPIO_WritePin>
}
 8000cbe:	bf00      	nop
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	40010800 	.word	0x40010800

08000cc8 <cs_desel>:

/**
 * @brief function to set cs pin high to end transmission
 */
void cs_desel() {
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); //CS HIGH
 8000ccc:	2201      	movs	r2, #1
 8000cce:	2110      	movs	r1, #16
 8000cd0:	4802      	ldr	r0, [pc, #8]	; (8000cdc <cs_desel+0x14>)
 8000cd2:	f000 fe13 	bl	80018fc <HAL_GPIO_WritePin>
}
 8000cd6:	bf00      	nop
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	40010800 	.word	0x40010800

08000ce0 <spi_rb>:

/**
 * @brief function to read byte through spi
 */
uint8_t spi_rb(void) {
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
	uint8_t rbuf;
	HAL_SPI_Receive(&hspi1, &rbuf, 1, 0xFFFFFFFF);
 8000ce6:	1df9      	adds	r1, r7, #7
 8000ce8:	f04f 33ff 	mov.w	r3, #4294967295
 8000cec:	2201      	movs	r2, #1
 8000cee:	4804      	ldr	r0, [pc, #16]	; (8000d00 <spi_rb+0x20>)
 8000cf0:	f001 fbc4 	bl	800247c <HAL_SPI_Receive>
	return rbuf;
 8000cf4:	79fb      	ldrb	r3, [r7, #7]
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	3708      	adds	r7, #8
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	20000074 	.word	0x20000074

08000d04 <spi_wb>:

/**
 * @brief function to write byte through spi
 */
void spi_wb(uint8_t b) {
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi1, &b, 1, 0xFFFFFFFF);
 8000d0e:	1df9      	adds	r1, r7, #7
 8000d10:	f04f 33ff 	mov.w	r3, #4294967295
 8000d14:	2201      	movs	r2, #1
 8000d16:	4803      	ldr	r0, [pc, #12]	; (8000d24 <spi_wb+0x20>)
 8000d18:	f001 fa74 	bl	8002204 <HAL_SPI_Transmit>
}
 8000d1c:	bf00      	nop
 8000d1e:	3708      	adds	r7, #8
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	20000074 	.word	0x20000074

08000d28 <configureMCU>:

/**
 * @brief function that configures the MCU (STM32)
 */
void configureMCU()
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000d2c:	f000 faf8 	bl	8001320 <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8000d30:	f000 f877 	bl	8000e22 <SystemClock_Config>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000d34:	f000 f8ec 	bl	8000f10 <MX_GPIO_Init>
	MX_SPI1_Init();
 8000d38:	f000 f8b4 	bl	8000ea4 <MX_SPI1_Init>
}
 8000d3c:	bf00      	nop
 8000d3e:	bd80      	pop	{r7, pc}

08000d40 <initializeW5500>:
 * @param ip is the node's IP address
 * @param sn is the node's subnet mask
 * @param gw is the node's gateway address
 */
void initializeW5500(uint8_t mac[], uint8_t ip[], uint8_t sn[], uint8_t gw[])
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b08c      	sub	sp, #48	; 0x30
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	60b9      	str	r1, [r7, #8]
 8000d4a:	607a      	str	r2, [r7, #4]
 8000d4c:	603b      	str	r3, [r7, #0]
	uint8_t bufSize[] = { 2, 2, 2, 2, 2, 2, 2, 2};//size of each socket number in kilobytes
 8000d4e:	4a1e      	ldr	r2, [pc, #120]	; (8000dc8 <initializeW5500+0x88>)
 8000d50:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d54:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d58:	e883 0003 	stmia.w	r3, {r0, r1}

	reg_wizchip_cs_cbfunc(cs_sel, cs_desel);//passes call back function for pin high and low which needs to be called during the SPI transfer
 8000d5c:	491b      	ldr	r1, [pc, #108]	; (8000dcc <initializeW5500+0x8c>)
 8000d5e:	481c      	ldr	r0, [pc, #112]	; (8000dd0 <initializeW5500+0x90>)
 8000d60:	f000 f950 	bl	8001004 <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(spi_rb, spi_wb);//passes the call back function for read byte and write byte which needs to be called during the SPI transfer
 8000d64:	491b      	ldr	r1, [pc, #108]	; (8000dd4 <initializeW5500+0x94>)
 8000d66:	481c      	ldr	r0, [pc, #112]	; (8000dd8 <initializeW5500+0x98>)
 8000d68:	f000 f970 	bl	800104c <reg_wizchip_spi_cbfunc>

	wizchip_init(bufSize, bufSize);//initializes the transmit and receive buffer sizes for each socket
 8000d6c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000d70:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d74:	4611      	mov	r1, r2
 8000d76:	4618      	mov	r0, r3
 8000d78:	f000 f9e0 	bl	800113c <wizchip_init>
	wiz_NetInfo netInfo = {};
 8000d7c:	f107 0310 	add.w	r3, r7, #16
 8000d80:	2200      	movs	r2, #0
 8000d82:	601a      	str	r2, [r3, #0]
 8000d84:	605a      	str	r2, [r3, #4]
 8000d86:	609a      	str	r2, [r3, #8]
 8000d88:	60da      	str	r2, [r3, #12]
 8000d8a:	611a      	str	r2, [r3, #16]
 8000d8c:	f8c3 2013 	str.w	r2, [r3, #19]

	memcpy(&netInfo.mac,mac,6);// Mac address
 8000d90:	68fa      	ldr	r2, [r7, #12]
 8000d92:	f107 0310 	add.w	r3, r7, #16
 8000d96:	6810      	ldr	r0, [r2, #0]
 8000d98:	6018      	str	r0, [r3, #0]
 8000d9a:	8892      	ldrh	r2, [r2, #4]
 8000d9c:	809a      	strh	r2, [r3, #4]
 8000d9e:	68bb      	ldr	r3, [r7, #8]
 8000da0:	681b      	ldr	r3, [r3, #0]
	memcpy(&netInfo.ip,ip,4);// IP address
 8000da2:	f8c7 3016 	str.w	r3, [r7, #22]
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
	memcpy(&netInfo.sn,sn,4);// Subnet mask
 8000daa:	f8c7 301a 	str.w	r3, [r7, #26]
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	681b      	ldr	r3, [r3, #0]
	memcpy(&netInfo.gw,gw,4);// Gateway address
 8000db2:	f8c7 301e 	str.w	r3, [r7, #30]

	wizchip_setnetinfo(&netInfo);//sets the configuration of the MAC address, IP address, subnet mask and gateway
 8000db6:	f107 0310 	add.w	r3, r7, #16
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f000 fa4a 	bl	8001254 <wizchip_setnetinfo>
	//wizchip_getnetinfo(&netInfo);
}
 8000dc0:	bf00      	nop
 8000dc2:	3730      	adds	r7, #48	; 0x30
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	08002c58 	.word	0x08002c58
 8000dcc:	08000cc9 	.word	0x08000cc9
 8000dd0:	08000cb1 	.word	0x08000cb1
 8000dd4:	08000d05 	.word	0x08000d05
 8000dd8:	08000ce1 	.word	0x08000ce1

08000ddc <Socket_sendUDP>:
 * @param message is the message that needs to be sent
 * @param dstip is the destination IP address
 * @param portNum is the destination port number
 */
void Socket_sendUDP(uint8_t socNum,uint8_t message[],uint8_t dstip[], uint16_t portNum)
{
 8000ddc:	b590      	push	{r4, r7, lr}
 8000dde:	b087      	sub	sp, #28
 8000de0:	af02      	add	r7, sp, #8
 8000de2:	60b9      	str	r1, [r7, #8]
 8000de4:	607a      	str	r2, [r7, #4]
 8000de6:	461a      	mov	r2, r3
 8000de8:	4603      	mov	r3, r0
 8000dea:	73fb      	strb	r3, [r7, #15]
 8000dec:	4613      	mov	r3, r2
 8000dee:	81bb      	strh	r3, [r7, #12]
	while(sendto(socNum, message, strlen(message), dstip, portNum)!=strlen(message));//sends message to a destination ip address and port
 8000df0:	bf00      	nop
 8000df2:	68b8      	ldr	r0, [r7, #8]
 8000df4:	f7ff f9aa 	bl	800014c <strlen>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	b29a      	uxth	r2, r3
 8000dfc:	7bf8      	ldrb	r0, [r7, #15]
 8000dfe:	89bb      	ldrh	r3, [r7, #12]
 8000e00:	9300      	str	r3, [sp, #0]
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	68b9      	ldr	r1, [r7, #8]
 8000e06:	f7ff fb81 	bl	800050c <sendto>
 8000e0a:	4604      	mov	r4, r0
 8000e0c:	68b8      	ldr	r0, [r7, #8]
 8000e0e:	f7ff f99d 	bl	800014c <strlen>
 8000e12:	4603      	mov	r3, r0
 8000e14:	429c      	cmp	r4, r3
 8000e16:	d1ec      	bne.n	8000df2 <Socket_sendUDP+0x16>
}
 8000e18:	bf00      	nop
 8000e1a:	bf00      	nop
 8000e1c:	3714      	adds	r7, #20
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd90      	pop	{r4, r7, pc}

08000e22 <SystemClock_Config>:

/**
 * @brief this function configures the system clock of the Microcontroller (STM32)
 */
void SystemClock_Config(void)
{
 8000e22:	b580      	push	{r7, lr}
 8000e24:	b090      	sub	sp, #64	; 0x40
 8000e26:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e28:	f107 0318 	add.w	r3, r7, #24
 8000e2c:	2228      	movs	r2, #40	; 0x28
 8000e2e:	2100      	movs	r1, #0
 8000e30:	4618      	mov	r0, r3
 8000e32:	f001 fef3 	bl	8002c1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e36:	1d3b      	adds	r3, r7, #4
 8000e38:	2200      	movs	r2, #0
 8000e3a:	601a      	str	r2, [r3, #0]
 8000e3c:	605a      	str	r2, [r3, #4]
 8000e3e:	609a      	str	r2, [r3, #8]
 8000e40:	60da      	str	r2, [r3, #12]
 8000e42:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e44:	2302      	movs	r3, #2
 8000e46:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e4c:	2310      	movs	r3, #16
 8000e4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e50:	2302      	movs	r3, #2
 8000e52:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000e54:	2300      	movs	r3, #0
 8000e56:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000e58:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000e5c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e5e:	f107 0318 	add.w	r3, r7, #24
 8000e62:	4618      	mov	r0, r3
 8000e64:	f000 fd62 	bl	800192c <HAL_RCC_OscConfig>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d001      	beq.n	8000e72 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000e6e:	f000 f881 	bl	8000f74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e72:	230f      	movs	r3, #15
 8000e74:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e76:	2302      	movs	r3, #2
 8000e78:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e82:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e84:	2300      	movs	r3, #0
 8000e86:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e88:	1d3b      	adds	r3, r7, #4
 8000e8a:	2102      	movs	r1, #2
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f000 ffcf 	bl	8001e30 <HAL_RCC_ClockConfig>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d001      	beq.n	8000e9c <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000e98:	f000 f86c 	bl	8000f74 <Error_Handler>
  }
}
 8000e9c:	bf00      	nop
 8000e9e:	3740      	adds	r7, #64	; 0x40
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}

08000ea4 <MX_SPI1_Init>:

/**
 * @brief this function initializes the SPI peripheral of the Microcontroller (STM32) to enable communication through SPI
 */
void MX_SPI1_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000ea8:	4b17      	ldr	r3, [pc, #92]	; (8000f08 <MX_SPI1_Init+0x64>)
 8000eaa:	4a18      	ldr	r2, [pc, #96]	; (8000f0c <MX_SPI1_Init+0x68>)
 8000eac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000eae:	4b16      	ldr	r3, [pc, #88]	; (8000f08 <MX_SPI1_Init+0x64>)
 8000eb0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000eb4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000eb6:	4b14      	ldr	r3, [pc, #80]	; (8000f08 <MX_SPI1_Init+0x64>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ebc:	4b12      	ldr	r3, [pc, #72]	; (8000f08 <MX_SPI1_Init+0x64>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ec2:	4b11      	ldr	r3, [pc, #68]	; (8000f08 <MX_SPI1_Init+0x64>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ec8:	4b0f      	ldr	r3, [pc, #60]	; (8000f08 <MX_SPI1_Init+0x64>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ece:	4b0e      	ldr	r3, [pc, #56]	; (8000f08 <MX_SPI1_Init+0x64>)
 8000ed0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ed4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000ed6:	4b0c      	ldr	r3, [pc, #48]	; (8000f08 <MX_SPI1_Init+0x64>)
 8000ed8:	2210      	movs	r2, #16
 8000eda:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000edc:	4b0a      	ldr	r3, [pc, #40]	; (8000f08 <MX_SPI1_Init+0x64>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ee2:	4b09      	ldr	r3, [pc, #36]	; (8000f08 <MX_SPI1_Init+0x64>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ee8:	4b07      	ldr	r3, [pc, #28]	; (8000f08 <MX_SPI1_Init+0x64>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000eee:	4b06      	ldr	r3, [pc, #24]	; (8000f08 <MX_SPI1_Init+0x64>)
 8000ef0:	220a      	movs	r2, #10
 8000ef2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ef4:	4804      	ldr	r0, [pc, #16]	; (8000f08 <MX_SPI1_Init+0x64>)
 8000ef6:	f001 f901 	bl	80020fc <HAL_SPI_Init>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d001      	beq.n	8000f04 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000f00:	f000 f838 	bl	8000f74 <Error_Handler>
  }

}
 8000f04:	bf00      	nop
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	20000074 	.word	0x20000074
 8000f0c:	40013000 	.word	0x40013000

08000f10 <MX_GPIO_Init>:

/**
 * @brief this function initializes the GPIO peripheral of the Microcontroller (STM32). note: we configured portA pin 4 as output which will be used to start and end transmission for SPI
 */
void MX_GPIO_Init(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b086      	sub	sp, #24
 8000f14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f16:	f107 0308 	add.w	r3, r7, #8
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	601a      	str	r2, [r3, #0]
 8000f1e:	605a      	str	r2, [r3, #4]
 8000f20:	609a      	str	r2, [r3, #8]
 8000f22:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f24:	4b11      	ldr	r3, [pc, #68]	; (8000f6c <MX_GPIO_Init+0x5c>)
 8000f26:	699b      	ldr	r3, [r3, #24]
 8000f28:	4a10      	ldr	r2, [pc, #64]	; (8000f6c <MX_GPIO_Init+0x5c>)
 8000f2a:	f043 0304 	orr.w	r3, r3, #4
 8000f2e:	6193      	str	r3, [r2, #24]
 8000f30:	4b0e      	ldr	r3, [pc, #56]	; (8000f6c <MX_GPIO_Init+0x5c>)
 8000f32:	699b      	ldr	r3, [r3, #24]
 8000f34:	f003 0304 	and.w	r3, r3, #4
 8000f38:	607b      	str	r3, [r7, #4]
 8000f3a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	2110      	movs	r1, #16
 8000f40:	480b      	ldr	r0, [pc, #44]	; (8000f70 <MX_GPIO_Init+0x60>)
 8000f42:	f000 fcdb 	bl	80018fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000f46:	2310      	movs	r3, #16
 8000f48:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f52:	2302      	movs	r3, #2
 8000f54:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f56:	f107 0308 	add.w	r3, r7, #8
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	4804      	ldr	r0, [pc, #16]	; (8000f70 <MX_GPIO_Init+0x60>)
 8000f5e:	f000 fb49 	bl	80015f4 <HAL_GPIO_Init>
}
 8000f62:	bf00      	nop
 8000f64:	3718      	adds	r7, #24
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	40021000 	.word	0x40021000
 8000f70:	40010800 	.word	0x40010800

08000f74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f78:	b672      	cpsid	i
}
 8000f7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000f7c:	e7fe      	b.n	8000f7c <Error_Handler+0x8>

08000f7e <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 8000f7e:	b480      	push	{r7}
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	bf00      	nop
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bc80      	pop	{r7}
 8000f88:	4770      	bx	lr

08000f8a <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 8000f8a:	b480      	push	{r7}
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	bf00      	nop
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bc80      	pop	{r7}
 8000f94:	4770      	bx	lr

08000f96 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8000f96:	b480      	push	{r7}
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	bf00      	nop
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bc80      	pop	{r7}
 8000fa0:	4770      	bx	lr

08000fa2 <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 8000fa2:	b480      	push	{r7}
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	bf00      	nop
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bc80      	pop	{r7}
 8000fac:	4770      	bx	lr

08000fae <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8000fae:	b480      	push	{r7}
 8000fb0:	b083      	sub	sp, #12
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	6078      	str	r0, [r7, #4]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	b2db      	uxtb	r3, r3
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bc80      	pop	{r7}
 8000fc4:	4770      	bx	lr

08000fc6 <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8000fc6:	b480      	push	{r7}
 8000fc8:	b083      	sub	sp, #12
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	6078      	str	r0, [r7, #4]
 8000fce:	460b      	mov	r3, r1
 8000fd0:	70fb      	strb	r3, [r7, #3]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	78fa      	ldrb	r2, [r7, #3]
 8000fd6:	701a      	strb	r2, [r3, #0]
 8000fd8:	bf00      	nop
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bc80      	pop	{r7}
 8000fe0:	4770      	bx	lr

08000fe2 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 8000fe2:	b480      	push	{r7}
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	4618      	mov	r0, r3
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bc80      	pop	{r7}
 8000fee:	4770      	bx	lr

08000ff0 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	71fb      	strb	r3, [r7, #7]
 8000ffa:	bf00      	nop
 8000ffc:	370c      	adds	r7, #12
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bc80      	pop	{r7}
 8001002:	4770      	bx	lr

08001004 <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
 800100c:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d002      	beq.n	800101a <reg_wizchip_cs_cbfunc+0x16>
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d106      	bne.n	8001028 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 800101a:	4b09      	ldr	r3, [pc, #36]	; (8001040 <reg_wizchip_cs_cbfunc+0x3c>)
 800101c:	4a09      	ldr	r2, [pc, #36]	; (8001044 <reg_wizchip_cs_cbfunc+0x40>)
 800101e:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 8001020:	4b07      	ldr	r3, [pc, #28]	; (8001040 <reg_wizchip_cs_cbfunc+0x3c>)
 8001022:	4a09      	ldr	r2, [pc, #36]	; (8001048 <reg_wizchip_cs_cbfunc+0x44>)
 8001024:	619a      	str	r2, [r3, #24]
 8001026:	e006      	b.n	8001036 <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 8001028:	4a05      	ldr	r2, [pc, #20]	; (8001040 <reg_wizchip_cs_cbfunc+0x3c>)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 800102e:	4a04      	ldr	r2, [pc, #16]	; (8001040 <reg_wizchip_cs_cbfunc+0x3c>)
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	6193      	str	r3, [r2, #24]
   }
}
 8001034:	bf00      	nop
 8001036:	bf00      	nop
 8001038:	370c      	adds	r7, #12
 800103a:	46bd      	mov	sp, r7
 800103c:	bc80      	pop	{r7}
 800103e:	4770      	bx	lr
 8001040:	20000008 	.word	0x20000008
 8001044:	08000f97 	.word	0x08000f97
 8001048:	08000fa3 	.word	0x08000fa3

0800104c <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
 8001054:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8001056:	bf00      	nop
 8001058:	4b0f      	ldr	r3, [pc, #60]	; (8001098 <reg_wizchip_spi_cbfunc+0x4c>)
 800105a:	881b      	ldrh	r3, [r3, #0]
 800105c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001060:	2b00      	cmp	r3, #0
 8001062:	d0f9      	beq.n	8001058 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d002      	beq.n	8001070 <reg_wizchip_spi_cbfunc+0x24>
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d106      	bne.n	800107e <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8001070:	4b09      	ldr	r3, [pc, #36]	; (8001098 <reg_wizchip_spi_cbfunc+0x4c>)
 8001072:	4a0a      	ldr	r2, [pc, #40]	; (800109c <reg_wizchip_spi_cbfunc+0x50>)
 8001074:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 8001076:	4b08      	ldr	r3, [pc, #32]	; (8001098 <reg_wizchip_spi_cbfunc+0x4c>)
 8001078:	4a09      	ldr	r2, [pc, #36]	; (80010a0 <reg_wizchip_spi_cbfunc+0x54>)
 800107a:	621a      	str	r2, [r3, #32]
 800107c:	e006      	b.n	800108c <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 800107e:	4a06      	ldr	r2, [pc, #24]	; (8001098 <reg_wizchip_spi_cbfunc+0x4c>)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8001084:	4a04      	ldr	r2, [pc, #16]	; (8001098 <reg_wizchip_spi_cbfunc+0x4c>)
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	6213      	str	r3, [r2, #32]
   }
}
 800108a:	bf00      	nop
 800108c:	bf00      	nop
 800108e:	370c      	adds	r7, #12
 8001090:	46bd      	mov	sp, r7
 8001092:	bc80      	pop	{r7}
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop
 8001098:	20000008 	.word	0x20000008
 800109c:	08000fe3 	.word	0x08000fe3
 80010a0:	08000ff1 	.word	0x08000ff1

080010a4 <wizchip_sw_reset>:
   }
   return 0;
}

void wizchip_sw_reset(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b086      	sub	sp, #24
 80010a8:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 80010aa:	1d3b      	adds	r3, r7, #4
 80010ac:	2206      	movs	r2, #6
 80010ae:	4619      	mov	r1, r3
 80010b0:	f44f 6010 	mov.w	r0, #2304	; 0x900
 80010b4:	f7ff fc94 	bl	80009e0 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 80010b8:	f107 0314 	add.w	r3, r7, #20
 80010bc:	2204      	movs	r2, #4
 80010be:	4619      	mov	r1, r3
 80010c0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80010c4:	f7ff fc8c 	bl	80009e0 <WIZCHIP_READ_BUF>
 80010c8:	f107 0310 	add.w	r3, r7, #16
 80010cc:	2204      	movs	r2, #4
 80010ce:	4619      	mov	r1, r3
 80010d0:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80010d4:	f7ff fc84 	bl	80009e0 <WIZCHIP_READ_BUF>
 80010d8:	f107 030c 	add.w	r3, r7, #12
 80010dc:	2204      	movs	r2, #4
 80010de:	4619      	mov	r1, r3
 80010e0:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80010e4:	f7ff fc7c 	bl	80009e0 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 80010e8:	2180      	movs	r1, #128	; 0x80
 80010ea:	2000      	movs	r0, #0
 80010ec:	f7ff fc2a 	bl	8000944 <WIZCHIP_WRITE>
   getMR(); // for delay
 80010f0:	2000      	movs	r0, #0
 80010f2:	f7ff fbdb 	bl	80008ac <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 80010f6:	1d3b      	adds	r3, r7, #4
 80010f8:	2206      	movs	r2, #6
 80010fa:	4619      	mov	r1, r3
 80010fc:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8001100:	f7ff fcce 	bl	8000aa0 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8001104:	f107 0314 	add.w	r3, r7, #20
 8001108:	2204      	movs	r2, #4
 800110a:	4619      	mov	r1, r3
 800110c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001110:	f7ff fcc6 	bl	8000aa0 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8001114:	f107 0310 	add.w	r3, r7, #16
 8001118:	2204      	movs	r2, #4
 800111a:	4619      	mov	r1, r3
 800111c:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8001120:	f7ff fcbe 	bl	8000aa0 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8001124:	f107 030c 	add.w	r3, r7, #12
 8001128:	2204      	movs	r2, #4
 800112a:	4619      	mov	r1, r3
 800112c:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8001130:	f7ff fcb6 	bl	8000aa0 <WIZCHIP_WRITE_BUF>
}
 8001134:	bf00      	nop
 8001136:	3718      	adds	r7, #24
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}

0800113c <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b084      	sub	sp, #16
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 8001146:	2300      	movs	r3, #0
 8001148:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 800114a:	f7ff ffab 	bl	80010a4 <wizchip_sw_reset>
   if(txsize)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d03b      	beq.n	80011cc <wizchip_init+0x90>
   {
      tmp = 0;
 8001154:	2300      	movs	r3, #0
 8001156:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8001158:	2300      	movs	r3, #0
 800115a:	73fb      	strb	r3, [r7, #15]
 800115c:	e015      	b.n	800118a <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 800115e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001162:	687a      	ldr	r2, [r7, #4]
 8001164:	4413      	add	r3, r2
 8001166:	781a      	ldrb	r2, [r3, #0]
 8001168:	7bbb      	ldrb	r3, [r7, #14]
 800116a:	4413      	add	r3, r2
 800116c:	b2db      	uxtb	r3, r3
 800116e:	73bb      	strb	r3, [r7, #14]

		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 8001170:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001174:	2b10      	cmp	r3, #16
 8001176:	dd02      	ble.n	800117e <wizchip_init+0x42>
 8001178:	f04f 33ff 	mov.w	r3, #4294967295
 800117c:	e066      	b.n	800124c <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800117e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001182:	b2db      	uxtb	r3, r3
 8001184:	3301      	adds	r3, #1
 8001186:	b2db      	uxtb	r3, r3
 8001188:	73fb      	strb	r3, [r7, #15]
 800118a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800118e:	2b07      	cmp	r3, #7
 8001190:	dde5      	ble.n	800115e <wizchip_init+0x22>
		#endif
		}
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8001192:	2300      	movs	r3, #0
 8001194:	73fb      	strb	r3, [r7, #15]
 8001196:	e015      	b.n	80011c4 <wizchip_init+0x88>
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
		#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 8001198:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800119c:	009b      	lsls	r3, r3, #2
 800119e:	3301      	adds	r3, #1
 80011a0:	00db      	lsls	r3, r3, #3
 80011a2:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 80011a6:	4618      	mov	r0, r3
 80011a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ac:	687a      	ldr	r2, [r7, #4]
 80011ae:	4413      	add	r3, r2
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	4619      	mov	r1, r3
 80011b4:	f7ff fbc6 	bl	8000944 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80011b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	3301      	adds	r3, #1
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	73fb      	strb	r3, [r7, #15]
 80011c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011c8:	2b07      	cmp	r3, #7
 80011ca:	dde5      	ble.n	8001198 <wizchip_init+0x5c>
		}

	#endif
   }

   if(rxsize)
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d03b      	beq.n	800124a <wizchip_init+0x10e>
   {
      tmp = 0;
 80011d2:	2300      	movs	r3, #0
 80011d4:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80011d6:	2300      	movs	r3, #0
 80011d8:	73fb      	strb	r3, [r7, #15]
 80011da:	e015      	b.n	8001208 <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 80011dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011e0:	683a      	ldr	r2, [r7, #0]
 80011e2:	4413      	add	r3, r2
 80011e4:	781a      	ldrb	r2, [r3, #0]
 80011e6:	7bbb      	ldrb	r3, [r7, #14]
 80011e8:	4413      	add	r3, r2
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	73bb      	strb	r3, [r7, #14]
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 80011ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80011f2:	2b10      	cmp	r3, #16
 80011f4:	dd02      	ble.n	80011fc <wizchip_init+0xc0>
 80011f6:	f04f 33ff 	mov.w	r3, #4294967295
 80011fa:	e027      	b.n	800124c <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80011fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001200:	b2db      	uxtb	r3, r3
 8001202:	3301      	adds	r3, #1
 8001204:	b2db      	uxtb	r3, r3
 8001206:	73fb      	strb	r3, [r7, #15]
 8001208:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800120c:	2b07      	cmp	r3, #7
 800120e:	dde5      	ble.n	80011dc <wizchip_init+0xa0>
		#endif
		}

		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8001210:	2300      	movs	r3, #0
 8001212:	73fb      	strb	r3, [r7, #15]
 8001214:	e015      	b.n	8001242 <wizchip_init+0x106>
		#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
		#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 8001216:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800121a:	009b      	lsls	r3, r3, #2
 800121c:	3301      	adds	r3, #1
 800121e:	00db      	lsls	r3, r3, #3
 8001220:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8001224:	4618      	mov	r0, r3
 8001226:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800122a:	683a      	ldr	r2, [r7, #0]
 800122c:	4413      	add	r3, r2
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	4619      	mov	r1, r3
 8001232:	f7ff fb87 	bl	8000944 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8001236:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800123a:	b2db      	uxtb	r3, r3
 800123c:	3301      	adds	r3, #1
 800123e:	b2db      	uxtb	r3, r3
 8001240:	73fb      	strb	r3, [r7, #15]
 8001242:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001246:	2b07      	cmp	r3, #7
 8001248:	dde5      	ble.n	8001216 <wizchip_init+0xda>
		#endif
		}
	#endif
   }
   return 0;
 800124a:	2300      	movs	r3, #0
}
 800124c:	4618      	mov	r0, r3
 800124e:	3710      	adds	r7, #16
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}

08001254 <wizchip_setnetinfo>:
}
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2206      	movs	r2, #6
 8001260:	4619      	mov	r1, r3
 8001262:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8001266:	f7ff fc1b 	bl	8000aa0 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	330e      	adds	r3, #14
 800126e:	2204      	movs	r2, #4
 8001270:	4619      	mov	r1, r3
 8001272:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001276:	f7ff fc13 	bl	8000aa0 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	330a      	adds	r3, #10
 800127e:	2204      	movs	r2, #4
 8001280:	4619      	mov	r1, r3
 8001282:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8001286:	f7ff fc0b 	bl	8000aa0 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	3306      	adds	r3, #6
 800128e:	2204      	movs	r2, #4
 8001290:	4619      	mov	r1, r3
 8001292:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8001296:	f7ff fc03 	bl	8000aa0 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	7c9a      	ldrb	r2, [r3, #18]
 800129e:	4b0b      	ldr	r3, [pc, #44]	; (80012cc <wizchip_setnetinfo+0x78>)
 80012a0:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	7cda      	ldrb	r2, [r3, #19]
 80012a6:	4b09      	ldr	r3, [pc, #36]	; (80012cc <wizchip_setnetinfo+0x78>)
 80012a8:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	7d1a      	ldrb	r2, [r3, #20]
 80012ae:	4b07      	ldr	r3, [pc, #28]	; (80012cc <wizchip_setnetinfo+0x78>)
 80012b0:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	7d5a      	ldrb	r2, [r3, #21]
 80012b6:	4b05      	ldr	r3, [pc, #20]	; (80012cc <wizchip_setnetinfo+0x78>)
 80012b8:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	7d9a      	ldrb	r2, [r3, #22]
 80012be:	4b04      	ldr	r3, [pc, #16]	; (80012d0 <wizchip_setnetinfo+0x7c>)
 80012c0:	701a      	strb	r2, [r3, #0]
}
 80012c2:	bf00      	nop
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	200000cc 	.word	0x200000cc
 80012d0:	200000d0 	.word	0x200000d0

080012d4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012d4:	480c      	ldr	r0, [pc, #48]	; (8001308 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80012d6:	490d      	ldr	r1, [pc, #52]	; (800130c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80012d8:	4a0d      	ldr	r2, [pc, #52]	; (8001310 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80012da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012dc:	e002      	b.n	80012e4 <LoopCopyDataInit>

080012de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012e2:	3304      	adds	r3, #4

080012e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012e8:	d3f9      	bcc.n	80012de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012ea:	4a0a      	ldr	r2, [pc, #40]	; (8001314 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012ec:	4c0a      	ldr	r4, [pc, #40]	; (8001318 <LoopFillZerobss+0x22>)
  movs r3, #0
 80012ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012f0:	e001      	b.n	80012f6 <LoopFillZerobss>

080012f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012f4:	3204      	adds	r2, #4

080012f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012f8:	d3fb      	bcc.n	80012f2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80012fa:	f7ff fad0 	bl	800089e <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012fe:	f001 fc69 	bl	8002bd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001302:	f7fe ff2b 	bl	800015c <main>
  bx lr
 8001306:	4770      	bx	lr
  ldr r0, =_sdata
 8001308:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800130c:	2000003c 	.word	0x2000003c
  ldr r2, =_sidata
 8001310:	08002c88 	.word	0x08002c88
  ldr r2, =_sbss
 8001314:	2000003c 	.word	0x2000003c
  ldr r4, =_ebss
 8001318:	200000d8 	.word	0x200000d8

0800131c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800131c:	e7fe      	b.n	800131c <ADC1_2_IRQHandler>
	...

08001320 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001324:	4b08      	ldr	r3, [pc, #32]	; (8001348 <HAL_Init+0x28>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a07      	ldr	r2, [pc, #28]	; (8001348 <HAL_Init+0x28>)
 800132a:	f043 0310 	orr.w	r3, r3, #16
 800132e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001330:	2003      	movs	r0, #3
 8001332:	f000 f92b 	bl	800158c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001336:	200f      	movs	r0, #15
 8001338:	f000 f808 	bl	800134c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800133c:	f7ff fa1c 	bl	8000778 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001340:	2300      	movs	r3, #0
}
 8001342:	4618      	mov	r0, r3
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	40022000 	.word	0x40022000

0800134c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001354:	4b12      	ldr	r3, [pc, #72]	; (80013a0 <HAL_InitTick+0x54>)
 8001356:	681a      	ldr	r2, [r3, #0]
 8001358:	4b12      	ldr	r3, [pc, #72]	; (80013a4 <HAL_InitTick+0x58>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	4619      	mov	r1, r3
 800135e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001362:	fbb3 f3f1 	udiv	r3, r3, r1
 8001366:	fbb2 f3f3 	udiv	r3, r2, r3
 800136a:	4618      	mov	r0, r3
 800136c:	f000 f935 	bl	80015da <HAL_SYSTICK_Config>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001376:	2301      	movs	r3, #1
 8001378:	e00e      	b.n	8001398 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2b0f      	cmp	r3, #15
 800137e:	d80a      	bhi.n	8001396 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001380:	2200      	movs	r2, #0
 8001382:	6879      	ldr	r1, [r7, #4]
 8001384:	f04f 30ff 	mov.w	r0, #4294967295
 8001388:	f000 f90b 	bl	80015a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800138c:	4a06      	ldr	r2, [pc, #24]	; (80013a8 <HAL_InitTick+0x5c>)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001392:	2300      	movs	r3, #0
 8001394:	e000      	b.n	8001398 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
}
 8001398:	4618      	mov	r0, r3
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	20000004 	.word	0x20000004
 80013a4:	20000038 	.word	0x20000038
 80013a8:	20000034 	.word	0x20000034

080013ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013b0:	4b05      	ldr	r3, [pc, #20]	; (80013c8 <HAL_IncTick+0x1c>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	461a      	mov	r2, r3
 80013b6:	4b05      	ldr	r3, [pc, #20]	; (80013cc <HAL_IncTick+0x20>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4413      	add	r3, r2
 80013bc:	4a03      	ldr	r2, [pc, #12]	; (80013cc <HAL_IncTick+0x20>)
 80013be:	6013      	str	r3, [r2, #0]
}
 80013c0:	bf00      	nop
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bc80      	pop	{r7}
 80013c6:	4770      	bx	lr
 80013c8:	20000038 	.word	0x20000038
 80013cc:	200000d4 	.word	0x200000d4

080013d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
  return uwTick;
 80013d4:	4b02      	ldr	r3, [pc, #8]	; (80013e0 <HAL_GetTick+0x10>)
 80013d6:	681b      	ldr	r3, [r3, #0]
}
 80013d8:	4618      	mov	r0, r3
 80013da:	46bd      	mov	sp, r7
 80013dc:	bc80      	pop	{r7}
 80013de:	4770      	bx	lr
 80013e0:	200000d4 	.word	0x200000d4

080013e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013ec:	f7ff fff0 	bl	80013d0 <HAL_GetTick>
 80013f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013fc:	d005      	beq.n	800140a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013fe:	4b0a      	ldr	r3, [pc, #40]	; (8001428 <HAL_Delay+0x44>)
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	461a      	mov	r2, r3
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	4413      	add	r3, r2
 8001408:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800140a:	bf00      	nop
 800140c:	f7ff ffe0 	bl	80013d0 <HAL_GetTick>
 8001410:	4602      	mov	r2, r0
 8001412:	68bb      	ldr	r3, [r7, #8]
 8001414:	1ad3      	subs	r3, r2, r3
 8001416:	68fa      	ldr	r2, [r7, #12]
 8001418:	429a      	cmp	r2, r3
 800141a:	d8f7      	bhi.n	800140c <HAL_Delay+0x28>
  {
  }
}
 800141c:	bf00      	nop
 800141e:	bf00      	nop
 8001420:	3710      	adds	r7, #16
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	20000038 	.word	0x20000038

0800142c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800142c:	b480      	push	{r7}
 800142e:	b085      	sub	sp, #20
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	f003 0307 	and.w	r3, r3, #7
 800143a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800143c:	4b0c      	ldr	r3, [pc, #48]	; (8001470 <__NVIC_SetPriorityGrouping+0x44>)
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001442:	68ba      	ldr	r2, [r7, #8]
 8001444:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001448:	4013      	ands	r3, r2
 800144a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001454:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001458:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800145c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800145e:	4a04      	ldr	r2, [pc, #16]	; (8001470 <__NVIC_SetPriorityGrouping+0x44>)
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	60d3      	str	r3, [r2, #12]
}
 8001464:	bf00      	nop
 8001466:	3714      	adds	r7, #20
 8001468:	46bd      	mov	sp, r7
 800146a:	bc80      	pop	{r7}
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	e000ed00 	.word	0xe000ed00

08001474 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001478:	4b04      	ldr	r3, [pc, #16]	; (800148c <__NVIC_GetPriorityGrouping+0x18>)
 800147a:	68db      	ldr	r3, [r3, #12]
 800147c:	0a1b      	lsrs	r3, r3, #8
 800147e:	f003 0307 	and.w	r3, r3, #7
}
 8001482:	4618      	mov	r0, r3
 8001484:	46bd      	mov	sp, r7
 8001486:	bc80      	pop	{r7}
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	e000ed00 	.word	0xe000ed00

08001490 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	4603      	mov	r3, r0
 8001498:	6039      	str	r1, [r7, #0]
 800149a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800149c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	db0a      	blt.n	80014ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	b2da      	uxtb	r2, r3
 80014a8:	490c      	ldr	r1, [pc, #48]	; (80014dc <__NVIC_SetPriority+0x4c>)
 80014aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ae:	0112      	lsls	r2, r2, #4
 80014b0:	b2d2      	uxtb	r2, r2
 80014b2:	440b      	add	r3, r1
 80014b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014b8:	e00a      	b.n	80014d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	b2da      	uxtb	r2, r3
 80014be:	4908      	ldr	r1, [pc, #32]	; (80014e0 <__NVIC_SetPriority+0x50>)
 80014c0:	79fb      	ldrb	r3, [r7, #7]
 80014c2:	f003 030f 	and.w	r3, r3, #15
 80014c6:	3b04      	subs	r3, #4
 80014c8:	0112      	lsls	r2, r2, #4
 80014ca:	b2d2      	uxtb	r2, r2
 80014cc:	440b      	add	r3, r1
 80014ce:	761a      	strb	r2, [r3, #24]
}
 80014d0:	bf00      	nop
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bc80      	pop	{r7}
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	e000e100 	.word	0xe000e100
 80014e0:	e000ed00 	.word	0xe000ed00

080014e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b089      	sub	sp, #36	; 0x24
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	60f8      	str	r0, [r7, #12]
 80014ec:	60b9      	str	r1, [r7, #8]
 80014ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	f003 0307 	and.w	r3, r3, #7
 80014f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014f8:	69fb      	ldr	r3, [r7, #28]
 80014fa:	f1c3 0307 	rsb	r3, r3, #7
 80014fe:	2b04      	cmp	r3, #4
 8001500:	bf28      	it	cs
 8001502:	2304      	movcs	r3, #4
 8001504:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	3304      	adds	r3, #4
 800150a:	2b06      	cmp	r3, #6
 800150c:	d902      	bls.n	8001514 <NVIC_EncodePriority+0x30>
 800150e:	69fb      	ldr	r3, [r7, #28]
 8001510:	3b03      	subs	r3, #3
 8001512:	e000      	b.n	8001516 <NVIC_EncodePriority+0x32>
 8001514:	2300      	movs	r3, #0
 8001516:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001518:	f04f 32ff 	mov.w	r2, #4294967295
 800151c:	69bb      	ldr	r3, [r7, #24]
 800151e:	fa02 f303 	lsl.w	r3, r2, r3
 8001522:	43da      	mvns	r2, r3
 8001524:	68bb      	ldr	r3, [r7, #8]
 8001526:	401a      	ands	r2, r3
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800152c:	f04f 31ff 	mov.w	r1, #4294967295
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	fa01 f303 	lsl.w	r3, r1, r3
 8001536:	43d9      	mvns	r1, r3
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800153c:	4313      	orrs	r3, r2
         );
}
 800153e:	4618      	mov	r0, r3
 8001540:	3724      	adds	r7, #36	; 0x24
 8001542:	46bd      	mov	sp, r7
 8001544:	bc80      	pop	{r7}
 8001546:	4770      	bx	lr

08001548 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	3b01      	subs	r3, #1
 8001554:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001558:	d301      	bcc.n	800155e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800155a:	2301      	movs	r3, #1
 800155c:	e00f      	b.n	800157e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800155e:	4a0a      	ldr	r2, [pc, #40]	; (8001588 <SysTick_Config+0x40>)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	3b01      	subs	r3, #1
 8001564:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001566:	210f      	movs	r1, #15
 8001568:	f04f 30ff 	mov.w	r0, #4294967295
 800156c:	f7ff ff90 	bl	8001490 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001570:	4b05      	ldr	r3, [pc, #20]	; (8001588 <SysTick_Config+0x40>)
 8001572:	2200      	movs	r2, #0
 8001574:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001576:	4b04      	ldr	r3, [pc, #16]	; (8001588 <SysTick_Config+0x40>)
 8001578:	2207      	movs	r2, #7
 800157a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800157c:	2300      	movs	r3, #0
}
 800157e:	4618      	mov	r0, r3
 8001580:	3708      	adds	r7, #8
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	e000e010 	.word	0xe000e010

0800158c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001594:	6878      	ldr	r0, [r7, #4]
 8001596:	f7ff ff49 	bl	800142c <__NVIC_SetPriorityGrouping>
}
 800159a:	bf00      	nop
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}

080015a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b086      	sub	sp, #24
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	4603      	mov	r3, r0
 80015aa:	60b9      	str	r1, [r7, #8]
 80015ac:	607a      	str	r2, [r7, #4]
 80015ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015b0:	2300      	movs	r3, #0
 80015b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015b4:	f7ff ff5e 	bl	8001474 <__NVIC_GetPriorityGrouping>
 80015b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015ba:	687a      	ldr	r2, [r7, #4]
 80015bc:	68b9      	ldr	r1, [r7, #8]
 80015be:	6978      	ldr	r0, [r7, #20]
 80015c0:	f7ff ff90 	bl	80014e4 <NVIC_EncodePriority>
 80015c4:	4602      	mov	r2, r0
 80015c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015ca:	4611      	mov	r1, r2
 80015cc:	4618      	mov	r0, r3
 80015ce:	f7ff ff5f 	bl	8001490 <__NVIC_SetPriority>
}
 80015d2:	bf00      	nop
 80015d4:	3718      	adds	r7, #24
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}

080015da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015da:	b580      	push	{r7, lr}
 80015dc:	b082      	sub	sp, #8
 80015de:	af00      	add	r7, sp, #0
 80015e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015e2:	6878      	ldr	r0, [r7, #4]
 80015e4:	f7ff ffb0 	bl	8001548 <SysTick_Config>
 80015e8:	4603      	mov	r3, r0
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3708      	adds	r7, #8
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
	...

080015f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b08b      	sub	sp, #44	; 0x2c
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
 80015fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015fe:	2300      	movs	r3, #0
 8001600:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001602:	2300      	movs	r3, #0
 8001604:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001606:	e169      	b.n	80018dc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001608:	2201      	movs	r2, #1
 800160a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800160c:	fa02 f303 	lsl.w	r3, r2, r3
 8001610:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	69fa      	ldr	r2, [r7, #28]
 8001618:	4013      	ands	r3, r2
 800161a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800161c:	69ba      	ldr	r2, [r7, #24]
 800161e:	69fb      	ldr	r3, [r7, #28]
 8001620:	429a      	cmp	r2, r3
 8001622:	f040 8158 	bne.w	80018d6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	4a9a      	ldr	r2, [pc, #616]	; (8001894 <HAL_GPIO_Init+0x2a0>)
 800162c:	4293      	cmp	r3, r2
 800162e:	d05e      	beq.n	80016ee <HAL_GPIO_Init+0xfa>
 8001630:	4a98      	ldr	r2, [pc, #608]	; (8001894 <HAL_GPIO_Init+0x2a0>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d875      	bhi.n	8001722 <HAL_GPIO_Init+0x12e>
 8001636:	4a98      	ldr	r2, [pc, #608]	; (8001898 <HAL_GPIO_Init+0x2a4>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d058      	beq.n	80016ee <HAL_GPIO_Init+0xfa>
 800163c:	4a96      	ldr	r2, [pc, #600]	; (8001898 <HAL_GPIO_Init+0x2a4>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d86f      	bhi.n	8001722 <HAL_GPIO_Init+0x12e>
 8001642:	4a96      	ldr	r2, [pc, #600]	; (800189c <HAL_GPIO_Init+0x2a8>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d052      	beq.n	80016ee <HAL_GPIO_Init+0xfa>
 8001648:	4a94      	ldr	r2, [pc, #592]	; (800189c <HAL_GPIO_Init+0x2a8>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d869      	bhi.n	8001722 <HAL_GPIO_Init+0x12e>
 800164e:	4a94      	ldr	r2, [pc, #592]	; (80018a0 <HAL_GPIO_Init+0x2ac>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d04c      	beq.n	80016ee <HAL_GPIO_Init+0xfa>
 8001654:	4a92      	ldr	r2, [pc, #584]	; (80018a0 <HAL_GPIO_Init+0x2ac>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d863      	bhi.n	8001722 <HAL_GPIO_Init+0x12e>
 800165a:	4a92      	ldr	r2, [pc, #584]	; (80018a4 <HAL_GPIO_Init+0x2b0>)
 800165c:	4293      	cmp	r3, r2
 800165e:	d046      	beq.n	80016ee <HAL_GPIO_Init+0xfa>
 8001660:	4a90      	ldr	r2, [pc, #576]	; (80018a4 <HAL_GPIO_Init+0x2b0>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d85d      	bhi.n	8001722 <HAL_GPIO_Init+0x12e>
 8001666:	2b12      	cmp	r3, #18
 8001668:	d82a      	bhi.n	80016c0 <HAL_GPIO_Init+0xcc>
 800166a:	2b12      	cmp	r3, #18
 800166c:	d859      	bhi.n	8001722 <HAL_GPIO_Init+0x12e>
 800166e:	a201      	add	r2, pc, #4	; (adr r2, 8001674 <HAL_GPIO_Init+0x80>)
 8001670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001674:	080016ef 	.word	0x080016ef
 8001678:	080016c9 	.word	0x080016c9
 800167c:	080016db 	.word	0x080016db
 8001680:	0800171d 	.word	0x0800171d
 8001684:	08001723 	.word	0x08001723
 8001688:	08001723 	.word	0x08001723
 800168c:	08001723 	.word	0x08001723
 8001690:	08001723 	.word	0x08001723
 8001694:	08001723 	.word	0x08001723
 8001698:	08001723 	.word	0x08001723
 800169c:	08001723 	.word	0x08001723
 80016a0:	08001723 	.word	0x08001723
 80016a4:	08001723 	.word	0x08001723
 80016a8:	08001723 	.word	0x08001723
 80016ac:	08001723 	.word	0x08001723
 80016b0:	08001723 	.word	0x08001723
 80016b4:	08001723 	.word	0x08001723
 80016b8:	080016d1 	.word	0x080016d1
 80016bc:	080016e5 	.word	0x080016e5
 80016c0:	4a79      	ldr	r2, [pc, #484]	; (80018a8 <HAL_GPIO_Init+0x2b4>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d013      	beq.n	80016ee <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80016c6:	e02c      	b.n	8001722 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	623b      	str	r3, [r7, #32]
          break;
 80016ce:	e029      	b.n	8001724 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	3304      	adds	r3, #4
 80016d6:	623b      	str	r3, [r7, #32]
          break;
 80016d8:	e024      	b.n	8001724 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	68db      	ldr	r3, [r3, #12]
 80016de:	3308      	adds	r3, #8
 80016e0:	623b      	str	r3, [r7, #32]
          break;
 80016e2:	e01f      	b.n	8001724 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	68db      	ldr	r3, [r3, #12]
 80016e8:	330c      	adds	r3, #12
 80016ea:	623b      	str	r3, [r7, #32]
          break;
 80016ec:	e01a      	b.n	8001724 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	689b      	ldr	r3, [r3, #8]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d102      	bne.n	80016fc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80016f6:	2304      	movs	r3, #4
 80016f8:	623b      	str	r3, [r7, #32]
          break;
 80016fa:	e013      	b.n	8001724 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	689b      	ldr	r3, [r3, #8]
 8001700:	2b01      	cmp	r3, #1
 8001702:	d105      	bne.n	8001710 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001704:	2308      	movs	r3, #8
 8001706:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	69fa      	ldr	r2, [r7, #28]
 800170c:	611a      	str	r2, [r3, #16]
          break;
 800170e:	e009      	b.n	8001724 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001710:	2308      	movs	r3, #8
 8001712:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	69fa      	ldr	r2, [r7, #28]
 8001718:	615a      	str	r2, [r3, #20]
          break;
 800171a:	e003      	b.n	8001724 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800171c:	2300      	movs	r3, #0
 800171e:	623b      	str	r3, [r7, #32]
          break;
 8001720:	e000      	b.n	8001724 <HAL_GPIO_Init+0x130>
          break;
 8001722:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001724:	69bb      	ldr	r3, [r7, #24]
 8001726:	2bff      	cmp	r3, #255	; 0xff
 8001728:	d801      	bhi.n	800172e <HAL_GPIO_Init+0x13a>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	e001      	b.n	8001732 <HAL_GPIO_Init+0x13e>
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	3304      	adds	r3, #4
 8001732:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001734:	69bb      	ldr	r3, [r7, #24]
 8001736:	2bff      	cmp	r3, #255	; 0xff
 8001738:	d802      	bhi.n	8001740 <HAL_GPIO_Init+0x14c>
 800173a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	e002      	b.n	8001746 <HAL_GPIO_Init+0x152>
 8001740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001742:	3b08      	subs	r3, #8
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	210f      	movs	r1, #15
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	fa01 f303 	lsl.w	r3, r1, r3
 8001754:	43db      	mvns	r3, r3
 8001756:	401a      	ands	r2, r3
 8001758:	6a39      	ldr	r1, [r7, #32]
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	fa01 f303 	lsl.w	r3, r1, r3
 8001760:	431a      	orrs	r2, r3
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800176e:	2b00      	cmp	r3, #0
 8001770:	f000 80b1 	beq.w	80018d6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001774:	4b4d      	ldr	r3, [pc, #308]	; (80018ac <HAL_GPIO_Init+0x2b8>)
 8001776:	699b      	ldr	r3, [r3, #24]
 8001778:	4a4c      	ldr	r2, [pc, #304]	; (80018ac <HAL_GPIO_Init+0x2b8>)
 800177a:	f043 0301 	orr.w	r3, r3, #1
 800177e:	6193      	str	r3, [r2, #24]
 8001780:	4b4a      	ldr	r3, [pc, #296]	; (80018ac <HAL_GPIO_Init+0x2b8>)
 8001782:	699b      	ldr	r3, [r3, #24]
 8001784:	f003 0301 	and.w	r3, r3, #1
 8001788:	60bb      	str	r3, [r7, #8]
 800178a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800178c:	4a48      	ldr	r2, [pc, #288]	; (80018b0 <HAL_GPIO_Init+0x2bc>)
 800178e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001790:	089b      	lsrs	r3, r3, #2
 8001792:	3302      	adds	r3, #2
 8001794:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001798:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800179a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800179c:	f003 0303 	and.w	r3, r3, #3
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	220f      	movs	r2, #15
 80017a4:	fa02 f303 	lsl.w	r3, r2, r3
 80017a8:	43db      	mvns	r3, r3
 80017aa:	68fa      	ldr	r2, [r7, #12]
 80017ac:	4013      	ands	r3, r2
 80017ae:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	4a40      	ldr	r2, [pc, #256]	; (80018b4 <HAL_GPIO_Init+0x2c0>)
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d013      	beq.n	80017e0 <HAL_GPIO_Init+0x1ec>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4a3f      	ldr	r2, [pc, #252]	; (80018b8 <HAL_GPIO_Init+0x2c4>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d00d      	beq.n	80017dc <HAL_GPIO_Init+0x1e8>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	4a3e      	ldr	r2, [pc, #248]	; (80018bc <HAL_GPIO_Init+0x2c8>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d007      	beq.n	80017d8 <HAL_GPIO_Init+0x1e4>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	4a3d      	ldr	r2, [pc, #244]	; (80018c0 <HAL_GPIO_Init+0x2cc>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d101      	bne.n	80017d4 <HAL_GPIO_Init+0x1e0>
 80017d0:	2303      	movs	r3, #3
 80017d2:	e006      	b.n	80017e2 <HAL_GPIO_Init+0x1ee>
 80017d4:	2304      	movs	r3, #4
 80017d6:	e004      	b.n	80017e2 <HAL_GPIO_Init+0x1ee>
 80017d8:	2302      	movs	r3, #2
 80017da:	e002      	b.n	80017e2 <HAL_GPIO_Init+0x1ee>
 80017dc:	2301      	movs	r3, #1
 80017de:	e000      	b.n	80017e2 <HAL_GPIO_Init+0x1ee>
 80017e0:	2300      	movs	r3, #0
 80017e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017e4:	f002 0203 	and.w	r2, r2, #3
 80017e8:	0092      	lsls	r2, r2, #2
 80017ea:	4093      	lsls	r3, r2
 80017ec:	68fa      	ldr	r2, [r7, #12]
 80017ee:	4313      	orrs	r3, r2
 80017f0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80017f2:	492f      	ldr	r1, [pc, #188]	; (80018b0 <HAL_GPIO_Init+0x2bc>)
 80017f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017f6:	089b      	lsrs	r3, r3, #2
 80017f8:	3302      	adds	r3, #2
 80017fa:	68fa      	ldr	r2, [r7, #12]
 80017fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001808:	2b00      	cmp	r3, #0
 800180a:	d006      	beq.n	800181a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800180c:	4b2d      	ldr	r3, [pc, #180]	; (80018c4 <HAL_GPIO_Init+0x2d0>)
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	492c      	ldr	r1, [pc, #176]	; (80018c4 <HAL_GPIO_Init+0x2d0>)
 8001812:	69bb      	ldr	r3, [r7, #24]
 8001814:	4313      	orrs	r3, r2
 8001816:	600b      	str	r3, [r1, #0]
 8001818:	e006      	b.n	8001828 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800181a:	4b2a      	ldr	r3, [pc, #168]	; (80018c4 <HAL_GPIO_Init+0x2d0>)
 800181c:	681a      	ldr	r2, [r3, #0]
 800181e:	69bb      	ldr	r3, [r7, #24]
 8001820:	43db      	mvns	r3, r3
 8001822:	4928      	ldr	r1, [pc, #160]	; (80018c4 <HAL_GPIO_Init+0x2d0>)
 8001824:	4013      	ands	r3, r2
 8001826:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001830:	2b00      	cmp	r3, #0
 8001832:	d006      	beq.n	8001842 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001834:	4b23      	ldr	r3, [pc, #140]	; (80018c4 <HAL_GPIO_Init+0x2d0>)
 8001836:	685a      	ldr	r2, [r3, #4]
 8001838:	4922      	ldr	r1, [pc, #136]	; (80018c4 <HAL_GPIO_Init+0x2d0>)
 800183a:	69bb      	ldr	r3, [r7, #24]
 800183c:	4313      	orrs	r3, r2
 800183e:	604b      	str	r3, [r1, #4]
 8001840:	e006      	b.n	8001850 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001842:	4b20      	ldr	r3, [pc, #128]	; (80018c4 <HAL_GPIO_Init+0x2d0>)
 8001844:	685a      	ldr	r2, [r3, #4]
 8001846:	69bb      	ldr	r3, [r7, #24]
 8001848:	43db      	mvns	r3, r3
 800184a:	491e      	ldr	r1, [pc, #120]	; (80018c4 <HAL_GPIO_Init+0x2d0>)
 800184c:	4013      	ands	r3, r2
 800184e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001858:	2b00      	cmp	r3, #0
 800185a:	d006      	beq.n	800186a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800185c:	4b19      	ldr	r3, [pc, #100]	; (80018c4 <HAL_GPIO_Init+0x2d0>)
 800185e:	689a      	ldr	r2, [r3, #8]
 8001860:	4918      	ldr	r1, [pc, #96]	; (80018c4 <HAL_GPIO_Init+0x2d0>)
 8001862:	69bb      	ldr	r3, [r7, #24]
 8001864:	4313      	orrs	r3, r2
 8001866:	608b      	str	r3, [r1, #8]
 8001868:	e006      	b.n	8001878 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800186a:	4b16      	ldr	r3, [pc, #88]	; (80018c4 <HAL_GPIO_Init+0x2d0>)
 800186c:	689a      	ldr	r2, [r3, #8]
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	43db      	mvns	r3, r3
 8001872:	4914      	ldr	r1, [pc, #80]	; (80018c4 <HAL_GPIO_Init+0x2d0>)
 8001874:	4013      	ands	r3, r2
 8001876:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001880:	2b00      	cmp	r3, #0
 8001882:	d021      	beq.n	80018c8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001884:	4b0f      	ldr	r3, [pc, #60]	; (80018c4 <HAL_GPIO_Init+0x2d0>)
 8001886:	68da      	ldr	r2, [r3, #12]
 8001888:	490e      	ldr	r1, [pc, #56]	; (80018c4 <HAL_GPIO_Init+0x2d0>)
 800188a:	69bb      	ldr	r3, [r7, #24]
 800188c:	4313      	orrs	r3, r2
 800188e:	60cb      	str	r3, [r1, #12]
 8001890:	e021      	b.n	80018d6 <HAL_GPIO_Init+0x2e2>
 8001892:	bf00      	nop
 8001894:	10320000 	.word	0x10320000
 8001898:	10310000 	.word	0x10310000
 800189c:	10220000 	.word	0x10220000
 80018a0:	10210000 	.word	0x10210000
 80018a4:	10120000 	.word	0x10120000
 80018a8:	10110000 	.word	0x10110000
 80018ac:	40021000 	.word	0x40021000
 80018b0:	40010000 	.word	0x40010000
 80018b4:	40010800 	.word	0x40010800
 80018b8:	40010c00 	.word	0x40010c00
 80018bc:	40011000 	.word	0x40011000
 80018c0:	40011400 	.word	0x40011400
 80018c4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80018c8:	4b0b      	ldr	r3, [pc, #44]	; (80018f8 <HAL_GPIO_Init+0x304>)
 80018ca:	68da      	ldr	r2, [r3, #12]
 80018cc:	69bb      	ldr	r3, [r7, #24]
 80018ce:	43db      	mvns	r3, r3
 80018d0:	4909      	ldr	r1, [pc, #36]	; (80018f8 <HAL_GPIO_Init+0x304>)
 80018d2:	4013      	ands	r3, r2
 80018d4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80018d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d8:	3301      	adds	r3, #1
 80018da:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e2:	fa22 f303 	lsr.w	r3, r2, r3
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	f47f ae8e 	bne.w	8001608 <HAL_GPIO_Init+0x14>
  }
}
 80018ec:	bf00      	nop
 80018ee:	bf00      	nop
 80018f0:	372c      	adds	r7, #44	; 0x2c
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bc80      	pop	{r7}
 80018f6:	4770      	bx	lr
 80018f8:	40010400 	.word	0x40010400

080018fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
 8001904:	460b      	mov	r3, r1
 8001906:	807b      	strh	r3, [r7, #2]
 8001908:	4613      	mov	r3, r2
 800190a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800190c:	787b      	ldrb	r3, [r7, #1]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d003      	beq.n	800191a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001912:	887a      	ldrh	r2, [r7, #2]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001918:	e003      	b.n	8001922 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800191a:	887b      	ldrh	r3, [r7, #2]
 800191c:	041a      	lsls	r2, r3, #16
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	611a      	str	r2, [r3, #16]
}
 8001922:	bf00      	nop
 8001924:	370c      	adds	r7, #12
 8001926:	46bd      	mov	sp, r7
 8001928:	bc80      	pop	{r7}
 800192a:	4770      	bx	lr

0800192c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b086      	sub	sp, #24
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d101      	bne.n	800193e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	e272      	b.n	8001e24 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 0301 	and.w	r3, r3, #1
 8001946:	2b00      	cmp	r3, #0
 8001948:	f000 8087 	beq.w	8001a5a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800194c:	4b92      	ldr	r3, [pc, #584]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	f003 030c 	and.w	r3, r3, #12
 8001954:	2b04      	cmp	r3, #4
 8001956:	d00c      	beq.n	8001972 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001958:	4b8f      	ldr	r3, [pc, #572]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	f003 030c 	and.w	r3, r3, #12
 8001960:	2b08      	cmp	r3, #8
 8001962:	d112      	bne.n	800198a <HAL_RCC_OscConfig+0x5e>
 8001964:	4b8c      	ldr	r3, [pc, #560]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800196c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001970:	d10b      	bne.n	800198a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001972:	4b89      	ldr	r3, [pc, #548]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800197a:	2b00      	cmp	r3, #0
 800197c:	d06c      	beq.n	8001a58 <HAL_RCC_OscConfig+0x12c>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d168      	bne.n	8001a58 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001986:	2301      	movs	r3, #1
 8001988:	e24c      	b.n	8001e24 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001992:	d106      	bne.n	80019a2 <HAL_RCC_OscConfig+0x76>
 8001994:	4b80      	ldr	r3, [pc, #512]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a7f      	ldr	r2, [pc, #508]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 800199a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800199e:	6013      	str	r3, [r2, #0]
 80019a0:	e02e      	b.n	8001a00 <HAL_RCC_OscConfig+0xd4>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d10c      	bne.n	80019c4 <HAL_RCC_OscConfig+0x98>
 80019aa:	4b7b      	ldr	r3, [pc, #492]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a7a      	ldr	r2, [pc, #488]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 80019b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019b4:	6013      	str	r3, [r2, #0]
 80019b6:	4b78      	ldr	r3, [pc, #480]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a77      	ldr	r2, [pc, #476]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 80019bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019c0:	6013      	str	r3, [r2, #0]
 80019c2:	e01d      	b.n	8001a00 <HAL_RCC_OscConfig+0xd4>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019cc:	d10c      	bne.n	80019e8 <HAL_RCC_OscConfig+0xbc>
 80019ce:	4b72      	ldr	r3, [pc, #456]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4a71      	ldr	r2, [pc, #452]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 80019d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019d8:	6013      	str	r3, [r2, #0]
 80019da:	4b6f      	ldr	r3, [pc, #444]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a6e      	ldr	r2, [pc, #440]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 80019e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019e4:	6013      	str	r3, [r2, #0]
 80019e6:	e00b      	b.n	8001a00 <HAL_RCC_OscConfig+0xd4>
 80019e8:	4b6b      	ldr	r3, [pc, #428]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a6a      	ldr	r2, [pc, #424]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 80019ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019f2:	6013      	str	r3, [r2, #0]
 80019f4:	4b68      	ldr	r3, [pc, #416]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a67      	ldr	r2, [pc, #412]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 80019fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019fe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d013      	beq.n	8001a30 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a08:	f7ff fce2 	bl	80013d0 <HAL_GetTick>
 8001a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a0e:	e008      	b.n	8001a22 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a10:	f7ff fcde 	bl	80013d0 <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	2b64      	cmp	r3, #100	; 0x64
 8001a1c:	d901      	bls.n	8001a22 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e200      	b.n	8001e24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a22:	4b5d      	ldr	r3, [pc, #372]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d0f0      	beq.n	8001a10 <HAL_RCC_OscConfig+0xe4>
 8001a2e:	e014      	b.n	8001a5a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a30:	f7ff fcce 	bl	80013d0 <HAL_GetTick>
 8001a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a36:	e008      	b.n	8001a4a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a38:	f7ff fcca 	bl	80013d0 <HAL_GetTick>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	1ad3      	subs	r3, r2, r3
 8001a42:	2b64      	cmp	r3, #100	; 0x64
 8001a44:	d901      	bls.n	8001a4a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001a46:	2303      	movs	r3, #3
 8001a48:	e1ec      	b.n	8001e24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a4a:	4b53      	ldr	r3, [pc, #332]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d1f0      	bne.n	8001a38 <HAL_RCC_OscConfig+0x10c>
 8001a56:	e000      	b.n	8001a5a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f003 0302 	and.w	r3, r3, #2
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d063      	beq.n	8001b2e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a66:	4b4c      	ldr	r3, [pc, #304]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	f003 030c 	and.w	r3, r3, #12
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d00b      	beq.n	8001a8a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a72:	4b49      	ldr	r3, [pc, #292]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	f003 030c 	and.w	r3, r3, #12
 8001a7a:	2b08      	cmp	r3, #8
 8001a7c:	d11c      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x18c>
 8001a7e:	4b46      	ldr	r3, [pc, #280]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d116      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a8a:	4b43      	ldr	r3, [pc, #268]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f003 0302 	and.w	r3, r3, #2
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d005      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x176>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	691b      	ldr	r3, [r3, #16]
 8001a9a:	2b01      	cmp	r3, #1
 8001a9c:	d001      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e1c0      	b.n	8001e24 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001aa2:	4b3d      	ldr	r3, [pc, #244]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	695b      	ldr	r3, [r3, #20]
 8001aae:	00db      	lsls	r3, r3, #3
 8001ab0:	4939      	ldr	r1, [pc, #228]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ab6:	e03a      	b.n	8001b2e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	691b      	ldr	r3, [r3, #16]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d020      	beq.n	8001b02 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ac0:	4b36      	ldr	r3, [pc, #216]	; (8001b9c <HAL_RCC_OscConfig+0x270>)
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac6:	f7ff fc83 	bl	80013d0 <HAL_GetTick>
 8001aca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001acc:	e008      	b.n	8001ae0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ace:	f7ff fc7f 	bl	80013d0 <HAL_GetTick>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	693b      	ldr	r3, [r7, #16]
 8001ad6:	1ad3      	subs	r3, r2, r3
 8001ad8:	2b02      	cmp	r3, #2
 8001ada:	d901      	bls.n	8001ae0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001adc:	2303      	movs	r3, #3
 8001ade:	e1a1      	b.n	8001e24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ae0:	4b2d      	ldr	r3, [pc, #180]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f003 0302 	and.w	r3, r3, #2
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d0f0      	beq.n	8001ace <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001aec:	4b2a      	ldr	r3, [pc, #168]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	695b      	ldr	r3, [r3, #20]
 8001af8:	00db      	lsls	r3, r3, #3
 8001afa:	4927      	ldr	r1, [pc, #156]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 8001afc:	4313      	orrs	r3, r2
 8001afe:	600b      	str	r3, [r1, #0]
 8001b00:	e015      	b.n	8001b2e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b02:	4b26      	ldr	r3, [pc, #152]	; (8001b9c <HAL_RCC_OscConfig+0x270>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b08:	f7ff fc62 	bl	80013d0 <HAL_GetTick>
 8001b0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b0e:	e008      	b.n	8001b22 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b10:	f7ff fc5e 	bl	80013d0 <HAL_GetTick>
 8001b14:	4602      	mov	r2, r0
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	2b02      	cmp	r3, #2
 8001b1c:	d901      	bls.n	8001b22 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001b1e:	2303      	movs	r3, #3
 8001b20:	e180      	b.n	8001e24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b22:	4b1d      	ldr	r3, [pc, #116]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f003 0302 	and.w	r3, r3, #2
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d1f0      	bne.n	8001b10 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f003 0308 	and.w	r3, r3, #8
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d03a      	beq.n	8001bb0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	699b      	ldr	r3, [r3, #24]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d019      	beq.n	8001b76 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b42:	4b17      	ldr	r3, [pc, #92]	; (8001ba0 <HAL_RCC_OscConfig+0x274>)
 8001b44:	2201      	movs	r2, #1
 8001b46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b48:	f7ff fc42 	bl	80013d0 <HAL_GetTick>
 8001b4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b4e:	e008      	b.n	8001b62 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b50:	f7ff fc3e 	bl	80013d0 <HAL_GetTick>
 8001b54:	4602      	mov	r2, r0
 8001b56:	693b      	ldr	r3, [r7, #16]
 8001b58:	1ad3      	subs	r3, r2, r3
 8001b5a:	2b02      	cmp	r3, #2
 8001b5c:	d901      	bls.n	8001b62 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	e160      	b.n	8001e24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b62:	4b0d      	ldr	r3, [pc, #52]	; (8001b98 <HAL_RCC_OscConfig+0x26c>)
 8001b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b66:	f003 0302 	and.w	r3, r3, #2
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d0f0      	beq.n	8001b50 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b6e:	2001      	movs	r0, #1
 8001b70:	f000 faa6 	bl	80020c0 <RCC_Delay>
 8001b74:	e01c      	b.n	8001bb0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b76:	4b0a      	ldr	r3, [pc, #40]	; (8001ba0 <HAL_RCC_OscConfig+0x274>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b7c:	f7ff fc28 	bl	80013d0 <HAL_GetTick>
 8001b80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b82:	e00f      	b.n	8001ba4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b84:	f7ff fc24 	bl	80013d0 <HAL_GetTick>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	1ad3      	subs	r3, r2, r3
 8001b8e:	2b02      	cmp	r3, #2
 8001b90:	d908      	bls.n	8001ba4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001b92:	2303      	movs	r3, #3
 8001b94:	e146      	b.n	8001e24 <HAL_RCC_OscConfig+0x4f8>
 8001b96:	bf00      	nop
 8001b98:	40021000 	.word	0x40021000
 8001b9c:	42420000 	.word	0x42420000
 8001ba0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ba4:	4b92      	ldr	r3, [pc, #584]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba8:	f003 0302 	and.w	r3, r3, #2
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d1e9      	bne.n	8001b84 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f003 0304 	and.w	r3, r3, #4
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	f000 80a6 	beq.w	8001d0a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bc2:	4b8b      	ldr	r3, [pc, #556]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001bc4:	69db      	ldr	r3, [r3, #28]
 8001bc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d10d      	bne.n	8001bea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bce:	4b88      	ldr	r3, [pc, #544]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001bd0:	69db      	ldr	r3, [r3, #28]
 8001bd2:	4a87      	ldr	r2, [pc, #540]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001bd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bd8:	61d3      	str	r3, [r2, #28]
 8001bda:	4b85      	ldr	r3, [pc, #532]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001bdc:	69db      	ldr	r3, [r3, #28]
 8001bde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001be2:	60bb      	str	r3, [r7, #8]
 8001be4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001be6:	2301      	movs	r3, #1
 8001be8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bea:	4b82      	ldr	r3, [pc, #520]	; (8001df4 <HAL_RCC_OscConfig+0x4c8>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d118      	bne.n	8001c28 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bf6:	4b7f      	ldr	r3, [pc, #508]	; (8001df4 <HAL_RCC_OscConfig+0x4c8>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a7e      	ldr	r2, [pc, #504]	; (8001df4 <HAL_RCC_OscConfig+0x4c8>)
 8001bfc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c02:	f7ff fbe5 	bl	80013d0 <HAL_GetTick>
 8001c06:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c08:	e008      	b.n	8001c1c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c0a:	f7ff fbe1 	bl	80013d0 <HAL_GetTick>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	2b64      	cmp	r3, #100	; 0x64
 8001c16:	d901      	bls.n	8001c1c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	e103      	b.n	8001e24 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c1c:	4b75      	ldr	r3, [pc, #468]	; (8001df4 <HAL_RCC_OscConfig+0x4c8>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d0f0      	beq.n	8001c0a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d106      	bne.n	8001c3e <HAL_RCC_OscConfig+0x312>
 8001c30:	4b6f      	ldr	r3, [pc, #444]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001c32:	6a1b      	ldr	r3, [r3, #32]
 8001c34:	4a6e      	ldr	r2, [pc, #440]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001c36:	f043 0301 	orr.w	r3, r3, #1
 8001c3a:	6213      	str	r3, [r2, #32]
 8001c3c:	e02d      	b.n	8001c9a <HAL_RCC_OscConfig+0x36e>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	68db      	ldr	r3, [r3, #12]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d10c      	bne.n	8001c60 <HAL_RCC_OscConfig+0x334>
 8001c46:	4b6a      	ldr	r3, [pc, #424]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001c48:	6a1b      	ldr	r3, [r3, #32]
 8001c4a:	4a69      	ldr	r2, [pc, #420]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001c4c:	f023 0301 	bic.w	r3, r3, #1
 8001c50:	6213      	str	r3, [r2, #32]
 8001c52:	4b67      	ldr	r3, [pc, #412]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001c54:	6a1b      	ldr	r3, [r3, #32]
 8001c56:	4a66      	ldr	r2, [pc, #408]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001c58:	f023 0304 	bic.w	r3, r3, #4
 8001c5c:	6213      	str	r3, [r2, #32]
 8001c5e:	e01c      	b.n	8001c9a <HAL_RCC_OscConfig+0x36e>
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	68db      	ldr	r3, [r3, #12]
 8001c64:	2b05      	cmp	r3, #5
 8001c66:	d10c      	bne.n	8001c82 <HAL_RCC_OscConfig+0x356>
 8001c68:	4b61      	ldr	r3, [pc, #388]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001c6a:	6a1b      	ldr	r3, [r3, #32]
 8001c6c:	4a60      	ldr	r2, [pc, #384]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001c6e:	f043 0304 	orr.w	r3, r3, #4
 8001c72:	6213      	str	r3, [r2, #32]
 8001c74:	4b5e      	ldr	r3, [pc, #376]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001c76:	6a1b      	ldr	r3, [r3, #32]
 8001c78:	4a5d      	ldr	r2, [pc, #372]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001c7a:	f043 0301 	orr.w	r3, r3, #1
 8001c7e:	6213      	str	r3, [r2, #32]
 8001c80:	e00b      	b.n	8001c9a <HAL_RCC_OscConfig+0x36e>
 8001c82:	4b5b      	ldr	r3, [pc, #364]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001c84:	6a1b      	ldr	r3, [r3, #32]
 8001c86:	4a5a      	ldr	r2, [pc, #360]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001c88:	f023 0301 	bic.w	r3, r3, #1
 8001c8c:	6213      	str	r3, [r2, #32]
 8001c8e:	4b58      	ldr	r3, [pc, #352]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001c90:	6a1b      	ldr	r3, [r3, #32]
 8001c92:	4a57      	ldr	r2, [pc, #348]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001c94:	f023 0304 	bic.w	r3, r3, #4
 8001c98:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	68db      	ldr	r3, [r3, #12]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d015      	beq.n	8001cce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ca2:	f7ff fb95 	bl	80013d0 <HAL_GetTick>
 8001ca6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ca8:	e00a      	b.n	8001cc0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001caa:	f7ff fb91 	bl	80013d0 <HAL_GetTick>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	1ad3      	subs	r3, r2, r3
 8001cb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d901      	bls.n	8001cc0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001cbc:	2303      	movs	r3, #3
 8001cbe:	e0b1      	b.n	8001e24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cc0:	4b4b      	ldr	r3, [pc, #300]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001cc2:	6a1b      	ldr	r3, [r3, #32]
 8001cc4:	f003 0302 	and.w	r3, r3, #2
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d0ee      	beq.n	8001caa <HAL_RCC_OscConfig+0x37e>
 8001ccc:	e014      	b.n	8001cf8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cce:	f7ff fb7f 	bl	80013d0 <HAL_GetTick>
 8001cd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cd4:	e00a      	b.n	8001cec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cd6:	f7ff fb7b 	bl	80013d0 <HAL_GetTick>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d901      	bls.n	8001cec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ce8:	2303      	movs	r3, #3
 8001cea:	e09b      	b.n	8001e24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cec:	4b40      	ldr	r3, [pc, #256]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001cee:	6a1b      	ldr	r3, [r3, #32]
 8001cf0:	f003 0302 	and.w	r3, r3, #2
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d1ee      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001cf8:	7dfb      	ldrb	r3, [r7, #23]
 8001cfa:	2b01      	cmp	r3, #1
 8001cfc:	d105      	bne.n	8001d0a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cfe:	4b3c      	ldr	r3, [pc, #240]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001d00:	69db      	ldr	r3, [r3, #28]
 8001d02:	4a3b      	ldr	r2, [pc, #236]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001d04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d08:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	69db      	ldr	r3, [r3, #28]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	f000 8087 	beq.w	8001e22 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d14:	4b36      	ldr	r3, [pc, #216]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	f003 030c 	and.w	r3, r3, #12
 8001d1c:	2b08      	cmp	r3, #8
 8001d1e:	d061      	beq.n	8001de4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	69db      	ldr	r3, [r3, #28]
 8001d24:	2b02      	cmp	r3, #2
 8001d26:	d146      	bne.n	8001db6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d28:	4b33      	ldr	r3, [pc, #204]	; (8001df8 <HAL_RCC_OscConfig+0x4cc>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d2e:	f7ff fb4f 	bl	80013d0 <HAL_GetTick>
 8001d32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d34:	e008      	b.n	8001d48 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d36:	f7ff fb4b 	bl	80013d0 <HAL_GetTick>
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	1ad3      	subs	r3, r2, r3
 8001d40:	2b02      	cmp	r3, #2
 8001d42:	d901      	bls.n	8001d48 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001d44:	2303      	movs	r3, #3
 8001d46:	e06d      	b.n	8001e24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d48:	4b29      	ldr	r3, [pc, #164]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d1f0      	bne.n	8001d36 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6a1b      	ldr	r3, [r3, #32]
 8001d58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d5c:	d108      	bne.n	8001d70 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d5e:	4b24      	ldr	r3, [pc, #144]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	4921      	ldr	r1, [pc, #132]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d70:	4b1f      	ldr	r3, [pc, #124]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6a19      	ldr	r1, [r3, #32]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d80:	430b      	orrs	r3, r1
 8001d82:	491b      	ldr	r1, [pc, #108]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001d84:	4313      	orrs	r3, r2
 8001d86:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d88:	4b1b      	ldr	r3, [pc, #108]	; (8001df8 <HAL_RCC_OscConfig+0x4cc>)
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d8e:	f7ff fb1f 	bl	80013d0 <HAL_GetTick>
 8001d92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d94:	e008      	b.n	8001da8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d96:	f7ff fb1b 	bl	80013d0 <HAL_GetTick>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	1ad3      	subs	r3, r2, r3
 8001da0:	2b02      	cmp	r3, #2
 8001da2:	d901      	bls.n	8001da8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001da4:	2303      	movs	r3, #3
 8001da6:	e03d      	b.n	8001e24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001da8:	4b11      	ldr	r3, [pc, #68]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d0f0      	beq.n	8001d96 <HAL_RCC_OscConfig+0x46a>
 8001db4:	e035      	b.n	8001e22 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001db6:	4b10      	ldr	r3, [pc, #64]	; (8001df8 <HAL_RCC_OscConfig+0x4cc>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dbc:	f7ff fb08 	bl	80013d0 <HAL_GetTick>
 8001dc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dc2:	e008      	b.n	8001dd6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dc4:	f7ff fb04 	bl	80013d0 <HAL_GetTick>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	693b      	ldr	r3, [r7, #16]
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	2b02      	cmp	r3, #2
 8001dd0:	d901      	bls.n	8001dd6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001dd2:	2303      	movs	r3, #3
 8001dd4:	e026      	b.n	8001e24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dd6:	4b06      	ldr	r3, [pc, #24]	; (8001df0 <HAL_RCC_OscConfig+0x4c4>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d1f0      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x498>
 8001de2:	e01e      	b.n	8001e22 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	69db      	ldr	r3, [r3, #28]
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d107      	bne.n	8001dfc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001dec:	2301      	movs	r3, #1
 8001dee:	e019      	b.n	8001e24 <HAL_RCC_OscConfig+0x4f8>
 8001df0:	40021000 	.word	0x40021000
 8001df4:	40007000 	.word	0x40007000
 8001df8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001dfc:	4b0b      	ldr	r3, [pc, #44]	; (8001e2c <HAL_RCC_OscConfig+0x500>)
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6a1b      	ldr	r3, [r3, #32]
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	d106      	bne.n	8001e1e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d001      	beq.n	8001e22 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e000      	b.n	8001e24 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001e22:	2300      	movs	r3, #0
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3718      	adds	r7, #24
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	40021000 	.word	0x40021000

08001e30 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d101      	bne.n	8001e44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e40:	2301      	movs	r3, #1
 8001e42:	e0d0      	b.n	8001fe6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e44:	4b6a      	ldr	r3, [pc, #424]	; (8001ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f003 0307 	and.w	r3, r3, #7
 8001e4c:	683a      	ldr	r2, [r7, #0]
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	d910      	bls.n	8001e74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e52:	4b67      	ldr	r3, [pc, #412]	; (8001ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f023 0207 	bic.w	r2, r3, #7
 8001e5a:	4965      	ldr	r1, [pc, #404]	; (8001ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e62:	4b63      	ldr	r3, [pc, #396]	; (8001ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f003 0307 	and.w	r3, r3, #7
 8001e6a:	683a      	ldr	r2, [r7, #0]
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	d001      	beq.n	8001e74 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	e0b8      	b.n	8001fe6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f003 0302 	and.w	r3, r3, #2
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d020      	beq.n	8001ec2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f003 0304 	and.w	r3, r3, #4
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d005      	beq.n	8001e98 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e8c:	4b59      	ldr	r3, [pc, #356]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	4a58      	ldr	r2, [pc, #352]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e92:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001e96:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 0308 	and.w	r3, r3, #8
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d005      	beq.n	8001eb0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ea4:	4b53      	ldr	r3, [pc, #332]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	4a52      	ldr	r2, [pc, #328]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8001eaa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001eae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001eb0:	4b50      	ldr	r3, [pc, #320]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	494d      	ldr	r1, [pc, #308]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f003 0301 	and.w	r3, r3, #1
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d040      	beq.n	8001f50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	2b01      	cmp	r3, #1
 8001ed4:	d107      	bne.n	8001ee6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ed6:	4b47      	ldr	r3, [pc, #284]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d115      	bne.n	8001f0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e07f      	b.n	8001fe6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	2b02      	cmp	r3, #2
 8001eec:	d107      	bne.n	8001efe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001eee:	4b41      	ldr	r3, [pc, #260]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d109      	bne.n	8001f0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e073      	b.n	8001fe6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001efe:	4b3d      	ldr	r3, [pc, #244]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f003 0302 	and.w	r3, r3, #2
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d101      	bne.n	8001f0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e06b      	b.n	8001fe6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f0e:	4b39      	ldr	r3, [pc, #228]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	f023 0203 	bic.w	r2, r3, #3
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	4936      	ldr	r1, [pc, #216]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f20:	f7ff fa56 	bl	80013d0 <HAL_GetTick>
 8001f24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f26:	e00a      	b.n	8001f3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f28:	f7ff fa52 	bl	80013d0 <HAL_GetTick>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d901      	bls.n	8001f3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	e053      	b.n	8001fe6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f3e:	4b2d      	ldr	r3, [pc, #180]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f003 020c 	and.w	r2, r3, #12
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	009b      	lsls	r3, r3, #2
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d1eb      	bne.n	8001f28 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f50:	4b27      	ldr	r3, [pc, #156]	; (8001ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f003 0307 	and.w	r3, r3, #7
 8001f58:	683a      	ldr	r2, [r7, #0]
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d210      	bcs.n	8001f80 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f5e:	4b24      	ldr	r3, [pc, #144]	; (8001ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f023 0207 	bic.w	r2, r3, #7
 8001f66:	4922      	ldr	r1, [pc, #136]	; (8001ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f6e:	4b20      	ldr	r3, [pc, #128]	; (8001ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 0307 	and.w	r3, r3, #7
 8001f76:	683a      	ldr	r2, [r7, #0]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d001      	beq.n	8001f80 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e032      	b.n	8001fe6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0304 	and.w	r3, r3, #4
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d008      	beq.n	8001f9e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f8c:	4b19      	ldr	r3, [pc, #100]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	4916      	ldr	r1, [pc, #88]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f003 0308 	and.w	r3, r3, #8
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d009      	beq.n	8001fbe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001faa:	4b12      	ldr	r3, [pc, #72]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	691b      	ldr	r3, [r3, #16]
 8001fb6:	00db      	lsls	r3, r3, #3
 8001fb8:	490e      	ldr	r1, [pc, #56]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001fbe:	f000 f821 	bl	8002004 <HAL_RCC_GetSysClockFreq>
 8001fc2:	4602      	mov	r2, r0
 8001fc4:	4b0b      	ldr	r3, [pc, #44]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	091b      	lsrs	r3, r3, #4
 8001fca:	f003 030f 	and.w	r3, r3, #15
 8001fce:	490a      	ldr	r1, [pc, #40]	; (8001ff8 <HAL_RCC_ClockConfig+0x1c8>)
 8001fd0:	5ccb      	ldrb	r3, [r1, r3]
 8001fd2:	fa22 f303 	lsr.w	r3, r2, r3
 8001fd6:	4a09      	ldr	r2, [pc, #36]	; (8001ffc <HAL_RCC_ClockConfig+0x1cc>)
 8001fd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001fda:	4b09      	ldr	r3, [pc, #36]	; (8002000 <HAL_RCC_ClockConfig+0x1d0>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f7ff f9b4 	bl	800134c <HAL_InitTick>

  return HAL_OK;
 8001fe4:	2300      	movs	r3, #0
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3710      	adds	r7, #16
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	40022000 	.word	0x40022000
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	08002c70 	.word	0x08002c70
 8001ffc:	20000004 	.word	0x20000004
 8002000:	20000034 	.word	0x20000034

08002004 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002004:	b490      	push	{r4, r7}
 8002006:	b08a      	sub	sp, #40	; 0x28
 8002008:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800200a:	4b29      	ldr	r3, [pc, #164]	; (80020b0 <HAL_RCC_GetSysClockFreq+0xac>)
 800200c:	1d3c      	adds	r4, r7, #4
 800200e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002010:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002014:	f240 2301 	movw	r3, #513	; 0x201
 8002018:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800201a:	2300      	movs	r3, #0
 800201c:	61fb      	str	r3, [r7, #28]
 800201e:	2300      	movs	r3, #0
 8002020:	61bb      	str	r3, [r7, #24]
 8002022:	2300      	movs	r3, #0
 8002024:	627b      	str	r3, [r7, #36]	; 0x24
 8002026:	2300      	movs	r3, #0
 8002028:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800202a:	2300      	movs	r3, #0
 800202c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800202e:	4b21      	ldr	r3, [pc, #132]	; (80020b4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002034:	69fb      	ldr	r3, [r7, #28]
 8002036:	f003 030c 	and.w	r3, r3, #12
 800203a:	2b04      	cmp	r3, #4
 800203c:	d002      	beq.n	8002044 <HAL_RCC_GetSysClockFreq+0x40>
 800203e:	2b08      	cmp	r3, #8
 8002040:	d003      	beq.n	800204a <HAL_RCC_GetSysClockFreq+0x46>
 8002042:	e02b      	b.n	800209c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002044:	4b1c      	ldr	r3, [pc, #112]	; (80020b8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002046:	623b      	str	r3, [r7, #32]
      break;
 8002048:	e02b      	b.n	80020a2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	0c9b      	lsrs	r3, r3, #18
 800204e:	f003 030f 	and.w	r3, r3, #15
 8002052:	3328      	adds	r3, #40	; 0x28
 8002054:	443b      	add	r3, r7
 8002056:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800205a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800205c:	69fb      	ldr	r3, [r7, #28]
 800205e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002062:	2b00      	cmp	r3, #0
 8002064:	d012      	beq.n	800208c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002066:	4b13      	ldr	r3, [pc, #76]	; (80020b4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	0c5b      	lsrs	r3, r3, #17
 800206c:	f003 0301 	and.w	r3, r3, #1
 8002070:	3328      	adds	r3, #40	; 0x28
 8002072:	443b      	add	r3, r7
 8002074:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002078:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	4a0e      	ldr	r2, [pc, #56]	; (80020b8 <HAL_RCC_GetSysClockFreq+0xb4>)
 800207e:	fb03 f202 	mul.w	r2, r3, r2
 8002082:	69bb      	ldr	r3, [r7, #24]
 8002084:	fbb2 f3f3 	udiv	r3, r2, r3
 8002088:	627b      	str	r3, [r7, #36]	; 0x24
 800208a:	e004      	b.n	8002096 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	4a0b      	ldr	r2, [pc, #44]	; (80020bc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002090:	fb02 f303 	mul.w	r3, r2, r3
 8002094:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002098:	623b      	str	r3, [r7, #32]
      break;
 800209a:	e002      	b.n	80020a2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800209c:	4b06      	ldr	r3, [pc, #24]	; (80020b8 <HAL_RCC_GetSysClockFreq+0xb4>)
 800209e:	623b      	str	r3, [r7, #32]
      break;
 80020a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020a2:	6a3b      	ldr	r3, [r7, #32]
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3728      	adds	r7, #40	; 0x28
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bc90      	pop	{r4, r7}
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	08002c60 	.word	0x08002c60
 80020b4:	40021000 	.word	0x40021000
 80020b8:	007a1200 	.word	0x007a1200
 80020bc:	003d0900 	.word	0x003d0900

080020c0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b085      	sub	sp, #20
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80020c8:	4b0a      	ldr	r3, [pc, #40]	; (80020f4 <RCC_Delay+0x34>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a0a      	ldr	r2, [pc, #40]	; (80020f8 <RCC_Delay+0x38>)
 80020ce:	fba2 2303 	umull	r2, r3, r2, r3
 80020d2:	0a5b      	lsrs	r3, r3, #9
 80020d4:	687a      	ldr	r2, [r7, #4]
 80020d6:	fb02 f303 	mul.w	r3, r2, r3
 80020da:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80020dc:	bf00      	nop
  }
  while (Delay --);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	1e5a      	subs	r2, r3, #1
 80020e2:	60fa      	str	r2, [r7, #12]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d1f9      	bne.n	80020dc <RCC_Delay+0x1c>
}
 80020e8:	bf00      	nop
 80020ea:	bf00      	nop
 80020ec:	3714      	adds	r7, #20
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bc80      	pop	{r7}
 80020f2:	4770      	bx	lr
 80020f4:	20000004 	.word	0x20000004
 80020f8:	10624dd3 	.word	0x10624dd3

080020fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d101      	bne.n	800210e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e076      	b.n	80021fc <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002112:	2b00      	cmp	r3, #0
 8002114:	d108      	bne.n	8002128 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800211e:	d009      	beq.n	8002134 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2200      	movs	r2, #0
 8002124:	61da      	str	r2, [r3, #28]
 8002126:	e005      	b.n	8002134 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2200      	movs	r2, #0
 800212c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2200      	movs	r2, #0
 8002132:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2200      	movs	r2, #0
 8002138:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002140:	b2db      	uxtb	r3, r3
 8002142:	2b00      	cmp	r3, #0
 8002144:	d106      	bne.n	8002154 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2200      	movs	r2, #0
 800214a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f7fe fb34 	bl	80007bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2202      	movs	r2, #2
 8002158:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800216a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800217c:	431a      	orrs	r2, r3
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	68db      	ldr	r3, [r3, #12]
 8002182:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002186:	431a      	orrs	r2, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	691b      	ldr	r3, [r3, #16]
 800218c:	f003 0302 	and.w	r3, r3, #2
 8002190:	431a      	orrs	r2, r3
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	695b      	ldr	r3, [r3, #20]
 8002196:	f003 0301 	and.w	r3, r3, #1
 800219a:	431a      	orrs	r2, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	699b      	ldr	r3, [r3, #24]
 80021a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80021a4:	431a      	orrs	r2, r3
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	69db      	ldr	r3, [r3, #28]
 80021aa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80021ae:	431a      	orrs	r2, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6a1b      	ldr	r3, [r3, #32]
 80021b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021b8:	ea42 0103 	orr.w	r1, r2, r3
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021c0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	430a      	orrs	r2, r1
 80021ca:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	699b      	ldr	r3, [r3, #24]
 80021d0:	0c1a      	lsrs	r2, r3, #16
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f002 0204 	and.w	r2, r2, #4
 80021da:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	69da      	ldr	r2, [r3, #28]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80021ea:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2200      	movs	r2, #0
 80021f0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2201      	movs	r2, #1
 80021f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80021fa:	2300      	movs	r3, #0
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3708      	adds	r7, #8
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}

08002204 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b088      	sub	sp, #32
 8002208:	af00      	add	r7, sp, #0
 800220a:	60f8      	str	r0, [r7, #12]
 800220c:	60b9      	str	r1, [r7, #8]
 800220e:	603b      	str	r3, [r7, #0]
 8002210:	4613      	mov	r3, r2
 8002212:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002214:	2300      	movs	r3, #0
 8002216:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800221e:	2b01      	cmp	r3, #1
 8002220:	d101      	bne.n	8002226 <HAL_SPI_Transmit+0x22>
 8002222:	2302      	movs	r3, #2
 8002224:	e126      	b.n	8002474 <HAL_SPI_Transmit+0x270>
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	2201      	movs	r2, #1
 800222a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800222e:	f7ff f8cf 	bl	80013d0 <HAL_GetTick>
 8002232:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002234:	88fb      	ldrh	r3, [r7, #6]
 8002236:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800223e:	b2db      	uxtb	r3, r3
 8002240:	2b01      	cmp	r3, #1
 8002242:	d002      	beq.n	800224a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002244:	2302      	movs	r3, #2
 8002246:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002248:	e10b      	b.n	8002462 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d002      	beq.n	8002256 <HAL_SPI_Transmit+0x52>
 8002250:	88fb      	ldrh	r3, [r7, #6]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d102      	bne.n	800225c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	77fb      	strb	r3, [r7, #31]
    goto error;
 800225a:	e102      	b.n	8002462 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	2203      	movs	r2, #3
 8002260:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	2200      	movs	r2, #0
 8002268:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	68ba      	ldr	r2, [r7, #8]
 800226e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	88fa      	ldrh	r2, [r7, #6]
 8002274:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	88fa      	ldrh	r2, [r7, #6]
 800227a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2200      	movs	r2, #0
 8002280:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	2200      	movs	r2, #0
 8002286:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2200      	movs	r2, #0
 800228c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	2200      	movs	r2, #0
 8002292:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	2200      	movs	r2, #0
 8002298:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80022a2:	d10f      	bne.n	80022c4 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80022b2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80022c2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022ce:	2b40      	cmp	r3, #64	; 0x40
 80022d0:	d007      	beq.n	80022e2 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80022e0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	68db      	ldr	r3, [r3, #12]
 80022e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80022ea:	d14b      	bne.n	8002384 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d002      	beq.n	80022fa <HAL_SPI_Transmit+0xf6>
 80022f4:	8afb      	ldrh	r3, [r7, #22]
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d13e      	bne.n	8002378 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fe:	881a      	ldrh	r2, [r3, #0]
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230a:	1c9a      	adds	r2, r3, #2
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002314:	b29b      	uxth	r3, r3
 8002316:	3b01      	subs	r3, #1
 8002318:	b29a      	uxth	r2, r3
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800231e:	e02b      	b.n	8002378 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	689b      	ldr	r3, [r3, #8]
 8002326:	f003 0302 	and.w	r3, r3, #2
 800232a:	2b02      	cmp	r3, #2
 800232c:	d112      	bne.n	8002354 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002332:	881a      	ldrh	r2, [r3, #0]
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800233e:	1c9a      	adds	r2, r3, #2
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002348:	b29b      	uxth	r3, r3
 800234a:	3b01      	subs	r3, #1
 800234c:	b29a      	uxth	r2, r3
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	86da      	strh	r2, [r3, #54]	; 0x36
 8002352:	e011      	b.n	8002378 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002354:	f7ff f83c 	bl	80013d0 <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	69bb      	ldr	r3, [r7, #24]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	683a      	ldr	r2, [r7, #0]
 8002360:	429a      	cmp	r2, r3
 8002362:	d803      	bhi.n	800236c <HAL_SPI_Transmit+0x168>
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	f1b3 3fff 	cmp.w	r3, #4294967295
 800236a:	d102      	bne.n	8002372 <HAL_SPI_Transmit+0x16e>
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d102      	bne.n	8002378 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002376:	e074      	b.n	8002462 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800237c:	b29b      	uxth	r3, r3
 800237e:	2b00      	cmp	r3, #0
 8002380:	d1ce      	bne.n	8002320 <HAL_SPI_Transmit+0x11c>
 8002382:	e04c      	b.n	800241e <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d002      	beq.n	8002392 <HAL_SPI_Transmit+0x18e>
 800238c:	8afb      	ldrh	r3, [r7, #22]
 800238e:	2b01      	cmp	r3, #1
 8002390:	d140      	bne.n	8002414 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	330c      	adds	r3, #12
 800239c:	7812      	ldrb	r2, [r2, #0]
 800239e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a4:	1c5a      	adds	r2, r3, #1
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80023ae:	b29b      	uxth	r3, r3
 80023b0:	3b01      	subs	r3, #1
 80023b2:	b29a      	uxth	r2, r3
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80023b8:	e02c      	b.n	8002414 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	f003 0302 	and.w	r3, r3, #2
 80023c4:	2b02      	cmp	r3, #2
 80023c6:	d113      	bne.n	80023f0 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	330c      	adds	r3, #12
 80023d2:	7812      	ldrb	r2, [r2, #0]
 80023d4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023da:	1c5a      	adds	r2, r3, #1
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80023e4:	b29b      	uxth	r3, r3
 80023e6:	3b01      	subs	r3, #1
 80023e8:	b29a      	uxth	r2, r3
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	86da      	strh	r2, [r3, #54]	; 0x36
 80023ee:	e011      	b.n	8002414 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80023f0:	f7fe ffee 	bl	80013d0 <HAL_GetTick>
 80023f4:	4602      	mov	r2, r0
 80023f6:	69bb      	ldr	r3, [r7, #24]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	683a      	ldr	r2, [r7, #0]
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d803      	bhi.n	8002408 <HAL_SPI_Transmit+0x204>
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002406:	d102      	bne.n	800240e <HAL_SPI_Transmit+0x20a>
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d102      	bne.n	8002414 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800240e:	2303      	movs	r3, #3
 8002410:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002412:	e026      	b.n	8002462 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002418:	b29b      	uxth	r3, r3
 800241a:	2b00      	cmp	r3, #0
 800241c:	d1cd      	bne.n	80023ba <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800241e:	69ba      	ldr	r2, [r7, #24]
 8002420:	6839      	ldr	r1, [r7, #0]
 8002422:	68f8      	ldr	r0, [r7, #12]
 8002424:	f000 fbb8 	bl	8002b98 <SPI_EndRxTxTransaction>
 8002428:	4603      	mov	r3, r0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d002      	beq.n	8002434 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	2220      	movs	r2, #32
 8002432:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d10a      	bne.n	8002452 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800243c:	2300      	movs	r3, #0
 800243e:	613b      	str	r3, [r7, #16]
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	68db      	ldr	r3, [r3, #12]
 8002446:	613b      	str	r3, [r7, #16]
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	613b      	str	r3, [r7, #16]
 8002450:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002456:	2b00      	cmp	r3, #0
 8002458:	d002      	beq.n	8002460 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	77fb      	strb	r3, [r7, #31]
 800245e:	e000      	b.n	8002462 <HAL_SPI_Transmit+0x25e>
  }

error:
 8002460:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2201      	movs	r2, #1
 8002466:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	2200      	movs	r2, #0
 800246e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002472:	7ffb      	ldrb	r3, [r7, #31]
}
 8002474:	4618      	mov	r0, r3
 8002476:	3720      	adds	r7, #32
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}

0800247c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b088      	sub	sp, #32
 8002480:	af02      	add	r7, sp, #8
 8002482:	60f8      	str	r0, [r7, #12]
 8002484:	60b9      	str	r1, [r7, #8]
 8002486:	603b      	str	r3, [r7, #0]
 8002488:	4613      	mov	r3, r2
 800248a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800248c:	2300      	movs	r3, #0
 800248e:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002498:	d112      	bne.n	80024c0 <HAL_SPI_Receive+0x44>
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d10e      	bne.n	80024c0 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	2204      	movs	r2, #4
 80024a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80024aa:	88fa      	ldrh	r2, [r7, #6]
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	9300      	str	r3, [sp, #0]
 80024b0:	4613      	mov	r3, r2
 80024b2:	68ba      	ldr	r2, [r7, #8]
 80024b4:	68b9      	ldr	r1, [r7, #8]
 80024b6:	68f8      	ldr	r0, [r7, #12]
 80024b8:	f000 f8f1 	bl	800269e <HAL_SPI_TransmitReceive>
 80024bc:	4603      	mov	r3, r0
 80024be:	e0ea      	b.n	8002696 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80024c6:	2b01      	cmp	r3, #1
 80024c8:	d101      	bne.n	80024ce <HAL_SPI_Receive+0x52>
 80024ca:	2302      	movs	r3, #2
 80024cc:	e0e3      	b.n	8002696 <HAL_SPI_Receive+0x21a>
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	2201      	movs	r2, #1
 80024d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80024d6:	f7fe ff7b 	bl	80013d0 <HAL_GetTick>
 80024da:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	2b01      	cmp	r3, #1
 80024e6:	d002      	beq.n	80024ee <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80024e8:	2302      	movs	r3, #2
 80024ea:	75fb      	strb	r3, [r7, #23]
    goto error;
 80024ec:	e0ca      	b.n	8002684 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d002      	beq.n	80024fa <HAL_SPI_Receive+0x7e>
 80024f4:	88fb      	ldrh	r3, [r7, #6]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d102      	bne.n	8002500 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80024fe:	e0c1      	b.n	8002684 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2204      	movs	r2, #4
 8002504:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2200      	movs	r2, #0
 800250c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	68ba      	ldr	r2, [r7, #8]
 8002512:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	88fa      	ldrh	r2, [r7, #6]
 8002518:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	88fa      	ldrh	r2, [r7, #6]
 800251e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	2200      	movs	r2, #0
 8002524:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	2200      	movs	r2, #0
 800252a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2200      	movs	r2, #0
 8002530:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2200      	movs	r2, #0
 8002536:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2200      	movs	r2, #0
 800253c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002546:	d10f      	bne.n	8002568 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002556:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002566:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002572:	2b40      	cmp	r3, #64	; 0x40
 8002574:	d007      	beq.n	8002586 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002584:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	68db      	ldr	r3, [r3, #12]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d162      	bne.n	8002654 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800258e:	e02e      	b.n	80025ee <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	f003 0301 	and.w	r3, r3, #1
 800259a:	2b01      	cmp	r3, #1
 800259c:	d115      	bne.n	80025ca <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f103 020c 	add.w	r2, r3, #12
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025aa:	7812      	ldrb	r2, [r2, #0]
 80025ac:	b2d2      	uxtb	r2, r2
 80025ae:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025b4:	1c5a      	adds	r2, r3, #1
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80025be:	b29b      	uxth	r3, r3
 80025c0:	3b01      	subs	r3, #1
 80025c2:	b29a      	uxth	r2, r3
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80025c8:	e011      	b.n	80025ee <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80025ca:	f7fe ff01 	bl	80013d0 <HAL_GetTick>
 80025ce:	4602      	mov	r2, r0
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	1ad3      	subs	r3, r2, r3
 80025d4:	683a      	ldr	r2, [r7, #0]
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d803      	bhi.n	80025e2 <HAL_SPI_Receive+0x166>
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025e0:	d102      	bne.n	80025e8 <HAL_SPI_Receive+0x16c>
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d102      	bne.n	80025ee <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80025e8:	2303      	movs	r3, #3
 80025ea:	75fb      	strb	r3, [r7, #23]
          goto error;
 80025ec:	e04a      	b.n	8002684 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d1cb      	bne.n	8002590 <HAL_SPI_Receive+0x114>
 80025f8:	e031      	b.n	800265e <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	f003 0301 	and.w	r3, r3, #1
 8002604:	2b01      	cmp	r3, #1
 8002606:	d113      	bne.n	8002630 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	68da      	ldr	r2, [r3, #12]
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002612:	b292      	uxth	r2, r2
 8002614:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800261a:	1c9a      	adds	r2, r3, #2
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002624:	b29b      	uxth	r3, r3
 8002626:	3b01      	subs	r3, #1
 8002628:	b29a      	uxth	r2, r3
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800262e:	e011      	b.n	8002654 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002630:	f7fe fece 	bl	80013d0 <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	683a      	ldr	r2, [r7, #0]
 800263c:	429a      	cmp	r2, r3
 800263e:	d803      	bhi.n	8002648 <HAL_SPI_Receive+0x1cc>
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002646:	d102      	bne.n	800264e <HAL_SPI_Receive+0x1d2>
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d102      	bne.n	8002654 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002652:	e017      	b.n	8002684 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002658:	b29b      	uxth	r3, r3
 800265a:	2b00      	cmp	r3, #0
 800265c:	d1cd      	bne.n	80025fa <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800265e:	693a      	ldr	r2, [r7, #16]
 8002660:	6839      	ldr	r1, [r7, #0]
 8002662:	68f8      	ldr	r0, [r7, #12]
 8002664:	f000 fa46 	bl	8002af4 <SPI_EndRxTransaction>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d002      	beq.n	8002674 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2220      	movs	r2, #32
 8002672:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002678:	2b00      	cmp	r3, #0
 800267a:	d002      	beq.n	8002682 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	75fb      	strb	r3, [r7, #23]
 8002680:	e000      	b.n	8002684 <HAL_SPI_Receive+0x208>
  }

error :
 8002682:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2201      	movs	r2, #1
 8002688:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2200      	movs	r2, #0
 8002690:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002694:	7dfb      	ldrb	r3, [r7, #23]
}
 8002696:	4618      	mov	r0, r3
 8002698:	3718      	adds	r7, #24
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}

0800269e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800269e:	b580      	push	{r7, lr}
 80026a0:	b08c      	sub	sp, #48	; 0x30
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	60f8      	str	r0, [r7, #12]
 80026a6:	60b9      	str	r1, [r7, #8]
 80026a8:	607a      	str	r2, [r7, #4]
 80026aa:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80026ac:	2301      	movs	r3, #1
 80026ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80026b0:	2300      	movs	r3, #0
 80026b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80026bc:	2b01      	cmp	r3, #1
 80026be:	d101      	bne.n	80026c4 <HAL_SPI_TransmitReceive+0x26>
 80026c0:	2302      	movs	r3, #2
 80026c2:	e18a      	b.n	80029da <HAL_SPI_TransmitReceive+0x33c>
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2201      	movs	r2, #1
 80026c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80026cc:	f7fe fe80 	bl	80013d0 <HAL_GetTick>
 80026d0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80026d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80026e2:	887b      	ldrh	r3, [r7, #2]
 80026e4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80026e6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	d00f      	beq.n	800270e <HAL_SPI_TransmitReceive+0x70>
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80026f4:	d107      	bne.n	8002706 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d103      	bne.n	8002706 <HAL_SPI_TransmitReceive+0x68>
 80026fe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002702:	2b04      	cmp	r3, #4
 8002704:	d003      	beq.n	800270e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002706:	2302      	movs	r3, #2
 8002708:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800270c:	e15b      	b.n	80029c6 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d005      	beq.n	8002720 <HAL_SPI_TransmitReceive+0x82>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d002      	beq.n	8002720 <HAL_SPI_TransmitReceive+0x82>
 800271a:	887b      	ldrh	r3, [r7, #2]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d103      	bne.n	8002728 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002720:	2301      	movs	r3, #1
 8002722:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002726:	e14e      	b.n	80029c6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800272e:	b2db      	uxtb	r3, r3
 8002730:	2b04      	cmp	r3, #4
 8002732:	d003      	beq.n	800273c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2205      	movs	r2, #5
 8002738:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2200      	movs	r2, #0
 8002740:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	687a      	ldr	r2, [r7, #4]
 8002746:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	887a      	ldrh	r2, [r7, #2]
 800274c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	887a      	ldrh	r2, [r7, #2]
 8002752:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	68ba      	ldr	r2, [r7, #8]
 8002758:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	887a      	ldrh	r2, [r7, #2]
 800275e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	887a      	ldrh	r2, [r7, #2]
 8002764:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2200      	movs	r2, #0
 800276a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	2200      	movs	r2, #0
 8002770:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800277c:	2b40      	cmp	r3, #64	; 0x40
 800277e:	d007      	beq.n	8002790 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	681a      	ldr	r2, [r3, #0]
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800278e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002798:	d178      	bne.n	800288c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d002      	beq.n	80027a8 <HAL_SPI_TransmitReceive+0x10a>
 80027a2:	8b7b      	ldrh	r3, [r7, #26]
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	d166      	bne.n	8002876 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ac:	881a      	ldrh	r2, [r3, #0]
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b8:	1c9a      	adds	r2, r3, #2
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027c2:	b29b      	uxth	r3, r3
 80027c4:	3b01      	subs	r3, #1
 80027c6:	b29a      	uxth	r2, r3
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80027cc:	e053      	b.n	8002876 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	f003 0302 	and.w	r3, r3, #2
 80027d8:	2b02      	cmp	r3, #2
 80027da:	d11b      	bne.n	8002814 <HAL_SPI_TransmitReceive+0x176>
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027e0:	b29b      	uxth	r3, r3
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d016      	beq.n	8002814 <HAL_SPI_TransmitReceive+0x176>
 80027e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	d113      	bne.n	8002814 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f0:	881a      	ldrh	r2, [r3, #0]
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027fc:	1c9a      	adds	r2, r3, #2
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002806:	b29b      	uxth	r3, r3
 8002808:	3b01      	subs	r3, #1
 800280a:	b29a      	uxth	r2, r3
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002810:	2300      	movs	r3, #0
 8002812:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	f003 0301 	and.w	r3, r3, #1
 800281e:	2b01      	cmp	r3, #1
 8002820:	d119      	bne.n	8002856 <HAL_SPI_TransmitReceive+0x1b8>
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002826:	b29b      	uxth	r3, r3
 8002828:	2b00      	cmp	r3, #0
 800282a:	d014      	beq.n	8002856 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	68da      	ldr	r2, [r3, #12]
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002836:	b292      	uxth	r2, r2
 8002838:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800283e:	1c9a      	adds	r2, r3, #2
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002848:	b29b      	uxth	r3, r3
 800284a:	3b01      	subs	r3, #1
 800284c:	b29a      	uxth	r2, r3
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002852:	2301      	movs	r3, #1
 8002854:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002856:	f7fe fdbb 	bl	80013d0 <HAL_GetTick>
 800285a:	4602      	mov	r2, r0
 800285c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800285e:	1ad3      	subs	r3, r2, r3
 8002860:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002862:	429a      	cmp	r2, r3
 8002864:	d807      	bhi.n	8002876 <HAL_SPI_TransmitReceive+0x1d8>
 8002866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800286c:	d003      	beq.n	8002876 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800286e:	2303      	movs	r3, #3
 8002870:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002874:	e0a7      	b.n	80029c6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800287a:	b29b      	uxth	r3, r3
 800287c:	2b00      	cmp	r3, #0
 800287e:	d1a6      	bne.n	80027ce <HAL_SPI_TransmitReceive+0x130>
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002884:	b29b      	uxth	r3, r3
 8002886:	2b00      	cmp	r3, #0
 8002888:	d1a1      	bne.n	80027ce <HAL_SPI_TransmitReceive+0x130>
 800288a:	e07c      	b.n	8002986 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d002      	beq.n	800289a <HAL_SPI_TransmitReceive+0x1fc>
 8002894:	8b7b      	ldrh	r3, [r7, #26]
 8002896:	2b01      	cmp	r3, #1
 8002898:	d16b      	bne.n	8002972 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	330c      	adds	r3, #12
 80028a4:	7812      	ldrb	r2, [r2, #0]
 80028a6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ac:	1c5a      	adds	r2, r3, #1
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80028b6:	b29b      	uxth	r3, r3
 80028b8:	3b01      	subs	r3, #1
 80028ba:	b29a      	uxth	r2, r3
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80028c0:	e057      	b.n	8002972 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	f003 0302 	and.w	r3, r3, #2
 80028cc:	2b02      	cmp	r3, #2
 80028ce:	d11c      	bne.n	800290a <HAL_SPI_TransmitReceive+0x26c>
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80028d4:	b29b      	uxth	r3, r3
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d017      	beq.n	800290a <HAL_SPI_TransmitReceive+0x26c>
 80028da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028dc:	2b01      	cmp	r3, #1
 80028de:	d114      	bne.n	800290a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	330c      	adds	r3, #12
 80028ea:	7812      	ldrb	r2, [r2, #0]
 80028ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f2:	1c5a      	adds	r2, r3, #1
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80028fc:	b29b      	uxth	r3, r3
 80028fe:	3b01      	subs	r3, #1
 8002900:	b29a      	uxth	r2, r3
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002906:	2300      	movs	r3, #0
 8002908:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	f003 0301 	and.w	r3, r3, #1
 8002914:	2b01      	cmp	r3, #1
 8002916:	d119      	bne.n	800294c <HAL_SPI_TransmitReceive+0x2ae>
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800291c:	b29b      	uxth	r3, r3
 800291e:	2b00      	cmp	r3, #0
 8002920:	d014      	beq.n	800294c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	68da      	ldr	r2, [r3, #12]
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800292c:	b2d2      	uxtb	r2, r2
 800292e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002934:	1c5a      	adds	r2, r3, #1
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800293e:	b29b      	uxth	r3, r3
 8002940:	3b01      	subs	r3, #1
 8002942:	b29a      	uxth	r2, r3
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002948:	2301      	movs	r3, #1
 800294a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800294c:	f7fe fd40 	bl	80013d0 <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002958:	429a      	cmp	r2, r3
 800295a:	d803      	bhi.n	8002964 <HAL_SPI_TransmitReceive+0x2c6>
 800295c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800295e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002962:	d102      	bne.n	800296a <HAL_SPI_TransmitReceive+0x2cc>
 8002964:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002966:	2b00      	cmp	r3, #0
 8002968:	d103      	bne.n	8002972 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800296a:	2303      	movs	r3, #3
 800296c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002970:	e029      	b.n	80029c6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002976:	b29b      	uxth	r3, r3
 8002978:	2b00      	cmp	r3, #0
 800297a:	d1a2      	bne.n	80028c2 <HAL_SPI_TransmitReceive+0x224>
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002980:	b29b      	uxth	r3, r3
 8002982:	2b00      	cmp	r3, #0
 8002984:	d19d      	bne.n	80028c2 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002986:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002988:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800298a:	68f8      	ldr	r0, [r7, #12]
 800298c:	f000 f904 	bl	8002b98 <SPI_EndRxTxTransaction>
 8002990:	4603      	mov	r3, r0
 8002992:	2b00      	cmp	r3, #0
 8002994:	d006      	beq.n	80029a4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2220      	movs	r2, #32
 80029a0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80029a2:	e010      	b.n	80029c6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d10b      	bne.n	80029c4 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80029ac:	2300      	movs	r3, #0
 80029ae:	617b      	str	r3, [r7, #20]
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	68db      	ldr	r3, [r3, #12]
 80029b6:	617b      	str	r3, [r7, #20]
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	617b      	str	r3, [r7, #20]
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	e000      	b.n	80029c6 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80029c4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2201      	movs	r2, #1
 80029ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	2200      	movs	r2, #0
 80029d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80029d6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3730      	adds	r7, #48	; 0x30
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
	...

080029e4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b088      	sub	sp, #32
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	60f8      	str	r0, [r7, #12]
 80029ec:	60b9      	str	r1, [r7, #8]
 80029ee:	603b      	str	r3, [r7, #0]
 80029f0:	4613      	mov	r3, r2
 80029f2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80029f4:	f7fe fcec 	bl	80013d0 <HAL_GetTick>
 80029f8:	4602      	mov	r2, r0
 80029fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029fc:	1a9b      	subs	r3, r3, r2
 80029fe:	683a      	ldr	r2, [r7, #0]
 8002a00:	4413      	add	r3, r2
 8002a02:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002a04:	f7fe fce4 	bl	80013d0 <HAL_GetTick>
 8002a08:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002a0a:	4b39      	ldr	r3, [pc, #228]	; (8002af0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	015b      	lsls	r3, r3, #5
 8002a10:	0d1b      	lsrs	r3, r3, #20
 8002a12:	69fa      	ldr	r2, [r7, #28]
 8002a14:	fb02 f303 	mul.w	r3, r2, r3
 8002a18:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002a1a:	e054      	b.n	8002ac6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a22:	d050      	beq.n	8002ac6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002a24:	f7fe fcd4 	bl	80013d0 <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	69bb      	ldr	r3, [r7, #24]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	69fa      	ldr	r2, [r7, #28]
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d902      	bls.n	8002a3a <SPI_WaitFlagStateUntilTimeout+0x56>
 8002a34:	69fb      	ldr	r3, [r7, #28]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d13d      	bne.n	8002ab6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	685a      	ldr	r2, [r3, #4]
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002a48:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002a52:	d111      	bne.n	8002a78 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a5c:	d004      	beq.n	8002a68 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a66:	d107      	bne.n	8002a78 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a76:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a80:	d10f      	bne.n	8002aa2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002a90:	601a      	str	r2, [r3, #0]
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002aa0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	2200      	movs	r2, #0
 8002aae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002ab2:	2303      	movs	r3, #3
 8002ab4:	e017      	b.n	8002ae6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d101      	bne.n	8002ac0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002abc:	2300      	movs	r3, #0
 8002abe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	3b01      	subs	r3, #1
 8002ac4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	689a      	ldr	r2, [r3, #8]
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	4013      	ands	r3, r2
 8002ad0:	68ba      	ldr	r2, [r7, #8]
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	bf0c      	ite	eq
 8002ad6:	2301      	moveq	r3, #1
 8002ad8:	2300      	movne	r3, #0
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	461a      	mov	r2, r3
 8002ade:	79fb      	ldrb	r3, [r7, #7]
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d19b      	bne.n	8002a1c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002ae4:	2300      	movs	r3, #0
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3720      	adds	r7, #32
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	20000004 	.word	0x20000004

08002af4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b086      	sub	sp, #24
 8002af8:	af02      	add	r7, sp, #8
 8002afa:	60f8      	str	r0, [r7, #12]
 8002afc:	60b9      	str	r1, [r7, #8]
 8002afe:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002b08:	d111      	bne.n	8002b2e <SPI_EndRxTransaction+0x3a>
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b12:	d004      	beq.n	8002b1e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b1c:	d107      	bne.n	8002b2e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b2c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002b36:	d117      	bne.n	8002b68 <SPI_EndRxTransaction+0x74>
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	689b      	ldr	r3, [r3, #8]
 8002b3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b40:	d112      	bne.n	8002b68 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	9300      	str	r3, [sp, #0]
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	2101      	movs	r1, #1
 8002b4c:	68f8      	ldr	r0, [r7, #12]
 8002b4e:	f7ff ff49 	bl	80029e4 <SPI_WaitFlagStateUntilTimeout>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d01a      	beq.n	8002b8e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b5c:	f043 0220 	orr.w	r2, r3, #32
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002b64:	2303      	movs	r3, #3
 8002b66:	e013      	b.n	8002b90 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	9300      	str	r3, [sp, #0]
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	2180      	movs	r1, #128	; 0x80
 8002b72:	68f8      	ldr	r0, [r7, #12]
 8002b74:	f7ff ff36 	bl	80029e4 <SPI_WaitFlagStateUntilTimeout>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d007      	beq.n	8002b8e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b82:	f043 0220 	orr.w	r2, r3, #32
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002b8a:	2303      	movs	r3, #3
 8002b8c:	e000      	b.n	8002b90 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8002b8e:	2300      	movs	r3, #0
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	3710      	adds	r7, #16
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b086      	sub	sp, #24
 8002b9c:	af02      	add	r7, sp, #8
 8002b9e:	60f8      	str	r0, [r7, #12]
 8002ba0:	60b9      	str	r1, [r7, #8]
 8002ba2:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	9300      	str	r3, [sp, #0]
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	2200      	movs	r2, #0
 8002bac:	2180      	movs	r1, #128	; 0x80
 8002bae:	68f8      	ldr	r0, [r7, #12]
 8002bb0:	f7ff ff18 	bl	80029e4 <SPI_WaitFlagStateUntilTimeout>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d007      	beq.n	8002bca <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bbe:	f043 0220 	orr.w	r2, r3, #32
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e000      	b.n	8002bcc <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8002bca:	2300      	movs	r3, #0
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3710      	adds	r7, #16
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}

08002bd4 <__libc_init_array>:
 8002bd4:	b570      	push	{r4, r5, r6, lr}
 8002bd6:	2600      	movs	r6, #0
 8002bd8:	4d0c      	ldr	r5, [pc, #48]	; (8002c0c <__libc_init_array+0x38>)
 8002bda:	4c0d      	ldr	r4, [pc, #52]	; (8002c10 <__libc_init_array+0x3c>)
 8002bdc:	1b64      	subs	r4, r4, r5
 8002bde:	10a4      	asrs	r4, r4, #2
 8002be0:	42a6      	cmp	r6, r4
 8002be2:	d109      	bne.n	8002bf8 <__libc_init_array+0x24>
 8002be4:	f000 f822 	bl	8002c2c <_init>
 8002be8:	2600      	movs	r6, #0
 8002bea:	4d0a      	ldr	r5, [pc, #40]	; (8002c14 <__libc_init_array+0x40>)
 8002bec:	4c0a      	ldr	r4, [pc, #40]	; (8002c18 <__libc_init_array+0x44>)
 8002bee:	1b64      	subs	r4, r4, r5
 8002bf0:	10a4      	asrs	r4, r4, #2
 8002bf2:	42a6      	cmp	r6, r4
 8002bf4:	d105      	bne.n	8002c02 <__libc_init_array+0x2e>
 8002bf6:	bd70      	pop	{r4, r5, r6, pc}
 8002bf8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002bfc:	4798      	blx	r3
 8002bfe:	3601      	adds	r6, #1
 8002c00:	e7ee      	b.n	8002be0 <__libc_init_array+0xc>
 8002c02:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c06:	4798      	blx	r3
 8002c08:	3601      	adds	r6, #1
 8002c0a:	e7f2      	b.n	8002bf2 <__libc_init_array+0x1e>
 8002c0c:	08002c80 	.word	0x08002c80
 8002c10:	08002c80 	.word	0x08002c80
 8002c14:	08002c80 	.word	0x08002c80
 8002c18:	08002c84 	.word	0x08002c84

08002c1c <memset>:
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	4402      	add	r2, r0
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d100      	bne.n	8002c26 <memset+0xa>
 8002c24:	4770      	bx	lr
 8002c26:	f803 1b01 	strb.w	r1, [r3], #1
 8002c2a:	e7f9      	b.n	8002c20 <memset+0x4>

08002c2c <_init>:
 8002c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c2e:	bf00      	nop
 8002c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c32:	bc08      	pop	{r3}
 8002c34:	469e      	mov	lr, r3
 8002c36:	4770      	bx	lr

08002c38 <_fini>:
 8002c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c3a:	bf00      	nop
 8002c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c3e:	bc08      	pop	{r3}
 8002c40:	469e      	mov	lr, r3
 8002c42:	4770      	bx	lr
