
TC-RTC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000020b4  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000444  20400000  004020b4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000bc  20400444  004024f8  00020444  2**2
                  ALLOC
  3 .stack        00002000  20400500  004025b4  00020444  2**0
                  ALLOC
  4 .heap         00000200  20402500  004045b4  00020444  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020444  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020472  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000e565  00000000  00000000  000204cb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001b2a  00000000  00000000  0002ea30  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000048e6  00000000  00000000  0003055a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000007f8  00000000  00000000  00034e40  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000748  00000000  00000000  00035638  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001cd2a  00000000  00000000  00035d80  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000085c1  00000000  00000000  00052aaa  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000896df  00000000  00000000  0005b06b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002330  00000000  00000000  000e474c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	00 25 40 20 3d 17 40 00 ed 17 40 00 ed 17 40 00     .%@ =.@...@...@.
  400010:	ed 17 40 00 ed 17 40 00 ed 17 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	ed 17 40 00 ed 17 40 00 00 00 00 00 ed 17 40 00     ..@...@.......@.
  40003c:	ed 17 40 00 ed 17 40 00 ed 17 40 00 e9 1b 40 00     ..@...@...@...@.
  40004c:	ed 17 40 00 ed 17 40 00 ed 17 40 00 ed 17 40 00     ..@...@...@...@.
  40005c:	ed 17 40 00 ed 17 40 00 00 00 00 00 c1 08 40 00     ..@...@.......@.
  40006c:	d9 08 40 00 f1 08 40 00 ed 17 40 00 ed 17 40 00     ..@...@...@...@.
  40007c:	ed 17 40 00 09 09 40 00 21 09 40 00 ed 17 40 00     ..@...@.!.@...@.
  40008c:	ed 17 40 00 ed 17 40 00 ed 17 40 00 ed 17 40 00     ..@...@...@...@.
  40009c:	ed 17 40 00 a5 1b 40 00 ed 17 40 00 ed 17 40 00     ..@...@...@...@.
  4000ac:	ed 17 40 00 ed 17 40 00 ed 17 40 00 ed 17 40 00     ..@...@...@...@.
  4000bc:	ed 17 40 00 ed 17 40 00 ed 17 40 00 ed 17 40 00     ..@...@...@...@.
  4000cc:	ed 17 40 00 00 00 00 00 ed 17 40 00 00 00 00 00     ..@.......@.....
  4000dc:	ed 17 40 00 ed 17 40 00 ed 17 40 00 ed 17 40 00     ..@...@...@...@.
  4000ec:	ed 17 40 00 ed 17 40 00 ed 17 40 00 ed 17 40 00     ..@...@...@...@.
  4000fc:	ed 17 40 00 ed 17 40 00 ed 17 40 00 ed 17 40 00     ..@...@...@...@.
  40010c:	ed 17 40 00 ed 17 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 ed 17 40 00 ed 17 40 00 ed 17 40 00     ......@...@...@.
  40012c:	ed 17 40 00 ed 17 40 00 00 00 00 00 ed 17 40 00     ..@...@.......@.
  40013c:	ed 17 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400444 	.word	0x20400444
  40015c:	00000000 	.word	0x00000000
  400160:	004020b4 	.word	0x004020b4

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004020b4 	.word	0x004020b4
  4001a0:	20400448 	.word	0x20400448
  4001a4:	004020b4 	.word	0x004020b4
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d831      	bhi.n	40021e <osc_enable+0x72>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_enable+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	0040021d 	.word	0x0040021d
  4001c4:	004001e1 	.word	0x004001e1
  4001c8:	004001e9 	.word	0x004001e9
  4001cc:	004001f1 	.word	0x004001f1
  4001d0:	004001f9 	.word	0x004001f9
  4001d4:	00400201 	.word	0x00400201
  4001d8:	00400209 	.word	0x00400209
  4001dc:	00400213 	.word	0x00400213
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b11      	ldr	r3, [pc, #68]	; (400228 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e01a      	b.n	40021e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001e8:	2001      	movs	r0, #1
  4001ea:	4b0f      	ldr	r3, [pc, #60]	; (400228 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e016      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001f0:	2000      	movs	r0, #0
  4001f2:	4b0e      	ldr	r3, [pc, #56]	; (40022c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e012      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001f8:	2010      	movs	r0, #16
  4001fa:	4b0c      	ldr	r3, [pc, #48]	; (40022c <osc_enable+0x80>)
  4001fc:	4798      	blx	r3
		break;
  4001fe:	e00e      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400200:	2020      	movs	r0, #32
  400202:	4b0a      	ldr	r3, [pc, #40]	; (40022c <osc_enable+0x80>)
  400204:	4798      	blx	r3
		break;
  400206:	e00a      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400208:	213e      	movs	r1, #62	; 0x3e
  40020a:	2000      	movs	r0, #0
  40020c:	4b08      	ldr	r3, [pc, #32]	; (400230 <osc_enable+0x84>)
  40020e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400210:	e005      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400212:	213e      	movs	r1, #62	; 0x3e
  400214:	2001      	movs	r0, #1
  400216:	4b06      	ldr	r3, [pc, #24]	; (400230 <osc_enable+0x84>)
  400218:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40021a:	e000      	b.n	40021e <osc_enable+0x72>
		break;
  40021c:	bf00      	nop
	}
}
  40021e:	bf00      	nop
  400220:	3708      	adds	r7, #8
  400222:	46bd      	mov	sp, r7
  400224:	bd80      	pop	{r7, pc}
  400226:	bf00      	nop
  400228:	00400a39 	.word	0x00400a39
  40022c:	00400aa5 	.word	0x00400aa5
  400230:	00400b15 	.word	0x00400b15

00400234 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400234:	b580      	push	{r7, lr}
  400236:	b082      	sub	sp, #8
  400238:	af00      	add	r7, sp, #0
  40023a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40023c:	687b      	ldr	r3, [r7, #4]
  40023e:	2b07      	cmp	r3, #7
  400240:	d826      	bhi.n	400290 <osc_is_ready+0x5c>
  400242:	a201      	add	r2, pc, #4	; (adr r2, 400248 <osc_is_ready+0x14>)
  400244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400248:	00400269 	.word	0x00400269
  40024c:	0040026d 	.word	0x0040026d
  400250:	0040026d 	.word	0x0040026d
  400254:	0040027f 	.word	0x0040027f
  400258:	0040027f 	.word	0x0040027f
  40025c:	0040027f 	.word	0x0040027f
  400260:	0040027f 	.word	0x0040027f
  400264:	0040027f 	.word	0x0040027f
	case OSC_SLCK_32K_RC:
		return 1;
  400268:	2301      	movs	r3, #1
  40026a:	e012      	b.n	400292 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40026c:	4b0b      	ldr	r3, [pc, #44]	; (40029c <osc_is_ready+0x68>)
  40026e:	4798      	blx	r3
  400270:	4603      	mov	r3, r0
  400272:	2b00      	cmp	r3, #0
  400274:	bf14      	ite	ne
  400276:	2301      	movne	r3, #1
  400278:	2300      	moveq	r3, #0
  40027a:	b2db      	uxtb	r3, r3
  40027c:	e009      	b.n	400292 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_is_ready+0x6c>)
  400280:	4798      	blx	r3
  400282:	4603      	mov	r3, r0
  400284:	2b00      	cmp	r3, #0
  400286:	bf14      	ite	ne
  400288:	2301      	movne	r3, #1
  40028a:	2300      	moveq	r3, #0
  40028c:	b2db      	uxtb	r3, r3
  40028e:	e000      	b.n	400292 <osc_is_ready+0x5e>
	}

	return 0;
  400290:	2300      	movs	r3, #0
}
  400292:	4618      	mov	r0, r3
  400294:	3708      	adds	r7, #8
  400296:	46bd      	mov	sp, r7
  400298:	bd80      	pop	{r7, pc}
  40029a:	bf00      	nop
  40029c:	00400a71 	.word	0x00400a71
  4002a0:	00400b8d 	.word	0x00400b8d

004002a4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002a4:	b480      	push	{r7}
  4002a6:	b083      	sub	sp, #12
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002ac:	687b      	ldr	r3, [r7, #4]
  4002ae:	2b07      	cmp	r3, #7
  4002b0:	d825      	bhi.n	4002fe <osc_get_rate+0x5a>
  4002b2:	a201      	add	r2, pc, #4	; (adr r2, 4002b8 <osc_get_rate+0x14>)
  4002b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002b8:	004002d9 	.word	0x004002d9
  4002bc:	004002df 	.word	0x004002df
  4002c0:	004002e5 	.word	0x004002e5
  4002c4:	004002eb 	.word	0x004002eb
  4002c8:	004002ef 	.word	0x004002ef
  4002cc:	004002f3 	.word	0x004002f3
  4002d0:	004002f7 	.word	0x004002f7
  4002d4:	004002fb 	.word	0x004002fb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002d8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002dc:	e010      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e2:	e00d      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e8:	e00a      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002ea:	4b08      	ldr	r3, [pc, #32]	; (40030c <osc_get_rate+0x68>)
  4002ec:	e008      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002ee:	4b08      	ldr	r3, [pc, #32]	; (400310 <osc_get_rate+0x6c>)
  4002f0:	e006      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002f2:	4b08      	ldr	r3, [pc, #32]	; (400314 <osc_get_rate+0x70>)
  4002f4:	e004      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002f6:	4b07      	ldr	r3, [pc, #28]	; (400314 <osc_get_rate+0x70>)
  4002f8:	e002      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002fa:	4b06      	ldr	r3, [pc, #24]	; (400314 <osc_get_rate+0x70>)
  4002fc:	e000      	b.n	400300 <osc_get_rate+0x5c>
	}

	return 0;
  4002fe:	2300      	movs	r3, #0
}
  400300:	4618      	mov	r0, r3
  400302:	370c      	adds	r7, #12
  400304:	46bd      	mov	sp, r7
  400306:	f85d 7b04 	ldr.w	r7, [sp], #4
  40030a:	4770      	bx	lr
  40030c:	003d0900 	.word	0x003d0900
  400310:	007a1200 	.word	0x007a1200
  400314:	00b71b00 	.word	0x00b71b00

00400318 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400318:	b580      	push	{r7, lr}
  40031a:	b082      	sub	sp, #8
  40031c:	af00      	add	r7, sp, #0
  40031e:	4603      	mov	r3, r0
  400320:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400322:	bf00      	nop
  400324:	79fb      	ldrb	r3, [r7, #7]
  400326:	4618      	mov	r0, r3
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <osc_wait_ready+0x28>)
  40032a:	4798      	blx	r3
  40032c:	4603      	mov	r3, r0
  40032e:	f083 0301 	eor.w	r3, r3, #1
  400332:	b2db      	uxtb	r3, r3
  400334:	2b00      	cmp	r3, #0
  400336:	d1f5      	bne.n	400324 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400338:	bf00      	nop
  40033a:	3708      	adds	r7, #8
  40033c:	46bd      	mov	sp, r7
  40033e:	bd80      	pop	{r7, pc}
  400340:	00400235 	.word	0x00400235

00400344 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400344:	b580      	push	{r7, lr}
  400346:	b086      	sub	sp, #24
  400348:	af00      	add	r7, sp, #0
  40034a:	60f8      	str	r0, [r7, #12]
  40034c:	607a      	str	r2, [r7, #4]
  40034e:	603b      	str	r3, [r7, #0]
  400350:	460b      	mov	r3, r1
  400352:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400354:	687b      	ldr	r3, [r7, #4]
  400356:	2b00      	cmp	r3, #0
  400358:	d107      	bne.n	40036a <pll_config_init+0x26>
  40035a:	683b      	ldr	r3, [r7, #0]
  40035c:	2b00      	cmp	r3, #0
  40035e:	d104      	bne.n	40036a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400360:	68fb      	ldr	r3, [r7, #12]
  400362:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400366:	601a      	str	r2, [r3, #0]
  400368:	e019      	b.n	40039e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40036a:	7afb      	ldrb	r3, [r7, #11]
  40036c:	4618      	mov	r0, r3
  40036e:	4b0e      	ldr	r3, [pc, #56]	; (4003a8 <pll_config_init+0x64>)
  400370:	4798      	blx	r3
  400372:	4602      	mov	r2, r0
  400374:	687b      	ldr	r3, [r7, #4]
  400376:	fbb2 f3f3 	udiv	r3, r2, r3
  40037a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40037c:	697b      	ldr	r3, [r7, #20]
  40037e:	683a      	ldr	r2, [r7, #0]
  400380:	fb02 f303 	mul.w	r3, r2, r3
  400384:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400386:	683b      	ldr	r3, [r7, #0]
  400388:	3b01      	subs	r3, #1
  40038a:	041a      	lsls	r2, r3, #16
  40038c:	4b07      	ldr	r3, [pc, #28]	; (4003ac <pll_config_init+0x68>)
  40038e:	4013      	ands	r3, r2
  400390:	687a      	ldr	r2, [r7, #4]
  400392:	b2d2      	uxtb	r2, r2
  400394:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400396:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40039a:	68fb      	ldr	r3, [r7, #12]
  40039c:	601a      	str	r2, [r3, #0]
	}
}
  40039e:	bf00      	nop
  4003a0:	3718      	adds	r7, #24
  4003a2:	46bd      	mov	sp, r7
  4003a4:	bd80      	pop	{r7, pc}
  4003a6:	bf00      	nop
  4003a8:	004002a5 	.word	0x004002a5
  4003ac:	07ff0000 	.word	0x07ff0000

004003b0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
  4003b8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003ba:	683b      	ldr	r3, [r7, #0]
  4003bc:	2b00      	cmp	r3, #0
  4003be:	d108      	bne.n	4003d2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003c0:	4b09      	ldr	r3, [pc, #36]	; (4003e8 <pll_enable+0x38>)
  4003c2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003c4:	4a09      	ldr	r2, [pc, #36]	; (4003ec <pll_enable+0x3c>)
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	681b      	ldr	r3, [r3, #0]
  4003ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ce:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003d0:	e005      	b.n	4003de <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003d2:	4a06      	ldr	r2, [pc, #24]	; (4003ec <pll_enable+0x3c>)
  4003d4:	687b      	ldr	r3, [r7, #4]
  4003d6:	681b      	ldr	r3, [r3, #0]
  4003d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003dc:	61d3      	str	r3, [r2, #28]
}
  4003de:	bf00      	nop
  4003e0:	3708      	adds	r7, #8
  4003e2:	46bd      	mov	sp, r7
  4003e4:	bd80      	pop	{r7, pc}
  4003e6:	bf00      	nop
  4003e8:	00400ba9 	.word	0x00400ba9
  4003ec:	400e0600 	.word	0x400e0600

004003f0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	b082      	sub	sp, #8
  4003f4:	af00      	add	r7, sp, #0
  4003f6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003f8:	687b      	ldr	r3, [r7, #4]
  4003fa:	2b00      	cmp	r3, #0
  4003fc:	d103      	bne.n	400406 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003fe:	4b05      	ldr	r3, [pc, #20]	; (400414 <pll_is_locked+0x24>)
  400400:	4798      	blx	r3
  400402:	4603      	mov	r3, r0
  400404:	e002      	b.n	40040c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400406:	4b04      	ldr	r3, [pc, #16]	; (400418 <pll_is_locked+0x28>)
  400408:	4798      	blx	r3
  40040a:	4603      	mov	r3, r0
	}
}
  40040c:	4618      	mov	r0, r3
  40040e:	3708      	adds	r7, #8
  400410:	46bd      	mov	sp, r7
  400412:	bd80      	pop	{r7, pc}
  400414:	00400bc5 	.word	0x00400bc5
  400418:	00400be1 	.word	0x00400be1

0040041c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40041c:	b580      	push	{r7, lr}
  40041e:	b082      	sub	sp, #8
  400420:	af00      	add	r7, sp, #0
  400422:	4603      	mov	r3, r0
  400424:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	3b03      	subs	r3, #3
  40042a:	2b04      	cmp	r3, #4
  40042c:	d808      	bhi.n	400440 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40042e:	79fb      	ldrb	r3, [r7, #7]
  400430:	4618      	mov	r0, r3
  400432:	4b06      	ldr	r3, [pc, #24]	; (40044c <pll_enable_source+0x30>)
  400434:	4798      	blx	r3
		osc_wait_ready(e_src);
  400436:	79fb      	ldrb	r3, [r7, #7]
  400438:	4618      	mov	r0, r3
  40043a:	4b05      	ldr	r3, [pc, #20]	; (400450 <pll_enable_source+0x34>)
  40043c:	4798      	blx	r3
		break;
  40043e:	e000      	b.n	400442 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400440:	bf00      	nop
	}
}
  400442:	bf00      	nop
  400444:	3708      	adds	r7, #8
  400446:	46bd      	mov	sp, r7
  400448:	bd80      	pop	{r7, pc}
  40044a:	bf00      	nop
  40044c:	004001ad 	.word	0x004001ad
  400450:	00400319 	.word	0x00400319

00400454 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400454:	b580      	push	{r7, lr}
  400456:	b082      	sub	sp, #8
  400458:	af00      	add	r7, sp, #0
  40045a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40045c:	bf00      	nop
  40045e:	6878      	ldr	r0, [r7, #4]
  400460:	4b04      	ldr	r3, [pc, #16]	; (400474 <pll_wait_for_lock+0x20>)
  400462:	4798      	blx	r3
  400464:	4603      	mov	r3, r0
  400466:	2b00      	cmp	r3, #0
  400468:	d0f9      	beq.n	40045e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40046a:	2300      	movs	r3, #0
}
  40046c:	4618      	mov	r0, r3
  40046e:	3708      	adds	r7, #8
  400470:	46bd      	mov	sp, r7
  400472:	bd80      	pop	{r7, pc}
  400474:	004003f1 	.word	0x004003f1

00400478 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400478:	b580      	push	{r7, lr}
  40047a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40047c:	2006      	movs	r0, #6
  40047e:	4b05      	ldr	r3, [pc, #20]	; (400494 <sysclk_get_main_hz+0x1c>)
  400480:	4798      	blx	r3
  400482:	4602      	mov	r2, r0
  400484:	4613      	mov	r3, r2
  400486:	009b      	lsls	r3, r3, #2
  400488:	4413      	add	r3, r2
  40048a:	009a      	lsls	r2, r3, #2
  40048c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40048e:	4618      	mov	r0, r3
  400490:	bd80      	pop	{r7, pc}
  400492:	bf00      	nop
  400494:	004002a5 	.word	0x004002a5

00400498 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400498:	b580      	push	{r7, lr}
  40049a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40049c:	4b02      	ldr	r3, [pc, #8]	; (4004a8 <sysclk_get_cpu_hz+0x10>)
  40049e:	4798      	blx	r3
  4004a0:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004a2:	4618      	mov	r0, r3
  4004a4:	bd80      	pop	{r7, pc}
  4004a6:	bf00      	nop
  4004a8:	00400479 	.word	0x00400479

004004ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004ac:	b590      	push	{r4, r7, lr}
  4004ae:	b083      	sub	sp, #12
  4004b0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004b2:	4813      	ldr	r0, [pc, #76]	; (400500 <sysclk_init+0x54>)
  4004b4:	4b13      	ldr	r3, [pc, #76]	; (400504 <sysclk_init+0x58>)
  4004b6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004b8:	2006      	movs	r0, #6
  4004ba:	4b13      	ldr	r3, [pc, #76]	; (400508 <sysclk_init+0x5c>)
  4004bc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004be:	1d38      	adds	r0, r7, #4
  4004c0:	2319      	movs	r3, #25
  4004c2:	2201      	movs	r2, #1
  4004c4:	2106      	movs	r1, #6
  4004c6:	4c11      	ldr	r4, [pc, #68]	; (40050c <sysclk_init+0x60>)
  4004c8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ca:	1d3b      	adds	r3, r7, #4
  4004cc:	2100      	movs	r1, #0
  4004ce:	4618      	mov	r0, r3
  4004d0:	4b0f      	ldr	r3, [pc, #60]	; (400510 <sysclk_init+0x64>)
  4004d2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004d4:	2000      	movs	r0, #0
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <sysclk_init+0x68>)
  4004d8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004da:	2002      	movs	r0, #2
  4004dc:	4b0e      	ldr	r3, [pc, #56]	; (400518 <sysclk_init+0x6c>)
  4004de:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004e0:	2000      	movs	r0, #0
  4004e2:	4b0e      	ldr	r3, [pc, #56]	; (40051c <sysclk_init+0x70>)
  4004e4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004e6:	4b0e      	ldr	r3, [pc, #56]	; (400520 <sysclk_init+0x74>)
  4004e8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004ea:	4b0e      	ldr	r3, [pc, #56]	; (400524 <sysclk_init+0x78>)
  4004ec:	4798      	blx	r3
  4004ee:	4603      	mov	r3, r0
  4004f0:	4618      	mov	r0, r3
  4004f2:	4b04      	ldr	r3, [pc, #16]	; (400504 <sysclk_init+0x58>)
  4004f4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004f6:	bf00      	nop
  4004f8:	370c      	adds	r7, #12
  4004fa:	46bd      	mov	sp, r7
  4004fc:	bd90      	pop	{r4, r7, pc}
  4004fe:	bf00      	nop
  400500:	11e1a300 	.word	0x11e1a300
  400504:	0040195d 	.word	0x0040195d
  400508:	0040041d 	.word	0x0040041d
  40050c:	00400345 	.word	0x00400345
  400510:	004003b1 	.word	0x004003b1
  400514:	00400455 	.word	0x00400455
  400518:	00400939 	.word	0x00400939
  40051c:	004009b5 	.word	0x004009b5
  400520:	004017f5 	.word	0x004017f5
  400524:	00400499 	.word	0x00400499

00400528 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400528:	b480      	push	{r7}
  40052a:	b085      	sub	sp, #20
  40052c:	af00      	add	r7, sp, #0
  40052e:	60f8      	str	r0, [r7, #12]
  400530:	60b9      	str	r1, [r7, #8]
  400532:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400534:	687b      	ldr	r3, [r7, #4]
  400536:	2b00      	cmp	r3, #0
  400538:	d003      	beq.n	400542 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40053a:	68fb      	ldr	r3, [r7, #12]
  40053c:	68ba      	ldr	r2, [r7, #8]
  40053e:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400540:	e002      	b.n	400548 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  400542:	68fb      	ldr	r3, [r7, #12]
  400544:	68ba      	ldr	r2, [r7, #8]
  400546:	661a      	str	r2, [r3, #96]	; 0x60
}
  400548:	bf00      	nop
  40054a:	3714      	adds	r7, #20
  40054c:	46bd      	mov	sp, r7
  40054e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400552:	4770      	bx	lr

00400554 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400554:	b480      	push	{r7}
  400556:	b083      	sub	sp, #12
  400558:	af00      	add	r7, sp, #0
  40055a:	6078      	str	r0, [r7, #4]
  40055c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40055e:	687b      	ldr	r3, [r7, #4]
  400560:	683a      	ldr	r2, [r7, #0]
  400562:	631a      	str	r2, [r3, #48]	; 0x30
}
  400564:	bf00      	nop
  400566:	370c      	adds	r7, #12
  400568:	46bd      	mov	sp, r7
  40056a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40056e:	4770      	bx	lr

00400570 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400570:	b480      	push	{r7}
  400572:	b083      	sub	sp, #12
  400574:	af00      	add	r7, sp, #0
  400576:	6078      	str	r0, [r7, #4]
  400578:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40057a:	687b      	ldr	r3, [r7, #4]
  40057c:	683a      	ldr	r2, [r7, #0]
  40057e:	635a      	str	r2, [r3, #52]	; 0x34
}
  400580:	bf00      	nop
  400582:	370c      	adds	r7, #12
  400584:	46bd      	mov	sp, r7
  400586:	f85d 7b04 	ldr.w	r7, [sp], #4
  40058a:	4770      	bx	lr

0040058c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40058c:	b580      	push	{r7, lr}
  40058e:	b084      	sub	sp, #16
  400590:	af00      	add	r7, sp, #0
  400592:	60f8      	str	r0, [r7, #12]
  400594:	60b9      	str	r1, [r7, #8]
  400596:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  400598:	68b9      	ldr	r1, [r7, #8]
  40059a:	68f8      	ldr	r0, [r7, #12]
  40059c:	4b19      	ldr	r3, [pc, #100]	; (400604 <pio_set_input+0x78>)
  40059e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4005a0:	687b      	ldr	r3, [r7, #4]
  4005a2:	f003 0301 	and.w	r3, r3, #1
  4005a6:	461a      	mov	r2, r3
  4005a8:	68b9      	ldr	r1, [r7, #8]
  4005aa:	68f8      	ldr	r0, [r7, #12]
  4005ac:	4b16      	ldr	r3, [pc, #88]	; (400608 <pio_set_input+0x7c>)
  4005ae:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4005b0:	687b      	ldr	r3, [r7, #4]
  4005b2:	f003 030a 	and.w	r3, r3, #10
  4005b6:	2b00      	cmp	r3, #0
  4005b8:	d003      	beq.n	4005c2 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4005ba:	68fb      	ldr	r3, [r7, #12]
  4005bc:	68ba      	ldr	r2, [r7, #8]
  4005be:	621a      	str	r2, [r3, #32]
  4005c0:	e002      	b.n	4005c8 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4005c2:	68fb      	ldr	r3, [r7, #12]
  4005c4:	68ba      	ldr	r2, [r7, #8]
  4005c6:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4005c8:	687b      	ldr	r3, [r7, #4]
  4005ca:	f003 0302 	and.w	r3, r3, #2
  4005ce:	2b00      	cmp	r3, #0
  4005d0:	d004      	beq.n	4005dc <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4005d2:	68fb      	ldr	r3, [r7, #12]
  4005d4:	68ba      	ldr	r2, [r7, #8]
  4005d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4005da:	e008      	b.n	4005ee <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4005dc:	687b      	ldr	r3, [r7, #4]
  4005de:	f003 0308 	and.w	r3, r3, #8
  4005e2:	2b00      	cmp	r3, #0
  4005e4:	d003      	beq.n	4005ee <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4005e6:	68fb      	ldr	r3, [r7, #12]
  4005e8:	68ba      	ldr	r2, [r7, #8]
  4005ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4005ee:	68fb      	ldr	r3, [r7, #12]
  4005f0:	68ba      	ldr	r2, [r7, #8]
  4005f2:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4005f4:	68fb      	ldr	r3, [r7, #12]
  4005f6:	68ba      	ldr	r2, [r7, #8]
  4005f8:	601a      	str	r2, [r3, #0]
}
  4005fa:	bf00      	nop
  4005fc:	3710      	adds	r7, #16
  4005fe:	46bd      	mov	sp, r7
  400600:	bd80      	pop	{r7, pc}
  400602:	bf00      	nop
  400604:	00400721 	.word	0x00400721
  400608:	00400529 	.word	0x00400529

0040060c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40060c:	b580      	push	{r7, lr}
  40060e:	b084      	sub	sp, #16
  400610:	af00      	add	r7, sp, #0
  400612:	60f8      	str	r0, [r7, #12]
  400614:	60b9      	str	r1, [r7, #8]
  400616:	607a      	str	r2, [r7, #4]
  400618:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40061a:	68b9      	ldr	r1, [r7, #8]
  40061c:	68f8      	ldr	r0, [r7, #12]
  40061e:	4b12      	ldr	r3, [pc, #72]	; (400668 <pio_set_output+0x5c>)
  400620:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400622:	69ba      	ldr	r2, [r7, #24]
  400624:	68b9      	ldr	r1, [r7, #8]
  400626:	68f8      	ldr	r0, [r7, #12]
  400628:	4b10      	ldr	r3, [pc, #64]	; (40066c <pio_set_output+0x60>)
  40062a:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40062c:	683b      	ldr	r3, [r7, #0]
  40062e:	2b00      	cmp	r3, #0
  400630:	d003      	beq.n	40063a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  400632:	68fb      	ldr	r3, [r7, #12]
  400634:	68ba      	ldr	r2, [r7, #8]
  400636:	651a      	str	r2, [r3, #80]	; 0x50
  400638:	e002      	b.n	400640 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40063a:	68fb      	ldr	r3, [r7, #12]
  40063c:	68ba      	ldr	r2, [r7, #8]
  40063e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400640:	687b      	ldr	r3, [r7, #4]
  400642:	2b00      	cmp	r3, #0
  400644:	d003      	beq.n	40064e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400646:	68fb      	ldr	r3, [r7, #12]
  400648:	68ba      	ldr	r2, [r7, #8]
  40064a:	631a      	str	r2, [r3, #48]	; 0x30
  40064c:	e002      	b.n	400654 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40064e:	68fb      	ldr	r3, [r7, #12]
  400650:	68ba      	ldr	r2, [r7, #8]
  400652:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400654:	68fb      	ldr	r3, [r7, #12]
  400656:	68ba      	ldr	r2, [r7, #8]
  400658:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40065a:	68fb      	ldr	r3, [r7, #12]
  40065c:	68ba      	ldr	r2, [r7, #8]
  40065e:	601a      	str	r2, [r3, #0]
}
  400660:	bf00      	nop
  400662:	3710      	adds	r7, #16
  400664:	46bd      	mov	sp, r7
  400666:	bd80      	pop	{r7, pc}
  400668:	00400721 	.word	0x00400721
  40066c:	00400529 	.word	0x00400529

00400670 <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  400670:	b480      	push	{r7}
  400672:	b083      	sub	sp, #12
  400674:	af00      	add	r7, sp, #0
  400676:	6078      	str	r0, [r7, #4]
  400678:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  40067a:	687b      	ldr	r3, [r7, #4]
  40067c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40067e:	683b      	ldr	r3, [r7, #0]
  400680:	4013      	ands	r3, r2
  400682:	2b00      	cmp	r3, #0
  400684:	d101      	bne.n	40068a <pio_get_output_data_status+0x1a>
		return 0;
  400686:	2300      	movs	r3, #0
  400688:	e000      	b.n	40068c <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  40068a:	2301      	movs	r3, #1
	}
}
  40068c:	4618      	mov	r0, r3
  40068e:	370c      	adds	r7, #12
  400690:	46bd      	mov	sp, r7
  400692:	f85d 7b04 	ldr.w	r7, [sp], #4
  400696:	4770      	bx	lr

00400698 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  400698:	b480      	push	{r7}
  40069a:	b085      	sub	sp, #20
  40069c:	af00      	add	r7, sp, #0
  40069e:	60f8      	str	r0, [r7, #12]
  4006a0:	60b9      	str	r1, [r7, #8]
  4006a2:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4006a4:	687b      	ldr	r3, [r7, #4]
  4006a6:	f003 0310 	and.w	r3, r3, #16
  4006aa:	2b00      	cmp	r3, #0
  4006ac:	d020      	beq.n	4006f0 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4006ae:	68fb      	ldr	r3, [r7, #12]
  4006b0:	68ba      	ldr	r2, [r7, #8]
  4006b2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4006b6:	687b      	ldr	r3, [r7, #4]
  4006b8:	f003 0320 	and.w	r3, r3, #32
  4006bc:	2b00      	cmp	r3, #0
  4006be:	d004      	beq.n	4006ca <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4006c0:	68fb      	ldr	r3, [r7, #12]
  4006c2:	68ba      	ldr	r2, [r7, #8]
  4006c4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4006c8:	e003      	b.n	4006d2 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4006ca:	68fb      	ldr	r3, [r7, #12]
  4006cc:	68ba      	ldr	r2, [r7, #8]
  4006ce:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4006d2:	687b      	ldr	r3, [r7, #4]
  4006d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4006d8:	2b00      	cmp	r3, #0
  4006da:	d004      	beq.n	4006e6 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4006dc:	68fb      	ldr	r3, [r7, #12]
  4006de:	68ba      	ldr	r2, [r7, #8]
  4006e0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4006e4:	e008      	b.n	4006f8 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  4006e6:	68fb      	ldr	r3, [r7, #12]
  4006e8:	68ba      	ldr	r2, [r7, #8]
  4006ea:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  4006ee:	e003      	b.n	4006f8 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  4006f0:	68fb      	ldr	r3, [r7, #12]
  4006f2:	68ba      	ldr	r2, [r7, #8]
  4006f4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  4006f8:	bf00      	nop
  4006fa:	3714      	adds	r7, #20
  4006fc:	46bd      	mov	sp, r7
  4006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400702:	4770      	bx	lr

00400704 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400704:	b480      	push	{r7}
  400706:	b083      	sub	sp, #12
  400708:	af00      	add	r7, sp, #0
  40070a:	6078      	str	r0, [r7, #4]
  40070c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  40070e:	687b      	ldr	r3, [r7, #4]
  400710:	683a      	ldr	r2, [r7, #0]
  400712:	641a      	str	r2, [r3, #64]	; 0x40
}
  400714:	bf00      	nop
  400716:	370c      	adds	r7, #12
  400718:	46bd      	mov	sp, r7
  40071a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40071e:	4770      	bx	lr

00400720 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400720:	b480      	push	{r7}
  400722:	b083      	sub	sp, #12
  400724:	af00      	add	r7, sp, #0
  400726:	6078      	str	r0, [r7, #4]
  400728:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  40072a:	687b      	ldr	r3, [r7, #4]
  40072c:	683a      	ldr	r2, [r7, #0]
  40072e:	645a      	str	r2, [r3, #68]	; 0x44
}
  400730:	bf00      	nop
  400732:	370c      	adds	r7, #12
  400734:	46bd      	mov	sp, r7
  400736:	f85d 7b04 	ldr.w	r7, [sp], #4
  40073a:	4770      	bx	lr

0040073c <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  40073c:	b480      	push	{r7}
  40073e:	b083      	sub	sp, #12
  400740:	af00      	add	r7, sp, #0
  400742:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400744:	687b      	ldr	r3, [r7, #4]
  400746:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400748:	4618      	mov	r0, r3
  40074a:	370c      	adds	r7, #12
  40074c:	46bd      	mov	sp, r7
  40074e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400752:	4770      	bx	lr

00400754 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400754:	b480      	push	{r7}
  400756:	b083      	sub	sp, #12
  400758:	af00      	add	r7, sp, #0
  40075a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  40075c:	687b      	ldr	r3, [r7, #4]
  40075e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400760:	4618      	mov	r0, r3
  400762:	370c      	adds	r7, #12
  400764:	46bd      	mov	sp, r7
  400766:	f85d 7b04 	ldr.w	r7, [sp], #4
  40076a:	4770      	bx	lr

0040076c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40076c:	b580      	push	{r7, lr}
  40076e:	b084      	sub	sp, #16
  400770:	af00      	add	r7, sp, #0
  400772:	6078      	str	r0, [r7, #4]
  400774:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400776:	6878      	ldr	r0, [r7, #4]
  400778:	4b26      	ldr	r3, [pc, #152]	; (400814 <pio_handler_process+0xa8>)
  40077a:	4798      	blx	r3
  40077c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40077e:	6878      	ldr	r0, [r7, #4]
  400780:	4b25      	ldr	r3, [pc, #148]	; (400818 <pio_handler_process+0xac>)
  400782:	4798      	blx	r3
  400784:	4602      	mov	r2, r0
  400786:	68fb      	ldr	r3, [r7, #12]
  400788:	4013      	ands	r3, r2
  40078a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  40078c:	68fb      	ldr	r3, [r7, #12]
  40078e:	2b00      	cmp	r3, #0
  400790:	d03c      	beq.n	40080c <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400792:	2300      	movs	r3, #0
  400794:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400796:	e034      	b.n	400802 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400798:	4a20      	ldr	r2, [pc, #128]	; (40081c <pio_handler_process+0xb0>)
  40079a:	68bb      	ldr	r3, [r7, #8]
  40079c:	011b      	lsls	r3, r3, #4
  40079e:	4413      	add	r3, r2
  4007a0:	681a      	ldr	r2, [r3, #0]
  4007a2:	683b      	ldr	r3, [r7, #0]
  4007a4:	429a      	cmp	r2, r3
  4007a6:	d126      	bne.n	4007f6 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4007a8:	4a1c      	ldr	r2, [pc, #112]	; (40081c <pio_handler_process+0xb0>)
  4007aa:	68bb      	ldr	r3, [r7, #8]
  4007ac:	011b      	lsls	r3, r3, #4
  4007ae:	4413      	add	r3, r2
  4007b0:	3304      	adds	r3, #4
  4007b2:	681a      	ldr	r2, [r3, #0]
  4007b4:	68fb      	ldr	r3, [r7, #12]
  4007b6:	4013      	ands	r3, r2
  4007b8:	2b00      	cmp	r3, #0
  4007ba:	d01c      	beq.n	4007f6 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4007bc:	4a17      	ldr	r2, [pc, #92]	; (40081c <pio_handler_process+0xb0>)
  4007be:	68bb      	ldr	r3, [r7, #8]
  4007c0:	011b      	lsls	r3, r3, #4
  4007c2:	4413      	add	r3, r2
  4007c4:	330c      	adds	r3, #12
  4007c6:	681b      	ldr	r3, [r3, #0]
  4007c8:	4914      	ldr	r1, [pc, #80]	; (40081c <pio_handler_process+0xb0>)
  4007ca:	68ba      	ldr	r2, [r7, #8]
  4007cc:	0112      	lsls	r2, r2, #4
  4007ce:	440a      	add	r2, r1
  4007d0:	6810      	ldr	r0, [r2, #0]
  4007d2:	4912      	ldr	r1, [pc, #72]	; (40081c <pio_handler_process+0xb0>)
  4007d4:	68ba      	ldr	r2, [r7, #8]
  4007d6:	0112      	lsls	r2, r2, #4
  4007d8:	440a      	add	r2, r1
  4007da:	3204      	adds	r2, #4
  4007dc:	6812      	ldr	r2, [r2, #0]
  4007de:	4611      	mov	r1, r2
  4007e0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4007e2:	4a0e      	ldr	r2, [pc, #56]	; (40081c <pio_handler_process+0xb0>)
  4007e4:	68bb      	ldr	r3, [r7, #8]
  4007e6:	011b      	lsls	r3, r3, #4
  4007e8:	4413      	add	r3, r2
  4007ea:	3304      	adds	r3, #4
  4007ec:	681b      	ldr	r3, [r3, #0]
  4007ee:	43db      	mvns	r3, r3
  4007f0:	68fa      	ldr	r2, [r7, #12]
  4007f2:	4013      	ands	r3, r2
  4007f4:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4007f6:	68bb      	ldr	r3, [r7, #8]
  4007f8:	3301      	adds	r3, #1
  4007fa:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4007fc:	68bb      	ldr	r3, [r7, #8]
  4007fe:	2b06      	cmp	r3, #6
  400800:	d803      	bhi.n	40080a <pio_handler_process+0x9e>
		while (status != 0) {
  400802:	68fb      	ldr	r3, [r7, #12]
  400804:	2b00      	cmp	r3, #0
  400806:	d1c7      	bne.n	400798 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400808:	e000      	b.n	40080c <pio_handler_process+0xa0>
				break;
  40080a:	bf00      	nop
}
  40080c:	bf00      	nop
  40080e:	3710      	adds	r7, #16
  400810:	46bd      	mov	sp, r7
  400812:	bd80      	pop	{r7, pc}
  400814:	0040073d 	.word	0x0040073d
  400818:	00400755 	.word	0x00400755
  40081c:	20400460 	.word	0x20400460

00400820 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400820:	b580      	push	{r7, lr}
  400822:	b086      	sub	sp, #24
  400824:	af00      	add	r7, sp, #0
  400826:	60f8      	str	r0, [r7, #12]
  400828:	60b9      	str	r1, [r7, #8]
  40082a:	607a      	str	r2, [r7, #4]
  40082c:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40082e:	4b21      	ldr	r3, [pc, #132]	; (4008b4 <pio_handler_set+0x94>)
  400830:	681b      	ldr	r3, [r3, #0]
  400832:	2b06      	cmp	r3, #6
  400834:	d901      	bls.n	40083a <pio_handler_set+0x1a>
		return 1;
  400836:	2301      	movs	r3, #1
  400838:	e038      	b.n	4008ac <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40083a:	2300      	movs	r3, #0
  40083c:	75fb      	strb	r3, [r7, #23]
  40083e:	e011      	b.n	400864 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400840:	7dfb      	ldrb	r3, [r7, #23]
  400842:	011b      	lsls	r3, r3, #4
  400844:	4a1c      	ldr	r2, [pc, #112]	; (4008b8 <pio_handler_set+0x98>)
  400846:	4413      	add	r3, r2
  400848:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  40084a:	693b      	ldr	r3, [r7, #16]
  40084c:	681a      	ldr	r2, [r3, #0]
  40084e:	68bb      	ldr	r3, [r7, #8]
  400850:	429a      	cmp	r2, r3
  400852:	d104      	bne.n	40085e <pio_handler_set+0x3e>
  400854:	693b      	ldr	r3, [r7, #16]
  400856:	685a      	ldr	r2, [r3, #4]
  400858:	687b      	ldr	r3, [r7, #4]
  40085a:	429a      	cmp	r2, r3
  40085c:	d008      	beq.n	400870 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40085e:	7dfb      	ldrb	r3, [r7, #23]
  400860:	3301      	adds	r3, #1
  400862:	75fb      	strb	r3, [r7, #23]
  400864:	7dfa      	ldrb	r2, [r7, #23]
  400866:	4b13      	ldr	r3, [pc, #76]	; (4008b4 <pio_handler_set+0x94>)
  400868:	681b      	ldr	r3, [r3, #0]
  40086a:	429a      	cmp	r2, r3
  40086c:	d9e8      	bls.n	400840 <pio_handler_set+0x20>
  40086e:	e000      	b.n	400872 <pio_handler_set+0x52>
			break;
  400870:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400872:	693b      	ldr	r3, [r7, #16]
  400874:	68ba      	ldr	r2, [r7, #8]
  400876:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400878:	693b      	ldr	r3, [r7, #16]
  40087a:	687a      	ldr	r2, [r7, #4]
  40087c:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  40087e:	693b      	ldr	r3, [r7, #16]
  400880:	683a      	ldr	r2, [r7, #0]
  400882:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400884:	693b      	ldr	r3, [r7, #16]
  400886:	6a3a      	ldr	r2, [r7, #32]
  400888:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  40088a:	7dfa      	ldrb	r2, [r7, #23]
  40088c:	4b09      	ldr	r3, [pc, #36]	; (4008b4 <pio_handler_set+0x94>)
  40088e:	681b      	ldr	r3, [r3, #0]
  400890:	3301      	adds	r3, #1
  400892:	429a      	cmp	r2, r3
  400894:	d104      	bne.n	4008a0 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400896:	4b07      	ldr	r3, [pc, #28]	; (4008b4 <pio_handler_set+0x94>)
  400898:	681b      	ldr	r3, [r3, #0]
  40089a:	3301      	adds	r3, #1
  40089c:	4a05      	ldr	r2, [pc, #20]	; (4008b4 <pio_handler_set+0x94>)
  40089e:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4008a0:	683a      	ldr	r2, [r7, #0]
  4008a2:	6879      	ldr	r1, [r7, #4]
  4008a4:	68f8      	ldr	r0, [r7, #12]
  4008a6:	4b05      	ldr	r3, [pc, #20]	; (4008bc <pio_handler_set+0x9c>)
  4008a8:	4798      	blx	r3

	return 0;
  4008aa:	2300      	movs	r3, #0
}
  4008ac:	4618      	mov	r0, r3
  4008ae:	3718      	adds	r7, #24
  4008b0:	46bd      	mov	sp, r7
  4008b2:	bd80      	pop	{r7, pc}
  4008b4:	204004d0 	.word	0x204004d0
  4008b8:	20400460 	.word	0x20400460
  4008bc:	00400699 	.word	0x00400699

004008c0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4008c0:	b580      	push	{r7, lr}
  4008c2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4008c4:	210a      	movs	r1, #10
  4008c6:	4802      	ldr	r0, [pc, #8]	; (4008d0 <PIOA_Handler+0x10>)
  4008c8:	4b02      	ldr	r3, [pc, #8]	; (4008d4 <PIOA_Handler+0x14>)
  4008ca:	4798      	blx	r3
}
  4008cc:	bf00      	nop
  4008ce:	bd80      	pop	{r7, pc}
  4008d0:	400e0e00 	.word	0x400e0e00
  4008d4:	0040076d 	.word	0x0040076d

004008d8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4008d8:	b580      	push	{r7, lr}
  4008da:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4008dc:	210b      	movs	r1, #11
  4008de:	4802      	ldr	r0, [pc, #8]	; (4008e8 <PIOB_Handler+0x10>)
  4008e0:	4b02      	ldr	r3, [pc, #8]	; (4008ec <PIOB_Handler+0x14>)
  4008e2:	4798      	blx	r3
}
  4008e4:	bf00      	nop
  4008e6:	bd80      	pop	{r7, pc}
  4008e8:	400e1000 	.word	0x400e1000
  4008ec:	0040076d 	.word	0x0040076d

004008f0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4008f0:	b580      	push	{r7, lr}
  4008f2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4008f4:	210c      	movs	r1, #12
  4008f6:	4802      	ldr	r0, [pc, #8]	; (400900 <PIOC_Handler+0x10>)
  4008f8:	4b02      	ldr	r3, [pc, #8]	; (400904 <PIOC_Handler+0x14>)
  4008fa:	4798      	blx	r3
}
  4008fc:	bf00      	nop
  4008fe:	bd80      	pop	{r7, pc}
  400900:	400e1200 	.word	0x400e1200
  400904:	0040076d 	.word	0x0040076d

00400908 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400908:	b580      	push	{r7, lr}
  40090a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  40090c:	2110      	movs	r1, #16
  40090e:	4802      	ldr	r0, [pc, #8]	; (400918 <PIOD_Handler+0x10>)
  400910:	4b02      	ldr	r3, [pc, #8]	; (40091c <PIOD_Handler+0x14>)
  400912:	4798      	blx	r3
}
  400914:	bf00      	nop
  400916:	bd80      	pop	{r7, pc}
  400918:	400e1400 	.word	0x400e1400
  40091c:	0040076d 	.word	0x0040076d

00400920 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400920:	b580      	push	{r7, lr}
  400922:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400924:	2111      	movs	r1, #17
  400926:	4802      	ldr	r0, [pc, #8]	; (400930 <PIOE_Handler+0x10>)
  400928:	4b02      	ldr	r3, [pc, #8]	; (400934 <PIOE_Handler+0x14>)
  40092a:	4798      	blx	r3
}
  40092c:	bf00      	nop
  40092e:	bd80      	pop	{r7, pc}
  400930:	400e1600 	.word	0x400e1600
  400934:	0040076d 	.word	0x0040076d

00400938 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400938:	b480      	push	{r7}
  40093a:	b083      	sub	sp, #12
  40093c:	af00      	add	r7, sp, #0
  40093e:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400940:	687b      	ldr	r3, [r7, #4]
  400942:	3b01      	subs	r3, #1
  400944:	2b03      	cmp	r3, #3
  400946:	d81a      	bhi.n	40097e <pmc_mck_set_division+0x46>
  400948:	a201      	add	r2, pc, #4	; (adr r2, 400950 <pmc_mck_set_division+0x18>)
  40094a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40094e:	bf00      	nop
  400950:	00400961 	.word	0x00400961
  400954:	00400967 	.word	0x00400967
  400958:	0040096f 	.word	0x0040096f
  40095c:	00400977 	.word	0x00400977
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400960:	2300      	movs	r3, #0
  400962:	607b      	str	r3, [r7, #4]
			break;
  400964:	e00e      	b.n	400984 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400966:	f44f 7380 	mov.w	r3, #256	; 0x100
  40096a:	607b      	str	r3, [r7, #4]
			break;
  40096c:	e00a      	b.n	400984 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40096e:	f44f 7340 	mov.w	r3, #768	; 0x300
  400972:	607b      	str	r3, [r7, #4]
			break;
  400974:	e006      	b.n	400984 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400976:	f44f 7300 	mov.w	r3, #512	; 0x200
  40097a:	607b      	str	r3, [r7, #4]
			break;
  40097c:	e002      	b.n	400984 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40097e:	2300      	movs	r3, #0
  400980:	607b      	str	r3, [r7, #4]
			break;
  400982:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400984:	490a      	ldr	r1, [pc, #40]	; (4009b0 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400986:	4b0a      	ldr	r3, [pc, #40]	; (4009b0 <pmc_mck_set_division+0x78>)
  400988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40098a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  40098e:	687b      	ldr	r3, [r7, #4]
  400990:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  400992:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400994:	bf00      	nop
  400996:	4b06      	ldr	r3, [pc, #24]	; (4009b0 <pmc_mck_set_division+0x78>)
  400998:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40099a:	f003 0308 	and.w	r3, r3, #8
  40099e:	2b00      	cmp	r3, #0
  4009a0:	d0f9      	beq.n	400996 <pmc_mck_set_division+0x5e>
}
  4009a2:	bf00      	nop
  4009a4:	370c      	adds	r7, #12
  4009a6:	46bd      	mov	sp, r7
  4009a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009ac:	4770      	bx	lr
  4009ae:	bf00      	nop
  4009b0:	400e0600 	.word	0x400e0600

004009b4 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  4009b4:	b480      	push	{r7}
  4009b6:	b085      	sub	sp, #20
  4009b8:	af00      	add	r7, sp, #0
  4009ba:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4009bc:	491d      	ldr	r1, [pc, #116]	; (400a34 <pmc_switch_mck_to_pllack+0x80>)
  4009be:	4b1d      	ldr	r3, [pc, #116]	; (400a34 <pmc_switch_mck_to_pllack+0x80>)
  4009c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4009c2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  4009c6:	687b      	ldr	r3, [r7, #4]
  4009c8:	4313      	orrs	r3, r2
  4009ca:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4009cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4009d0:	60fb      	str	r3, [r7, #12]
  4009d2:	e007      	b.n	4009e4 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4009d4:	68fb      	ldr	r3, [r7, #12]
  4009d6:	2b00      	cmp	r3, #0
  4009d8:	d101      	bne.n	4009de <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4009da:	2301      	movs	r3, #1
  4009dc:	e023      	b.n	400a26 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4009de:	68fb      	ldr	r3, [r7, #12]
  4009e0:	3b01      	subs	r3, #1
  4009e2:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4009e4:	4b13      	ldr	r3, [pc, #76]	; (400a34 <pmc_switch_mck_to_pllack+0x80>)
  4009e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4009e8:	f003 0308 	and.w	r3, r3, #8
  4009ec:	2b00      	cmp	r3, #0
  4009ee:	d0f1      	beq.n	4009d4 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4009f0:	4a10      	ldr	r2, [pc, #64]	; (400a34 <pmc_switch_mck_to_pllack+0x80>)
  4009f2:	4b10      	ldr	r3, [pc, #64]	; (400a34 <pmc_switch_mck_to_pllack+0x80>)
  4009f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4009f6:	f023 0303 	bic.w	r3, r3, #3
  4009fa:	f043 0302 	orr.w	r3, r3, #2
  4009fe:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400a00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400a04:	60fb      	str	r3, [r7, #12]
  400a06:	e007      	b.n	400a18 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400a08:	68fb      	ldr	r3, [r7, #12]
  400a0a:	2b00      	cmp	r3, #0
  400a0c:	d101      	bne.n	400a12 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400a0e:	2301      	movs	r3, #1
  400a10:	e009      	b.n	400a26 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400a12:	68fb      	ldr	r3, [r7, #12]
  400a14:	3b01      	subs	r3, #1
  400a16:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400a18:	4b06      	ldr	r3, [pc, #24]	; (400a34 <pmc_switch_mck_to_pllack+0x80>)
  400a1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a1c:	f003 0308 	and.w	r3, r3, #8
  400a20:	2b00      	cmp	r3, #0
  400a22:	d0f1      	beq.n	400a08 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  400a24:	2300      	movs	r3, #0
}
  400a26:	4618      	mov	r0, r3
  400a28:	3714      	adds	r7, #20
  400a2a:	46bd      	mov	sp, r7
  400a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a30:	4770      	bx	lr
  400a32:	bf00      	nop
  400a34:	400e0600 	.word	0x400e0600

00400a38 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400a38:	b480      	push	{r7}
  400a3a:	b083      	sub	sp, #12
  400a3c:	af00      	add	r7, sp, #0
  400a3e:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400a40:	687b      	ldr	r3, [r7, #4]
  400a42:	2b01      	cmp	r3, #1
  400a44:	d105      	bne.n	400a52 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400a46:	4907      	ldr	r1, [pc, #28]	; (400a64 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400a48:	4b06      	ldr	r3, [pc, #24]	; (400a64 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400a4a:	689a      	ldr	r2, [r3, #8]
  400a4c:	4b06      	ldr	r3, [pc, #24]	; (400a68 <pmc_switch_sclk_to_32kxtal+0x30>)
  400a4e:	4313      	orrs	r3, r2
  400a50:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400a52:	4b04      	ldr	r3, [pc, #16]	; (400a64 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400a54:	4a05      	ldr	r2, [pc, #20]	; (400a6c <pmc_switch_sclk_to_32kxtal+0x34>)
  400a56:	601a      	str	r2, [r3, #0]
}
  400a58:	bf00      	nop
  400a5a:	370c      	adds	r7, #12
  400a5c:	46bd      	mov	sp, r7
  400a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a62:	4770      	bx	lr
  400a64:	400e1810 	.word	0x400e1810
  400a68:	a5100000 	.word	0xa5100000
  400a6c:	a5000008 	.word	0xa5000008

00400a70 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400a70:	b480      	push	{r7}
  400a72:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400a74:	4b09      	ldr	r3, [pc, #36]	; (400a9c <pmc_osc_is_ready_32kxtal+0x2c>)
  400a76:	695b      	ldr	r3, [r3, #20]
  400a78:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400a7c:	2b00      	cmp	r3, #0
  400a7e:	d007      	beq.n	400a90 <pmc_osc_is_ready_32kxtal+0x20>
  400a80:	4b07      	ldr	r3, [pc, #28]	; (400aa0 <pmc_osc_is_ready_32kxtal+0x30>)
  400a82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a84:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400a88:	2b00      	cmp	r3, #0
  400a8a:	d001      	beq.n	400a90 <pmc_osc_is_ready_32kxtal+0x20>
  400a8c:	2301      	movs	r3, #1
  400a8e:	e000      	b.n	400a92 <pmc_osc_is_ready_32kxtal+0x22>
  400a90:	2300      	movs	r3, #0
}
  400a92:	4618      	mov	r0, r3
  400a94:	46bd      	mov	sp, r7
  400a96:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a9a:	4770      	bx	lr
  400a9c:	400e1810 	.word	0x400e1810
  400aa0:	400e0600 	.word	0x400e0600

00400aa4 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400aa4:	b480      	push	{r7}
  400aa6:	b083      	sub	sp, #12
  400aa8:	af00      	add	r7, sp, #0
  400aaa:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400aac:	4915      	ldr	r1, [pc, #84]	; (400b04 <pmc_switch_mainck_to_fastrc+0x60>)
  400aae:	4b15      	ldr	r3, [pc, #84]	; (400b04 <pmc_switch_mainck_to_fastrc+0x60>)
  400ab0:	6a1a      	ldr	r2, [r3, #32]
  400ab2:	4b15      	ldr	r3, [pc, #84]	; (400b08 <pmc_switch_mainck_to_fastrc+0x64>)
  400ab4:	4313      	orrs	r3, r2
  400ab6:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400ab8:	bf00      	nop
  400aba:	4b12      	ldr	r3, [pc, #72]	; (400b04 <pmc_switch_mainck_to_fastrc+0x60>)
  400abc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400abe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400ac2:	2b00      	cmp	r3, #0
  400ac4:	d0f9      	beq.n	400aba <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400ac6:	490f      	ldr	r1, [pc, #60]	; (400b04 <pmc_switch_mainck_to_fastrc+0x60>)
  400ac8:	4b0e      	ldr	r3, [pc, #56]	; (400b04 <pmc_switch_mainck_to_fastrc+0x60>)
  400aca:	6a1a      	ldr	r2, [r3, #32]
  400acc:	4b0f      	ldr	r3, [pc, #60]	; (400b0c <pmc_switch_mainck_to_fastrc+0x68>)
  400ace:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400ad0:	687a      	ldr	r2, [r7, #4]
  400ad2:	4313      	orrs	r3, r2
  400ad4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400ad8:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400ada:	bf00      	nop
  400adc:	4b09      	ldr	r3, [pc, #36]	; (400b04 <pmc_switch_mainck_to_fastrc+0x60>)
  400ade:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ae0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400ae4:	2b00      	cmp	r3, #0
  400ae6:	d0f9      	beq.n	400adc <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400ae8:	4906      	ldr	r1, [pc, #24]	; (400b04 <pmc_switch_mainck_to_fastrc+0x60>)
  400aea:	4b06      	ldr	r3, [pc, #24]	; (400b04 <pmc_switch_mainck_to_fastrc+0x60>)
  400aec:	6a1a      	ldr	r2, [r3, #32]
  400aee:	4b08      	ldr	r3, [pc, #32]	; (400b10 <pmc_switch_mainck_to_fastrc+0x6c>)
  400af0:	4013      	ands	r3, r2
  400af2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400af6:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400af8:	bf00      	nop
  400afa:	370c      	adds	r7, #12
  400afc:	46bd      	mov	sp, r7
  400afe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b02:	4770      	bx	lr
  400b04:	400e0600 	.word	0x400e0600
  400b08:	00370008 	.word	0x00370008
  400b0c:	ffc8ff8f 	.word	0xffc8ff8f
  400b10:	fec8ffff 	.word	0xfec8ffff

00400b14 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400b14:	b480      	push	{r7}
  400b16:	b083      	sub	sp, #12
  400b18:	af00      	add	r7, sp, #0
  400b1a:	6078      	str	r0, [r7, #4]
  400b1c:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400b1e:	687b      	ldr	r3, [r7, #4]
  400b20:	2b00      	cmp	r3, #0
  400b22:	d008      	beq.n	400b36 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400b24:	4913      	ldr	r1, [pc, #76]	; (400b74 <pmc_switch_mainck_to_xtal+0x60>)
  400b26:	4b13      	ldr	r3, [pc, #76]	; (400b74 <pmc_switch_mainck_to_xtal+0x60>)
  400b28:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400b2a:	4a13      	ldr	r2, [pc, #76]	; (400b78 <pmc_switch_mainck_to_xtal+0x64>)
  400b2c:	401a      	ands	r2, r3
  400b2e:	4b13      	ldr	r3, [pc, #76]	; (400b7c <pmc_switch_mainck_to_xtal+0x68>)
  400b30:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400b32:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400b34:	e018      	b.n	400b68 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400b36:	490f      	ldr	r1, [pc, #60]	; (400b74 <pmc_switch_mainck_to_xtal+0x60>)
  400b38:	4b0e      	ldr	r3, [pc, #56]	; (400b74 <pmc_switch_mainck_to_xtal+0x60>)
  400b3a:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400b3c:	4b10      	ldr	r3, [pc, #64]	; (400b80 <pmc_switch_mainck_to_xtal+0x6c>)
  400b3e:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400b40:	683a      	ldr	r2, [r7, #0]
  400b42:	0212      	lsls	r2, r2, #8
  400b44:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400b46:	431a      	orrs	r2, r3
  400b48:	4b0e      	ldr	r3, [pc, #56]	; (400b84 <pmc_switch_mainck_to_xtal+0x70>)
  400b4a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400b4c:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400b4e:	bf00      	nop
  400b50:	4b08      	ldr	r3, [pc, #32]	; (400b74 <pmc_switch_mainck_to_xtal+0x60>)
  400b52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b54:	f003 0301 	and.w	r3, r3, #1
  400b58:	2b00      	cmp	r3, #0
  400b5a:	d0f9      	beq.n	400b50 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400b5c:	4905      	ldr	r1, [pc, #20]	; (400b74 <pmc_switch_mainck_to_xtal+0x60>)
  400b5e:	4b05      	ldr	r3, [pc, #20]	; (400b74 <pmc_switch_mainck_to_xtal+0x60>)
  400b60:	6a1a      	ldr	r2, [r3, #32]
  400b62:	4b09      	ldr	r3, [pc, #36]	; (400b88 <pmc_switch_mainck_to_xtal+0x74>)
  400b64:	4313      	orrs	r3, r2
  400b66:	620b      	str	r3, [r1, #32]
}
  400b68:	bf00      	nop
  400b6a:	370c      	adds	r7, #12
  400b6c:	46bd      	mov	sp, r7
  400b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b72:	4770      	bx	lr
  400b74:	400e0600 	.word	0x400e0600
  400b78:	fec8fffc 	.word	0xfec8fffc
  400b7c:	01370002 	.word	0x01370002
  400b80:	ffc8fffc 	.word	0xffc8fffc
  400b84:	00370001 	.word	0x00370001
  400b88:	01370000 	.word	0x01370000

00400b8c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400b8c:	b480      	push	{r7}
  400b8e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400b90:	4b04      	ldr	r3, [pc, #16]	; (400ba4 <pmc_osc_is_ready_mainck+0x18>)
  400b92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400b98:	4618      	mov	r0, r3
  400b9a:	46bd      	mov	sp, r7
  400b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ba0:	4770      	bx	lr
  400ba2:	bf00      	nop
  400ba4:	400e0600 	.word	0x400e0600

00400ba8 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400ba8:	b480      	push	{r7}
  400baa:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400bac:	4b04      	ldr	r3, [pc, #16]	; (400bc0 <pmc_disable_pllack+0x18>)
  400bae:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400bb2:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400bb4:	bf00      	nop
  400bb6:	46bd      	mov	sp, r7
  400bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bbc:	4770      	bx	lr
  400bbe:	bf00      	nop
  400bc0:	400e0600 	.word	0x400e0600

00400bc4 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400bc4:	b480      	push	{r7}
  400bc6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400bc8:	4b04      	ldr	r3, [pc, #16]	; (400bdc <pmc_is_locked_pllack+0x18>)
  400bca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bcc:	f003 0302 	and.w	r3, r3, #2
}
  400bd0:	4618      	mov	r0, r3
  400bd2:	46bd      	mov	sp, r7
  400bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bd8:	4770      	bx	lr
  400bda:	bf00      	nop
  400bdc:	400e0600 	.word	0x400e0600

00400be0 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400be0:	b480      	push	{r7}
  400be2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400be4:	4b04      	ldr	r3, [pc, #16]	; (400bf8 <pmc_is_locked_upll+0x18>)
  400be6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400be8:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400bec:	4618      	mov	r0, r3
  400bee:	46bd      	mov	sp, r7
  400bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bf4:	4770      	bx	lr
  400bf6:	bf00      	nop
  400bf8:	400e0600 	.word	0x400e0600

00400bfc <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400bfc:	b480      	push	{r7}
  400bfe:	b083      	sub	sp, #12
  400c00:	af00      	add	r7, sp, #0
  400c02:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400c04:	687b      	ldr	r3, [r7, #4]
  400c06:	2b3f      	cmp	r3, #63	; 0x3f
  400c08:	d901      	bls.n	400c0e <pmc_enable_periph_clk+0x12>
		return 1;
  400c0a:	2301      	movs	r3, #1
  400c0c:	e02f      	b.n	400c6e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400c0e:	687b      	ldr	r3, [r7, #4]
  400c10:	2b1f      	cmp	r3, #31
  400c12:	d813      	bhi.n	400c3c <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400c14:	4b19      	ldr	r3, [pc, #100]	; (400c7c <pmc_enable_periph_clk+0x80>)
  400c16:	699a      	ldr	r2, [r3, #24]
  400c18:	2101      	movs	r1, #1
  400c1a:	687b      	ldr	r3, [r7, #4]
  400c1c:	fa01 f303 	lsl.w	r3, r1, r3
  400c20:	401a      	ands	r2, r3
  400c22:	2101      	movs	r1, #1
  400c24:	687b      	ldr	r3, [r7, #4]
  400c26:	fa01 f303 	lsl.w	r3, r1, r3
  400c2a:	429a      	cmp	r2, r3
  400c2c:	d01e      	beq.n	400c6c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400c2e:	4a13      	ldr	r2, [pc, #76]	; (400c7c <pmc_enable_periph_clk+0x80>)
  400c30:	2101      	movs	r1, #1
  400c32:	687b      	ldr	r3, [r7, #4]
  400c34:	fa01 f303 	lsl.w	r3, r1, r3
  400c38:	6113      	str	r3, [r2, #16]
  400c3a:	e017      	b.n	400c6c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400c3c:	687b      	ldr	r3, [r7, #4]
  400c3e:	3b20      	subs	r3, #32
  400c40:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400c42:	4b0e      	ldr	r3, [pc, #56]	; (400c7c <pmc_enable_periph_clk+0x80>)
  400c44:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400c48:	2101      	movs	r1, #1
  400c4a:	687b      	ldr	r3, [r7, #4]
  400c4c:	fa01 f303 	lsl.w	r3, r1, r3
  400c50:	401a      	ands	r2, r3
  400c52:	2101      	movs	r1, #1
  400c54:	687b      	ldr	r3, [r7, #4]
  400c56:	fa01 f303 	lsl.w	r3, r1, r3
  400c5a:	429a      	cmp	r2, r3
  400c5c:	d006      	beq.n	400c6c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400c5e:	4a07      	ldr	r2, [pc, #28]	; (400c7c <pmc_enable_periph_clk+0x80>)
  400c60:	2101      	movs	r1, #1
  400c62:	687b      	ldr	r3, [r7, #4]
  400c64:	fa01 f303 	lsl.w	r3, r1, r3
  400c68:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400c6c:	2300      	movs	r3, #0
}
  400c6e:	4618      	mov	r0, r3
  400c70:	370c      	adds	r7, #12
  400c72:	46bd      	mov	sp, r7
  400c74:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c78:	4770      	bx	lr
  400c7a:	bf00      	nop
  400c7c:	400e0600 	.word	0x400e0600

00400c80 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  400c80:	b480      	push	{r7}
  400c82:	b083      	sub	sp, #12
  400c84:	af00      	add	r7, sp, #0
  400c86:	6078      	str	r0, [r7, #4]
	ul_flash_in_wait_mode = ul_flash_state;
  400c88:	4a04      	ldr	r2, [pc, #16]	; (400c9c <pmc_set_flash_in_wait_mode+0x1c>)
  400c8a:	687b      	ldr	r3, [r7, #4]
  400c8c:	6013      	str	r3, [r2, #0]
}
  400c8e:	bf00      	nop
  400c90:	370c      	adds	r7, #12
  400c92:	46bd      	mov	sp, r7
  400c94:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c98:	4770      	bx	lr
  400c9a:	bf00      	nop
  400c9c:	20400004 	.word	0x20400004

00400ca0 <pmc_enable_waitmode>:
 * Generally, this function will be called by pmc_sleep() in order to
 * complete all sequence entering wait mode.
 * See \ref pmc_sleep() for entering different sleep modes.
 */
void pmc_enable_waitmode(void)
{
  400ca0:	b480      	push	{r7}
  400ca2:	b083      	sub	sp, #12
  400ca4:	af00      	add	r7, sp, #0
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  400ca6:	4b20      	ldr	r3, [pc, #128]	; (400d28 <pmc_enable_waitmode+0x88>)
  400ca8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400caa:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  400cac:	687b      	ldr	r3, [r7, #4]
  400cae:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  400cb2:	607b      	str	r3, [r7, #4]
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400cb4:	687b      	ldr	r3, [r7, #4]
  400cb6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  400cba:	607b      	str	r3, [r7, #4]
#endif
	PMC->PMC_FSMR = i;
  400cbc:	4a1a      	ldr	r2, [pc, #104]	; (400d28 <pmc_enable_waitmode+0x88>)
  400cbe:	687b      	ldr	r3, [r7, #4]
  400cc0:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  400cc2:	4919      	ldr	r1, [pc, #100]	; (400d28 <pmc_enable_waitmode+0x88>)
  400cc4:	4b18      	ldr	r3, [pc, #96]	; (400d28 <pmc_enable_waitmode+0x88>)
  400cc6:	6a1a      	ldr	r2, [r3, #32]
  400cc8:	4b18      	ldr	r3, [pc, #96]	; (400d2c <pmc_enable_waitmode+0x8c>)
  400cca:	4313      	orrs	r3, r2
  400ccc:	620b      	str	r3, [r1, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400cce:	bf00      	nop
  400cd0:	4b15      	ldr	r3, [pc, #84]	; (400d28 <pmc_enable_waitmode+0x88>)
  400cd2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cd4:	f003 0308 	and.w	r3, r3, #8
  400cd8:	2b00      	cmp	r3, #0
  400cda:	d0f9      	beq.n	400cd0 <pmc_enable_waitmode+0x30>

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  400cdc:	2300      	movs	r3, #0
  400cde:	607b      	str	r3, [r7, #4]
  400ce0:	e003      	b.n	400cea <pmc_enable_waitmode+0x4a>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400ce2:	bf00      	nop
  400ce4:	687b      	ldr	r3, [r7, #4]
  400ce6:	3301      	adds	r3, #1
  400ce8:	607b      	str	r3, [r7, #4]
  400cea:	687b      	ldr	r3, [r7, #4]
  400cec:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  400cf0:	d3f7      	bcc.n	400ce2 <pmc_enable_waitmode+0x42>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  400cf2:	bf00      	nop
  400cf4:	4b0c      	ldr	r3, [pc, #48]	; (400d28 <pmc_enable_waitmode+0x88>)
  400cf6:	6a1b      	ldr	r3, [r3, #32]
  400cf8:	f003 0308 	and.w	r3, r3, #8
  400cfc:	2b00      	cmp	r3, #0
  400cfe:	d0f9      	beq.n	400cf4 <pmc_enable_waitmode+0x54>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  400d00:	4b09      	ldr	r3, [pc, #36]	; (400d28 <pmc_enable_waitmode+0x88>)
  400d02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400d04:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  400d06:	687b      	ldr	r3, [r7, #4]
  400d08:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  400d0c:	607b      	str	r3, [r7, #4]
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400d0e:	687b      	ldr	r3, [r7, #4]
  400d10:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  400d14:	607b      	str	r3, [r7, #4]
	PMC->PMC_FSMR = i;
  400d16:	4a04      	ldr	r2, [pc, #16]	; (400d28 <pmc_enable_waitmode+0x88>)
  400d18:	687b      	ldr	r3, [r7, #4]
  400d1a:	6713      	str	r3, [r2, #112]	; 0x70
#endif
}
  400d1c:	bf00      	nop
  400d1e:	370c      	adds	r7, #12
  400d20:	46bd      	mov	sp, r7
  400d22:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d26:	4770      	bx	lr
  400d28:	400e0600 	.word	0x400e0600
  400d2c:	00370004 	.word	0x00370004

00400d30 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  400d30:	b590      	push	{r4, r7, lr}
  400d32:	b099      	sub	sp, #100	; 0x64
  400d34:	af00      	add	r7, sp, #0
  400d36:	6078      	str	r0, [r7, #4]
	switch (sleep_mode) {
  400d38:	687b      	ldr	r3, [r7, #4]
  400d3a:	3b01      	subs	r3, #1
  400d3c:	2b04      	cmp	r3, #4
  400d3e:	f200 81a3 	bhi.w	401088 <pmc_sleep+0x358>
  400d42:	a201      	add	r2, pc, #4	; (adr r2, 400d48 <pmc_sleep+0x18>)
  400d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400d48:	00400d5d 	.word	0x00400d5d
  400d4c:	00400d5d 	.word	0x00400d5d
  400d50:	00400d79 	.word	0x00400d79
  400d54:	00400d79 	.word	0x00400d79
  400d58:	00401067 	.word	0x00401067
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  400d5c:	4a71      	ldr	r2, [pc, #452]	; (400f24 <pmc_sleep+0x1f4>)
  400d5e:	4b71      	ldr	r3, [pc, #452]	; (400f24 <pmc_sleep+0x1f4>)
  400d60:	691b      	ldr	r3, [r3, #16]
  400d62:	f023 0304 	bic.w	r3, r3, #4
  400d66:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  400d68:	4b6f      	ldr	r3, [pc, #444]	; (400f28 <pmc_sleep+0x1f8>)
  400d6a:	2201      	movs	r2, #1
  400d6c:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400d6e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400d72:	b662      	cpsie	i
  __ASM volatile ("wfi");
  400d74:	bf30      	wfi
		__WFI();
		break;
  400d76:	e187      	b.n	401088 <pmc_sleep+0x358>
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  400d78:	687b      	ldr	r3, [r7, #4]
  400d7a:	2b03      	cmp	r3, #3
  400d7c:	d103      	bne.n	400d86 <pmc_sleep+0x56>
  400d7e:	2000      	movs	r0, #0
  400d80:	4b6a      	ldr	r3, [pc, #424]	; (400f2c <pmc_sleep+0x1fc>)
  400d82:	4798      	blx	r3
  400d84:	e003      	b.n	400d8e <pmc_sleep+0x5e>
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  400d86:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
  400d8a:	4b68      	ldr	r3, [pc, #416]	; (400f2c <pmc_sleep+0x1fc>)
  400d8c:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400d8e:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400d90:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  400d94:	4b64      	ldr	r3, [pc, #400]	; (400f28 <pmc_sleep+0x1f8>)
  400d96:	2200      	movs	r2, #0
  400d98:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  400d9a:	4b65      	ldr	r3, [pc, #404]	; (400f30 <pmc_sleep+0x200>)
  400d9c:	2201      	movs	r2, #1
  400d9e:	701a      	strb	r2, [r3, #0]
		/* Backup the sub-system 1 status and stop sub-system 1 */
		uint32_t cpclk_backup = PMC->PMC_SCSR &
				(PMC_SCSR_CPCK | PMC_SCSR_CPBMCK);
		PMC->PMC_SCDR = cpclk_backup | PMC_SCDR_CPKEY_PASSWD;
#endif
		pmc_save_clock_settings(&mor, &pllr0, &pllr1, &mckr, &fmr,
  400da0:	687b      	ldr	r3, [r7, #4]
  400da2:	2b04      	cmp	r3, #4
  400da4:	bf0c      	ite	eq
  400da6:	2301      	moveq	r3, #1
  400da8:	2300      	movne	r3, #0
  400daa:	b2da      	uxtb	r2, r3
  400dac:	f107 031c 	add.w	r3, r7, #28
  400db0:	643b      	str	r3, [r7, #64]	; 0x40
  400db2:	f107 0318 	add.w	r3, r7, #24
  400db6:	63fb      	str	r3, [r7, #60]	; 0x3c
  400db8:	f107 0314 	add.w	r3, r7, #20
  400dbc:	63bb      	str	r3, [r7, #56]	; 0x38
  400dbe:	f107 0310 	add.w	r3, r7, #16
  400dc2:	637b      	str	r3, [r7, #52]	; 0x34
  400dc4:	f107 030c 	add.w	r3, r7, #12
  400dc8:	633b      	str	r3, [r7, #48]	; 0x30
  400dca:	4613      	mov	r3, r2
  400dcc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t mor  = PMC->CKGR_MOR;
  400dd0:	4b58      	ldr	r3, [pc, #352]	; (400f34 <pmc_sleep+0x204>)
  400dd2:	6a1b      	ldr	r3, [r3, #32]
  400dd4:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t mckr = PMC->PMC_MCKR;
  400dd6:	4b57      	ldr	r3, [pc, #348]	; (400f34 <pmc_sleep+0x204>)
  400dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400dda:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t fmr  = EFC0->EEFC_FMR;
  400ddc:	4b56      	ldr	r3, [pc, #344]	; (400f38 <pmc_sleep+0x208>)
  400dde:	681b      	ldr	r3, [r3, #0]
  400de0:	623b      	str	r3, [r7, #32]
	if (p_osc_setting) {
  400de2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  400de4:	2b00      	cmp	r3, #0
  400de6:	d002      	beq.n	400dee <pmc_sleep+0xbe>
		*p_osc_setting = mor;
  400de8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  400dea:	6aba      	ldr	r2, [r7, #40]	; 0x28
  400dec:	601a      	str	r2, [r3, #0]
	if (p_pll0_setting) {
  400dee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  400df0:	2b00      	cmp	r3, #0
  400df2:	d003      	beq.n	400dfc <pmc_sleep+0xcc>
		*p_pll0_setting = PMC->CKGR_PLLAR;
  400df4:	4b4f      	ldr	r3, [pc, #316]	; (400f34 <pmc_sleep+0x204>)
  400df6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  400df8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  400dfa:	601a      	str	r2, [r3, #0]
	if (p_pll1_setting) {
  400dfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  400dfe:	2b00      	cmp	r3, #0
  400e00:	d002      	beq.n	400e08 <pmc_sleep+0xd8>
		*p_pll1_setting = 0;
  400e02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  400e04:	2200      	movs	r2, #0
  400e06:	601a      	str	r2, [r3, #0]
	if (p_mck_setting) {
  400e08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  400e0a:	2b00      	cmp	r3, #0
  400e0c:	d002      	beq.n	400e14 <pmc_sleep+0xe4>
		*p_mck_setting  = mckr;
  400e0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  400e10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  400e12:	601a      	str	r2, [r3, #0]
	if (p_fmr_setting) {
  400e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  400e16:	2b00      	cmp	r3, #0
  400e18:	d002      	beq.n	400e20 <pmc_sleep+0xf0>
		*p_fmr_setting  = fmr;
  400e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  400e1c:	6a3a      	ldr	r2, [r7, #32]
  400e1e:	601a      	str	r2, [r3, #0]
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  400e20:	4944      	ldr	r1, [pc, #272]	; (400f34 <pmc_sleep+0x204>)
  400e22:	6aba      	ldr	r2, [r7, #40]	; 0x28
  400e24:	4b45      	ldr	r3, [pc, #276]	; (400f3c <pmc_sleep+0x20c>)
  400e26:	4313      	orrs	r3, r2
  400e28:	620b      	str	r3, [r1, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  400e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400e2c:	f003 0303 	and.w	r3, r3, #3
  400e30:	2b01      	cmp	r3, #1
  400e32:	d90e      	bls.n	400e52 <pmc_sleep+0x122>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  400e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400e36:	f023 0303 	bic.w	r3, r3, #3
  400e3a:	f043 0301 	orr.w	r3, r3, #1
  400e3e:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  400e40:	4a3c      	ldr	r2, [pc, #240]	; (400f34 <pmc_sleep+0x204>)
  400e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400e44:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400e46:	4b3b      	ldr	r3, [pc, #236]	; (400f34 <pmc_sleep+0x204>)
  400e48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e4a:	f003 0308 	and.w	r3, r3, #8
  400e4e:	2b00      	cmp	r3, #0
  400e50:	d0f9      	beq.n	400e46 <pmc_sleep+0x116>
	if (mckr & PMC_MCKR_PRES_Msk) {
  400e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400e54:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400e58:	2b00      	cmp	r3, #0
  400e5a:	d00c      	beq.n	400e76 <pmc_sleep+0x146>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  400e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400e5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400e62:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  400e64:	4a33      	ldr	r2, [pc, #204]	; (400f34 <pmc_sleep+0x204>)
  400e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400e68:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400e6a:	4b32      	ldr	r3, [pc, #200]	; (400f34 <pmc_sleep+0x204>)
  400e6c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e6e:	f003 0308 	and.w	r3, r3, #8
  400e72:	2b00      	cmp	r3, #0
  400e74:	d0f9      	beq.n	400e6a <pmc_sleep+0x13a>
	pmc_disable_pllack();
  400e76:	4b32      	ldr	r3, [pc, #200]	; (400f40 <pmc_sleep+0x210>)
  400e78:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400e7a:	4b2e      	ldr	r3, [pc, #184]	; (400f34 <pmc_sleep+0x204>)
  400e7c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400e82:	2b00      	cmp	r3, #0
  400e84:	d0f9      	beq.n	400e7a <pmc_sleep+0x14a>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400e86:	492b      	ldr	r1, [pc, #172]	; (400f34 <pmc_sleep+0x204>)
  400e88:	4b2a      	ldr	r3, [pc, #168]	; (400f34 <pmc_sleep+0x204>)
  400e8a:	6a1a      	ldr	r2, [r3, #32]
  400e8c:	4b2d      	ldr	r3, [pc, #180]	; (400f44 <pmc_sleep+0x214>)
  400e8e:	4013      	ands	r3, r2
  400e90:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400e94:	620b      	str	r3, [r1, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  400e96:	4b27      	ldr	r3, [pc, #156]	; (400f34 <pmc_sleep+0x204>)
  400e98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  400e9e:	2b00      	cmp	r3, #0
  400ea0:	d0f9      	beq.n	400e96 <pmc_sleep+0x166>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  400ea2:	4a25      	ldr	r2, [pc, #148]	; (400f38 <pmc_sleep+0x208>)
  400ea4:	6a3b      	ldr	r3, [r7, #32]
  400ea6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  400eaa:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  400eac:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  400eb0:	2b00      	cmp	r3, #0
  400eb2:	d007      	beq.n	400ec4 <pmc_sleep+0x194>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400eb4:	491f      	ldr	r1, [pc, #124]	; (400f34 <pmc_sleep+0x204>)
  400eb6:	4b1f      	ldr	r3, [pc, #124]	; (400f34 <pmc_sleep+0x204>)
  400eb8:	6a1a      	ldr	r2, [r3, #32]
  400eba:	4b23      	ldr	r3, [pc, #140]	; (400f48 <pmc_sleep+0x218>)
  400ebc:	4013      	ands	r3, r2
  400ebe:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400ec2:	620b      	str	r3, [r1, #32]
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  400ec4:	4b18      	ldr	r3, [pc, #96]	; (400f28 <pmc_sleep+0x1f8>)
  400ec6:	2201      	movs	r2, #1
  400ec8:	701a      	strb	r2, [r3, #0]
  400eca:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400ece:	b662      	cpsie	i

		pmc_enable_waitmode();
  400ed0:	4b1e      	ldr	r3, [pc, #120]	; (400f4c <pmc_sleep+0x21c>)
  400ed2:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  400ed4:	b672      	cpsid	i
  400ed6:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  400eda:	4b13      	ldr	r3, [pc, #76]	; (400f28 <pmc_sleep+0x1f8>)
  400edc:	2200      	movs	r2, #0
  400ede:	701a      	strb	r2, [r3, #0]
		pmc_restore_clock_setting(mor, pllr0, pllr1, mckr, fmr
  400ee0:	69fc      	ldr	r4, [r7, #28]
  400ee2:	69b8      	ldr	r0, [r7, #24]
  400ee4:	6979      	ldr	r1, [r7, #20]
  400ee6:	693a      	ldr	r2, [r7, #16]
  400ee8:	68fb      	ldr	r3, [r7, #12]
  400eea:	65fc      	str	r4, [r7, #92]	; 0x5c
  400eec:	65b8      	str	r0, [r7, #88]	; 0x58
  400eee:	6579      	str	r1, [r7, #84]	; 0x54
  400ef0:	653a      	str	r2, [r7, #80]	; 0x50
  400ef2:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t pll_sr = 0;
  400ef4:	2300      	movs	r3, #0
  400ef6:	64bb      	str	r3, [r7, #72]	; 0x48
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  400ef8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  400efa:	f003 0302 	and.w	r3, r3, #2
  400efe:	2b00      	cmp	r3, #0
  400f00:	d02c      	beq.n	400f5c <pmc_sleep+0x22c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f02:	490c      	ldr	r1, [pc, #48]	; (400f34 <pmc_sleep+0x204>)
  400f04:	4b0b      	ldr	r3, [pc, #44]	; (400f34 <pmc_sleep+0x204>)
  400f06:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400f08:	4a11      	ldr	r2, [pc, #68]	; (400f50 <pmc_sleep+0x220>)
  400f0a:	401a      	ands	r2, r3
  400f0c:	4b11      	ldr	r3, [pc, #68]	; (400f54 <pmc_sleep+0x224>)
  400f0e:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f10:	620b      	str	r3, [r1, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  400f12:	4908      	ldr	r1, [pc, #32]	; (400f34 <pmc_sleep+0x204>)
  400f14:	4b07      	ldr	r3, [pc, #28]	; (400f34 <pmc_sleep+0x204>)
  400f16:	6a1a      	ldr	r2, [r3, #32]
				| CKGR_MOR_KEY_PASSWD;
  400f18:	4b0f      	ldr	r3, [pc, #60]	; (400f58 <pmc_sleep+0x228>)
  400f1a:	4013      	ands	r3, r2
  400f1c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  400f20:	620b      	str	r3, [r1, #32]
  400f22:	e04e      	b.n	400fc2 <pmc_sleep+0x292>
  400f24:	e000ed00 	.word	0xe000ed00
  400f28:	20400000 	.word	0x20400000
  400f2c:	00400c81 	.word	0x00400c81
  400f30:	204004d4 	.word	0x204004d4
  400f34:	400e0600 	.word	0x400e0600
  400f38:	400e0c00 	.word	0x400e0c00
  400f3c:	00370008 	.word	0x00370008
  400f40:	00400ba9 	.word	0x00400ba9
  400f44:	fec8ffff 	.word	0xfec8ffff
  400f48:	ffc8fffe 	.word	0xffc8fffe
  400f4c:	00400ca1 	.word	0x00400ca1
  400f50:	fec8fffc 	.word	0xfec8fffc
  400f54:	01370002 	.word	0x01370002
  400f58:	ffc8ff87 	.word	0xffc8ff87
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  400f5c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  400f5e:	f003 0301 	and.w	r3, r3, #1
  400f62:	2b00      	cmp	r3, #0
  400f64:	d02d      	beq.n	400fc2 <pmc_sleep+0x292>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  400f66:	4b4a      	ldr	r3, [pc, #296]	; (401090 <pmc_sleep+0x360>)
  400f68:	6a1b      	ldr	r3, [r3, #32]
  400f6a:	f003 0301 	and.w	r3, r3, #1
  400f6e:	2b00      	cmp	r3, #0
  400f70:	d10d      	bne.n	400f8e <pmc_sleep+0x25e>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f72:	4947      	ldr	r1, [pc, #284]	; (401090 <pmc_sleep+0x360>)
  400f74:	4b46      	ldr	r3, [pc, #280]	; (401090 <pmc_sleep+0x360>)
  400f76:	6a1b      	ldr	r3, [r3, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  400f78:	4a46      	ldr	r2, [pc, #280]	; (401094 <pmc_sleep+0x364>)
  400f7a:	401a      	ands	r2, r3
  400f7c:	4b46      	ldr	r3, [pc, #280]	; (401098 <pmc_sleep+0x368>)
  400f7e:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f80:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400f82:	4b43      	ldr	r3, [pc, #268]	; (401090 <pmc_sleep+0x360>)
  400f84:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400f86:	f003 0301 	and.w	r3, r3, #1
  400f8a:	2b00      	cmp	r3, #0
  400f8c:	d0f9      	beq.n	400f82 <pmc_sleep+0x252>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  400f8e:	4b40      	ldr	r3, [pc, #256]	; (401090 <pmc_sleep+0x360>)
  400f90:	6a1b      	ldr	r3, [r3, #32]
  400f92:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  400f96:	2b00      	cmp	r3, #0
  400f98:	d10b      	bne.n	400fb2 <pmc_sleep+0x282>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400f9a:	493d      	ldr	r1, [pc, #244]	; (401090 <pmc_sleep+0x360>)
  400f9c:	4b3c      	ldr	r3, [pc, #240]	; (401090 <pmc_sleep+0x360>)
  400f9e:	6a1a      	ldr	r2, [r3, #32]
  400fa0:	4b3e      	ldr	r3, [pc, #248]	; (40109c <pmc_sleep+0x36c>)
  400fa2:	4313      	orrs	r3, r2
  400fa4:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  400fa6:	4b3a      	ldr	r3, [pc, #232]	; (401090 <pmc_sleep+0x360>)
  400fa8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400faa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  400fae:	2b00      	cmp	r3, #0
  400fb0:	d0f9      	beq.n	400fa6 <pmc_sleep+0x276>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  400fb2:	4937      	ldr	r1, [pc, #220]	; (401090 <pmc_sleep+0x360>)
  400fb4:	4b36      	ldr	r3, [pc, #216]	; (401090 <pmc_sleep+0x360>)
  400fb6:	6a1a      	ldr	r2, [r3, #32]
					| CKGR_MOR_KEY_PASSWD;
  400fb8:	4b39      	ldr	r3, [pc, #228]	; (4010a0 <pmc_sleep+0x370>)
  400fba:	4013      	ands	r3, r2
  400fbc:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  400fc0:	620b      	str	r3, [r1, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  400fc2:	6dba      	ldr	r2, [r7, #88]	; 0x58
  400fc4:	4b37      	ldr	r3, [pc, #220]	; (4010a4 <pmc_sleep+0x374>)
  400fc6:	4013      	ands	r3, r2
  400fc8:	2b00      	cmp	r3, #0
  400fca:	d008      	beq.n	400fde <pmc_sleep+0x2ae>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  400fcc:	4a30      	ldr	r2, [pc, #192]	; (401090 <pmc_sleep+0x360>)
  400fce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  400fd0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  400fd4:	6293      	str	r3, [r2, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  400fd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  400fd8:	f043 0302 	orr.w	r3, r3, #2
  400fdc:	64bb      	str	r3, [r7, #72]	; 0x48
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  400fde:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  400fe0:	f003 0303 	and.w	r3, r3, #3
  400fe4:	2b02      	cmp	r3, #2
  400fe6:	d105      	bne.n	400ff4 <pmc_sleep+0x2c4>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  400fe8:	4b29      	ldr	r3, [pc, #164]	; (401090 <pmc_sleep+0x360>)
  400fea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400fec:	f003 0302 	and.w	r3, r3, #2
  400ff0:	2b00      	cmp	r3, #0
  400ff2:	d0f9      	beq.n	400fe8 <pmc_sleep+0x2b8>
	mckr = PMC->PMC_MCKR;
  400ff4:	4b26      	ldr	r3, [pc, #152]	; (401090 <pmc_sleep+0x360>)
  400ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ff8:	647b      	str	r3, [r7, #68]	; 0x44
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  400ffa:	4925      	ldr	r1, [pc, #148]	; (401090 <pmc_sleep+0x360>)
  400ffc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  400ffe:	f023 0270 	bic.w	r2, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  401002:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  401004:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401008:	4313      	orrs	r3, r2
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  40100a:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40100c:	4b20      	ldr	r3, [pc, #128]	; (401090 <pmc_sleep+0x360>)
  40100e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401010:	f003 0308 	and.w	r3, r3, #8
  401014:	2b00      	cmp	r3, #0
  401016:	d0f9      	beq.n	40100c <pmc_sleep+0x2dc>
	EFC0->EEFC_FMR = fmr_setting;
  401018:	4a23      	ldr	r2, [pc, #140]	; (4010a8 <pmc_sleep+0x378>)
  40101a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40101c:	6013      	str	r3, [r2, #0]
	PMC->PMC_MCKR = mck_setting;
  40101e:	4a1c      	ldr	r2, [pc, #112]	; (401090 <pmc_sleep+0x360>)
  401020:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  401022:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401024:	4b1a      	ldr	r3, [pc, #104]	; (401090 <pmc_sleep+0x360>)
  401026:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401028:	f003 0308 	and.w	r3, r3, #8
  40102c:	2b00      	cmp	r3, #0
  40102e:	d0f9      	beq.n	401024 <pmc_sleep+0x2f4>
	while (!(PMC->PMC_SR & pll_sr));
  401030:	4b17      	ldr	r3, [pc, #92]	; (401090 <pmc_sleep+0x360>)
  401032:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  401034:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  401036:	4013      	ands	r3, r2
  401038:	2b00      	cmp	r3, #0
  40103a:	d0f9      	beq.n	401030 <pmc_sleep+0x300>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  40103c:	4b1b      	ldr	r3, [pc, #108]	; (4010ac <pmc_sleep+0x37c>)
  40103e:	2200      	movs	r2, #0
  401040:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  401042:	4b1b      	ldr	r3, [pc, #108]	; (4010b0 <pmc_sleep+0x380>)
  401044:	681b      	ldr	r3, [r3, #0]
  401046:	2b00      	cmp	r3, #0
  401048:	d005      	beq.n	401056 <pmc_sleep+0x326>
			callback_clocks_restored();
  40104a:	4b19      	ldr	r3, [pc, #100]	; (4010b0 <pmc_sleep+0x380>)
  40104c:	681b      	ldr	r3, [r3, #0]
  40104e:	4798      	blx	r3
			callback_clocks_restored = NULL;
  401050:	4b17      	ldr	r3, [pc, #92]	; (4010b0 <pmc_sleep+0x380>)
  401052:	2200      	movs	r2, #0
  401054:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  401056:	4b17      	ldr	r3, [pc, #92]	; (4010b4 <pmc_sleep+0x384>)
  401058:	2201      	movs	r2, #1
  40105a:	701a      	strb	r2, [r3, #0]
  40105c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401060:	b662      	cpsie	i

		break;
  401062:	bf00      	nop
  401064:	e010      	b.n	401088 <pmc_sleep+0x358>
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  401066:	4a14      	ldr	r2, [pc, #80]	; (4010b8 <pmc_sleep+0x388>)
  401068:	4b13      	ldr	r3, [pc, #76]	; (4010b8 <pmc_sleep+0x388>)
  40106a:	691b      	ldr	r3, [r3, #16]
  40106c:	f043 0304 	orr.w	r3, r3, #4
  401070:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  401072:	4b12      	ldr	r3, [pc, #72]	; (4010bc <pmc_sleep+0x38c>)
  401074:	4a12      	ldr	r2, [pc, #72]	; (4010c0 <pmc_sleep+0x390>)
  401076:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  401078:	4b0e      	ldr	r3, [pc, #56]	; (4010b4 <pmc_sleep+0x384>)
  40107a:	2201      	movs	r2, #1
  40107c:	701a      	strb	r2, [r3, #0]
  40107e:	f3bf 8f5f 	dmb	sy
  401082:	b662      	cpsie	i
  __ASM volatile ("wfi");
  401084:	bf30      	wfi
		__WFI() ;
#else
		cpu_irq_enable();
		__WFE() ;
#endif
		break;
  401086:	bf00      	nop
#endif
	}
}
  401088:	bf00      	nop
  40108a:	3764      	adds	r7, #100	; 0x64
  40108c:	46bd      	mov	sp, r7
  40108e:	bd90      	pop	{r4, r7, pc}
  401090:	400e0600 	.word	0x400e0600
  401094:	ffc8fffc 	.word	0xffc8fffc
  401098:	00370001 	.word	0x00370001
  40109c:	01370000 	.word	0x01370000
  4010a0:	ffc8ff87 	.word	0xffc8ff87
  4010a4:	07ff0000 	.word	0x07ff0000
  4010a8:	400e0c00 	.word	0x400e0c00
  4010ac:	204004d4 	.word	0x204004d4
  4010b0:	204004d8 	.word	0x204004d8
  4010b4:	20400000 	.word	0x20400000
  4010b8:	e000ed00 	.word	0xe000ed00
  4010bc:	400e1810 	.word	0x400e1810
  4010c0:	a5000004 	.word	0xa5000004

004010c4 <rtc_set_hour_mode>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
  4010c4:	b480      	push	{r7}
  4010c6:	b083      	sub	sp, #12
  4010c8:	af00      	add	r7, sp, #0
  4010ca:	6078      	str	r0, [r7, #4]
  4010cc:	6039      	str	r1, [r7, #0]
	if (ul_mode) {
  4010ce:	683b      	ldr	r3, [r7, #0]
  4010d0:	2b00      	cmp	r3, #0
  4010d2:	d006      	beq.n	4010e2 <rtc_set_hour_mode+0x1e>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  4010d4:	687b      	ldr	r3, [r7, #4]
  4010d6:	685b      	ldr	r3, [r3, #4]
  4010d8:	f043 0201 	orr.w	r2, r3, #1
  4010dc:	687b      	ldr	r3, [r7, #4]
  4010de:	605a      	str	r2, [r3, #4]
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
	}
}
  4010e0:	e005      	b.n	4010ee <rtc_set_hour_mode+0x2a>
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  4010e2:	687b      	ldr	r3, [r7, #4]
  4010e4:	685b      	ldr	r3, [r3, #4]
  4010e6:	f023 0201 	bic.w	r2, r3, #1
  4010ea:	687b      	ldr	r3, [r7, #4]
  4010ec:	605a      	str	r2, [r3, #4]
}
  4010ee:	bf00      	nop
  4010f0:	370c      	adds	r7, #12
  4010f2:	46bd      	mov	sp, r7
  4010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010f8:	4770      	bx	lr

004010fa <rtc_enable_interrupt>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
  4010fa:	b480      	push	{r7}
  4010fc:	b083      	sub	sp, #12
  4010fe:	af00      	add	r7, sp, #0
  401100:	6078      	str	r0, [r7, #4]
  401102:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_IER = ul_sources;
  401104:	687b      	ldr	r3, [r7, #4]
  401106:	683a      	ldr	r2, [r7, #0]
  401108:	621a      	str	r2, [r3, #32]
}
  40110a:	bf00      	nop
  40110c:	370c      	adds	r7, #12
  40110e:	46bd      	mov	sp, r7
  401110:	f85d 7b04 	ldr.w	r7, [sp], #4
  401114:	4770      	bx	lr
	...

00401118 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  401118:	b480      	push	{r7}
  40111a:	b087      	sub	sp, #28
  40111c:	af00      	add	r7, sp, #0
  40111e:	60f8      	str	r0, [r7, #12]
  401120:	60b9      	str	r1, [r7, #8]
  401122:	607a      	str	r2, [r7, #4]
  401124:	603b      	str	r3, [r7, #0]
	uint32_t ul_time = 0;
  401126:	2300      	movs	r3, #0
  401128:	617b      	str	r3, [r7, #20]

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  40112a:	68fb      	ldr	r3, [r7, #12]
  40112c:	685b      	ldr	r3, [r3, #4]
  40112e:	f003 0301 	and.w	r3, r3, #1
  401132:	2b01      	cmp	r3, #1
  401134:	d109      	bne.n	40114a <rtc_set_time+0x32>
		if (ul_hour > 12) {
  401136:	68bb      	ldr	r3, [r7, #8]
  401138:	2b0c      	cmp	r3, #12
  40113a:	d906      	bls.n	40114a <rtc_set_time+0x32>
			ul_hour -= 12;
  40113c:	68bb      	ldr	r3, [r7, #8]
  40113e:	3b0c      	subs	r3, #12
  401140:	60bb      	str	r3, [r7, #8]
			ul_time |= RTC_TIMR_AMPM;
  401142:	697b      	ldr	r3, [r7, #20]
  401144:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  401148:	617b      	str	r3, [r7, #20]
		}
	}

	/* Hour */
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  40114a:	68bb      	ldr	r3, [r7, #8]
  40114c:	4a33      	ldr	r2, [pc, #204]	; (40121c <rtc_set_time+0x104>)
  40114e:	fba2 2303 	umull	r2, r3, r2, r3
  401152:	08db      	lsrs	r3, r3, #3
  401154:	0518      	lsls	r0, r3, #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  401156:	68b9      	ldr	r1, [r7, #8]
  401158:	4b30      	ldr	r3, [pc, #192]	; (40121c <rtc_set_time+0x104>)
  40115a:	fba3 2301 	umull	r2, r3, r3, r1
  40115e:	08da      	lsrs	r2, r3, #3
  401160:	4613      	mov	r3, r2
  401162:	009b      	lsls	r3, r3, #2
  401164:	4413      	add	r3, r2
  401166:	005b      	lsls	r3, r3, #1
  401168:	1aca      	subs	r2, r1, r3
  40116a:	0413      	lsls	r3, r2, #16
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  40116c:	4303      	orrs	r3, r0
  40116e:	697a      	ldr	r2, [r7, #20]
  401170:	4313      	orrs	r3, r2
  401172:	617b      	str	r3, [r7, #20]

	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  401174:	687b      	ldr	r3, [r7, #4]
  401176:	4a29      	ldr	r2, [pc, #164]	; (40121c <rtc_set_time+0x104>)
  401178:	fba2 2303 	umull	r2, r3, r2, r3
  40117c:	08db      	lsrs	r3, r3, #3
  40117e:	0318      	lsls	r0, r3, #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  401180:	6879      	ldr	r1, [r7, #4]
  401182:	4b26      	ldr	r3, [pc, #152]	; (40121c <rtc_set_time+0x104>)
  401184:	fba3 2301 	umull	r2, r3, r3, r1
  401188:	08da      	lsrs	r2, r3, #3
  40118a:	4613      	mov	r3, r2
  40118c:	009b      	lsls	r3, r3, #2
  40118e:	4413      	add	r3, r2
  401190:	005b      	lsls	r3, r3, #1
  401192:	1aca      	subs	r2, r1, r3
  401194:	0213      	lsls	r3, r2, #8
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  401196:	4303      	orrs	r3, r0
  401198:	697a      	ldr	r2, [r7, #20]
  40119a:	4313      	orrs	r3, r2
  40119c:	617b      	str	r3, [r7, #20]

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  40119e:	683b      	ldr	r3, [r7, #0]
  4011a0:	4a1e      	ldr	r2, [pc, #120]	; (40121c <rtc_set_time+0x104>)
  4011a2:	fba2 2303 	umull	r2, r3, r2, r3
  4011a6:	08db      	lsrs	r3, r3, #3
  4011a8:	0118      	lsls	r0, r3, #4
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  4011aa:	6839      	ldr	r1, [r7, #0]
  4011ac:	4b1b      	ldr	r3, [pc, #108]	; (40121c <rtc_set_time+0x104>)
  4011ae:	fba3 2301 	umull	r2, r3, r3, r1
  4011b2:	08da      	lsrs	r2, r3, #3
  4011b4:	4613      	mov	r3, r2
  4011b6:	009b      	lsls	r3, r3, #2
  4011b8:	4413      	add	r3, r2
  4011ba:	005b      	lsls	r3, r3, #1
  4011bc:	1aca      	subs	r2, r1, r3
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4011be:	ea40 0302 	orr.w	r3, r0, r2
  4011c2:	697a      	ldr	r2, [r7, #20]
  4011c4:	4313      	orrs	r3, r2
  4011c6:	617b      	str	r3, [r7, #20]

	/* Update time register. Check the spec for the flow. */
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  4011c8:	68fb      	ldr	r3, [r7, #12]
  4011ca:	681b      	ldr	r3, [r3, #0]
  4011cc:	f043 0201 	orr.w	r2, r3, #1
  4011d0:	68fb      	ldr	r3, [r7, #12]
  4011d2:	601a      	str	r2, [r3, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  4011d4:	bf00      	nop
  4011d6:	68fb      	ldr	r3, [r7, #12]
  4011d8:	699b      	ldr	r3, [r3, #24]
  4011da:	f003 0301 	and.w	r3, r3, #1
  4011de:	2b01      	cmp	r3, #1
  4011e0:	d1f9      	bne.n	4011d6 <rtc_set_time+0xbe>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  4011e2:	68fb      	ldr	r3, [r7, #12]
  4011e4:	2201      	movs	r2, #1
  4011e6:	61da      	str	r2, [r3, #28]
	p_rtc->RTC_TIMR = ul_time;
  4011e8:	68fb      	ldr	r3, [r7, #12]
  4011ea:	697a      	ldr	r2, [r7, #20]
  4011ec:	609a      	str	r2, [r3, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  4011ee:	68fb      	ldr	r3, [r7, #12]
  4011f0:	681b      	ldr	r3, [r3, #0]
  4011f2:	f023 0201 	bic.w	r2, r3, #1
  4011f6:	68fb      	ldr	r3, [r7, #12]
  4011f8:	601a      	str	r2, [r3, #0]
	p_rtc->RTC_SCCR |= RTC_SCCR_SECCLR;
  4011fa:	68fb      	ldr	r3, [r7, #12]
  4011fc:	69db      	ldr	r3, [r3, #28]
  4011fe:	f043 0204 	orr.w	r2, r3, #4
  401202:	68fb      	ldr	r3, [r7, #12]
  401204:	61da      	str	r2, [r3, #28]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  401206:	68fb      	ldr	r3, [r7, #12]
  401208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40120a:	f003 0301 	and.w	r3, r3, #1
}
  40120e:	4618      	mov	r0, r3
  401210:	371c      	adds	r7, #28
  401212:	46bd      	mov	sp, r7
  401214:	f85d 7b04 	ldr.w	r7, [sp], #4
  401218:	4770      	bx	lr
  40121a:	bf00      	nop
  40121c:	cccccccd 	.word	0xcccccccd

00401220 <rtc_set_time_alarm>:
 */
uint32_t rtc_set_time_alarm(Rtc *p_rtc,
		uint32_t ul_hour_flag, uint32_t ul_hour,
		uint32_t ul_minute_flag, uint32_t ul_minute,
		uint32_t ul_second_flag, uint32_t ul_second)
{
  401220:	b480      	push	{r7}
  401222:	b087      	sub	sp, #28
  401224:	af00      	add	r7, sp, #0
  401226:	60f8      	str	r0, [r7, #12]
  401228:	60b9      	str	r1, [r7, #8]
  40122a:	607a      	str	r2, [r7, #4]
  40122c:	603b      	str	r3, [r7, #0]
	uint32_t ul_alarm = 0;
  40122e:	2300      	movs	r3, #0
  401230:	617b      	str	r3, [r7, #20]

	/* Hour alarm setting */
	if (ul_hour_flag) {
  401232:	68bb      	ldr	r3, [r7, #8]
  401234:	2b00      	cmp	r3, #0
  401236:	d024      	beq.n	401282 <rtc_set_time_alarm+0x62>
		/* If 12-hour mode, set AMPM bit */
		if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  401238:	68fb      	ldr	r3, [r7, #12]
  40123a:	685b      	ldr	r3, [r3, #4]
  40123c:	f003 0301 	and.w	r3, r3, #1
  401240:	2b01      	cmp	r3, #1
  401242:	d109      	bne.n	401258 <rtc_set_time_alarm+0x38>
			if (ul_hour > 12) {
  401244:	687b      	ldr	r3, [r7, #4]
  401246:	2b0c      	cmp	r3, #12
  401248:	d906      	bls.n	401258 <rtc_set_time_alarm+0x38>
				ul_hour -= 12;
  40124a:	687b      	ldr	r3, [r7, #4]
  40124c:	3b0c      	subs	r3, #12
  40124e:	607b      	str	r3, [r7, #4]
				ul_alarm |= RTC_TIMR_AMPM;
  401250:	697b      	ldr	r3, [r7, #20]
  401252:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  401256:	617b      	str	r3, [r7, #20]
			}
		}

		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  401258:	687b      	ldr	r3, [r7, #4]
  40125a:	4a2e      	ldr	r2, [pc, #184]	; (401314 <rtc_set_time_alarm+0xf4>)
  40125c:	fba2 2303 	umull	r2, r3, r2, r3
  401260:	08db      	lsrs	r3, r3, #3
  401262:	0518      	lsls	r0, r3, #20
				((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  401264:	6879      	ldr	r1, [r7, #4]
  401266:	4b2b      	ldr	r3, [pc, #172]	; (401314 <rtc_set_time_alarm+0xf4>)
  401268:	fba3 2301 	umull	r2, r3, r3, r1
  40126c:	08da      	lsrs	r2, r3, #3
  40126e:	4613      	mov	r3, r2
  401270:	009b      	lsls	r3, r3, #2
  401272:	4413      	add	r3, r2
  401274:	005b      	lsls	r3, r3, #1
  401276:	1aca      	subs	r2, r1, r3
  401278:	0413      	lsls	r3, r2, #16
		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  40127a:	4303      	orrs	r3, r0
  40127c:	697a      	ldr	r2, [r7, #20]
  40127e:	4313      	orrs	r3, r2
  401280:	617b      	str	r3, [r7, #20]
	}

	/* Minute alarm setting */
	if (ul_minute_flag) {
  401282:	683b      	ldr	r3, [r7, #0]
  401284:	2b00      	cmp	r3, #0
  401286:	d014      	beq.n	4012b2 <rtc_set_time_alarm+0x92>
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  401288:	6a3b      	ldr	r3, [r7, #32]
  40128a:	4a22      	ldr	r2, [pc, #136]	; (401314 <rtc_set_time_alarm+0xf4>)
  40128c:	fba2 2303 	umull	r2, r3, r2, r3
  401290:	08db      	lsrs	r3, r3, #3
  401292:	0318      	lsls	r0, r3, #12
				((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  401294:	6a39      	ldr	r1, [r7, #32]
  401296:	4b1f      	ldr	r3, [pc, #124]	; (401314 <rtc_set_time_alarm+0xf4>)
  401298:	fba3 2301 	umull	r2, r3, r3, r1
  40129c:	08da      	lsrs	r2, r3, #3
  40129e:	4613      	mov	r3, r2
  4012a0:	009b      	lsls	r3, r3, #2
  4012a2:	4413      	add	r3, r2
  4012a4:	005b      	lsls	r3, r3, #1
  4012a6:	1aca      	subs	r2, r1, r3
  4012a8:	0213      	lsls	r3, r2, #8
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4012aa:	4303      	orrs	r3, r0
  4012ac:	697a      	ldr	r2, [r7, #20]
  4012ae:	4313      	orrs	r3, r2
  4012b0:	617b      	str	r3, [r7, #20]
	}

	/* Second alarm setting */
	if (ul_second_flag) {
  4012b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4012b4:	2b00      	cmp	r3, #0
  4012b6:	d014      	beq.n	4012e2 <rtc_set_time_alarm+0xc2>
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4012b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4012ba:	4a16      	ldr	r2, [pc, #88]	; (401314 <rtc_set_time_alarm+0xf4>)
  4012bc:	fba2 2303 	umull	r2, r3, r2, r3
  4012c0:	08db      	lsrs	r3, r3, #3
  4012c2:	0118      	lsls	r0, r3, #4
				((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  4012c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
  4012c6:	4b13      	ldr	r3, [pc, #76]	; (401314 <rtc_set_time_alarm+0xf4>)
  4012c8:	fba3 2301 	umull	r2, r3, r3, r1
  4012cc:	08da      	lsrs	r2, r3, #3
  4012ce:	4613      	mov	r3, r2
  4012d0:	009b      	lsls	r3, r3, #2
  4012d2:	4413      	add	r3, r2
  4012d4:	005b      	lsls	r3, r3, #1
  4012d6:	1aca      	subs	r2, r1, r3
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4012d8:	ea40 0302 	orr.w	r3, r0, r2
  4012dc:	697a      	ldr	r2, [r7, #20]
  4012de:	4313      	orrs	r3, r2
  4012e0:	617b      	str	r3, [r7, #20]
	}

	p_rtc->RTC_TIMALR &= ~(RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  4012e2:	68fb      	ldr	r3, [r7, #12]
  4012e4:	691a      	ldr	r2, [r3, #16]
  4012e6:	4b0c      	ldr	r3, [pc, #48]	; (401318 <rtc_set_time_alarm+0xf8>)
  4012e8:	4013      	ands	r3, r2
  4012ea:	68fa      	ldr	r2, [r7, #12]
  4012ec:	6113      	str	r3, [r2, #16]
	p_rtc->RTC_TIMALR = ul_alarm;
  4012ee:	68fb      	ldr	r3, [r7, #12]
  4012f0:	697a      	ldr	r2, [r7, #20]
  4012f2:	611a      	str	r2, [r3, #16]
	p_rtc->RTC_TIMALR |= (RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  4012f4:	68fb      	ldr	r3, [r7, #12]
  4012f6:	691a      	ldr	r2, [r3, #16]
  4012f8:	4b08      	ldr	r3, [pc, #32]	; (40131c <rtc_set_time_alarm+0xfc>)
  4012fa:	4313      	orrs	r3, r2
  4012fc:	68fa      	ldr	r2, [r7, #12]
  4012fe:	6113      	str	r3, [r2, #16]

	return (p_rtc->RTC_VER & RTC_VER_NVTIMALR);
  401300:	68fb      	ldr	r3, [r7, #12]
  401302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401304:	f003 0304 	and.w	r3, r3, #4
}
  401308:	4618      	mov	r0, r3
  40130a:	371c      	adds	r7, #28
  40130c:	46bd      	mov	sp, r7
  40130e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401312:	4770      	bx	lr
  401314:	cccccccd 	.word	0xcccccccd
  401318:	ff7f7f7f 	.word	0xff7f7f7f
  40131c:	00808080 	.word	0x00808080

00401320 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  401320:	b480      	push	{r7}
  401322:	b087      	sub	sp, #28
  401324:	af00      	add	r7, sp, #0
  401326:	60f8      	str	r0, [r7, #12]
  401328:	60b9      	str	r1, [r7, #8]
  40132a:	607a      	str	r2, [r7, #4]
  40132c:	603b      	str	r3, [r7, #0]
	uint32_t ul_date = 0;
  40132e:	2300      	movs	r3, #0
  401330:	617b      	str	r3, [r7, #20]

	/* Cent */
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  401332:	68bb      	ldr	r3, [r7, #8]
  401334:	4a46      	ldr	r2, [pc, #280]	; (401450 <rtc_set_date+0x130>)
  401336:	fba2 2303 	umull	r2, r3, r2, r3
  40133a:	099b      	lsrs	r3, r3, #6
  40133c:	0118      	lsls	r0, r3, #4
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  40133e:	68bb      	ldr	r3, [r7, #8]
  401340:	4a44      	ldr	r2, [pc, #272]	; (401454 <rtc_set_date+0x134>)
  401342:	fba2 2303 	umull	r2, r3, r2, r3
  401346:	0959      	lsrs	r1, r3, #5
  401348:	4b43      	ldr	r3, [pc, #268]	; (401458 <rtc_set_date+0x138>)
  40134a:	fba3 2301 	umull	r2, r3, r3, r1
  40134e:	08da      	lsrs	r2, r3, #3
  401350:	4613      	mov	r3, r2
  401352:	009b      	lsls	r3, r3, #2
  401354:	4413      	add	r3, r2
  401356:	005b      	lsls	r3, r3, #1
  401358:	1aca      	subs	r2, r1, r3
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
  40135a:	ea40 0302 	orr.w	r3, r0, r2
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  40135e:	697a      	ldr	r2, [r7, #20]
  401360:	4313      	orrs	r3, r2
  401362:	617b      	str	r3, [r7, #20]

	/* Year */
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  401364:	68bb      	ldr	r3, [r7, #8]
  401366:	4a3c      	ldr	r2, [pc, #240]	; (401458 <rtc_set_date+0x138>)
  401368:	fba2 2303 	umull	r2, r3, r2, r3
  40136c:	08d9      	lsrs	r1, r3, #3
  40136e:	4b3a      	ldr	r3, [pc, #232]	; (401458 <rtc_set_date+0x138>)
  401370:	fba3 2301 	umull	r2, r3, r3, r1
  401374:	08da      	lsrs	r2, r3, #3
  401376:	4613      	mov	r3, r2
  401378:	009b      	lsls	r3, r3, #2
  40137a:	4413      	add	r3, r2
  40137c:	005b      	lsls	r3, r3, #1
  40137e:	1aca      	subs	r2, r1, r3
  401380:	0310      	lsls	r0, r2, #12
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  401382:	68b9      	ldr	r1, [r7, #8]
  401384:	4b34      	ldr	r3, [pc, #208]	; (401458 <rtc_set_date+0x138>)
  401386:	fba3 2301 	umull	r2, r3, r3, r1
  40138a:	08da      	lsrs	r2, r3, #3
  40138c:	4613      	mov	r3, r2
  40138e:	009b      	lsls	r3, r3, #2
  401390:	4413      	add	r3, r2
  401392:	005b      	lsls	r3, r3, #1
  401394:	1aca      	subs	r2, r1, r3
  401396:	0213      	lsls	r3, r2, #8
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
  401398:	4303      	orrs	r3, r0
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  40139a:	697a      	ldr	r2, [r7, #20]
  40139c:	4313      	orrs	r3, r2
  40139e:	617b      	str	r3, [r7, #20]

	/* Month */
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  4013a0:	687b      	ldr	r3, [r7, #4]
  4013a2:	4a2d      	ldr	r2, [pc, #180]	; (401458 <rtc_set_date+0x138>)
  4013a4:	fba2 2303 	umull	r2, r3, r2, r3
  4013a8:	08db      	lsrs	r3, r3, #3
  4013aa:	0518      	lsls	r0, r3, #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  4013ac:	6879      	ldr	r1, [r7, #4]
  4013ae:	4b2a      	ldr	r3, [pc, #168]	; (401458 <rtc_set_date+0x138>)
  4013b0:	fba3 2301 	umull	r2, r3, r3, r1
  4013b4:	08da      	lsrs	r2, r3, #3
  4013b6:	4613      	mov	r3, r2
  4013b8:	009b      	lsls	r3, r3, #2
  4013ba:	4413      	add	r3, r2
  4013bc:	005b      	lsls	r3, r3, #1
  4013be:	1aca      	subs	r2, r1, r3
  4013c0:	0413      	lsls	r3, r2, #16
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  4013c2:	4303      	orrs	r3, r0
  4013c4:	697a      	ldr	r2, [r7, #20]
  4013c6:	4313      	orrs	r3, r2
  4013c8:	617b      	str	r3, [r7, #20]

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  4013ca:	6a3b      	ldr	r3, [r7, #32]
  4013cc:	055b      	lsls	r3, r3, #21
  4013ce:	697a      	ldr	r2, [r7, #20]
  4013d0:	4313      	orrs	r3, r2
  4013d2:	617b      	str	r3, [r7, #20]

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4013d4:	683b      	ldr	r3, [r7, #0]
  4013d6:	4a20      	ldr	r2, [pc, #128]	; (401458 <rtc_set_date+0x138>)
  4013d8:	fba2 2303 	umull	r2, r3, r2, r3
  4013dc:	08db      	lsrs	r3, r3, #3
  4013de:	0718      	lsls	r0, r3, #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  4013e0:	6839      	ldr	r1, [r7, #0]
  4013e2:	4b1d      	ldr	r3, [pc, #116]	; (401458 <rtc_set_date+0x138>)
  4013e4:	fba3 2301 	umull	r2, r3, r3, r1
  4013e8:	08da      	lsrs	r2, r3, #3
  4013ea:	4613      	mov	r3, r2
  4013ec:	009b      	lsls	r3, r3, #2
  4013ee:	4413      	add	r3, r2
  4013f0:	005b      	lsls	r3, r3, #1
  4013f2:	1aca      	subs	r2, r1, r3
  4013f4:	0613      	lsls	r3, r2, #24
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4013f6:	4303      	orrs	r3, r0
  4013f8:	697a      	ldr	r2, [r7, #20]
  4013fa:	4313      	orrs	r3, r2
  4013fc:	617b      	str	r3, [r7, #20]

	/* Update calendar register. Check the spec for the flow. */
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  4013fe:	68fb      	ldr	r3, [r7, #12]
  401400:	681b      	ldr	r3, [r3, #0]
  401402:	f043 0202 	orr.w	r2, r3, #2
  401406:	68fb      	ldr	r3, [r7, #12]
  401408:	601a      	str	r2, [r3, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  40140a:	bf00      	nop
  40140c:	68fb      	ldr	r3, [r7, #12]
  40140e:	699b      	ldr	r3, [r3, #24]
  401410:	f003 0301 	and.w	r3, r3, #1
  401414:	2b01      	cmp	r3, #1
  401416:	d1f9      	bne.n	40140c <rtc_set_date+0xec>

	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  401418:	68fb      	ldr	r3, [r7, #12]
  40141a:	2201      	movs	r2, #1
  40141c:	61da      	str	r2, [r3, #28]
	p_rtc->RTC_CALR = ul_date;
  40141e:	68fb      	ldr	r3, [r7, #12]
  401420:	697a      	ldr	r2, [r7, #20]
  401422:	60da      	str	r2, [r3, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  401424:	68fb      	ldr	r3, [r7, #12]
  401426:	681b      	ldr	r3, [r3, #0]
  401428:	f023 0202 	bic.w	r2, r3, #2
  40142c:	68fb      	ldr	r3, [r7, #12]
  40142e:	601a      	str	r2, [r3, #0]
	/* Clear SECENV in SCCR */
	p_rtc->RTC_SCCR |= RTC_SCCR_SECCLR;
  401430:	68fb      	ldr	r3, [r7, #12]
  401432:	69db      	ldr	r3, [r3, #28]
  401434:	f043 0204 	orr.w	r2, r3, #4
  401438:	68fb      	ldr	r3, [r7, #12]
  40143a:	61da      	str	r2, [r3, #28]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  40143c:	68fb      	ldr	r3, [r7, #12]
  40143e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401440:	f003 0302 	and.w	r3, r3, #2
}
  401444:	4618      	mov	r0, r3
  401446:	371c      	adds	r7, #28
  401448:	46bd      	mov	sp, r7
  40144a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40144e:	4770      	bx	lr
  401450:	10624dd3 	.word	0x10624dd3
  401454:	51eb851f 	.word	0x51eb851f
  401458:	cccccccd 	.word	0xcccccccd

0040145c <rtc_set_date_alarm>:
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date_alarm(Rtc *p_rtc,
		uint32_t ul_month_flag, uint32_t ul_month,
		uint32_t ul_day_flag, uint32_t ul_day)
{
  40145c:	b480      	push	{r7}
  40145e:	b087      	sub	sp, #28
  401460:	af00      	add	r7, sp, #0
  401462:	60f8      	str	r0, [r7, #12]
  401464:	60b9      	str	r1, [r7, #8]
  401466:	607a      	str	r2, [r7, #4]
  401468:	603b      	str	r3, [r7, #0]
	uint32_t ul_alarm = 0;
  40146a:	2300      	movs	r3, #0
  40146c:	617b      	str	r3, [r7, #20]

	/* Month alarm setting */
	if (ul_month_flag) {
  40146e:	68bb      	ldr	r3, [r7, #8]
  401470:	2b00      	cmp	r3, #0
  401472:	d014      	beq.n	40149e <rtc_set_date_alarm+0x42>
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  401474:	687b      	ldr	r3, [r7, #4]
  401476:	4a22      	ldr	r2, [pc, #136]	; (401500 <rtc_set_date_alarm+0xa4>)
  401478:	fba2 2303 	umull	r2, r3, r2, r3
  40147c:	08db      	lsrs	r3, r3, #3
  40147e:	0518      	lsls	r0, r3, #20
				((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  401480:	6879      	ldr	r1, [r7, #4]
  401482:	4b1f      	ldr	r3, [pc, #124]	; (401500 <rtc_set_date_alarm+0xa4>)
  401484:	fba3 2301 	umull	r2, r3, r3, r1
  401488:	08da      	lsrs	r2, r3, #3
  40148a:	4613      	mov	r3, r2
  40148c:	009b      	lsls	r3, r3, #2
  40148e:	4413      	add	r3, r2
  401490:	005b      	lsls	r3, r3, #1
  401492:	1aca      	subs	r2, r1, r3
  401494:	0413      	lsls	r3, r2, #16
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  401496:	4303      	orrs	r3, r0
  401498:	697a      	ldr	r2, [r7, #20]
  40149a:	4313      	orrs	r3, r2
  40149c:	617b      	str	r3, [r7, #20]
	}

	/* Day alarm setting */
	if (ul_day_flag) {
  40149e:	683b      	ldr	r3, [r7, #0]
  4014a0:	2b00      	cmp	r3, #0
  4014a2:	d014      	beq.n	4014ce <rtc_set_date_alarm+0x72>
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4014a4:	6a3b      	ldr	r3, [r7, #32]
  4014a6:	4a16      	ldr	r2, [pc, #88]	; (401500 <rtc_set_date_alarm+0xa4>)
  4014a8:	fba2 2303 	umull	r2, r3, r2, r3
  4014ac:	08db      	lsrs	r3, r3, #3
  4014ae:	0718      	lsls	r0, r3, #28
				((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  4014b0:	6a39      	ldr	r1, [r7, #32]
  4014b2:	4b13      	ldr	r3, [pc, #76]	; (401500 <rtc_set_date_alarm+0xa4>)
  4014b4:	fba3 2301 	umull	r2, r3, r3, r1
  4014b8:	08da      	lsrs	r2, r3, #3
  4014ba:	4613      	mov	r3, r2
  4014bc:	009b      	lsls	r3, r3, #2
  4014be:	4413      	add	r3, r2
  4014c0:	005b      	lsls	r3, r3, #1
  4014c2:	1aca      	subs	r2, r1, r3
  4014c4:	0613      	lsls	r3, r2, #24
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4014c6:	4303      	orrs	r3, r0
  4014c8:	697a      	ldr	r2, [r7, #20]
  4014ca:	4313      	orrs	r3, r2
  4014cc:	617b      	str	r3, [r7, #20]
	}

	/* Set alarm */
	p_rtc->RTC_CALALR &= ~(RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  4014ce:	68fb      	ldr	r3, [r7, #12]
  4014d0:	695a      	ldr	r2, [r3, #20]
  4014d2:	4b0c      	ldr	r3, [pc, #48]	; (401504 <rtc_set_date_alarm+0xa8>)
  4014d4:	4013      	ands	r3, r2
  4014d6:	68fa      	ldr	r2, [r7, #12]
  4014d8:	6153      	str	r3, [r2, #20]
	p_rtc->RTC_CALALR = ul_alarm;
  4014da:	68fb      	ldr	r3, [r7, #12]
  4014dc:	697a      	ldr	r2, [r7, #20]
  4014de:	615a      	str	r2, [r3, #20]
	p_rtc->RTC_CALALR |= (RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  4014e0:	68fb      	ldr	r3, [r7, #12]
  4014e2:	695a      	ldr	r2, [r3, #20]
  4014e4:	4b08      	ldr	r3, [pc, #32]	; (401508 <rtc_set_date_alarm+0xac>)
  4014e6:	4313      	orrs	r3, r2
  4014e8:	68fa      	ldr	r2, [r7, #12]
  4014ea:	6153      	str	r3, [r2, #20]

	return (p_rtc->RTC_VER & RTC_VER_NVCALALR);
  4014ec:	68fb      	ldr	r3, [r7, #12]
  4014ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4014f0:	f003 0308 	and.w	r3, r3, #8
}
  4014f4:	4618      	mov	r0, r3
  4014f6:	371c      	adds	r7, #28
  4014f8:	46bd      	mov	sp, r7
  4014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014fe:	4770      	bx	lr
  401500:	cccccccd 	.word	0xcccccccd
  401504:	7f7fffff 	.word	0x7f7fffff
  401508:	80800000 	.word	0x80800000

0040150c <rtc_get_status>:
 * \param p_rtc Pointer to an RTC instance.
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
  40150c:	b480      	push	{r7}
  40150e:	b083      	sub	sp, #12
  401510:	af00      	add	r7, sp, #0
  401512:	6078      	str	r0, [r7, #4]
	return (p_rtc->RTC_SR);
  401514:	687b      	ldr	r3, [r7, #4]
  401516:	699b      	ldr	r3, [r3, #24]
}
  401518:	4618      	mov	r0, r3
  40151a:	370c      	adds	r7, #12
  40151c:	46bd      	mov	sp, r7
  40151e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401522:	4770      	bx	lr

00401524 <rtc_clear_status>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
  401524:	b480      	push	{r7}
  401526:	b083      	sub	sp, #12
  401528:	af00      	add	r7, sp, #0
  40152a:	6078      	str	r0, [r7, #4]
  40152c:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_SCCR = ul_clear;
  40152e:	687b      	ldr	r3, [r7, #4]
  401530:	683a      	ldr	r2, [r7, #0]
  401532:	61da      	str	r2, [r3, #28]
}
  401534:	bf00      	nop
  401536:	370c      	adds	r7, #12
  401538:	46bd      	mov	sp, r7
  40153a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40153e:	4770      	bx	lr

00401540 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  401540:	b480      	push	{r7}
  401542:	b087      	sub	sp, #28
  401544:	af00      	add	r7, sp, #0
  401546:	60f8      	str	r0, [r7, #12]
  401548:	60b9      	str	r1, [r7, #8]
  40154a:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40154c:	68fa      	ldr	r2, [r7, #12]
  40154e:	68bb      	ldr	r3, [r7, #8]
  401550:	019b      	lsls	r3, r3, #6
  401552:	4413      	add	r3, r2
  401554:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  401556:	697b      	ldr	r3, [r7, #20]
  401558:	2202      	movs	r2, #2
  40155a:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  40155c:	697b      	ldr	r3, [r7, #20]
  40155e:	f04f 32ff 	mov.w	r2, #4294967295
  401562:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  401564:	697b      	ldr	r3, [r7, #20]
  401566:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  401568:	697b      	ldr	r3, [r7, #20]
  40156a:	687a      	ldr	r2, [r7, #4]
  40156c:	605a      	str	r2, [r3, #4]
}
  40156e:	bf00      	nop
  401570:	371c      	adds	r7, #28
  401572:	46bd      	mov	sp, r7
  401574:	f85d 7b04 	ldr.w	r7, [sp], #4
  401578:	4770      	bx	lr

0040157a <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  40157a:	b480      	push	{r7}
  40157c:	b083      	sub	sp, #12
  40157e:	af00      	add	r7, sp, #0
  401580:	6078      	str	r0, [r7, #4]
  401582:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  401584:	687a      	ldr	r2, [r7, #4]
  401586:	683b      	ldr	r3, [r7, #0]
  401588:	019b      	lsls	r3, r3, #6
  40158a:	4413      	add	r3, r2
  40158c:	2205      	movs	r2, #5
  40158e:	601a      	str	r2, [r3, #0]
}
  401590:	bf00      	nop
  401592:	370c      	adds	r7, #12
  401594:	46bd      	mov	sp, r7
  401596:	f85d 7b04 	ldr.w	r7, [sp], #4
  40159a:	4770      	bx	lr

0040159c <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  40159c:	b480      	push	{r7}
  40159e:	b085      	sub	sp, #20
  4015a0:	af00      	add	r7, sp, #0
  4015a2:	60f8      	str	r0, [r7, #12]
  4015a4:	60b9      	str	r1, [r7, #8]
  4015a6:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4015a8:	68fa      	ldr	r2, [r7, #12]
  4015aa:	68bb      	ldr	r3, [r7, #8]
  4015ac:	019b      	lsls	r3, r3, #6
  4015ae:	4413      	add	r3, r2
  4015b0:	331c      	adds	r3, #28
  4015b2:	687a      	ldr	r2, [r7, #4]
  4015b4:	601a      	str	r2, [r3, #0]
}
  4015b6:	bf00      	nop
  4015b8:	3714      	adds	r7, #20
  4015ba:	46bd      	mov	sp, r7
  4015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015c0:	4770      	bx	lr

004015c2 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  4015c2:	b480      	push	{r7}
  4015c4:	b087      	sub	sp, #28
  4015c6:	af00      	add	r7, sp, #0
  4015c8:	60f8      	str	r0, [r7, #12]
  4015ca:	60b9      	str	r1, [r7, #8]
  4015cc:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4015ce:	68fa      	ldr	r2, [r7, #12]
  4015d0:	68bb      	ldr	r3, [r7, #8]
  4015d2:	019b      	lsls	r3, r3, #6
  4015d4:	4413      	add	r3, r2
  4015d6:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  4015d8:	697b      	ldr	r3, [r7, #20]
  4015da:	687a      	ldr	r2, [r7, #4]
  4015dc:	625a      	str	r2, [r3, #36]	; 0x24
}
  4015de:	bf00      	nop
  4015e0:	371c      	adds	r7, #28
  4015e2:	46bd      	mov	sp, r7
  4015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015e8:	4770      	bx	lr

004015ea <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  4015ea:	b480      	push	{r7}
  4015ec:	b085      	sub	sp, #20
  4015ee:	af00      	add	r7, sp, #0
  4015f0:	6078      	str	r0, [r7, #4]
  4015f2:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4015f4:	687a      	ldr	r2, [r7, #4]
  4015f6:	683b      	ldr	r3, [r7, #0]
  4015f8:	019b      	lsls	r3, r3, #6
  4015fa:	4413      	add	r3, r2
  4015fc:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  4015fe:	68fb      	ldr	r3, [r7, #12]
  401600:	6a1b      	ldr	r3, [r3, #32]
}
  401602:	4618      	mov	r0, r3
  401604:	3714      	adds	r7, #20
  401606:	46bd      	mov	sp, r7
  401608:	f85d 7b04 	ldr.w	r7, [sp], #4
  40160c:	4770      	bx	lr

0040160e <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  40160e:	b480      	push	{r7}
  401610:	b08d      	sub	sp, #52	; 0x34
  401612:	af00      	add	r7, sp, #0
  401614:	60f8      	str	r0, [r7, #12]
  401616:	60b9      	str	r1, [r7, #8]
  401618:	607a      	str	r2, [r7, #4]
  40161a:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40161c:	2302      	movs	r3, #2
  40161e:	613b      	str	r3, [r7, #16]
  401620:	2308      	movs	r3, #8
  401622:	617b      	str	r3, [r7, #20]
  401624:	2320      	movs	r3, #32
  401626:	61bb      	str	r3, [r7, #24]
  401628:	2380      	movs	r3, #128	; 0x80
  40162a:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  40162c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  40162e:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  401630:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  401632:	2300      	movs	r3, #0
  401634:	62fb      	str	r3, [r7, #44]	; 0x2c
  401636:	e01a      	b.n	40166e <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  401638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40163a:	009b      	lsls	r3, r3, #2
  40163c:	f107 0230 	add.w	r2, r7, #48	; 0x30
  401640:	4413      	add	r3, r2
  401642:	f853 3c20 	ldr.w	r3, [r3, #-32]
  401646:	68ba      	ldr	r2, [r7, #8]
  401648:	fbb2 f3f3 	udiv	r3, r2, r3
  40164c:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  40164e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401650:	0c1b      	lsrs	r3, r3, #16
  401652:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  401654:	68fa      	ldr	r2, [r7, #12]
  401656:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401658:	429a      	cmp	r2, r3
  40165a:	d901      	bls.n	401660 <tc_find_mck_divisor+0x52>
			return 0;
  40165c:	2300      	movs	r3, #0
  40165e:	e023      	b.n	4016a8 <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  401660:	68fa      	ldr	r2, [r7, #12]
  401662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401664:	429a      	cmp	r2, r3
  401666:	d206      	bcs.n	401676 <tc_find_mck_divisor+0x68>
			ul_index++) {
  401668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40166a:	3301      	adds	r3, #1
  40166c:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  40166e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401670:	2b04      	cmp	r3, #4
  401672:	d9e1      	bls.n	401638 <tc_find_mck_divisor+0x2a>
  401674:	e000      	b.n	401678 <tc_find_mck_divisor+0x6a>
			break;
  401676:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  401678:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40167a:	2b04      	cmp	r3, #4
  40167c:	d901      	bls.n	401682 <tc_find_mck_divisor+0x74>
		return 0;
  40167e:	2300      	movs	r3, #0
  401680:	e012      	b.n	4016a8 <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  401682:	687b      	ldr	r3, [r7, #4]
  401684:	2b00      	cmp	r3, #0
  401686:	d008      	beq.n	40169a <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  401688:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40168a:	009b      	lsls	r3, r3, #2
  40168c:	f107 0230 	add.w	r2, r7, #48	; 0x30
  401690:	4413      	add	r3, r2
  401692:	f853 2c20 	ldr.w	r2, [r3, #-32]
  401696:	687b      	ldr	r3, [r7, #4]
  401698:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  40169a:	683b      	ldr	r3, [r7, #0]
  40169c:	2b00      	cmp	r3, #0
  40169e:	d002      	beq.n	4016a6 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  4016a0:	683b      	ldr	r3, [r7, #0]
  4016a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  4016a4:	601a      	str	r2, [r3, #0]
	}

	return 1;
  4016a6:	2301      	movs	r3, #1
}
  4016a8:	4618      	mov	r0, r3
  4016aa:	3734      	adds	r7, #52	; 0x34
  4016ac:	46bd      	mov	sp, r7
  4016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016b2:	4770      	bx	lr

004016b4 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4016b4:	b480      	push	{r7}
  4016b6:	b083      	sub	sp, #12
  4016b8:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4016ba:	f3ef 8310 	mrs	r3, PRIMASK
  4016be:	607b      	str	r3, [r7, #4]
  return(result);
  4016c0:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4016c2:	2b00      	cmp	r3, #0
  4016c4:	bf0c      	ite	eq
  4016c6:	2301      	moveq	r3, #1
  4016c8:	2300      	movne	r3, #0
  4016ca:	b2db      	uxtb	r3, r3
  4016cc:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  4016ce:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4016d0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4016d4:	4b04      	ldr	r3, [pc, #16]	; (4016e8 <cpu_irq_save+0x34>)
  4016d6:	2200      	movs	r2, #0
  4016d8:	701a      	strb	r2, [r3, #0]
	return flags;
  4016da:	683b      	ldr	r3, [r7, #0]
}
  4016dc:	4618      	mov	r0, r3
  4016de:	370c      	adds	r7, #12
  4016e0:	46bd      	mov	sp, r7
  4016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016e6:	4770      	bx	lr
  4016e8:	20400000 	.word	0x20400000

004016ec <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  4016ec:	b480      	push	{r7}
  4016ee:	b083      	sub	sp, #12
  4016f0:	af00      	add	r7, sp, #0
  4016f2:	6078      	str	r0, [r7, #4]
	return (flags);
  4016f4:	687b      	ldr	r3, [r7, #4]
  4016f6:	2b00      	cmp	r3, #0
  4016f8:	bf14      	ite	ne
  4016fa:	2301      	movne	r3, #1
  4016fc:	2300      	moveq	r3, #0
  4016fe:	b2db      	uxtb	r3, r3
}
  401700:	4618      	mov	r0, r3
  401702:	370c      	adds	r7, #12
  401704:	46bd      	mov	sp, r7
  401706:	f85d 7b04 	ldr.w	r7, [sp], #4
  40170a:	4770      	bx	lr

0040170c <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  40170c:	b580      	push	{r7, lr}
  40170e:	b082      	sub	sp, #8
  401710:	af00      	add	r7, sp, #0
  401712:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401714:	6878      	ldr	r0, [r7, #4]
  401716:	4b07      	ldr	r3, [pc, #28]	; (401734 <cpu_irq_restore+0x28>)
  401718:	4798      	blx	r3
  40171a:	4603      	mov	r3, r0
  40171c:	2b00      	cmp	r3, #0
  40171e:	d005      	beq.n	40172c <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401720:	4b05      	ldr	r3, [pc, #20]	; (401738 <cpu_irq_restore+0x2c>)
  401722:	2201      	movs	r2, #1
  401724:	701a      	strb	r2, [r3, #0]
  401726:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40172a:	b662      	cpsie	i
}
  40172c:	bf00      	nop
  40172e:	3708      	adds	r7, #8
  401730:	46bd      	mov	sp, r7
  401732:	bd80      	pop	{r7, pc}
  401734:	004016ed 	.word	0x004016ed
  401738:	20400000 	.word	0x20400000

0040173c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  40173c:	b580      	push	{r7, lr}
  40173e:	b084      	sub	sp, #16
  401740:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  401742:	4b1e      	ldr	r3, [pc, #120]	; (4017bc <Reset_Handler+0x80>)
  401744:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  401746:	4b1e      	ldr	r3, [pc, #120]	; (4017c0 <Reset_Handler+0x84>)
  401748:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  40174a:	68fa      	ldr	r2, [r7, #12]
  40174c:	68bb      	ldr	r3, [r7, #8]
  40174e:	429a      	cmp	r2, r3
  401750:	d00c      	beq.n	40176c <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  401752:	e007      	b.n	401764 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401754:	68bb      	ldr	r3, [r7, #8]
  401756:	1d1a      	adds	r2, r3, #4
  401758:	60ba      	str	r2, [r7, #8]
  40175a:	68fa      	ldr	r2, [r7, #12]
  40175c:	1d11      	adds	r1, r2, #4
  40175e:	60f9      	str	r1, [r7, #12]
  401760:	6812      	ldr	r2, [r2, #0]
  401762:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  401764:	68bb      	ldr	r3, [r7, #8]
  401766:	4a17      	ldr	r2, [pc, #92]	; (4017c4 <Reset_Handler+0x88>)
  401768:	4293      	cmp	r3, r2
  40176a:	d3f3      	bcc.n	401754 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  40176c:	4b16      	ldr	r3, [pc, #88]	; (4017c8 <Reset_Handler+0x8c>)
  40176e:	60bb      	str	r3, [r7, #8]
  401770:	e004      	b.n	40177c <Reset_Handler+0x40>
                *pDest++ = 0;
  401772:	68bb      	ldr	r3, [r7, #8]
  401774:	1d1a      	adds	r2, r3, #4
  401776:	60ba      	str	r2, [r7, #8]
  401778:	2200      	movs	r2, #0
  40177a:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  40177c:	68bb      	ldr	r3, [r7, #8]
  40177e:	4a13      	ldr	r2, [pc, #76]	; (4017cc <Reset_Handler+0x90>)
  401780:	4293      	cmp	r3, r2
  401782:	d3f6      	bcc.n	401772 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401784:	4b12      	ldr	r3, [pc, #72]	; (4017d0 <Reset_Handler+0x94>)
  401786:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401788:	4a12      	ldr	r2, [pc, #72]	; (4017d4 <Reset_Handler+0x98>)
  40178a:	68fb      	ldr	r3, [r7, #12]
  40178c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401790:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  401792:	4b11      	ldr	r3, [pc, #68]	; (4017d8 <Reset_Handler+0x9c>)
  401794:	4798      	blx	r3
  401796:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  401798:	4a10      	ldr	r2, [pc, #64]	; (4017dc <Reset_Handler+0xa0>)
  40179a:	4b10      	ldr	r3, [pc, #64]	; (4017dc <Reset_Handler+0xa0>)
  40179c:	681b      	ldr	r3, [r3, #0]
  40179e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4017a2:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4017a4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4017a8:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  4017ac:	6878      	ldr	r0, [r7, #4]
  4017ae:	4b0c      	ldr	r3, [pc, #48]	; (4017e0 <Reset_Handler+0xa4>)
  4017b0:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  4017b2:	4b0c      	ldr	r3, [pc, #48]	; (4017e4 <Reset_Handler+0xa8>)
  4017b4:	4798      	blx	r3

        /* Branch to main function */
        main();
  4017b6:	4b0c      	ldr	r3, [pc, #48]	; (4017e8 <Reset_Handler+0xac>)
  4017b8:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4017ba:	e7fe      	b.n	4017ba <Reset_Handler+0x7e>
  4017bc:	004020b4 	.word	0x004020b4
  4017c0:	20400000 	.word	0x20400000
  4017c4:	20400444 	.word	0x20400444
  4017c8:	20400444 	.word	0x20400444
  4017cc:	20400500 	.word	0x20400500
  4017d0:	00400000 	.word	0x00400000
  4017d4:	e000ed00 	.word	0xe000ed00
  4017d8:	004016b5 	.word	0x004016b5
  4017dc:	e000ed88 	.word	0xe000ed88
  4017e0:	0040170d 	.word	0x0040170d
  4017e4:	00401f1d 	.word	0x00401f1d
  4017e8:	00401e95 	.word	0x00401e95

004017ec <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4017ec:	b480      	push	{r7}
  4017ee:	af00      	add	r7, sp, #0
        while (1) {
  4017f0:	e7fe      	b.n	4017f0 <Dummy_Handler+0x4>
	...

004017f4 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  4017f4:	b480      	push	{r7}
  4017f6:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4017f8:	4b52      	ldr	r3, [pc, #328]	; (401944 <SystemCoreClockUpdate+0x150>)
  4017fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4017fc:	f003 0303 	and.w	r3, r3, #3
  401800:	2b01      	cmp	r3, #1
  401802:	d014      	beq.n	40182e <SystemCoreClockUpdate+0x3a>
  401804:	2b01      	cmp	r3, #1
  401806:	d302      	bcc.n	40180e <SystemCoreClockUpdate+0x1a>
  401808:	2b02      	cmp	r3, #2
  40180a:	d038      	beq.n	40187e <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  40180c:	e07a      	b.n	401904 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40180e:	4b4e      	ldr	r3, [pc, #312]	; (401948 <SystemCoreClockUpdate+0x154>)
  401810:	695b      	ldr	r3, [r3, #20]
  401812:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401816:	2b00      	cmp	r3, #0
  401818:	d004      	beq.n	401824 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40181a:	4b4c      	ldr	r3, [pc, #304]	; (40194c <SystemCoreClockUpdate+0x158>)
  40181c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401820:	601a      	str	r2, [r3, #0]
    break;
  401822:	e06f      	b.n	401904 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401824:	4b49      	ldr	r3, [pc, #292]	; (40194c <SystemCoreClockUpdate+0x158>)
  401826:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  40182a:	601a      	str	r2, [r3, #0]
    break;
  40182c:	e06a      	b.n	401904 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40182e:	4b45      	ldr	r3, [pc, #276]	; (401944 <SystemCoreClockUpdate+0x150>)
  401830:	6a1b      	ldr	r3, [r3, #32]
  401832:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401836:	2b00      	cmp	r3, #0
  401838:	d003      	beq.n	401842 <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40183a:	4b44      	ldr	r3, [pc, #272]	; (40194c <SystemCoreClockUpdate+0x158>)
  40183c:	4a44      	ldr	r2, [pc, #272]	; (401950 <SystemCoreClockUpdate+0x15c>)
  40183e:	601a      	str	r2, [r3, #0]
    break;
  401840:	e060      	b.n	401904 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401842:	4b42      	ldr	r3, [pc, #264]	; (40194c <SystemCoreClockUpdate+0x158>)
  401844:	4a43      	ldr	r2, [pc, #268]	; (401954 <SystemCoreClockUpdate+0x160>)
  401846:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401848:	4b3e      	ldr	r3, [pc, #248]	; (401944 <SystemCoreClockUpdate+0x150>)
  40184a:	6a1b      	ldr	r3, [r3, #32]
  40184c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401850:	2b10      	cmp	r3, #16
  401852:	d004      	beq.n	40185e <SystemCoreClockUpdate+0x6a>
  401854:	2b20      	cmp	r3, #32
  401856:	d008      	beq.n	40186a <SystemCoreClockUpdate+0x76>
  401858:	2b00      	cmp	r3, #0
  40185a:	d00e      	beq.n	40187a <SystemCoreClockUpdate+0x86>
          break;
  40185c:	e00e      	b.n	40187c <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  40185e:	4b3b      	ldr	r3, [pc, #236]	; (40194c <SystemCoreClockUpdate+0x158>)
  401860:	681b      	ldr	r3, [r3, #0]
  401862:	005b      	lsls	r3, r3, #1
  401864:	4a39      	ldr	r2, [pc, #228]	; (40194c <SystemCoreClockUpdate+0x158>)
  401866:	6013      	str	r3, [r2, #0]
          break;
  401868:	e008      	b.n	40187c <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  40186a:	4b38      	ldr	r3, [pc, #224]	; (40194c <SystemCoreClockUpdate+0x158>)
  40186c:	681a      	ldr	r2, [r3, #0]
  40186e:	4613      	mov	r3, r2
  401870:	005b      	lsls	r3, r3, #1
  401872:	4413      	add	r3, r2
  401874:	4a35      	ldr	r2, [pc, #212]	; (40194c <SystemCoreClockUpdate+0x158>)
  401876:	6013      	str	r3, [r2, #0]
          break;
  401878:	e000      	b.n	40187c <SystemCoreClockUpdate+0x88>
          break;
  40187a:	bf00      	nop
    break;
  40187c:	e042      	b.n	401904 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40187e:	4b31      	ldr	r3, [pc, #196]	; (401944 <SystemCoreClockUpdate+0x150>)
  401880:	6a1b      	ldr	r3, [r3, #32]
  401882:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401886:	2b00      	cmp	r3, #0
  401888:	d003      	beq.n	401892 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40188a:	4b30      	ldr	r3, [pc, #192]	; (40194c <SystemCoreClockUpdate+0x158>)
  40188c:	4a30      	ldr	r2, [pc, #192]	; (401950 <SystemCoreClockUpdate+0x15c>)
  40188e:	601a      	str	r2, [r3, #0]
  401890:	e01c      	b.n	4018cc <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401892:	4b2e      	ldr	r3, [pc, #184]	; (40194c <SystemCoreClockUpdate+0x158>)
  401894:	4a2f      	ldr	r2, [pc, #188]	; (401954 <SystemCoreClockUpdate+0x160>)
  401896:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401898:	4b2a      	ldr	r3, [pc, #168]	; (401944 <SystemCoreClockUpdate+0x150>)
  40189a:	6a1b      	ldr	r3, [r3, #32]
  40189c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4018a0:	2b10      	cmp	r3, #16
  4018a2:	d004      	beq.n	4018ae <SystemCoreClockUpdate+0xba>
  4018a4:	2b20      	cmp	r3, #32
  4018a6:	d008      	beq.n	4018ba <SystemCoreClockUpdate+0xc6>
  4018a8:	2b00      	cmp	r3, #0
  4018aa:	d00e      	beq.n	4018ca <SystemCoreClockUpdate+0xd6>
          break;
  4018ac:	e00e      	b.n	4018cc <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  4018ae:	4b27      	ldr	r3, [pc, #156]	; (40194c <SystemCoreClockUpdate+0x158>)
  4018b0:	681b      	ldr	r3, [r3, #0]
  4018b2:	005b      	lsls	r3, r3, #1
  4018b4:	4a25      	ldr	r2, [pc, #148]	; (40194c <SystemCoreClockUpdate+0x158>)
  4018b6:	6013      	str	r3, [r2, #0]
          break;
  4018b8:	e008      	b.n	4018cc <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  4018ba:	4b24      	ldr	r3, [pc, #144]	; (40194c <SystemCoreClockUpdate+0x158>)
  4018bc:	681a      	ldr	r2, [r3, #0]
  4018be:	4613      	mov	r3, r2
  4018c0:	005b      	lsls	r3, r3, #1
  4018c2:	4413      	add	r3, r2
  4018c4:	4a21      	ldr	r2, [pc, #132]	; (40194c <SystemCoreClockUpdate+0x158>)
  4018c6:	6013      	str	r3, [r2, #0]
          break;
  4018c8:	e000      	b.n	4018cc <SystemCoreClockUpdate+0xd8>
          break;
  4018ca:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4018cc:	4b1d      	ldr	r3, [pc, #116]	; (401944 <SystemCoreClockUpdate+0x150>)
  4018ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4018d0:	f003 0303 	and.w	r3, r3, #3
  4018d4:	2b02      	cmp	r3, #2
  4018d6:	d114      	bne.n	401902 <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4018d8:	4b1a      	ldr	r3, [pc, #104]	; (401944 <SystemCoreClockUpdate+0x150>)
  4018da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4018dc:	0c1b      	lsrs	r3, r3, #16
  4018de:	f3c3 030a 	ubfx	r3, r3, #0, #11
  4018e2:	3301      	adds	r3, #1
  4018e4:	4a19      	ldr	r2, [pc, #100]	; (40194c <SystemCoreClockUpdate+0x158>)
  4018e6:	6812      	ldr	r2, [r2, #0]
  4018e8:	fb02 f303 	mul.w	r3, r2, r3
  4018ec:	4a17      	ldr	r2, [pc, #92]	; (40194c <SystemCoreClockUpdate+0x158>)
  4018ee:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4018f0:	4b14      	ldr	r3, [pc, #80]	; (401944 <SystemCoreClockUpdate+0x150>)
  4018f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4018f4:	b2db      	uxtb	r3, r3
  4018f6:	4a15      	ldr	r2, [pc, #84]	; (40194c <SystemCoreClockUpdate+0x158>)
  4018f8:	6812      	ldr	r2, [r2, #0]
  4018fa:	fbb2 f3f3 	udiv	r3, r2, r3
  4018fe:	4a13      	ldr	r2, [pc, #76]	; (40194c <SystemCoreClockUpdate+0x158>)
  401900:	6013      	str	r3, [r2, #0]
    break;
  401902:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401904:	4b0f      	ldr	r3, [pc, #60]	; (401944 <SystemCoreClockUpdate+0x150>)
  401906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401908:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40190c:	2b70      	cmp	r3, #112	; 0x70
  40190e:	d108      	bne.n	401922 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  401910:	4b0e      	ldr	r3, [pc, #56]	; (40194c <SystemCoreClockUpdate+0x158>)
  401912:	681b      	ldr	r3, [r3, #0]
  401914:	4a10      	ldr	r2, [pc, #64]	; (401958 <SystemCoreClockUpdate+0x164>)
  401916:	fba2 2303 	umull	r2, r3, r2, r3
  40191a:	085b      	lsrs	r3, r3, #1
  40191c:	4a0b      	ldr	r2, [pc, #44]	; (40194c <SystemCoreClockUpdate+0x158>)
  40191e:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  401920:	e00a      	b.n	401938 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401922:	4b08      	ldr	r3, [pc, #32]	; (401944 <SystemCoreClockUpdate+0x150>)
  401924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401926:	091b      	lsrs	r3, r3, #4
  401928:	f003 0307 	and.w	r3, r3, #7
  40192c:	4a07      	ldr	r2, [pc, #28]	; (40194c <SystemCoreClockUpdate+0x158>)
  40192e:	6812      	ldr	r2, [r2, #0]
  401930:	fa22 f303 	lsr.w	r3, r2, r3
  401934:	4a05      	ldr	r2, [pc, #20]	; (40194c <SystemCoreClockUpdate+0x158>)
  401936:	6013      	str	r3, [r2, #0]
}
  401938:	bf00      	nop
  40193a:	46bd      	mov	sp, r7
  40193c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401940:	4770      	bx	lr
  401942:	bf00      	nop
  401944:	400e0600 	.word	0x400e0600
  401948:	400e1810 	.word	0x400e1810
  40194c:	20400008 	.word	0x20400008
  401950:	00b71b00 	.word	0x00b71b00
  401954:	003d0900 	.word	0x003d0900
  401958:	aaaaaaab 	.word	0xaaaaaaab

0040195c <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  40195c:	b480      	push	{r7}
  40195e:	b083      	sub	sp, #12
  401960:	af00      	add	r7, sp, #0
  401962:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401964:	687b      	ldr	r3, [r7, #4]
  401966:	4a19      	ldr	r2, [pc, #100]	; (4019cc <system_init_flash+0x70>)
  401968:	4293      	cmp	r3, r2
  40196a:	d804      	bhi.n	401976 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40196c:	4b18      	ldr	r3, [pc, #96]	; (4019d0 <system_init_flash+0x74>)
  40196e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401972:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401974:	e023      	b.n	4019be <system_init_flash+0x62>
    if (ul_clk < CHIP_FREQ_FWS_1)
  401976:	687b      	ldr	r3, [r7, #4]
  401978:	4a16      	ldr	r2, [pc, #88]	; (4019d4 <system_init_flash+0x78>)
  40197a:	4293      	cmp	r3, r2
  40197c:	d803      	bhi.n	401986 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40197e:	4b14      	ldr	r3, [pc, #80]	; (4019d0 <system_init_flash+0x74>)
  401980:	4a15      	ldr	r2, [pc, #84]	; (4019d8 <system_init_flash+0x7c>)
  401982:	601a      	str	r2, [r3, #0]
}
  401984:	e01b      	b.n	4019be <system_init_flash+0x62>
      if (ul_clk < CHIP_FREQ_FWS_2)
  401986:	687b      	ldr	r3, [r7, #4]
  401988:	4a14      	ldr	r2, [pc, #80]	; (4019dc <system_init_flash+0x80>)
  40198a:	4293      	cmp	r3, r2
  40198c:	d803      	bhi.n	401996 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40198e:	4b10      	ldr	r3, [pc, #64]	; (4019d0 <system_init_flash+0x74>)
  401990:	4a13      	ldr	r2, [pc, #76]	; (4019e0 <system_init_flash+0x84>)
  401992:	601a      	str	r2, [r3, #0]
}
  401994:	e013      	b.n	4019be <system_init_flash+0x62>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401996:	687b      	ldr	r3, [r7, #4]
  401998:	4a12      	ldr	r2, [pc, #72]	; (4019e4 <system_init_flash+0x88>)
  40199a:	4293      	cmp	r3, r2
  40199c:	d803      	bhi.n	4019a6 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40199e:	4b0c      	ldr	r3, [pc, #48]	; (4019d0 <system_init_flash+0x74>)
  4019a0:	4a11      	ldr	r2, [pc, #68]	; (4019e8 <system_init_flash+0x8c>)
  4019a2:	601a      	str	r2, [r3, #0]
}
  4019a4:	e00b      	b.n	4019be <system_init_flash+0x62>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4019a6:	687b      	ldr	r3, [r7, #4]
  4019a8:	4a10      	ldr	r2, [pc, #64]	; (4019ec <system_init_flash+0x90>)
  4019aa:	4293      	cmp	r3, r2
  4019ac:	d804      	bhi.n	4019b8 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4019ae:	4b08      	ldr	r3, [pc, #32]	; (4019d0 <system_init_flash+0x74>)
  4019b0:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4019b4:	601a      	str	r2, [r3, #0]
}
  4019b6:	e002      	b.n	4019be <system_init_flash+0x62>
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4019b8:	4b05      	ldr	r3, [pc, #20]	; (4019d0 <system_init_flash+0x74>)
  4019ba:	4a0d      	ldr	r2, [pc, #52]	; (4019f0 <system_init_flash+0x94>)
  4019bc:	601a      	str	r2, [r3, #0]
}
  4019be:	bf00      	nop
  4019c0:	370c      	adds	r7, #12
  4019c2:	46bd      	mov	sp, r7
  4019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019c8:	4770      	bx	lr
  4019ca:	bf00      	nop
  4019cc:	01312cff 	.word	0x01312cff
  4019d0:	400e0c00 	.word	0x400e0c00
  4019d4:	026259ff 	.word	0x026259ff
  4019d8:	04000100 	.word	0x04000100
  4019dc:	039386ff 	.word	0x039386ff
  4019e0:	04000200 	.word	0x04000200
  4019e4:	04c4b3ff 	.word	0x04c4b3ff
  4019e8:	04000300 	.word	0x04000300
  4019ec:	05f5e0ff 	.word	0x05f5e0ff
  4019f0:	04000500 	.word	0x04000500

004019f4 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4019f4:	b480      	push	{r7}
  4019f6:	b083      	sub	sp, #12
  4019f8:	af00      	add	r7, sp, #0
  4019fa:	4603      	mov	r3, r0
  4019fc:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4019fe:	4909      	ldr	r1, [pc, #36]	; (401a24 <NVIC_EnableIRQ+0x30>)
  401a00:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401a04:	095b      	lsrs	r3, r3, #5
  401a06:	79fa      	ldrb	r2, [r7, #7]
  401a08:	f002 021f 	and.w	r2, r2, #31
  401a0c:	2001      	movs	r0, #1
  401a0e:	fa00 f202 	lsl.w	r2, r0, r2
  401a12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401a16:	bf00      	nop
  401a18:	370c      	adds	r7, #12
  401a1a:	46bd      	mov	sp, r7
  401a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a20:	4770      	bx	lr
  401a22:	bf00      	nop
  401a24:	e000e100 	.word	0xe000e100

00401a28 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  401a28:	b480      	push	{r7}
  401a2a:	b083      	sub	sp, #12
  401a2c:	af00      	add	r7, sp, #0
  401a2e:	4603      	mov	r3, r0
  401a30:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401a32:	4909      	ldr	r1, [pc, #36]	; (401a58 <NVIC_DisableIRQ+0x30>)
  401a34:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401a38:	095b      	lsrs	r3, r3, #5
  401a3a:	79fa      	ldrb	r2, [r7, #7]
  401a3c:	f002 021f 	and.w	r2, r2, #31
  401a40:	2001      	movs	r0, #1
  401a42:	fa00 f202 	lsl.w	r2, r0, r2
  401a46:	3320      	adds	r3, #32
  401a48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401a4c:	bf00      	nop
  401a4e:	370c      	adds	r7, #12
  401a50:	46bd      	mov	sp, r7
  401a52:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a56:	4770      	bx	lr
  401a58:	e000e100 	.word	0xe000e100

00401a5c <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  401a5c:	b480      	push	{r7}
  401a5e:	b083      	sub	sp, #12
  401a60:	af00      	add	r7, sp, #0
  401a62:	4603      	mov	r3, r0
  401a64:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401a66:	4909      	ldr	r1, [pc, #36]	; (401a8c <NVIC_ClearPendingIRQ+0x30>)
  401a68:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401a6c:	095b      	lsrs	r3, r3, #5
  401a6e:	79fa      	ldrb	r2, [r7, #7]
  401a70:	f002 021f 	and.w	r2, r2, #31
  401a74:	2001      	movs	r0, #1
  401a76:	fa00 f202 	lsl.w	r2, r0, r2
  401a7a:	3360      	adds	r3, #96	; 0x60
  401a7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401a80:	bf00      	nop
  401a82:	370c      	adds	r7, #12
  401a84:	46bd      	mov	sp, r7
  401a86:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a8a:	4770      	bx	lr
  401a8c:	e000e100 	.word	0xe000e100

00401a90 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  401a90:	b480      	push	{r7}
  401a92:	b083      	sub	sp, #12
  401a94:	af00      	add	r7, sp, #0
  401a96:	4603      	mov	r3, r0
  401a98:	6039      	str	r1, [r7, #0]
  401a9a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401a9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401aa0:	2b00      	cmp	r3, #0
  401aa2:	da0b      	bge.n	401abc <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401aa4:	490d      	ldr	r1, [pc, #52]	; (401adc <NVIC_SetPriority+0x4c>)
  401aa6:	79fb      	ldrb	r3, [r7, #7]
  401aa8:	f003 030f 	and.w	r3, r3, #15
  401aac:	3b04      	subs	r3, #4
  401aae:	683a      	ldr	r2, [r7, #0]
  401ab0:	b2d2      	uxtb	r2, r2
  401ab2:	0152      	lsls	r2, r2, #5
  401ab4:	b2d2      	uxtb	r2, r2
  401ab6:	440b      	add	r3, r1
  401ab8:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  401aba:	e009      	b.n	401ad0 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401abc:	4908      	ldr	r1, [pc, #32]	; (401ae0 <NVIC_SetPriority+0x50>)
  401abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401ac2:	683a      	ldr	r2, [r7, #0]
  401ac4:	b2d2      	uxtb	r2, r2
  401ac6:	0152      	lsls	r2, r2, #5
  401ac8:	b2d2      	uxtb	r2, r2
  401aca:	440b      	add	r3, r1
  401acc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401ad0:	bf00      	nop
  401ad2:	370c      	adds	r7, #12
  401ad4:	46bd      	mov	sp, r7
  401ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ada:	4770      	bx	lr
  401adc:	e000ed00 	.word	0xe000ed00
  401ae0:	e000e100 	.word	0xe000e100

00401ae4 <osc_get_rate>:
{
  401ae4:	b480      	push	{r7}
  401ae6:	b083      	sub	sp, #12
  401ae8:	af00      	add	r7, sp, #0
  401aea:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401aec:	687b      	ldr	r3, [r7, #4]
  401aee:	2b07      	cmp	r3, #7
  401af0:	d825      	bhi.n	401b3e <osc_get_rate+0x5a>
  401af2:	a201      	add	r2, pc, #4	; (adr r2, 401af8 <osc_get_rate+0x14>)
  401af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401af8:	00401b19 	.word	0x00401b19
  401afc:	00401b1f 	.word	0x00401b1f
  401b00:	00401b25 	.word	0x00401b25
  401b04:	00401b2b 	.word	0x00401b2b
  401b08:	00401b2f 	.word	0x00401b2f
  401b0c:	00401b33 	.word	0x00401b33
  401b10:	00401b37 	.word	0x00401b37
  401b14:	00401b3b 	.word	0x00401b3b
		return OSC_SLCK_32K_RC_HZ;
  401b18:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401b1c:	e010      	b.n	401b40 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401b1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401b22:	e00d      	b.n	401b40 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401b24:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401b28:	e00a      	b.n	401b40 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401b2a:	4b08      	ldr	r3, [pc, #32]	; (401b4c <osc_get_rate+0x68>)
  401b2c:	e008      	b.n	401b40 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401b2e:	4b08      	ldr	r3, [pc, #32]	; (401b50 <osc_get_rate+0x6c>)
  401b30:	e006      	b.n	401b40 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401b32:	4b08      	ldr	r3, [pc, #32]	; (401b54 <osc_get_rate+0x70>)
  401b34:	e004      	b.n	401b40 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401b36:	4b07      	ldr	r3, [pc, #28]	; (401b54 <osc_get_rate+0x70>)
  401b38:	e002      	b.n	401b40 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401b3a:	4b06      	ldr	r3, [pc, #24]	; (401b54 <osc_get_rate+0x70>)
  401b3c:	e000      	b.n	401b40 <osc_get_rate+0x5c>
	return 0;
  401b3e:	2300      	movs	r3, #0
}
  401b40:	4618      	mov	r0, r3
  401b42:	370c      	adds	r7, #12
  401b44:	46bd      	mov	sp, r7
  401b46:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b4a:	4770      	bx	lr
  401b4c:	003d0900 	.word	0x003d0900
  401b50:	007a1200 	.word	0x007a1200
  401b54:	00b71b00 	.word	0x00b71b00

00401b58 <sysclk_get_main_hz>:
{
  401b58:	b580      	push	{r7, lr}
  401b5a:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401b5c:	2006      	movs	r0, #6
  401b5e:	4b05      	ldr	r3, [pc, #20]	; (401b74 <sysclk_get_main_hz+0x1c>)
  401b60:	4798      	blx	r3
  401b62:	4602      	mov	r2, r0
  401b64:	4613      	mov	r3, r2
  401b66:	009b      	lsls	r3, r3, #2
  401b68:	4413      	add	r3, r2
  401b6a:	009a      	lsls	r2, r3, #2
  401b6c:	4413      	add	r3, r2
}
  401b6e:	4618      	mov	r0, r3
  401b70:	bd80      	pop	{r7, pc}
  401b72:	bf00      	nop
  401b74:	00401ae5 	.word	0x00401ae5

00401b78 <sysclk_get_cpu_hz>:
{
  401b78:	b580      	push	{r7, lr}
  401b7a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401b7c:	4b02      	ldr	r3, [pc, #8]	; (401b88 <sysclk_get_cpu_hz+0x10>)
  401b7e:	4798      	blx	r3
  401b80:	4603      	mov	r3, r0
}
  401b82:	4618      	mov	r0, r3
  401b84:	bd80      	pop	{r7, pc}
  401b86:	bf00      	nop
  401b88:	00401b59 	.word	0x00401b59

00401b8c <Button1_Handler>:

/**
*  Handle Interrupcao botao 1
*/
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  401b8c:	b480      	push	{r7}
  401b8e:	b083      	sub	sp, #12
  401b90:	af00      	add	r7, sp, #0
  401b92:	6078      	str	r0, [r7, #4]
  401b94:	6039      	str	r1, [r7, #0]

}
  401b96:	bf00      	nop
  401b98:	370c      	adds	r7, #12
  401b9a:	46bd      	mov	sp, r7
  401b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ba0:	4770      	bx	lr
	...

00401ba4 <TC1_Handler>:

/**
*  Interrupt handler for TC1 interrupt.
*/

void TC1_Handler(void){
  401ba4:	b580      	push	{r7, lr}
  401ba6:	b082      	sub	sp, #8
  401ba8:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC0, 1);
  401baa:	2101      	movs	r1, #1
  401bac:	4809      	ldr	r0, [pc, #36]	; (401bd4 <TC1_Handler+0x30>)
  401bae:	4b0a      	ldr	r3, [pc, #40]	; (401bd8 <TC1_Handler+0x34>)
  401bb0:	4798      	blx	r3
  401bb2:	4603      	mov	r3, r0
  401bb4:	607b      	str	r3, [r7, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  401bb6:	687b      	ldr	r3, [r7, #4]

	/** Muda o estado do LED */
	if(flag_led0)
  401bb8:	4b08      	ldr	r3, [pc, #32]	; (401bdc <TC1_Handler+0x38>)
  401bba:	781b      	ldrb	r3, [r3, #0]
  401bbc:	b2db      	uxtb	r3, r3
  401bbe:	2b00      	cmp	r3, #0
  401bc0:	d004      	beq.n	401bcc <TC1_Handler+0x28>
		pin_toggle(LED_PIO, LED_PIN_MASK);
  401bc2:	f44f 7180 	mov.w	r1, #256	; 0x100
  401bc6:	4806      	ldr	r0, [pc, #24]	; (401be0 <TC1_Handler+0x3c>)
  401bc8:	4b06      	ldr	r3, [pc, #24]	; (401be4 <TC1_Handler+0x40>)
  401bca:	4798      	blx	r3
}
  401bcc:	bf00      	nop
  401bce:	3708      	adds	r7, #8
  401bd0:	46bd      	mov	sp, r7
  401bd2:	bd80      	pop	{r7, pc}
  401bd4:	4000c000 	.word	0x4000c000
  401bd8:	004015eb 	.word	0x004015eb
  401bdc:	2040000c 	.word	0x2040000c
  401be0:	400e1200 	.word	0x400e1200
  401be4:	00401c89 	.word	0x00401c89

00401be8 <RTC_Handler>:
*/



void RTC_Handler(void)
{
  401be8:	b590      	push	{r4, r7, lr}
  401bea:	b087      	sub	sp, #28
  401bec:	af04      	add	r7, sp, #16
	uint32_t ul_status = rtc_get_status(RTC);
  401bee:	4820      	ldr	r0, [pc, #128]	; (401c70 <RTC_Handler+0x88>)
  401bf0:	4b20      	ldr	r3, [pc, #128]	; (401c74 <RTC_Handler+0x8c>)
  401bf2:	4798      	blx	r3
  401bf4:	6078      	str	r0, [r7, #4]
	/*
	*  Verifica por qual motivo entrou
	*  na interrupcao, se foi por segundo
	*  ou Alarm
	*/
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
  401bf6:	687b      	ldr	r3, [r7, #4]
  401bf8:	f003 0304 	and.w	r3, r3, #4
  401bfc:	2b00      	cmp	r3, #0
  401bfe:	d003      	beq.n	401c08 <RTC_Handler+0x20>
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  401c00:	2104      	movs	r1, #4
  401c02:	481b      	ldr	r0, [pc, #108]	; (401c70 <RTC_Handler+0x88>)
  401c04:	4b1c      	ldr	r3, [pc, #112]	; (401c78 <RTC_Handler+0x90>)
  401c06:	4798      	blx	r3
	}
	
	/* Time or date alarm */
	if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  401c08:	687b      	ldr	r3, [r7, #4]
  401c0a:	f003 0302 	and.w	r3, r3, #2
  401c0e:	2b00      	cmp	r3, #0
  401c10:	d01a      	beq.n	401c48 <RTC_Handler+0x60>
			rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  401c12:	2102      	movs	r1, #2
  401c14:	4816      	ldr	r0, [pc, #88]	; (401c70 <RTC_Handler+0x88>)
  401c16:	4b18      	ldr	r3, [pc, #96]	; (401c78 <RTC_Handler+0x90>)
  401c18:	4798      	blx	r3
			//rtc_set_time(RTC, uint32_t ul_hour, uint32_t ul_minute,
			//uint32_t ul_second);
			
			rtc_set_time_alarm(RTC, 1, HOUR, 1, MINUTE+maisum, 1, SECOND);
  401c1a:	4b18      	ldr	r3, [pc, #96]	; (401c7c <RTC_Handler+0x94>)
  401c1c:	681b      	ldr	r3, [r3, #0]
  401c1e:	332d      	adds	r3, #45	; 0x2d
  401c20:	461a      	mov	r2, r3
  401c22:	2300      	movs	r3, #0
  401c24:	9302      	str	r3, [sp, #8]
  401c26:	2301      	movs	r3, #1
  401c28:	9301      	str	r3, [sp, #4]
  401c2a:	9200      	str	r2, [sp, #0]
  401c2c:	2301      	movs	r3, #1
  401c2e:	220f      	movs	r2, #15
  401c30:	2101      	movs	r1, #1
  401c32:	480f      	ldr	r0, [pc, #60]	; (401c70 <RTC_Handler+0x88>)
  401c34:	4c12      	ldr	r4, [pc, #72]	; (401c80 <RTC_Handler+0x98>)
  401c36:	47a0      	blx	r4
			maisum++;
  401c38:	4b10      	ldr	r3, [pc, #64]	; (401c7c <RTC_Handler+0x94>)
  401c3a:	681b      	ldr	r3, [r3, #0]
  401c3c:	3301      	adds	r3, #1
  401c3e:	4a0f      	ldr	r2, [pc, #60]	; (401c7c <RTC_Handler+0x94>)
  401c40:	6013      	str	r3, [r2, #0]
		
			flag_led0 = 0;
  401c42:	4b10      	ldr	r3, [pc, #64]	; (401c84 <RTC_Handler+0x9c>)
  401c44:	2200      	movs	r2, #0
  401c46:	701a      	strb	r2, [r3, #0]
			
	}
	
	rtc_clear_status(RTC, RTC_SCCR_ACKCLR);
  401c48:	2101      	movs	r1, #1
  401c4a:	4809      	ldr	r0, [pc, #36]	; (401c70 <RTC_Handler+0x88>)
  401c4c:	4b0a      	ldr	r3, [pc, #40]	; (401c78 <RTC_Handler+0x90>)
  401c4e:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_TIMCLR);
  401c50:	2108      	movs	r1, #8
  401c52:	4807      	ldr	r0, [pc, #28]	; (401c70 <RTC_Handler+0x88>)
  401c54:	4b08      	ldr	r3, [pc, #32]	; (401c78 <RTC_Handler+0x90>)
  401c56:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_CALCLR);
  401c58:	2110      	movs	r1, #16
  401c5a:	4805      	ldr	r0, [pc, #20]	; (401c70 <RTC_Handler+0x88>)
  401c5c:	4b06      	ldr	r3, [pc, #24]	; (401c78 <RTC_Handler+0x90>)
  401c5e:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_TDERRCLR);
  401c60:	2120      	movs	r1, #32
  401c62:	4803      	ldr	r0, [pc, #12]	; (401c70 <RTC_Handler+0x88>)
  401c64:	4b04      	ldr	r3, [pc, #16]	; (401c78 <RTC_Handler+0x90>)
  401c66:	4798      	blx	r3
	
}
  401c68:	bf00      	nop
  401c6a:	370c      	adds	r7, #12
  401c6c:	46bd      	mov	sp, r7
  401c6e:	bd90      	pop	{r4, r7, pc}
  401c70:	400e1860 	.word	0x400e1860
  401c74:	0040150d 	.word	0x0040150d
  401c78:	00401525 	.word	0x00401525
  401c7c:	20400010 	.word	0x20400010
  401c80:	00401221 	.word	0x00401221
  401c84:	2040000c 	.word	0x2040000c

00401c88 <pin_toggle>:
/************************************************************************/

/**
*  Toggle pin controlado pelo PIO (out)
*/
void pin_toggle(Pio *pio, uint32_t mask){
  401c88:	b580      	push	{r7, lr}
  401c8a:	b082      	sub	sp, #8
  401c8c:	af00      	add	r7, sp, #0
  401c8e:	6078      	str	r0, [r7, #4]
  401c90:	6039      	str	r1, [r7, #0]
	if(pio_get_output_data_status(pio, mask))
  401c92:	6839      	ldr	r1, [r7, #0]
  401c94:	6878      	ldr	r0, [r7, #4]
  401c96:	4b09      	ldr	r3, [pc, #36]	; (401cbc <pin_toggle+0x34>)
  401c98:	4798      	blx	r3
  401c9a:	4603      	mov	r3, r0
  401c9c:	2b00      	cmp	r3, #0
  401c9e:	d004      	beq.n	401caa <pin_toggle+0x22>
	pio_clear(pio, mask);
  401ca0:	6839      	ldr	r1, [r7, #0]
  401ca2:	6878      	ldr	r0, [r7, #4]
  401ca4:	4b06      	ldr	r3, [pc, #24]	; (401cc0 <pin_toggle+0x38>)
  401ca6:	4798      	blx	r3
	else
	pio_set(pio,mask);
}
  401ca8:	e003      	b.n	401cb2 <pin_toggle+0x2a>
	pio_set(pio,mask);
  401caa:	6839      	ldr	r1, [r7, #0]
  401cac:	6878      	ldr	r0, [r7, #4]
  401cae:	4b05      	ldr	r3, [pc, #20]	; (401cc4 <pin_toggle+0x3c>)
  401cb0:	4798      	blx	r3
}
  401cb2:	bf00      	nop
  401cb4:	3708      	adds	r7, #8
  401cb6:	46bd      	mov	sp, r7
  401cb8:	bd80      	pop	{r7, pc}
  401cba:	bf00      	nop
  401cbc:	00400671 	.word	0x00400671
  401cc0:	00400571 	.word	0x00400571
  401cc4:	00400555 	.word	0x00400555

00401cc8 <BUT_init>:

/**
* @Brief Inicializa o pino do BUT
*/
void BUT_init(void){
  401cc8:	b590      	push	{r4, r7, lr}
  401cca:	b083      	sub	sp, #12
  401ccc:	af02      	add	r7, sp, #8
	/* config. pino botao em modo de entrada */
	pmc_enable_periph_clk(BUT_PIO_ID);
  401cce:	200a      	movs	r0, #10
  401cd0:	4b10      	ldr	r3, [pc, #64]	; (401d14 <BUT_init+0x4c>)
  401cd2:	4798      	blx	r3
	pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  401cd4:	2209      	movs	r2, #9
  401cd6:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401cda:	480f      	ldr	r0, [pc, #60]	; (401d18 <BUT_init+0x50>)
  401cdc:	4b0f      	ldr	r3, [pc, #60]	; (401d1c <BUT_init+0x54>)
  401cde:	4798      	blx	r3

	/* config. interrupcao em borda de descida no botao do kit */
	/* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
	pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  401ce0:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401ce4:	480c      	ldr	r0, [pc, #48]	; (401d18 <BUT_init+0x50>)
  401ce6:	4b0e      	ldr	r3, [pc, #56]	; (401d20 <BUT_init+0x58>)
  401ce8:	4798      	blx	r3
	pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  401cea:	4b0e      	ldr	r3, [pc, #56]	; (401d24 <BUT_init+0x5c>)
  401cec:	9300      	str	r3, [sp, #0]
  401cee:	2350      	movs	r3, #80	; 0x50
  401cf0:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401cf4:	210a      	movs	r1, #10
  401cf6:	4808      	ldr	r0, [pc, #32]	; (401d18 <BUT_init+0x50>)
  401cf8:	4c0b      	ldr	r4, [pc, #44]	; (401d28 <BUT_init+0x60>)
  401cfa:	47a0      	blx	r4

	/* habilita interrupco do PIO que controla o botao */
	/* e configura sua prioridade                        */
	NVIC_EnableIRQ(BUT_PIO_ID);
  401cfc:	200a      	movs	r0, #10
  401cfe:	4b0b      	ldr	r3, [pc, #44]	; (401d2c <BUT_init+0x64>)
  401d00:	4798      	blx	r3
	NVIC_SetPriority(BUT_PIO_ID, 1);
  401d02:	2101      	movs	r1, #1
  401d04:	200a      	movs	r0, #10
  401d06:	4b0a      	ldr	r3, [pc, #40]	; (401d30 <BUT_init+0x68>)
  401d08:	4798      	blx	r3
};
  401d0a:	bf00      	nop
  401d0c:	3704      	adds	r7, #4
  401d0e:	46bd      	mov	sp, r7
  401d10:	bd90      	pop	{r4, r7, pc}
  401d12:	bf00      	nop
  401d14:	00400bfd 	.word	0x00400bfd
  401d18:	400e0e00 	.word	0x400e0e00
  401d1c:	0040058d 	.word	0x0040058d
  401d20:	00400705 	.word	0x00400705
  401d24:	00401b8d 	.word	0x00401b8d
  401d28:	00400821 	.word	0x00400821
  401d2c:	004019f5 	.word	0x004019f5
  401d30:	00401a91 	.word	0x00401a91

00401d34 <LED_init>:

/**
* @Brief Inicializa o pino do LED
*/
void LED_init(int estado){
  401d34:	b590      	push	{r4, r7, lr}
  401d36:	b085      	sub	sp, #20
  401d38:	af02      	add	r7, sp, #8
  401d3a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(LED_PIO_ID);
  401d3c:	200c      	movs	r0, #12
  401d3e:	4b07      	ldr	r3, [pc, #28]	; (401d5c <LED_init+0x28>)
  401d40:	4798      	blx	r3
	pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  401d42:	687a      	ldr	r2, [r7, #4]
  401d44:	2300      	movs	r3, #0
  401d46:	9300      	str	r3, [sp, #0]
  401d48:	2300      	movs	r3, #0
  401d4a:	f44f 7180 	mov.w	r1, #256	; 0x100
  401d4e:	4804      	ldr	r0, [pc, #16]	; (401d60 <LED_init+0x2c>)
  401d50:	4c04      	ldr	r4, [pc, #16]	; (401d64 <LED_init+0x30>)
  401d52:	47a0      	blx	r4
};
  401d54:	bf00      	nop
  401d56:	370c      	adds	r7, #12
  401d58:	46bd      	mov	sp, r7
  401d5a:	bd90      	pop	{r4, r7, pc}
  401d5c:	00400bfd 	.word	0x00400bfd
  401d60:	400e1200 	.word	0x400e1200
  401d64:	0040060d 	.word	0x0040060d

00401d68 <TC_init>:

/**
* Configura TimerCounter (TC) para gerar uma interrupcao no canal (ID_TC e TC_CHANNEL)
* na taxa de especificada em freq.
*/
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  401d68:	b590      	push	{r4, r7, lr}
  401d6a:	b08b      	sub	sp, #44	; 0x2c
  401d6c:	af02      	add	r7, sp, #8
  401d6e:	60f8      	str	r0, [r7, #12]
  401d70:	60b9      	str	r1, [r7, #8]
  401d72:	607a      	str	r2, [r7, #4]
  401d74:	603b      	str	r3, [r7, #0]
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  401d76:	4b1e      	ldr	r3, [pc, #120]	; (401df0 <TC_init+0x88>)
  401d78:	4798      	blx	r3
  401d7a:	61f8      	str	r0, [r7, #28]

	uint32_t channel = 1;
  401d7c:	2301      	movs	r3, #1
  401d7e:	61bb      	str	r3, [r7, #24]
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  401d80:	68bb      	ldr	r3, [r7, #8]
  401d82:	4618      	mov	r0, r3
  401d84:	4b1b      	ldr	r3, [pc, #108]	; (401df4 <TC_init+0x8c>)
  401d86:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  401d88:	6838      	ldr	r0, [r7, #0]
  401d8a:	f107 0110 	add.w	r1, r7, #16
  401d8e:	f107 0214 	add.w	r2, r7, #20
  401d92:	69fb      	ldr	r3, [r7, #28]
  401d94:	9300      	str	r3, [sp, #0]
  401d96:	460b      	mov	r3, r1
  401d98:	69f9      	ldr	r1, [r7, #28]
  401d9a:	4c17      	ldr	r4, [pc, #92]	; (401df8 <TC_init+0x90>)
  401d9c:	47a0      	blx	r4
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  401d9e:	6879      	ldr	r1, [r7, #4]
  401da0:	693b      	ldr	r3, [r7, #16]
  401da2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  401da6:	461a      	mov	r2, r3
  401da8:	68f8      	ldr	r0, [r7, #12]
  401daa:	4b14      	ldr	r3, [pc, #80]	; (401dfc <TC_init+0x94>)
  401dac:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  401dae:	6879      	ldr	r1, [r7, #4]
  401db0:	697b      	ldr	r3, [r7, #20]
  401db2:	69fa      	ldr	r2, [r7, #28]
  401db4:	fbb2 f2f3 	udiv	r2, r2, r3
  401db8:	683b      	ldr	r3, [r7, #0]
  401dba:	fbb2 f3f3 	udiv	r3, r2, r3
  401dbe:	461a      	mov	r2, r3
  401dc0:	68f8      	ldr	r0, [r7, #12]
  401dc2:	4b0f      	ldr	r3, [pc, #60]	; (401e00 <TC_init+0x98>)
  401dc4:	4798      	blx	r3

	/* Configura e ativa interrupco no TC canal 0 */
	/* Interrupo no C */
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
  401dc6:	68bb      	ldr	r3, [r7, #8]
  401dc8:	b25b      	sxtb	r3, r3
  401dca:	4618      	mov	r0, r3
  401dcc:	4b0d      	ldr	r3, [pc, #52]	; (401e04 <TC_init+0x9c>)
  401dce:	4798      	blx	r3
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  401dd0:	687b      	ldr	r3, [r7, #4]
  401dd2:	2210      	movs	r2, #16
  401dd4:	4619      	mov	r1, r3
  401dd6:	68f8      	ldr	r0, [r7, #12]
  401dd8:	4b0b      	ldr	r3, [pc, #44]	; (401e08 <TC_init+0xa0>)
  401dda:	4798      	blx	r3

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  401ddc:	687b      	ldr	r3, [r7, #4]
  401dde:	4619      	mov	r1, r3
  401de0:	68f8      	ldr	r0, [r7, #12]
  401de2:	4b0a      	ldr	r3, [pc, #40]	; (401e0c <TC_init+0xa4>)
  401de4:	4798      	blx	r3
}
  401de6:	bf00      	nop
  401de8:	3724      	adds	r7, #36	; 0x24
  401dea:	46bd      	mov	sp, r7
  401dec:	bd90      	pop	{r4, r7, pc}
  401dee:	bf00      	nop
  401df0:	00401b79 	.word	0x00401b79
  401df4:	00400bfd 	.word	0x00400bfd
  401df8:	0040160f 	.word	0x0040160f
  401dfc:	00401541 	.word	0x00401541
  401e00:	0040159d 	.word	0x0040159d
  401e04:	004019f5 	.word	0x004019f5
  401e08:	004015c3 	.word	0x004015c3
  401e0c:	0040157b 	.word	0x0040157b

00401e10 <RTC_init>:

/**
* Configura o RTC para funcionar com interrupcao de alarme
*/
void RTC_init(){
  401e10:	b590      	push	{r4, r7, lr}
  401e12:	b083      	sub	sp, #12
  401e14:	af02      	add	r7, sp, #8
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_RTC);
  401e16:	2002      	movs	r0, #2
  401e18:	4b14      	ldr	r3, [pc, #80]	; (401e6c <RTC_init+0x5c>)
  401e1a:	4798      	blx	r3

	/* Default RTC configuration, 24-hour mode */
	rtc_set_hour_mode(RTC, 0);
  401e1c:	2100      	movs	r1, #0
  401e1e:	4814      	ldr	r0, [pc, #80]	; (401e70 <RTC_init+0x60>)
  401e20:	4b14      	ldr	r3, [pc, #80]	; (401e74 <RTC_init+0x64>)
  401e22:	4798      	blx	r3

	/* Configura data e hora manualmente */
	rtc_set_date(RTC, YEAR, MOUNTH, DAY, WEEK);
  401e24:	230c      	movs	r3, #12
  401e26:	9300      	str	r3, [sp, #0]
  401e28:	2313      	movs	r3, #19
  401e2a:	2203      	movs	r2, #3
  401e2c:	f240 71e2 	movw	r1, #2018	; 0x7e2
  401e30:	480f      	ldr	r0, [pc, #60]	; (401e70 <RTC_init+0x60>)
  401e32:	4c11      	ldr	r4, [pc, #68]	; (401e78 <RTC_init+0x68>)
  401e34:	47a0      	blx	r4
	rtc_set_time(RTC, HOUR, MINUTE, SECOND);
  401e36:	2300      	movs	r3, #0
  401e38:	222d      	movs	r2, #45	; 0x2d
  401e3a:	210f      	movs	r1, #15
  401e3c:	480c      	ldr	r0, [pc, #48]	; (401e70 <RTC_init+0x60>)
  401e3e:	4c0f      	ldr	r4, [pc, #60]	; (401e7c <RTC_init+0x6c>)
  401e40:	47a0      	blx	r4

	/* Configure RTC interrupts */
	NVIC_DisableIRQ(RTC_IRQn);
  401e42:	2002      	movs	r0, #2
  401e44:	4b0e      	ldr	r3, [pc, #56]	; (401e80 <RTC_init+0x70>)
  401e46:	4798      	blx	r3
	NVIC_ClearPendingIRQ(RTC_IRQn);
  401e48:	2002      	movs	r0, #2
  401e4a:	4b0e      	ldr	r3, [pc, #56]	; (401e84 <RTC_init+0x74>)
  401e4c:	4798      	blx	r3
	NVIC_SetPriority(RTC_IRQn, 0);
  401e4e:	2100      	movs	r1, #0
  401e50:	2002      	movs	r0, #2
  401e52:	4b0d      	ldr	r3, [pc, #52]	; (401e88 <RTC_init+0x78>)
  401e54:	4798      	blx	r3
	NVIC_EnableIRQ(RTC_IRQn);
  401e56:	2002      	movs	r0, #2
  401e58:	4b0c      	ldr	r3, [pc, #48]	; (401e8c <RTC_init+0x7c>)
  401e5a:	4798      	blx	r3

	/* Ativa interrupcao via alarme */
	rtc_enable_interrupt(RTC,  RTC_IER_ALREN);
  401e5c:	2102      	movs	r1, #2
  401e5e:	4804      	ldr	r0, [pc, #16]	; (401e70 <RTC_init+0x60>)
  401e60:	4b0b      	ldr	r3, [pc, #44]	; (401e90 <RTC_init+0x80>)
  401e62:	4798      	blx	r3

}
  401e64:	bf00      	nop
  401e66:	3704      	adds	r7, #4
  401e68:	46bd      	mov	sp, r7
  401e6a:	bd90      	pop	{r4, r7, pc}
  401e6c:	00400bfd 	.word	0x00400bfd
  401e70:	400e1860 	.word	0x400e1860
  401e74:	004010c5 	.word	0x004010c5
  401e78:	00401321 	.word	0x00401321
  401e7c:	00401119 	.word	0x00401119
  401e80:	00401a29 	.word	0x00401a29
  401e84:	00401a5d 	.word	0x00401a5d
  401e88:	00401a91 	.word	0x00401a91
  401e8c:	004019f5 	.word	0x004019f5
  401e90:	004010fb 	.word	0x004010fb

00401e94 <main>:

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  401e94:	b590      	push	{r4, r7, lr}
  401e96:	b085      	sub	sp, #20
  401e98:	af04      	add	r7, sp, #16
	/* Initialize the SAM system */
	sysclk_init();
  401e9a:	4b15      	ldr	r3, [pc, #84]	; (401ef0 <main+0x5c>)
  401e9c:	4798      	blx	r3

	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401e9e:	4b15      	ldr	r3, [pc, #84]	; (401ef4 <main+0x60>)
  401ea0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401ea4:	605a      	str	r2, [r3, #4]

	/* Configura Leds */
	LED_init(0);
  401ea6:	2000      	movs	r0, #0
  401ea8:	4b13      	ldr	r3, [pc, #76]	; (401ef8 <main+0x64>)
  401eaa:	4798      	blx	r3

	/* Configura os botes */
	BUT_init();
  401eac:	4b13      	ldr	r3, [pc, #76]	; (401efc <main+0x68>)
  401eae:	4798      	blx	r3

	/** Configura RTC */
	RTC_init();
  401eb0:	4b13      	ldr	r3, [pc, #76]	; (401f00 <main+0x6c>)
  401eb2:	4798      	blx	r3

	/* configura alarme do RTC */
	rtc_set_date_alarm(RTC, 1, MOUNTH, 1, DAY);
  401eb4:	2313      	movs	r3, #19
  401eb6:	9300      	str	r3, [sp, #0]
  401eb8:	2301      	movs	r3, #1
  401eba:	2203      	movs	r2, #3
  401ebc:	2101      	movs	r1, #1
  401ebe:	4811      	ldr	r0, [pc, #68]	; (401f04 <main+0x70>)
  401ec0:	4c11      	ldr	r4, [pc, #68]	; (401f08 <main+0x74>)
  401ec2:	47a0      	blx	r4
	rtc_set_time_alarm(RTC, 1, HOUR, 1, MINUTE+1, 1, SECOND);
  401ec4:	2300      	movs	r3, #0
  401ec6:	9302      	str	r3, [sp, #8]
  401ec8:	2301      	movs	r3, #1
  401eca:	9301      	str	r3, [sp, #4]
  401ecc:	232e      	movs	r3, #46	; 0x2e
  401ece:	9300      	str	r3, [sp, #0]
  401ed0:	2301      	movs	r3, #1
  401ed2:	220f      	movs	r2, #15
  401ed4:	2101      	movs	r1, #1
  401ed6:	480b      	ldr	r0, [pc, #44]	; (401f04 <main+0x70>)
  401ed8:	4c0c      	ldr	r4, [pc, #48]	; (401f0c <main+0x78>)
  401eda:	47a0      	blx	r4
	
	/** Configura timer TC0, canal 1 */
	TC_init(TC0, ID_TC1, 1, 10);
  401edc:	230a      	movs	r3, #10
  401ede:	2201      	movs	r2, #1
  401ee0:	2118      	movs	r1, #24
  401ee2:	480b      	ldr	r0, [pc, #44]	; (401f10 <main+0x7c>)
  401ee4:	4c0b      	ldr	r4, [pc, #44]	; (401f14 <main+0x80>)
  401ee6:	47a0      	blx	r4


	while (1) {
		/* Entrar em modo sleep */
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  401ee8:	2002      	movs	r0, #2
  401eea:	4b0b      	ldr	r3, [pc, #44]	; (401f18 <main+0x84>)
  401eec:	4798      	blx	r3
  401eee:	e7fb      	b.n	401ee8 <main+0x54>
  401ef0:	004004ad 	.word	0x004004ad
  401ef4:	400e1850 	.word	0x400e1850
  401ef8:	00401d35 	.word	0x00401d35
  401efc:	00401cc9 	.word	0x00401cc9
  401f00:	00401e11 	.word	0x00401e11
  401f04:	400e1860 	.word	0x400e1860
  401f08:	0040145d 	.word	0x0040145d
  401f0c:	00401221 	.word	0x00401221
  401f10:	4000c000 	.word	0x4000c000
  401f14:	00401d69 	.word	0x00401d69
  401f18:	00400d31 	.word	0x00400d31

00401f1c <__libc_init_array>:
  401f1c:	b570      	push	{r4, r5, r6, lr}
  401f1e:	4e0f      	ldr	r6, [pc, #60]	; (401f5c <__libc_init_array+0x40>)
  401f20:	4d0f      	ldr	r5, [pc, #60]	; (401f60 <__libc_init_array+0x44>)
  401f22:	1b76      	subs	r6, r6, r5
  401f24:	10b6      	asrs	r6, r6, #2
  401f26:	bf18      	it	ne
  401f28:	2400      	movne	r4, #0
  401f2a:	d005      	beq.n	401f38 <__libc_init_array+0x1c>
  401f2c:	3401      	adds	r4, #1
  401f2e:	f855 3b04 	ldr.w	r3, [r5], #4
  401f32:	4798      	blx	r3
  401f34:	42a6      	cmp	r6, r4
  401f36:	d1f9      	bne.n	401f2c <__libc_init_array+0x10>
  401f38:	4e0a      	ldr	r6, [pc, #40]	; (401f64 <__libc_init_array+0x48>)
  401f3a:	4d0b      	ldr	r5, [pc, #44]	; (401f68 <__libc_init_array+0x4c>)
  401f3c:	1b76      	subs	r6, r6, r5
  401f3e:	f000 f8a7 	bl	402090 <_init>
  401f42:	10b6      	asrs	r6, r6, #2
  401f44:	bf18      	it	ne
  401f46:	2400      	movne	r4, #0
  401f48:	d006      	beq.n	401f58 <__libc_init_array+0x3c>
  401f4a:	3401      	adds	r4, #1
  401f4c:	f855 3b04 	ldr.w	r3, [r5], #4
  401f50:	4798      	blx	r3
  401f52:	42a6      	cmp	r6, r4
  401f54:	d1f9      	bne.n	401f4a <__libc_init_array+0x2e>
  401f56:	bd70      	pop	{r4, r5, r6, pc}
  401f58:	bd70      	pop	{r4, r5, r6, pc}
  401f5a:	bf00      	nop
  401f5c:	0040209c 	.word	0x0040209c
  401f60:	0040209c 	.word	0x0040209c
  401f64:	004020a4 	.word	0x004020a4
  401f68:	0040209c 	.word	0x0040209c

00401f6c <register_fini>:
  401f6c:	4b02      	ldr	r3, [pc, #8]	; (401f78 <register_fini+0xc>)
  401f6e:	b113      	cbz	r3, 401f76 <register_fini+0xa>
  401f70:	4802      	ldr	r0, [pc, #8]	; (401f7c <register_fini+0x10>)
  401f72:	f000 b805 	b.w	401f80 <atexit>
  401f76:	4770      	bx	lr
  401f78:	00000000 	.word	0x00000000
  401f7c:	00401f8d 	.word	0x00401f8d

00401f80 <atexit>:
  401f80:	2300      	movs	r3, #0
  401f82:	4601      	mov	r1, r0
  401f84:	461a      	mov	r2, r3
  401f86:	4618      	mov	r0, r3
  401f88:	f000 b81e 	b.w	401fc8 <__register_exitproc>

00401f8c <__libc_fini_array>:
  401f8c:	b538      	push	{r3, r4, r5, lr}
  401f8e:	4c0a      	ldr	r4, [pc, #40]	; (401fb8 <__libc_fini_array+0x2c>)
  401f90:	4d0a      	ldr	r5, [pc, #40]	; (401fbc <__libc_fini_array+0x30>)
  401f92:	1b64      	subs	r4, r4, r5
  401f94:	10a4      	asrs	r4, r4, #2
  401f96:	d00a      	beq.n	401fae <__libc_fini_array+0x22>
  401f98:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  401f9c:	3b01      	subs	r3, #1
  401f9e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  401fa2:	3c01      	subs	r4, #1
  401fa4:	f855 3904 	ldr.w	r3, [r5], #-4
  401fa8:	4798      	blx	r3
  401faa:	2c00      	cmp	r4, #0
  401fac:	d1f9      	bne.n	401fa2 <__libc_fini_array+0x16>
  401fae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  401fb2:	f000 b877 	b.w	4020a4 <_fini>
  401fb6:	bf00      	nop
  401fb8:	004020b4 	.word	0x004020b4
  401fbc:	004020b0 	.word	0x004020b0

00401fc0 <__retarget_lock_acquire_recursive>:
  401fc0:	4770      	bx	lr
  401fc2:	bf00      	nop

00401fc4 <__retarget_lock_release_recursive>:
  401fc4:	4770      	bx	lr
  401fc6:	bf00      	nop

00401fc8 <__register_exitproc>:
  401fc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401fcc:	4d2c      	ldr	r5, [pc, #176]	; (402080 <__register_exitproc+0xb8>)
  401fce:	4606      	mov	r6, r0
  401fd0:	6828      	ldr	r0, [r5, #0]
  401fd2:	4698      	mov	r8, r3
  401fd4:	460f      	mov	r7, r1
  401fd6:	4691      	mov	r9, r2
  401fd8:	f7ff fff2 	bl	401fc0 <__retarget_lock_acquire_recursive>
  401fdc:	4b29      	ldr	r3, [pc, #164]	; (402084 <__register_exitproc+0xbc>)
  401fde:	681c      	ldr	r4, [r3, #0]
  401fe0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  401fe4:	2b00      	cmp	r3, #0
  401fe6:	d03e      	beq.n	402066 <__register_exitproc+0x9e>
  401fe8:	685a      	ldr	r2, [r3, #4]
  401fea:	2a1f      	cmp	r2, #31
  401fec:	dc1c      	bgt.n	402028 <__register_exitproc+0x60>
  401fee:	f102 0e01 	add.w	lr, r2, #1
  401ff2:	b176      	cbz	r6, 402012 <__register_exitproc+0x4a>
  401ff4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  401ff8:	2401      	movs	r4, #1
  401ffa:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  401ffe:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  402002:	4094      	lsls	r4, r2
  402004:	4320      	orrs	r0, r4
  402006:	2e02      	cmp	r6, #2
  402008:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40200c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  402010:	d023      	beq.n	40205a <__register_exitproc+0x92>
  402012:	3202      	adds	r2, #2
  402014:	f8c3 e004 	str.w	lr, [r3, #4]
  402018:	6828      	ldr	r0, [r5, #0]
  40201a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40201e:	f7ff ffd1 	bl	401fc4 <__retarget_lock_release_recursive>
  402022:	2000      	movs	r0, #0
  402024:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402028:	4b17      	ldr	r3, [pc, #92]	; (402088 <__register_exitproc+0xc0>)
  40202a:	b30b      	cbz	r3, 402070 <__register_exitproc+0xa8>
  40202c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  402030:	f3af 8000 	nop.w
  402034:	4603      	mov	r3, r0
  402036:	b1d8      	cbz	r0, 402070 <__register_exitproc+0xa8>
  402038:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40203c:	6002      	str	r2, [r0, #0]
  40203e:	2100      	movs	r1, #0
  402040:	6041      	str	r1, [r0, #4]
  402042:	460a      	mov	r2, r1
  402044:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  402048:	f04f 0e01 	mov.w	lr, #1
  40204c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  402050:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  402054:	2e00      	cmp	r6, #0
  402056:	d0dc      	beq.n	402012 <__register_exitproc+0x4a>
  402058:	e7cc      	b.n	401ff4 <__register_exitproc+0x2c>
  40205a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40205e:	430c      	orrs	r4, r1
  402060:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  402064:	e7d5      	b.n	402012 <__register_exitproc+0x4a>
  402066:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40206a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40206e:	e7bb      	b.n	401fe8 <__register_exitproc+0x20>
  402070:	6828      	ldr	r0, [r5, #0]
  402072:	f7ff ffa7 	bl	401fc4 <__retarget_lock_release_recursive>
  402076:	f04f 30ff 	mov.w	r0, #4294967295
  40207a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40207e:	bf00      	nop
  402080:	20400440 	.word	0x20400440
  402084:	0040208c 	.word	0x0040208c
  402088:	00000000 	.word	0x00000000

0040208c <_global_impure_ptr>:
  40208c:	20400018                                ..@ 

00402090 <_init>:
  402090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402092:	bf00      	nop
  402094:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402096:	bc08      	pop	{r3}
  402098:	469e      	mov	lr, r3
  40209a:	4770      	bx	lr

0040209c <__init_array_start>:
  40209c:	00401f6d 	.word	0x00401f6d

004020a0 <__frame_dummy_init_array_entry>:
  4020a0:	00400165                                e.@.

004020a4 <_fini>:
  4020a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4020a6:	bf00      	nop
  4020a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4020aa:	bc08      	pop	{r3}
  4020ac:	469e      	mov	lr, r3
  4020ae:	4770      	bx	lr

004020b0 <__fini_array_start>:
  4020b0:	00400141 	.word	0x00400141
