// Seed: 2435995847
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input tri id_2
    , id_15,
    input wor id_3,
    input uwire id_4,
    input wor id_5
    , id_16,
    input tri id_6,
    input tri id_7,
    output supply1 id_8,
    input tri id_9,
    output tri1 id_10,
    output tri id_11,
    output wire id_12
    , id_17,
    output tri1 id_13
);
  assign id_17 = id_2;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output tri1 id_2
    , id_18,
    output wire id_3,
    input supply0 id_4,
    input uwire id_5,
    input tri id_6,
    output tri1 id_7,
    input wor id_8,
    input wire id_9,
    output tri id_10,
    input wand id_11,
    input wire id_12,
    input supply1 id_13
    , id_19,
    input tri1 id_14,
    input tri0 id_15
    , id_20,
    output supply0 id_16
);
  wire id_21;
  wire id_22;
  module_0(
      id_3, id_10, id_8, id_4, id_9, id_11, id_4, id_11, id_7, id_13, id_16, id_7, id_10, id_1
  );
endmodule
