# ğŸ”Œ Infineon iso UART â€” Isolated Communication for Highâ€‘Voltage Battery Systems  
*A complete study note combining protocol fundamentals, operation, topology, and BMS integration*

---

# ğŸ“˜ 1. What Infineon iso UART Actually Is

**iso UART** (isolated UART) is Infineonâ€™s communication protocol designed for **robust, highâ€‘voltageâ€‘safe communication** between domains such as:

- Highâ€‘voltage battery cells â†” lowâ€‘voltage controller  
- Motor inverter â†” control MCU  
- BMS ICs connected in a daisy chain  

Infineon describes it as:

> â€œAn isolated Universal Asynchronous Receiverâ€‘Transmitter communication protocolâ€¦ enabling robust and isolated communication, especially between highâ€‘ and lowâ€‘voltage domains.â€

It is widely used in Infineonâ€™s BMS ecosystem, including the **TLE9015QU** BMS transceiver.

---

# â­ 2. Where iso UART Is Used

### ğŸ”¹ In Battery Management Systems (BMS)
- Communication between **cell monitoring ICs (CMICs)**  
- Communication between **pack monitor** and **cell monitors**  
- Daisyâ€‘chain networks inside HV battery packs  

### ğŸ”¹ In Motor Control
- Inverter â†” control MCU communication  

### ğŸ”¹ In Highâ€‘Voltage Systems
- Safe communication across isolation barriers  
- Noiseâ€‘immune signaling in harsh automotive environments  

---

# ğŸ§© 3. Key Features of Infineon iso UART

- **Isolated UART communication**  
- **Differential, currentâ€‘edgeâ€‘triggered physical layer**  
- **2 Mbit/s data rate**  
- **Twoâ€‘wire, halfâ€‘duplex**  
- **Supports daisyâ€‘chain networks**  
- **Robust against EMI and HV noise**  
- **Allows synchronous voltage + current measurement**  
- **Supports impedance measurement (EIS)**  

Used in Infineonâ€™s **TLE9015QU**, which provides:

- Two iso UART interfaces  
- Builtâ€‘in isolation  
- Daisyâ€‘chain routing  
- Highâ€‘voltage robustness  

---

# ğŸ”‹ 4. How iso UART Fits Into PSOCâ„¢ HVPAâ€‘SPM 1.0 Applications

In a typical battery pack:

[Cell Balancers] â†’ Monitor each cell
[PSOC HVPA-SPM 1.0] â†’ Measures pack current + voltage
[Host Controller] â†’ Supervises entire battery system


The iso UART interface connects:

Cell Monitoring ICs (slaves)
â†“
Pack Monitor (PSOC HVPA-SPM 1.0)
â†“
Host Controller (Master ECU)


This enables:

- Safe communication across HV domains  
- Daisyâ€‘chain messaging  
- Synchronous measurement for impedance analysis  

---

# ğŸ§  5. Overview of iso UART Interface

iso UART is a **pointâ€‘toâ€‘point**, **differential**, **currentâ€‘edgeâ€‘triggered** UART interface.

### Physical Layer Characteristics

â€¢ Two-wire differential signaling
â€¢ Half-duplex communication
â€¢ Current-edge triggered (not voltage-level triggered)
â€¢ Isolation capacitors used for signal transfer


This makes it extremely robust in noisy HV environments.

---

# ğŸ“¡ 6. Protocol Basics

### ğŸ”¹ Twoâ€‘Wire Differential Signaling

Line+ and Lineâˆ’ carry differential current pulses


### ğŸ”¹ Halfâ€‘Duplex


Only one device transmits at a time


### ğŸ”¹ Currentâ€‘Edge Triggering
Logic is encoded in **edges**, not voltage levels.

### Logic Encoding


ISO UTH 1 Edge â†’ Logic 1
ISO UTH 0 Edge â†’ Logic 0


### Signal Flow

Transmitter â†’ Square wave
Isolation capacitor â†’ Converts to edge pattern
Receiver â†’ Reconstructs digital bits


---

# ğŸ” 7. Measurement Capabilities Enabled by iso UART

iso UART allows **synchronous measurement** across the daisy chain:

### ğŸ”¹ Synchronous Cell Voltage Measurement  
All cell monitors sample at the same instant.

### ğŸ”¹ Synchronous Current Measurement  
Pack current (from PSOC HVPAâ€‘SPM 1.0) is sampled simultaneously.

### ğŸ”¹ Impedance Measurement (EIS)
Because voltage + current are sampled together:



Impedance = Voltage Response / Current Excitation


This enables:

- Cell impedance tracking  
- Aging analysis  
- Fault detection  

---

# âš™ï¸ 8. Operation Principles of iso UART

### Stepâ€‘byâ€‘Step

1. **Transmitter generates square wave**  
2. **Isolation capacitor** converts it into a pulse pattern  
3. **Receiver detects edges**  
4. **Threshold logic** determines 1 or 0  
5. **Message forwarded** to next device in chain  

### ASCII Diagram



TX Square Wave â†’ || Isolation Cap || â†’ Edge Pattern â†’ RX Logic


---

# ğŸ§± 9. iso UART Network Topologies

An iso UART network consists of:

- **One host (master)**  
- **Multiple nodes (slaves)**  
- Each node has a **unique NODE ID**  

Infineon supports three configurations:

---

## 1) Master on Top



Master
â†“
Node 1
â†“
Node 2
â†“
Node 3


---

## 2) Master on Bottom



Node 3
â†‘
Node 2
â†‘
Node 1
â†‘
Master


Used when sensors send data upward and responses flow downward.

---

## 3) Ring Topology



Master â†’ Node 1 â†’ Node 2 â†’ Node 3 â†’ Master


Benefits:

- Redundancy  
- Fault tolerance  
- Higher reliability  

---

# ğŸ”— 10. Daisyâ€‘Chain Communication

iso UART supports daisyâ€‘chain routing:

Master â†’ Node 1 â†’ Node 2 â†’ Node 3 â†’ ...


Each device:

- Forwards messages to the next  
- Adds its NODE ID  
- Responds only when addressed  

This ensures:

- Minimal wiring  
- High reliability  
- Safe HV communication  

---

# ğŸ 11. Summary

iso UART is Infineonâ€™s **isolated, differential, edgeâ€‘triggered UART protocol** designed for:

- Highâ€‘voltage battery systems  
- Daisyâ€‘chain BMS communication  
- Safe HV â†” LV domain communication  
- Synchronous measurement  
- Impedance analysis  

It is a key technology used in:

- **TLE9015QU** BMS transceivers  
- **PSOCâ„¢ HVPAâ€‘SPM 1.0** pack monitors  
- Modern EV battery architectures  

Together, they enable **safe, robust, and scalable** communication inside highâ€‘voltage battery packs.

---

OperationPrinciplesISOUART
iso_UART_Configurations
isoUART
DaisyChainConnections_iso_UART
HighlevelDiagram





