// Seed: 1773457709
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wor  id_18;
  wire id_19;
  assign id_2 = 1 == id_13 + id_1;
  assign id_9 = 1;
  always begin
    id_5 = 1;
  end
  assign id_18 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input tri id_2,
    output supply0 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input tri1 id_6,
    input wand id_7,
    input tri1 id_8,
    input tri0 id_9,
    output wand id_10
);
  wire id_12;
  wire id_13;
  module_0(
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12,
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_13,
      id_12
  );
endmodule
