
synpwrap -prj "mixedcounter_vhdl_synplify.tcl" -log "mixedcounter_vhdl.srf"
Copyright (C) 1992-2010 Lattice Semiconductor Corporation. All rights reserved.
Lattice DiamondBeta 2 Version 1.0.00.103.09.10

==contents of mixedcounter_vhdl.srf
#Build: Synplify Pro for Lattice C-2009.03L-1, Build 085R, May 27 2009
#install: C:\lscc\diamond\1.0\synpbase
#OS: Windows XP 5.1
#Hostname: L24980

#Implementation: vhdl

#Thu Mar 04 17:56:50 2010

$ Start of Compile
#Thu Mar 04 17:56:50 2010

Synopsys VHDL Compiler, version comp350rcp1, Build 105R, built Jul 22 2009
Copyright (C) 1994-2009, Synopsys Inc.  All Rights Reserved

@N: CD720 :"C:\lscc\diamond\1.0\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
Top entity isn't set yet!
VHDL syntax check successful!
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\source\topcount.vhd":8:7:8:15|Synthesizing work.typecount.rtl 
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\source\typecount.vhd":42:7:42:13|Synthesizing work.count16.rtl 
Post processing for work.count16.rtl
@A:"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\source\typecount.vhd":56:4:56:5|Feedback mux created for signal count2[15:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\source\typecount.vhd":8:7:8:12|Synthesizing work.count8.rtl 
Post processing for work.count8.rtl
@A:"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\source\typecount.vhd":22:4:22:5|Feedback mux created for signal count[7:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
Post processing for work.typecount.rtl
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 04 17:56:50 2010

###########################################################]
Synopsys Generic Technology Mapper, Version map400lat, Build 146R, Built Sep 10 2009 10:27:59
Copyright (C) 1994-2009, Synopsys Inc.  All Rights Reserved
Product Version C-2009.03L-1
@W: BN246 |Failed to find top level module 'work.typecount' as specified in project file
@N: MF249 |Running in 32-bit mode.
@N: MF257 |Gated clock conversion enabled 
@N|Running in logic synthesis mode without enhanced optimization

Automatic dissolve at startup in view:work.typecount(rtl) of counter16(count16)
Automatic dissolve at startup in view:work.typecount(rtl) of counter8(count8)

Available hyper_sources - for debug and ip models
	None Found

Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)

@N:"c:\documents and settings\bcaslis\my documents\balidesigns\mixedcounter\source\typecount.vhd":56:4:56:5|Found updn counter in view:work.typecount(rtl) inst counter16.count2ai[15:0] 
@N:"c:\documents and settings\bcaslis\my documents\balidesigns\mixedcounter\source\typecount.vhd":22:4:22:5|Found updn counter in view:work.typecount(rtl) inst counter8.countai[7:0] 
Finished factoring (Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)



#################### START OF GENERATED CLOCK OPTIMIZATION REPORT ####################[

======================================================================================
                                Instance:Pin        Generated Clock Optimization Status
======================================================================================


##################### END OF GENERATED CLOCK OPTIMIZATION REPORT #####################]

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)

Starting Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Finished Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)

Finished preparing to map (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Finished technology mapping (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

Net buffering Report for view:work.typecount(rtl):
No nets needed buffering.

Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Found clock typecount|clk with period 1000.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 04 17:56:51 2010
#


Top view:               typecount
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..


Performance Summary 
*******************


Worst slack in design: 995.728

                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------
typecount|clk      1.0 MHz       234.1 MHz     1000.000      4.272         995.728     inferred     Inferred_clkgroup_0
=======================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------
typecount|clk  typecount|clk  |  1000.000    995.728  |  No paths    -      |  No paths    -      |  No paths    -    
======================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port          Starting            User           Arrival     Required          
Name          Reference           Constraint     Time        Time         Slack
              Clock                                                            
-------------------------------------------------------------------------------
clk           NA                  NA             NA          NA           NA   
direction     System (rising)     NA             0.000       996.513           
reset         System (rising)     NA             0.000       997.457           
===============================================================================


Output Ports: 

Port           Starting                   User           Arrival     Required          
Name           Reference                  Constraint     Time        Time         Slack
               Clock                                                                   
---------------------------------------------------------------------------------------
count2[0]      typecount|clk (rising)     NA             4.234       1000.000          
count2[1]      typecount|clk (rising)     NA             4.234       1000.000          
count2[2]      typecount|clk (rising)     NA             4.234       1000.000          
count2[3]      typecount|clk (rising)     NA             4.234       1000.000          
count2[4]      typecount|clk (rising)     NA             4.234       1000.000          
count2[5]      typecount|clk (rising)     NA             4.234       1000.000          
count2[6]      typecount|clk (rising)     NA             4.234       1000.000          
count2[7]      typecount|clk (rising)     NA             4.234       1000.000          
count2[8]      typecount|clk (rising)     NA             4.234       1000.000          
count2[9]      typecount|clk (rising)     NA             4.234       1000.000          
count2[10]     typecount|clk (rising)     NA             4.234       1000.000          
count2[11]     typecount|clk (rising)     NA             4.234       1000.000          
count2[12]     typecount|clk (rising)     NA             4.234       1000.000          
count2[13]     typecount|clk (rising)     NA             4.234       1000.000          
count2[14]     typecount|clk (rising)     NA             4.234       1000.000          
count2[15]     typecount|clk (rising)     NA             4.234       1000.000          
count3[0]      typecount|clk (rising)     NA             4.272       1000.000          
count3[1]      typecount|clk (rising)     NA             4.272       1000.000          
count3[2]      typecount|clk (rising)     NA             4.272       1000.000          
count3[3]      typecount|clk (rising)     NA             4.272       1000.000          
count3[4]      typecount|clk (rising)     NA             4.272       1000.000          
count3[5]      typecount|clk (rising)     NA             4.272       1000.000          
count3[6]      typecount|clk (rising)     NA             4.272       1000.000          
count3[7]      typecount|clk (rising)     NA             4.272       1000.000          
count3[8]      typecount|clk (rising)     NA             4.272       1000.000          
count3[9]      typecount|clk (rising)     NA             4.272       1000.000          
count3[10]     typecount|clk (rising)     NA             4.272       1000.000          
count3[11]     typecount|clk (rising)     NA             4.272       1000.000          
count3[12]     typecount|clk (rising)     NA             4.272       1000.000          
count3[13]     typecount|clk (rising)     NA             4.272       1000.000          
count3[14]     typecount|clk (rising)     NA             4.272       1000.000          
count3[15]     typecount|clk (rising)     NA             4.272       1000.000          
count3[16]     typecount|clk (rising)     NA             4.234       1000.000          
count3[17]     typecount|clk (rising)     NA             4.234       1000.000          
count3[18]     typecount|clk (rising)     NA             4.234       1000.000          
count3[19]     typecount|clk (rising)     NA             4.234       1000.000          
count3[20]     typecount|clk (rising)     NA             4.234       1000.000          
count3[21]     typecount|clk (rising)     NA             4.234       1000.000          
count3[22]     typecount|clk (rising)     NA             4.234       1000.000          
count3[23]     typecount|clk (rising)     NA             4.234       1000.000          
count3[24]     typecount|clk (rising)     NA             4.234       1000.000          
count3[25]     typecount|clk (rising)     NA             4.234       1000.000          
count3[26]     typecount|clk (rising)     NA             4.234       1000.000          
count3[27]     typecount|clk (rising)     NA             4.234       1000.000          
count3[28]     typecount|clk (rising)     NA             4.234       1000.000          
count3[29]     typecount|clk (rising)     NA             4.234       1000.000          
count3[30]     typecount|clk (rising)     NA             4.234       1000.000          
count3[31]     typecount|clk (rising)     NA             4.234       1000.000          
count[0]       typecount|clk (rising)     NA             4.272       1000.000          
count[1]       typecount|clk (rising)     NA             4.272       1000.000          
count[2]       typecount|clk (rising)     NA             4.272       1000.000          
count[3]       typecount|clk (rising)     NA             4.272       1000.000          
count[4]       typecount|clk (rising)     NA             4.272       1000.000          
count[5]       typecount|clk (rising)     NA             4.272       1000.000          
count[6]       typecount|clk (rising)     NA             4.272       1000.000          
count[7]       typecount|clk (rising)     NA             4.272       1000.000          
=======================================================================================


##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report
Part: lfe2_35e-5

Register bits: 72 of 32000 (0%)
PIC Latch:       0
I/O cells:       59


Details:
CCU2B:          14
FD1P3AX:        24
FD1S3DX:        48
GSR:            1
IB:             3
INV:            1
OB:             56
PUR:            1
VHI:            1
VLO:            1
Finished restoring hierarchy (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Writing Analyst data base C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\mixedcounter_vhdl.srm
@N: MF203 |Set autoconstraint_io 
Finished Writing Netlist Databases (Time elapsed 0h:00m:01s; Memory used current: 104MB peak: 104MB)

Writing EDIF Netlist and constraint files
C-2009.03L-1
Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 108MB)

Writing Verilog Simulation files
Finished Writing Verilog Simulation files (Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 108MB)

Writing VHDL Simulation files
Finished Writing VHDL Simulation files (Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 108MB)

Starting Writing Gated Clock Conversion Report (Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 108MB)

@N: MF276 |Gated clock conversion enabled, but no gated clocks found in design 
Finished Writing Gated Clock Conversion Report (Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 108MB)

Starting Writing Generated Clock Conversion Report (Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 108MB)

@N: MF333 |Generated clock conversion enabled, but no generated clocks found in design 
Finished Writing Generated Clock Conversion Report (Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 108MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 04 17:56:52 2010
#


Top view:               typecount
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..


Performance Summary 
*******************


Worst slack in design: 995.728

                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------
typecount|clk      1.0 MHz       234.1 MHz     1000.000      4.272         995.728     inferred     Inferred_clkgroup_0
=======================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------
typecount|clk  typecount|clk  |  1000.000    995.728  |  No paths    -      |  No paths    -      |  No paths    -    
======================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port          Starting            User           Arrival     Required          
Name          Reference           Constraint     Time        Time         Slack
              Clock                                                            
-------------------------------------------------------------------------------
clk           NA                  NA             NA          NA           NA   
direction     System (rising)     NA             0.000       996.513           
reset         System (rising)     NA             0.000       997.457           
===============================================================================


Output Ports: 

Port           Starting                   User           Arrival     Required          
Name           Reference                  Constraint     Time        Time         Slack
               Clock                                                                   
---------------------------------------------------------------------------------------
count2[0]      typecount|clk (rising)     NA             4.234       1000.000          
count2[1]      typecount|clk (rising)     NA             4.234       1000.000          
count2[2]      typecount|clk (rising)     NA             4.234       1000.000          
count2[3]      typecount|clk (rising)     NA             4.234       1000.000          
count2[4]      typecount|clk (rising)     NA             4.234       1000.000          
count2[5]      typecount|clk (rising)     NA             4.234       1000.000          
count2[6]      typecount|clk (rising)     NA             4.234       1000.000          
count2[7]      typecount|clk (rising)     NA             4.234       1000.000          
count2[8]      typecount|clk (rising)     NA             4.234       1000.000          
count2[9]      typecount|clk (rising)     NA             4.234       1000.000          
count2[10]     typecount|clk (rising)     NA             4.234       1000.000          
count2[11]     typecount|clk (rising)     NA             4.234       1000.000          
count2[12]     typecount|clk (rising)     NA             4.234       1000.000          
count2[13]     typecount|clk (rising)     NA             4.234       1000.000          
count2[14]     typecount|clk (rising)     NA             4.234       1000.000          
count2[15]     typecount|clk (rising)     NA             4.234       1000.000          
count3[0]      typecount|clk (rising)     NA             4.272       1000.000          
count3[1]      typecount|clk (rising)     NA             4.272       1000.000          
count3[2]      typecount|clk (rising)     NA             4.272       1000.000          
count3[3]      typecount|clk (rising)     NA             4.272       1000.000          
count3[4]      typecount|clk (rising)     NA             4.272       1000.000          
count3[5]      typecount|clk (rising)     NA             4.272       1000.000          
count3[6]      typecount|clk (rising)     NA             4.272       1000.000          
count3[7]      typecount|clk (rising)     NA             4.272       1000.000          
count3[8]      typecount|clk (rising)     NA             4.272       1000.000          
count3[9]      typecount|clk (rising)     NA             4.272       1000.000          
count3[10]     typecount|clk (rising)     NA             4.272       1000.000          
count3[11]     typecount|clk (rising)     NA             4.272       1000.000          
count3[12]     typecount|clk (rising)     NA             4.272       1000.000          
count3[13]     typecount|clk (rising)     NA             4.272       1000.000          
count3[14]     typecount|clk (rising)     NA             4.272       1000.000          
count3[15]     typecount|clk (rising)     NA             4.272       1000.000          
count3[16]     typecount|clk (rising)     NA             4.234       1000.000          
count3[17]     typecount|clk (rising)     NA             4.234       1000.000          
count3[18]     typecount|clk (rising)     NA             4.234       1000.000          
count3[19]     typecount|clk (rising)     NA             4.234       1000.000          
count3[20]     typecount|clk (rising)     NA             4.234       1000.000          
count3[21]     typecount|clk (rising)     NA             4.234       1000.000          
count3[22]     typecount|clk (rising)     NA             4.234       1000.000          
count3[23]     typecount|clk (rising)     NA             4.234       1000.000          
count3[24]     typecount|clk (rising)     NA             4.234       1000.000          
count3[25]     typecount|clk (rising)     NA             4.234       1000.000          
count3[26]     typecount|clk (rising)     NA             4.234       1000.000          
count3[27]     typecount|clk (rising)     NA             4.234       1000.000          
count3[28]     typecount|clk (rising)     NA             4.234       1000.000          
count3[29]     typecount|clk (rising)     NA             4.234       1000.000          
count3[30]     typecount|clk (rising)     NA             4.234       1000.000          
count3[31]     typecount|clk (rising)     NA             4.234       1000.000          
count[0]       typecount|clk (rising)     NA             4.272       1000.000          
count[1]       typecount|clk (rising)     NA             4.272       1000.000          
count[2]       typecount|clk (rising)     NA             4.272       1000.000          
count[3]       typecount|clk (rising)     NA             4.272       1000.000          
count[4]       typecount|clk (rising)     NA             4.272       1000.000          
count[5]       typecount|clk (rising)     NA             4.272       1000.000          
count[6]       typecount|clk (rising)     NA             4.272       1000.000          
count[7]       typecount|clk (rising)     NA             4.272       1000.000          
=======================================================================================


##### END OF TIMING REPORT #####]

Mapper successful!
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 04 17:56:52 2010

###########################################################]


Synthesis exit by 0.

edif2ngd -l LatticeECP2 -d LFE2-35E -path "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl" -path "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter"  "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/mixedcounter_vhdl.edi" "mixedcounter_vhdl.ngo"   
edif2ngd:  version ispLever_v8.1_ALPHA_Build (558)
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2010 Lattice Semiconductor Corporation,  All rights
     reserved.
Writing the design to mixedcounter_vhdl.ngo...

ngdbuild  -a LatticeECP2 -d LFE2-35E  -p "C:/lscc/diamond/1.0/ispfpga/ep5a00/data" -p "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl" -p "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl" -p "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter"  "mixedcounter_vhdl.ngo" "mixedcounter_vhdl.ngd"  	
ngdbuild:  version ispLever_v8.1_ALPHA_Build (558)
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2010 Lattice Semiconductor Corporation,  All rights
     reserved.
Reading 'mixedcounter_vhdl.ngo' ...
Loading NGL library
     'C:/lscc/diamond/1.0/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library
     'C:/lscc/diamond/1.0/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library
     'C:/lscc/diamond/1.0/ispfpga/or5g00/data/orc5glib.ngl'...

Running DRC...
WARNING - ngdbuild: logical net 'counter16/count2ai_s_0_COUT_15' has no
     load
WARNING - ngdbuild: logical net 'counter16/count2ai_s_0_S1_15' has no load
WARNING - ngdbuild: logical net 'counter16/count2ai_cry_0_S0_0' has no load
WARNING - ngdbuild: logical net 'counter8/countai_s_0_COUT_7' has no load
WARNING - ngdbuild: logical net 'counter8/countai_s_0_S1_7' has no load
WARNING - ngdbuild: logical net 'counter8/countai_cry_0_S0_0' has no load
WARNING - ngdbuild: DRC complete with 6 warnings

Design Results:
    150 blocks expanded
complete the first expansion
Writing 'mixedcounter_vhdl.ngd' ...

map -a LatticeECP2 -p LFE2-35E -t FPBGA672 -s 5 -oc Commercial  "mixedcounter_vhdl.ngd" -o "mixedcounter_vhdl_map.ncd" -pr "mixedcounter_vhdl.prf" -mp "mixedcounter_vhdl.mrp" "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/mixedcounter.lpf" -c 0            
map:  version ispLever_v8.1_ALPHA_Build (558)
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2010 Lattice Semiconductor Corporation,  All rights
     reserved.
   Process the file: mixedcounter_vhdl.ngd
   Picdevice="LFE2-35E"
   Pictype="FPBGA672"
   Picspeed=5
   Remove unused logic
   Do not produce over sized NCDs.
Part used: LFE2-35EFPBGA672, Speed used: 5.
Loading device for application map from file 'ep5a60x74.nph' in environment
     C:/lscc/diamond/1.0/ispfpga.
Package Status:               Final          Version 1.20

Running general design DRC...
Removing unused logic...
Optimizing...
36 CCU2 constant inputs absorbed.
WARNING - map: Using local reset signal 'reset_c' to infer global GSR net.



Design Summary:
   Number of registers:    72
      PFU registers:    72
      PIO registers:    0
   Number of SLICEs:            36 out of 16128 (0%)
      SLICEs(logic/ROM):        36 out of 13104 (0%)
      SLICEs(logic/ROM/RAM):     0 out of  3024 (0%)
          As RAM:            0 out of  3024 (0%)
          As Logic/ROM:      0 out of  3024 (0%)
   Number of logic LUT4s:       1
   Number of distributed RAM:   0 (0 LUT4s)
   Number of ripple logic:     14 (28 LUT4s)
   Number of shift registers:   0
   Total number of LUT4s:      29
   Number of PIO sites used: 59 out of 450 (13%)
   Number of PIO FIXEDDELAY:    0
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DLLs:  0 out of 2 (0%)
   Number of block RAMs:  0 out of 18 (0%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT36X36B          0
   MULT18X18B          0
   MULT18X18MACB       0
   MULT18X18ADDSUBB    0
   MULT18X18ADDSUBSUMB 0
   MULT9X9B            0
   MULT9X9ADDSUBB      0
   MULT9X9ADDSUBSUMB   0
   --------------------------------
   Number of Used DSP Sites:  0 out of 64 (0 %)
   Number of clocks:  1
     Net clk_c: 36 loads, 36 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  1
     Net reset_c: 12 loads, 12 LSLICEs
   Number of local set/reset loads for net reset_c merged into GSR:  32
   Number of LSRs:  1
     Net reset_c: 8 loads, 8 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net N_1_i_c: 26 loads
     Net VCC: 26 loads
     Net reset_c: 21 loads
     Net count_c_0: 3 loads
     Net count_c_1: 3 loads
     Net count_c_2: 3 loads
     Net count_c_3: 3 loads
     Net count_c_4: 3 loads
     Net count_c_5: 3 loads
     Net count_c_7: 3 loads
 
   Number of warnings:  1
   Number of errors:    0


Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 77 MB

Dumping design to file mixedcounter_vhdl_map.ncd.

mpartrce -p "mixedcounter_vhdl.p2t" -f "mixedcounter_vhdl.p3t" "mixedcounter_vhdl_map.ncd" "mixedcounter_vhdl.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to
this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "mixedcounter_vhdl_map.ncd"
Thu Mar 04 17:56:54 2010

PAR: Place And Route ispLever_v8.1_ALPHA_Build (558).
Command line: C:/lscc/diamond/1.0/ispfpga\bin\nt\par -f mixedcounter_vhdl.p2t
mixedcounter_vhdl_map.ncd mixedcounter_vhdl.dir mixedcounter_vhdl.prf
Preference file: mixedcounter_vhdl.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file mixedcounter_vhdl_map.ncd.
Design name: typecount
NCD version: 3.2
Vendor:      LATTICE
Device:      LFE2-35E
Package:     FPBGA672
Speed:       5
Loading device for application par from file 'ep5a60x74.nph' in environment
C:/lscc/diamond/1.0/ispfpga.
Package Status:               Final          Version 1.20
Speed Hardware Data Status:   Final          Version 5.7
License checked out.


Ignore Preference Error(s):  True
Dumping design to file C:/DOCUME~1/bcaslis/LOCALS~1/Temp/neo_3.
Device utilization summary:

   GSR                1/1           100% used
   PIO (prelim)      59/500          11% used
                     59/450          13% bonded
   SLICE             36/16128        <1% used



Number of Signals: 112
Number of Connections: 273

Pin Constraint Summary:
   0 out of 59 pins locked (0% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk_c (driver: clk, clk load #: 36)

No signal is selected as DCS clock.

The following 1 signal is selected to use the secondary clock routing resources:
    reset_c (driver: reset, clk load #: 0, sr load #: 8, ce load #: 12)

Signal reset_c is selected as Global Set/Reset.
.
Starting Placer Phase 0.
..........
Finished Placer Phase 0.  REAL time: 13 secs 

CDP(congestion driven placement) auto mode does not turn on CDP.
	To force CDP on, set -exp parCDP=1
Starting Placer Phase 1.
....................
Placer score = 14148.
Finished Placer Phase 1.  REAL time: 20 secs 

Starting Placer Phase 2.
.
Placer score =  13845
Finished Placer Phase 2.  REAL time: 20 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 2 out of 8 (25%)
  PLL        : 0 out of 2 (0%)
  DCS        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk_c" from comp "clk" on CLK_PIN site "AD15 (PB40A)", clk load = 36
  SECONDARY "reset_c" from comp "reset" on CLK_PIN site "M23 (PR25A)", clk load = 0, ce load = 12, sr load = 8

  PRIMARY  : 1 out of 8 (12%)
     DCS   : 0 out of 2 (0%)
  SECONDARY: 1 out of 4 (25%)

Edge Clocks:
  No edge clock selected

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   59 out of 500 (11.8%) PIO sites used.
   59 out of 450 (13.1%) bonded PIO sites used.
   Number of PIO comps: 59; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
----------+------------------+-------+-----------------
 I/O Bank | Usage            | Vccio |  Vref1 / Vref2
----------+------------------+-------+-----------------
    0     |   0 / 67  (  0%) |    -  |      - / -     
    1     |   0 / 52  (  0%) |    -  |      - / -     
    2     |   1 / 48  (  2%) |    -  |      - / -     
    3     |   0 / 42  (  0%) |    -  |      - / -     
    4     |  34 / 54  ( 62%) | 2.5V  |      - / -     
    5     |  24 / 68  ( 35%) | 2.5V  |      - / -     
    6     |   0 / 58  (  0%) |    -  |      - / -     
    7     |   0 / 47  (  0%) |    -  |      - / -     
    8     |   0 / 14  (  0%) |    -  |      - / -     
----------+------------------+-------+-----------------


DSP Utilization Summary:
-------------------------------------
DSP Block #:              1 2 3 4 5 6 7 8
# of MULT36X36B                          
# of MULT18X18B                          
# of MULT18X18MACB                       
# of MULT18X18ADDSUBB                    
# of MULT18X18ADDSUBSUMB                 
# of MULT9X9B                            
# of MULT9X9ADDSUBB                      
# of MULT9X9ADDSUBSUMB                   

Total placer CPU time: 19 secs 

Dumping design to file mixedcounter_vhdl.dir/5_1.ncd.

0 connections routed; 273 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 33 secs 

Congestion Driven Router (CDR) is turned on.
CDR effort level is set at 0.
To turn CDR off, please set "-exp parCDR=0" on command line.

Starting iterative routing.

For each routing iteration the number inside the parenthesis is the
total time (in picoseconds) the design is failing the timing constraints.
For each routing iteration the router will attempt to reduce this number
until the number of routing iterations is completed or the value is 0
meaning the design setup analysis has met timing constraints.

End of iteration 1
273 successful; 0 unrouted; (0) real time: 33 secs 
Dumping design to file mixedcounter_vhdl.dir/5_1.ncd.
Total CPU time 32 secs 
Total REAL time: 33 secs 
Completely routed.
End of route.  273 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Timing score: 0 

Dumping design to file mixedcounter_vhdl.dir/5_1.ncd.


par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2010 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -w "mixedcounter_vhdl.ncd" -f "mixedcounter_vhdl.t2b"  "mixedcounter_vhdl.prf"


BITGEN: Bitstream Generator ispLever_v8.1_ALPHA_Build (558)
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2010 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file mixedcounter_vhdl.ncd.
Design name: typecount
NCD version: 3.2
Vendor:      LATTICE
Device:      LFE2-35E
Package:     FPBGA672
Speed:       5
Loading device for application Bitgen from file 'ep5a60x74.nph' in
environment C:/lscc/diamond/1.0/ispfpga.
Package Status:               Final          Version 1.20
Speed Hardware Data Status:   Final          Version 5.7

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from mixedcounter_vhdl.prf...

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                       ReadBack  |                           SRAM  |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.5**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                 SLAVE_SERIAL**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                     PERSISTENT  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     ENABLE_NDR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "mixedcounter_vhdl.bit".

istflow -prj "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/Reveal2.rvl" -design "mixedcounter_vhdl.rvp" 
INFO: The default vhdl library search path is now "c:/lscc/diamond/1.0/cae_library/vhdl_packages/vdbs" (VHDL-1504)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typepackage.vhd (VHDL-1481)
-- Restoring VHDL parse-tree ieee.std_logic_1164 from c:/lscc/diamond/1.0/cae_library/vhdl_packages/vdbs/ieee/std_logic_1164.vdb (VHDL-1493)
-- Restoring VHDL parse-tree std.standard from c:/lscc/diamond/1.0/cae_library/vhdl_packages/vdbs/std/standard.vdb (VHDL-1493)
-- Restoring VHDL parse-tree ieee.numeric_std from c:/lscc/diamond/1.0/cae_library/vhdl_packages/vdbs/ieee/numeric_std.vdb (VHDL-1493)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typepackage.vhd(5): INFO: analyzing package typepackage (VHDL-1014)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typepackage.vhd(24): INFO: analyzing package body typepackage (VHDL-1013)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(8): INFO: analyzing entity count8 (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(16): INFO: analyzing architecture rtl (VHDL-1010)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(42): INFO: analyzing entity count16 (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(50): INFO: analyzing architecture rtl (VHDL-1010)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(8): INFO: analyzing entity typecount (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(18): INFO: analyzing architecture rtl (VHDL-1010)
../vhdl_packages/numeric_std.vhd(878): WARNING: range is empty (null range) (VHDL-1200)
../vhdl_packages/numeric_std.vhd(879): WARNING: range is empty (null range) (VHDL-1200)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(8): INFO: elaborating typecount(rtl) (VHDL-1067)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(8): INFO: elaborating count8_uniq_0(rtl) (VHDL-1067)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(42): INFO: elaborating count16_uniq_0(rtl) (VHDL-1067)
-- all messages logged in file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_error.log
Copyright (c) 2001-2008 Lattice Semiconductor Corporation,  All rights reserved.
Check Reveal Inserter settings...
ERROR: core mixedcounter_mixedcounter_LA0: TE TE1: The sequence depth is over the maximum sequence depth.
The number of EBRs needed is 8.
The number of DistRAM (logic/ROM/RAM) slices needed is 0.
Total 1 error.
ERROR: There are ERRORs in Reveal Inserter settings. Please use Reveal Inserter to correct them.


istflow -prj "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/Reveal2.rvl" -design "mixedcounter_vhdl.rvp" 
INFO: The default vhdl library search path is now "c:/lscc/diamond/1.0/cae_library/vhdl_packages/vdbs" (VHDL-1504)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typepackage.vhd (VHDL-1481)
-- Restoring VHDL parse-tree ieee.std_logic_1164 from c:/lscc/diamond/1.0/cae_library/vhdl_packages/vdbs/ieee/std_logic_1164.vdb (VHDL-1493)
-- Restoring VHDL parse-tree std.standard from c:/lscc/diamond/1.0/cae_library/vhdl_packages/vdbs/std/standard.vdb (VHDL-1493)
-- Restoring VHDL parse-tree ieee.numeric_std from c:/lscc/diamond/1.0/cae_library/vhdl_packages/vdbs/ieee/numeric_std.vdb (VHDL-1493)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typepackage.vhd(5): INFO: analyzing package typepackage (VHDL-1014)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typepackage.vhd(24): INFO: analyzing package body typepackage (VHDL-1013)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(8): INFO: analyzing entity count8 (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(16): INFO: analyzing architecture rtl (VHDL-1010)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(42): INFO: analyzing entity count16 (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(50): INFO: analyzing architecture rtl (VHDL-1010)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(8): INFO: analyzing entity typecount (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(18): INFO: analyzing architecture rtl (VHDL-1010)
../vhdl_packages/numeric_std.vhd(878): WARNING: range is empty (null range) (VHDL-1200)
../vhdl_packages/numeric_std.vhd(879): WARNING: range is empty (null range) (VHDL-1200)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(8): INFO: elaborating typecount(rtl) (VHDL-1067)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(8): INFO: elaborating count8_uniq_0(rtl) (VHDL-1067)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(42): INFO: elaborating count16_uniq_0(rtl) (VHDL-1067)
-- all messages logged in file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_error.log
Copyright (c) 2001-2008 Lattice Semiconductor Corporation,  All rights reserved.
Check Reveal Inserter settings...
Finished checking Reveal Inserter settings.
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(18): WARNING: re-analyze unit rtl since unit count16_uniq_0 is overwritten or removed (VHDL-1201)
-- all messages logged in file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_error.log
INFO: The default vhdl library search path is now "c:/lscc/diamond/1.0/cae_library/vhdl_packages/vdbs" (VHDL-1504)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/Reveal2/mixedcounter_mixedcounter_LA0_sim.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/Reveal2/mixedcounter_mixedcounter_LA0_sim.vhd(13): INFO: analyzing entity mixedcounter_mixedcounter_la0 (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/Reveal2/mixedcounter_mixedcounter_LA0_sim.vhd(32): INFO: analyzing architecture mixedcounter_mixedcounter_la0_u (VHDL-1010)
-- all messages logged in file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_error.log
INFO: The default vhdl library search path is now "c:/lscc/diamond/1.0/cae_library/vhdl_packages/vdbs" (VHDL-1504)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd(6): INFO: analyzing entity reveal_coretop (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd(21): INFO: analyzing architecture one (VHDL-1010)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typepackage.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typepackage.vhd(5): INFO: analyzing package typepackage (VHDL-1014)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typepackage.vhd(24): INFO: analyzing package body typepackage (VHDL-1013)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(8): INFO: analyzing entity count8 (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(16): INFO: analyzing architecture rtl (VHDL-1010)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(42): INFO: analyzing entity count16 (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(50): INFO: analyzing architecture rtl (VHDL-1010)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(8): INFO: analyzing entity typecount (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(18): INFO: analyzing architecture rtl (VHDL-1010)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(8): INFO: elaborating typecount(rtl) (VHDL-1067)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(8): INFO: elaborating count8_uniq_0(rtl) (VHDL-1067)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(42): INFO: elaborating count16_uniq_0(rtl) (VHDL-1067)
INFO: input pin clk has no actual or default value (VHDL-9000)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd(8): INFO: clk is declared here (VHDL-1259)
INFO: input pin reset_n has no actual or default value (VHDL-9000)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd(9): INFO: reset_n is declared here (VHDL-1259)
INFO: input pin trigger_din has no actual or default value (VHDL-9000)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd(10): INFO: trigger_din is declared here (VHDL-1259)
INFO: input pin trace_din has no actual or default value (VHDL-9000)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd(12): INFO: trace_din is declared here (VHDL-1259)
-- Pretty printing all units in library work to file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/typecount_rvl_top.vhd (VHDL-1490)
Lpf file "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/mixedcounter.lpf" is updated.


synpwrap -prj "mixedcounter_vhdl_synplify.tcl" -log "mixedcounter_vhdl.srf"
Copyright (C) 1992-2010 Lattice Semiconductor Corporation. All rights reserved.
Lattice DiamondBeta 2 Version 1.0.00.103.09.10

==contents of mixedcounter_vhdl.srf
#Build: Synplify Pro for Lattice C-2009.03L-1, Build 085R, May 27 2009
#install: C:\lscc\diamond\1.0\synpbase
#OS: Windows XP 5.1
#Hostname: L24980

#Implementation: vhdl

#Thu Mar 04 17:59:09 2010

$ Start of Compile
#Thu Mar 04 17:59:09 2010

Synopsys VHDL Compiler, version comp350rcp1, Build 105R, built Jul 22 2009
Copyright (C) 1994-2009, Synopsys Inc.  All Rights Reserved

@N: CD720 :"C:\lscc\diamond\1.0\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
Top entity isn't set yet!
VHDL syntax check successful!
Options changed - recompiling
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":338:7:338:15|Synthesizing work.typecount.rtl 
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":4:7:4:20|Synthesizing work.reveal_coretop.one 
@W: CD280 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":24:14:24:42|Unbound component mixedcounter_mixedcounter_la0 mapped to black box
@W: CD280 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":44:14:44:23|Unbound component jtagconn16 mapped to black box
@W: CD638 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":19:11:19:21|Signal trigger_out is undriven 
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":44:14:44:23|Synthesizing work.jtagconn16.syn_black_box 
Post processing for work.jtagconn16.syn_black_box
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":24:14:24:42|Synthesizing work.mixedcounter_mixedcounter_la0.syn_black_box 
Post processing for work.mixedcounter_mixedcounter_la0.syn_black_box
Post processing for work.reveal_coretop.one
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":490:7:490:20|Synthesizing work.count16_uniq_0.rtl 
Post processing for work.count16_uniq_0.rtl
@A:"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":688:8:688:9|Feedback mux created for signal count2[15:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":478:7:478:19|Synthesizing work.count8_uniq_0.rtl 
Post processing for work.count8_uniq_0.rtl
@A:"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":667:8:667:9|Feedback mux created for signal count[7:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
Post processing for work.typecount.rtl
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 04 17:59:09 2010

###########################################################]
Synopsys Generic Technology Mapper, Version map400lat, Build 146R, Built Sep 10 2009 10:27:59
Copyright (C) 1994-2009, Synopsys Inc.  All Rights Reserved
Product Version C-2009.03L-1
@W: BN246 |Failed to find top level module 'work.typecount' as specified in project file
@N: MF249 |Running in 32-bit mode.
@N: MF257 |Gated clock conversion enabled 
@N: BN133 |Ignoring syn_hier=hard property on the top-level design.
@N|Running in logic synthesis mode without enhanced optimization

Automatic dissolve at startup in view:work.typecount(rtl) of counter16(count16_uniq_0)
Automatic dissolve at startup in view:work.typecount(rtl) of counter8(count8_uniq_0)

Available hyper_sources - for debug and ip models
	None Found

Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)

@N:"c:\documents and settings\bcaslis\my documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":688:8:688:9|Found updn counter in view:work.typecount(rtl) inst counter16.count2ai[15:0] 
@N:"c:\documents and settings\bcaslis\my documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":667:8:667:9|Found updn counter in view:work.typecount(rtl) inst counter8.countai[7:0] 
Finished factoring (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)



#################### START OF GENERATED CLOCK OPTIMIZATION REPORT ####################[

======================================================================================
                                Instance:Pin        Generated Clock Optimization Status
======================================================================================


##################### END OF GENERATED CLOCK OPTIMIZATION REPORT #####################]

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)


Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Starting Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Finished Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Finished preparing to map (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Finished technology mapping (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

Net buffering Report for view:work.typecount(rtl):
No nets needed buffering.

Net buffering Report for view:work.reveal_coretop(one):
No nets needed buffering.

Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Found clock typecount|clk with period 1000.00ns 
@W: MT246 :"c:\documents and settings\bcaslis\my documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":172:4:172:8|Blackbox mixedcounter_mixedcounter_la0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\documents and settings\bcaslis\my documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":174:4:174:8|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 04 17:59:10 2010
#


Top view:               typecount
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..


Performance Summary 
*******************


Worst slack in design: 995.813

                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------
typecount|clk      1.0 MHz       238.8 MHz     1000.000      4.187         995.813     inferred     Inferred_clkgroup_0
System             1.0 MHz       457.3 MHz     1000.000      2.187         997.813     system       default_clkgroup   
=======================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------
typecount|clk  typecount|clk  |  1000.000    995.813  |  No paths    -      |  No paths    -      |  No paths    -    
======================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port          Starting            User           Arrival     Required          
Name          Reference           Constraint     Time        Time         Slack
              Clock                                                            
-------------------------------------------------------------------------------
clk           NA                  NA             NA          NA           NA   
direction     System (rising)     NA             0.000       996.505           
reset         System (rising)     NA             0.000       997.453           
===============================================================================


Output Ports: 

Port           Starting                   User           Arrival     Required          
Name           Reference                  Constraint     Time        Time         Slack
               Clock                                                                   
---------------------------------------------------------------------------------------
count2[0]      typecount|clk (rising)     NA             4.187       1000.000          
count2[1]      typecount|clk (rising)     NA             4.187       1000.000          
count2[2]      typecount|clk (rising)     NA             4.187       1000.000          
count2[3]      typecount|clk (rising)     NA             4.187       1000.000          
count2[4]      typecount|clk (rising)     NA             4.187       1000.000          
count2[5]      typecount|clk (rising)     NA             4.187       1000.000          
count2[6]      typecount|clk (rising)     NA             4.187       1000.000          
count2[7]      typecount|clk (rising)     NA             4.187       1000.000          
count2[8]      typecount|clk (rising)     NA             4.187       1000.000          
count2[9]      typecount|clk (rising)     NA             4.187       1000.000          
count2[10]     typecount|clk (rising)     NA             4.187       1000.000          
count2[11]     typecount|clk (rising)     NA             4.187       1000.000          
count2[12]     typecount|clk (rising)     NA             4.187       1000.000          
count2[13]     typecount|clk (rising)     NA             4.187       1000.000          
count2[14]     typecount|clk (rising)     NA             4.187       1000.000          
count2[15]     typecount|clk (rising)     NA             4.187       1000.000          
count3[0]      typecount|clk (rising)     NA             4.187       1000.000          
count3[1]      typecount|clk (rising)     NA             4.187       1000.000          
count3[2]      typecount|clk (rising)     NA             4.187       1000.000          
count3[3]      typecount|clk (rising)     NA             4.187       1000.000          
count3[4]      typecount|clk (rising)     NA             4.187       1000.000          
count3[5]      typecount|clk (rising)     NA             4.187       1000.000          
count3[6]      typecount|clk (rising)     NA             4.187       1000.000          
count3[7]      typecount|clk (rising)     NA             4.187       1000.000          
count3[8]      typecount|clk (rising)     NA             4.187       1000.000          
count3[9]      typecount|clk (rising)     NA             4.187       1000.000          
count3[10]     typecount|clk (rising)     NA             4.187       1000.000          
count3[11]     typecount|clk (rising)     NA             4.187       1000.000          
count3[12]     typecount|clk (rising)     NA             4.187       1000.000          
count3[13]     typecount|clk (rising)     NA             4.187       1000.000          
count3[14]     typecount|clk (rising)     NA             4.187       1000.000          
count3[15]     typecount|clk (rising)     NA             4.187       1000.000          
count3[16]     typecount|clk (rising)     NA             4.187       1000.000          
count3[17]     typecount|clk (rising)     NA             4.187       1000.000          
count3[18]     typecount|clk (rising)     NA             4.187       1000.000          
count3[19]     typecount|clk (rising)     NA             4.187       1000.000          
count3[20]     typecount|clk (rising)     NA             4.187       1000.000          
count3[21]     typecount|clk (rising)     NA             4.187       1000.000          
count3[22]     typecount|clk (rising)     NA             4.187       1000.000          
count3[23]     typecount|clk (rising)     NA             4.187       1000.000          
count3[24]     typecount|clk (rising)     NA             4.187       1000.000          
count3[25]     typecount|clk (rising)     NA             4.187       1000.000          
count3[26]     typecount|clk (rising)     NA             4.187       1000.000          
count3[27]     typecount|clk (rising)     NA             4.187       1000.000          
count3[28]     typecount|clk (rising)     NA             4.187       1000.000          
count3[29]     typecount|clk (rising)     NA             4.187       1000.000          
count3[30]     typecount|clk (rising)     NA             4.187       1000.000          
count3[31]     typecount|clk (rising)     NA             4.187       1000.000          
count[0]       typecount|clk (rising)     NA             4.187       1000.000          
count[1]       typecount|clk (rising)     NA             4.187       1000.000          
count[2]       typecount|clk (rising)     NA             4.187       1000.000          
count[3]       typecount|clk (rising)     NA             4.187       1000.000          
count[4]       typecount|clk (rising)     NA             4.187       1000.000          
count[5]       typecount|clk (rising)     NA             4.187       1000.000          
count[6]       typecount|clk (rising)     NA             4.187       1000.000          
count[7]       typecount|clk (rising)     NA             4.187       1000.000          
=======================================================================================


##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report
Part: lfe2_35e-5

Register bits: 72 of 32000 (0%)
PIC Latch:       0
I/O cells:       59


Details:
CCU2B:          14
FD1P3AX:        24
FD1S3DX:        48
GSR:            1
IB:             3
INV:            1
OB:             56
PUR:            1
VHI:            2
VLO:            2
Finished restoring hierarchy (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 105MB)

Writing Analyst data base C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\mixedcounter_vhdl.srm
@N: MF203 |Set autoconstraint_io 
Finished Writing Netlist Databases (Time elapsed 0h:00m:01s; Memory used current: 104MB peak: 105MB)

Writing EDIF Netlist and constraint files
C-2009.03L-1
Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 108MB)

Writing Verilog Simulation files
Finished Writing Verilog Simulation files (Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 108MB)

Writing VHDL Simulation files
Finished Writing VHDL Simulation files (Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 108MB)

Starting Writing Gated Clock Conversion Report (Time elapsed 0h:00m:02s; Memory used current: 108MB peak: 109MB)

@N: MF276 |Gated clock conversion enabled, but no gated clocks found in design 
Finished Writing Gated Clock Conversion Report (Time elapsed 0h:00m:02s; Memory used current: 108MB peak: 109MB)

Starting Writing Generated Clock Conversion Report (Time elapsed 0h:00m:02s; Memory used current: 108MB peak: 109MB)

@N: MF333 |Generated clock conversion enabled, but no generated clocks found in design 
Finished Writing Generated Clock Conversion Report (Time elapsed 0h:00m:02s; Memory used current: 108MB peak: 109MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 04 17:59:12 2010
#


Top view:               typecount
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..


Performance Summary 
*******************


Worst slack in design: 995.813

                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------
typecount|clk      1.0 MHz       238.8 MHz     1000.000      4.187         995.813     inferred     Inferred_clkgroup_0
System             1.0 MHz       457.3 MHz     1000.000      2.187         997.813     system       default_clkgroup   
=======================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------
typecount|clk  typecount|clk  |  1000.000    995.813  |  No paths    -      |  No paths    -      |  No paths    -    
======================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port          Starting            User           Arrival     Required          
Name          Reference           Constraint     Time        Time         Slack
              Clock                                                            
-------------------------------------------------------------------------------
clk           NA                  NA             NA          NA           NA   
direction     System (rising)     NA             0.000       996.505           
reset         System (rising)     NA             0.000       997.453           
===============================================================================


Output Ports: 

Port           Starting                   User           Arrival     Required          
Name           Reference                  Constraint     Time        Time         Slack
               Clock                                                                   
---------------------------------------------------------------------------------------
count2[0]      typecount|clk (rising)     NA             4.187       1000.000          
count2[1]      typecount|clk (rising)     NA             4.187       1000.000          
count2[2]      typecount|clk (rising)     NA             4.187       1000.000          
count2[3]      typecount|clk (rising)     NA             4.187       1000.000          
count2[4]      typecount|clk (rising)     NA             4.187       1000.000          
count2[5]      typecount|clk (rising)     NA             4.187       1000.000          
count2[6]      typecount|clk (rising)     NA             4.187       1000.000          
count2[7]      typecount|clk (rising)     NA             4.187       1000.000          
count2[8]      typecount|clk (rising)     NA             4.187       1000.000          
count2[9]      typecount|clk (rising)     NA             4.187       1000.000          
count2[10]     typecount|clk (rising)     NA             4.187       1000.000          
count2[11]     typecount|clk (rising)     NA             4.187       1000.000          
count2[12]     typecount|clk (rising)     NA             4.187       1000.000          
count2[13]     typecount|clk (rising)     NA             4.187       1000.000          
count2[14]     typecount|clk (rising)     NA             4.187       1000.000          
count2[15]     typecount|clk (rising)     NA             4.187       1000.000          
count3[0]      typecount|clk (rising)     NA             4.187       1000.000          
count3[1]      typecount|clk (rising)     NA             4.187       1000.000          
count3[2]      typecount|clk (rising)     NA             4.187       1000.000          
count3[3]      typecount|clk (rising)     NA             4.187       1000.000          
count3[4]      typecount|clk (rising)     NA             4.187       1000.000          
count3[5]      typecount|clk (rising)     NA             4.187       1000.000          
count3[6]      typecount|clk (rising)     NA             4.187       1000.000          
count3[7]      typecount|clk (rising)     NA             4.187       1000.000          
count3[8]      typecount|clk (rising)     NA             4.187       1000.000          
count3[9]      typecount|clk (rising)     NA             4.187       1000.000          
count3[10]     typecount|clk (rising)     NA             4.187       1000.000          
count3[11]     typecount|clk (rising)     NA             4.187       1000.000          
count3[12]     typecount|clk (rising)     NA             4.187       1000.000          
count3[13]     typecount|clk (rising)     NA             4.187       1000.000          
count3[14]     typecount|clk (rising)     NA             4.187       1000.000          
count3[15]     typecount|clk (rising)     NA             4.187       1000.000          
count3[16]     typecount|clk (rising)     NA             4.187       1000.000          
count3[17]     typecount|clk (rising)     NA             4.187       1000.000          
count3[18]     typecount|clk (rising)     NA             4.187       1000.000          
count3[19]     typecount|clk (rising)     NA             4.187       1000.000          
count3[20]     typecount|clk (rising)     NA             4.187       1000.000          
count3[21]     typecount|clk (rising)     NA             4.187       1000.000          
count3[22]     typecount|clk (rising)     NA             4.187       1000.000          
count3[23]     typecount|clk (rising)     NA             4.187       1000.000          
count3[24]     typecount|clk (rising)     NA             4.187       1000.000          
count3[25]     typecount|clk (rising)     NA             4.187       1000.000          
count3[26]     typecount|clk (rising)     NA             4.187       1000.000          
count3[27]     typecount|clk (rising)     NA             4.187       1000.000          
count3[28]     typecount|clk (rising)     NA             4.187       1000.000          
count3[29]     typecount|clk (rising)     NA             4.187       1000.000          
count3[30]     typecount|clk (rising)     NA             4.187       1000.000          
count3[31]     typecount|clk (rising)     NA             4.187       1000.000          
count[0]       typecount|clk (rising)     NA             4.187       1000.000          
count[1]       typecount|clk (rising)     NA             4.187       1000.000          
count[2]       typecount|clk (rising)     NA             4.187       1000.000          
count[3]       typecount|clk (rising)     NA             4.187       1000.000          
count[4]       typecount|clk (rising)     NA             4.187       1000.000          
count[5]       typecount|clk (rising)     NA             4.187       1000.000          
count[6]       typecount|clk (rising)     NA             4.187       1000.000          
count[7]       typecount|clk (rising)     NA             4.187       1000.000          
=======================================================================================


##### END OF TIMING REPORT #####]

Mapper successful!
Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Thu Mar 04 17:59:12 2010

###########################################################]


Synthesis exit by 0.

edif2ngd -l LatticeECP2 -d LFE2-35E -path "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl" -path "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter"  "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/mixedcounter_vhdl.edi" "mixedcounter_vhdl.ngo"   
edif2ngd:  version ispLever_v8.1_ALPHA_Build (558)
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2010 Lattice Semiconductor Corporation,  All rights
     reserved.
Writing the design to mixedcounter_vhdl.ngo...

ngdbuild  -a LatticeECP2 -d LFE2-35E  -p "C:/lscc/diamond/1.0/ispfpga/ep5a00/data" -p "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl" -p "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl" -p "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter" -p "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/Reveal2"  "mixedcounter_vhdl.ngo" "mixedcounter_vhdl.ngd"  	
ngdbuild:  version ispLever_v8.1_ALPHA_Build (558)
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2010 Lattice Semiconductor Corporation,  All rights
     reserved.
Reading 'mixedcounter_vhdl.ngo' ...
Loading NGL library
     'C:/lscc/diamond/1.0/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library
     'C:/lscc/diamond/1.0/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library
     'C:/lscc/diamond/1.0/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGO design 'C:/Documents and Settings/bcaslis/My
     Documents/balidesigns/mixedcounter/vhdl/mixedcounter_mixedcounter_la0.ng
     o'...
Loading NGO design 'C:/Documents and Settings/bcaslis/My
     Documents/balidesigns/mixedcounter/vhdl/pmi_ram_dpebnonesadr424424.ngo'.
     ..
Loading NGO design 'C:/Documents and Settings/bcaslis/My
     Documents/balidesigns/mixedcounter/vhdl/pmi_ram_dpebnonesadr114101024114
     101024.ngo'...
Loading NGL library 'C:/lscc/diamond/1.0/ispfpga/data/neoprims.ngl'...
Loading NGL library 'C:/lscc/diamond/1.0/ispfpga/data/neomacro.ngl'...
Logic has been added to the IP to support JTAG capability
Loading NGO design 'C:/lscc/diamond/1.0/ispfpga/ep5a00/data/ep5ahub.ngl'...

Running DRC...
WARNING - ngdbuild: logical net 'counter16/count2ai_s_0_COUT_15' has no
     load
WARNING - ngdbuild: logical net 'counter16/count2ai_s_0_S1_15' has no load
WARNING - ngdbuild: logical net 'counter16/count2ai_cry_0_S0_0' has no load
WARNING - ngdbuild: logical net 'counter8/countai_s_0_COUT_7' has no load
WARNING - ngdbuild: logical net 'counter8/countai_s_0_S1_7' has no load
WARNING - ngdbuild: logical net 'counter8/countai_cry_0_S0_0' has no load
WARNING - ngdbuild: logical net 'typecount_reveal_coretop_instance/VCC' has
     no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trigger_out' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/GND' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/rd_dout_tcnt_4' has no
     load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/rd_dout_tu_3' has no
     load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/rd_dout_tu_0_3' has no
     load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/decode_u/VCC' has no
     load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/tu_0/VCC' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/tu_1/VCC' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_cry_0_S0
     _0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_cry_0_CO
     UT_3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_reg_1_ra
     m_0_DO1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_reg_1_ra
     m_0_DO2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_reg_1_ra
     m_0_DO3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_reg_ram_
     0_DO1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_reg_ram_
     0_DO2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_reg_ram_
     0_DO3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/tcnt_0/VCC' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/jtag_int_u/bit_cnt_cry_0_S0_0'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/jtag_int_u/bit_cnt_s_0_S1_5'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/jtag_int_u/bit_cnt_s_0_COUT_5'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/jtag_int_u/tr_dout_bit_cnt_cry_
     0_S0_0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/jtag_int_u/tr_dout_bit_cnt_s_0_
     S1_7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/jtag_int_u/tr_dout_bit_cnt_s_0_
     COUT_7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_cry_0_S0_0
     ' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_s_0_S1_9'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_s_0_COUT_9
     ' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/tm_wr_addr_cntr_cry_0_S0_0
     ' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/tm_wr_addr_cntr_s_0_S1_9'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/tm_wr_addr_cntr_s_0_COUT_9
     ' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/pre_trig_cntr_cry_0_S0_0'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/pre_trig_cntr_s_0_S1_9'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/pre_trig_cntr_s_0_COUT_9'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/post_trig_cntr_cry_0_S0_0'
      has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/post_trig_cntr_s_0_S1_9'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/post_trig_cntr_s_0_COUT_9'
      has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/scuba_vhi' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA17' has no load
WARNING - ngdbuild: logical net 'ep5ahub/tcka' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/tmsa' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/tdia' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_1' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_2' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_3' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_4' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_5' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_6' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_7' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_8' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_9' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_10' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_11' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_12' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_13' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_14' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_15' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/tdoa' has no load
WARNING - ngdbuild: logical net 'ep5ahub/cdn' has no load
WARNING - ngdbuild: logical net 'ep5ahub/ip_enable_15' has no load
WARNING - ngdbuild: logical net 'ep5ahub/genblk0_genblk3_un1_jtagc_u_1' has
     no load
WARNING - ngdbuild: logical net 'ep5ahub/genblk0_genblk3_un1_jtagc_u_2' has
     no load
WARNING - ngdbuild: logical net 'ep5ahub/genblk0_genblk3_un1_jtagc_u' has
     no load
WARNING - ngdbuild: logical net 'ep5ahub/rom_rd_addr_cry_0_S0_0' has no
     load
WARNING - ngdbuild: logical net 'ep5ahub/rom_rd_addr_s_0_S1_7' has no load
WARNING - ngdbuild: logical net 'ep5ahub/rom_rd_addr_s_0_COUT_7' has no
     load
WARNING - ngdbuild: DRC complete with 240 warnings

Design Results:
   1353 blocks expanded
complete the first expansion
Writing 'mixedcounter_vhdl.ngd' ...

map -a LatticeECP2 -p LFE2-35E -t FPBGA672 -s 5 -oc Commercial  "mixedcounter_vhdl.ngd" -o "mixedcounter_vhdl_map.ncd" -pr "mixedcounter_vhdl.prf" -mp "mixedcounter_vhdl.mrp" "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/mixedcounter.lpf" -c 0            
map:  version ispLever_v8.1_ALPHA_Build (558)
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2010 Lattice Semiconductor Corporation,  All rights
     reserved.
   Process the file: mixedcounter_vhdl.ngd
   Picdevice="LFE2-35E"
   Pictype="FPBGA672"
   Picspeed=5
   Remove unused logic
   Do not produce over sized NCDs.
Part used: LFE2-35EFPBGA672, Speed used: 5.
Loading device for application map from file 'ep5a60x74.nph' in environment
     C:/lscc/diamond/1.0/ispfpga.
Package Status:               Final          Version 1.20

Running general design DRC...
WARNING - map: logical net 'ep5ahub/tcka' has no driver
WARNING - map: logical net 'ep5ahub/tmsa' has no driver
WARNING - map: logical net 'ep5ahub/tdia' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_1' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_2' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_3' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_4' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_5' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_6' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_7' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_8' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_9' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_10' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_11' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_12' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_13' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_14' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_15' has no driver
Removing unused logic...
Optimizing...
217 CCU2 constant inputs absorbed.
WARNING - map: Using local reset signal 'reset_c' to infer global GSR net.
WARNING - map: The reset of EBR
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0' cannot be
     controlled. The local reset is not connected to any control signal and
     set to GND. The global reset is disabled via GSR property. To control
     the EBR reset, either connect the local reset to a control signal or
     force the GSR property to be enabled.
ERROR - map: Incorrect register mapping in bank 1 for
     typecount_reveal_coretop_instance/core0/tm_u/trace_din_d_69 between D0
     signal count3ai_5 and M1 signal ep5ahub/rom_rd_addr_7
INTERNAL CODE : e5amap:e5ama:968:e5amaplc.c
     For support, contact Lattice Semiconductor technical support at
     1-800-LATTICE, or 503-268-8001, or techsupport@latticesemi.com.

istflow -prj "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/Reveal2.rvl" -design "mixedcounter_vhdl.rvp" 
INFO: The default vhdl library search path is now "c:/lscc/diamond/1.0/cae_library/vhdl_packages/vdbs" (VHDL-1504)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typepackage.vhd (VHDL-1481)
-- Restoring VHDL parse-tree ieee.std_logic_1164 from c:/lscc/diamond/1.0/cae_library/vhdl_packages/vdbs/ieee/std_logic_1164.vdb (VHDL-1493)
-- Restoring VHDL parse-tree std.standard from c:/lscc/diamond/1.0/cae_library/vhdl_packages/vdbs/std/standard.vdb (VHDL-1493)
-- Restoring VHDL parse-tree ieee.numeric_std from c:/lscc/diamond/1.0/cae_library/vhdl_packages/vdbs/ieee/numeric_std.vdb (VHDL-1493)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typepackage.vhd(5): INFO: analyzing package typepackage (VHDL-1014)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typepackage.vhd(24): INFO: analyzing package body typepackage (VHDL-1013)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(8): INFO: analyzing entity count8 (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(16): INFO: analyzing architecture rtl (VHDL-1010)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(42): INFO: analyzing entity count16 (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(50): INFO: analyzing architecture rtl (VHDL-1010)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(8): INFO: analyzing entity typecount (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(18): INFO: analyzing architecture rtl (VHDL-1010)
../vhdl_packages/numeric_std.vhd(878): WARNING: range is empty (null range) (VHDL-1200)
../vhdl_packages/numeric_std.vhd(879): WARNING: range is empty (null range) (VHDL-1200)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(8): INFO: elaborating typecount(rtl) (VHDL-1067)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(8): INFO: elaborating count8_uniq_0(rtl) (VHDL-1067)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(42): INFO: elaborating count16_uniq_0(rtl) (VHDL-1067)
-- all messages logged in file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_error.log
Copyright (c) 2001-2008 Lattice Semiconductor Corporation,  All rights reserved.
Check Reveal Inserter settings...
Finished checking Reveal Inserter settings.
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(18): WARNING: re-analyze unit rtl since unit count16_uniq_0 is overwritten or removed (VHDL-1201)
-- all messages logged in file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_error.log
INFO: The default vhdl library search path is now "c:/lscc/diamond/1.0/cae_library/vhdl_packages/vdbs" (VHDL-1504)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/Reveal2/mixedcounter_mixedcounter_LA0_sim.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/Reveal2/mixedcounter_mixedcounter_LA0_sim.vhd(13): INFO: analyzing entity mixedcounter_mixedcounter_la0 (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/Reveal2/mixedcounter_mixedcounter_LA0_sim.vhd(32): INFO: analyzing architecture mixedcounter_mixedcounter_la0_u (VHDL-1010)
-- all messages logged in file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_error.log
INFO: The default vhdl library search path is now "c:/lscc/diamond/1.0/cae_library/vhdl_packages/vdbs" (VHDL-1504)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd(6): INFO: analyzing entity reveal_coretop (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd(21): INFO: analyzing architecture one (VHDL-1010)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typepackage.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typepackage.vhd(5): INFO: analyzing package typepackage (VHDL-1014)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typepackage.vhd(24): INFO: analyzing package body typepackage (VHDL-1013)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(8): INFO: analyzing entity count8 (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(16): INFO: analyzing architecture rtl (VHDL-1010)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(42): INFO: analyzing entity count16 (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(50): INFO: analyzing architecture rtl (VHDL-1010)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(8): INFO: analyzing entity typecount (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(18): INFO: analyzing architecture rtl (VHDL-1010)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(8): INFO: elaborating typecount(rtl) (VHDL-1067)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(8): INFO: elaborating count8_uniq_0(rtl) (VHDL-1067)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(42): INFO: elaborating count16_uniq_0(rtl) (VHDL-1067)
INFO: input pin clk has no actual or default value (VHDL-9000)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd(8): INFO: clk is declared here (VHDL-1259)
INFO: input pin reset_n has no actual or default value (VHDL-9000)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd(9): INFO: reset_n is declared here (VHDL-1259)
INFO: input pin trigger_din has no actual or default value (VHDL-9000)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd(10): INFO: trigger_din is declared here (VHDL-1259)
INFO: input pin trace_din has no actual or default value (VHDL-9000)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd(12): INFO: trace_din is declared here (VHDL-1259)
-- Pretty printing all units in library work to file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/typecount_rvl_top.vhd (VHDL-1490)
Lpf file "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/mixedcounter.lpf" is updated.


synpwrap -prj "mixedcounter_vhdl_synplify.tcl" -log "mixedcounter_vhdl.srf"
Copyright (C) 1992-2010 Lattice Semiconductor Corporation. All rights reserved.
Lattice DiamondBeta 2 Version 1.0.00.103.09.10

==contents of mixedcounter_vhdl.srf
#Build: Synplify Pro for Lattice C-2009.03L-1, Build 085R, May 27 2009
#install: C:\lscc\diamond\1.0\synpbase
#OS: Windows XP 5.1
#Hostname: L24980

#Implementation: vhdl

#Thu Mar 04 18:02:07 2010

$ Start of Compile
#Thu Mar 04 18:02:07 2010

Synopsys VHDL Compiler, version comp350rcp1, Build 105R, built Jul 22 2009
Copyright (C) 1994-2009, Synopsys Inc.  All Rights Reserved

@N: CD720 :"C:\lscc\diamond\1.0\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
Top entity isn't set yet!
VHDL syntax check successful!
File C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd changed - recompiling
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":338:7:338:15|Synthesizing work.typecount.rtl 
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":4:7:4:20|Synthesizing work.reveal_coretop.one 
@W: CD280 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":24:14:24:42|Unbound component mixedcounter_mixedcounter_la0 mapped to black box
@W: CD280 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":44:14:44:23|Unbound component jtagconn16 mapped to black box
@W: CD638 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":19:11:19:21|Signal trigger_out is undriven 
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":44:14:44:23|Synthesizing work.jtagconn16.syn_black_box 
Post processing for work.jtagconn16.syn_black_box
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":24:14:24:42|Synthesizing work.mixedcounter_mixedcounter_la0.syn_black_box 
Post processing for work.mixedcounter_mixedcounter_la0.syn_black_box
Post processing for work.reveal_coretop.one
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":490:7:490:20|Synthesizing work.count16_uniq_0.rtl 
Post processing for work.count16_uniq_0.rtl
@A:"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":688:8:688:9|Feedback mux created for signal count2[15:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":478:7:478:19|Synthesizing work.count8_uniq_0.rtl 
Post processing for work.count8_uniq_0.rtl
@A:"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":667:8:667:9|Feedback mux created for signal count[7:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
Post processing for work.typecount.rtl
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 04 18:02:08 2010

###########################################################]
Synopsys Generic Technology Mapper, Version map400lat, Build 146R, Built Sep 10 2009 10:27:59
Copyright (C) 1994-2009, Synopsys Inc.  All Rights Reserved
Product Version C-2009.03L-1
@W: BN246 |Failed to find top level module 'work.typecount' as specified in project file
@N: MF249 |Running in 32-bit mode.
@N: MF257 |Gated clock conversion enabled 
@N: BN133 |Ignoring syn_hier=hard property on the top-level design.
@N|Running in logic synthesis mode without enhanced optimization

Automatic dissolve at startup in view:work.typecount(rtl) of counter16(count16_uniq_0)
Automatic dissolve at startup in view:work.typecount(rtl) of counter8(count8_uniq_0)

Available hyper_sources - for debug and ip models
	None Found

Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)

@N:"c:\documents and settings\bcaslis\my documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":688:8:688:9|Found updn counter in view:work.typecount(rtl) inst counter16.count2ai[15:0] 
@N:"c:\documents and settings\bcaslis\my documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":667:8:667:9|Found updn counter in view:work.typecount(rtl) inst counter8.countai[7:0] 
Finished factoring (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)



#################### START OF GENERATED CLOCK OPTIMIZATION REPORT ####################[

======================================================================================
                                Instance:Pin        Generated Clock Optimization Status
======================================================================================


##################### END OF GENERATED CLOCK OPTIMIZATION REPORT #####################]

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)


Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Starting Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Finished Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Finished preparing to map (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Finished technology mapping (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

Net buffering Report for view:work.typecount(rtl):
No nets needed buffering.

Net buffering Report for view:work.reveal_coretop(one):
No nets needed buffering.

Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Found clock typecount|clk with period 1000.00ns 
@W: MT246 :"c:\documents and settings\bcaslis\my documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":172:4:172:8|Blackbox mixedcounter_mixedcounter_la0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\documents and settings\bcaslis\my documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":174:4:174:8|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 04 18:02:09 2010
#


Top view:               typecount
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..


Performance Summary 
*******************


Worst slack in design: 995.813

                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------
typecount|clk      1.0 MHz       238.8 MHz     1000.000      4.187         995.813     inferred     Inferred_clkgroup_0
System             1.0 MHz       457.3 MHz     1000.000      2.187         997.813     system       default_clkgroup   
=======================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------
typecount|clk  typecount|clk  |  1000.000    995.813  |  No paths    -      |  No paths    -      |  No paths    -    
======================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port          Starting            User           Arrival     Required          
Name          Reference           Constraint     Time        Time         Slack
              Clock                                                            
-------------------------------------------------------------------------------
clk           NA                  NA             NA          NA           NA   
direction     System (rising)     NA             0.000       996.505           
reset         System (rising)     NA             0.000       997.453           
===============================================================================


Output Ports: 

Port           Starting                   User           Arrival     Required          
Name           Reference                  Constraint     Time        Time         Slack
               Clock                                                                   
---------------------------------------------------------------------------------------
count2[0]      typecount|clk (rising)     NA             4.187       1000.000          
count2[1]      typecount|clk (rising)     NA             4.187       1000.000          
count2[2]      typecount|clk (rising)     NA             4.187       1000.000          
count2[3]      typecount|clk (rising)     NA             4.187       1000.000          
count2[4]      typecount|clk (rising)     NA             4.187       1000.000          
count2[5]      typecount|clk (rising)     NA             4.187       1000.000          
count2[6]      typecount|clk (rising)     NA             4.187       1000.000          
count2[7]      typecount|clk (rising)     NA             4.187       1000.000          
count2[8]      typecount|clk (rising)     NA             4.187       1000.000          
count2[9]      typecount|clk (rising)     NA             4.187       1000.000          
count2[10]     typecount|clk (rising)     NA             4.187       1000.000          
count2[11]     typecount|clk (rising)     NA             4.187       1000.000          
count2[12]     typecount|clk (rising)     NA             4.187       1000.000          
count2[13]     typecount|clk (rising)     NA             4.187       1000.000          
count2[14]     typecount|clk (rising)     NA             4.187       1000.000          
count2[15]     typecount|clk (rising)     NA             4.187       1000.000          
count3[0]      typecount|clk (rising)     NA             4.187       1000.000          
count3[1]      typecount|clk (rising)     NA             4.187       1000.000          
count3[2]      typecount|clk (rising)     NA             4.187       1000.000          
count3[3]      typecount|clk (rising)     NA             4.187       1000.000          
count3[4]      typecount|clk (rising)     NA             4.187       1000.000          
count3[5]      typecount|clk (rising)     NA             4.187       1000.000          
count3[6]      typecount|clk (rising)     NA             4.187       1000.000          
count3[7]      typecount|clk (rising)     NA             4.187       1000.000          
count3[8]      typecount|clk (rising)     NA             4.187       1000.000          
count3[9]      typecount|clk (rising)     NA             4.187       1000.000          
count3[10]     typecount|clk (rising)     NA             4.187       1000.000          
count3[11]     typecount|clk (rising)     NA             4.187       1000.000          
count3[12]     typecount|clk (rising)     NA             4.187       1000.000          
count3[13]     typecount|clk (rising)     NA             4.187       1000.000          
count3[14]     typecount|clk (rising)     NA             4.187       1000.000          
count3[15]     typecount|clk (rising)     NA             4.187       1000.000          
count3[16]     typecount|clk (rising)     NA             4.187       1000.000          
count3[17]     typecount|clk (rising)     NA             4.187       1000.000          
count3[18]     typecount|clk (rising)     NA             4.187       1000.000          
count3[19]     typecount|clk (rising)     NA             4.187       1000.000          
count3[20]     typecount|clk (rising)     NA             4.187       1000.000          
count3[21]     typecount|clk (rising)     NA             4.187       1000.000          
count3[22]     typecount|clk (rising)     NA             4.187       1000.000          
count3[23]     typecount|clk (rising)     NA             4.187       1000.000          
count3[24]     typecount|clk (rising)     NA             4.187       1000.000          
count3[25]     typecount|clk (rising)     NA             4.187       1000.000          
count3[26]     typecount|clk (rising)     NA             4.187       1000.000          
count3[27]     typecount|clk (rising)     NA             4.187       1000.000          
count3[28]     typecount|clk (rising)     NA             4.187       1000.000          
count3[29]     typecount|clk (rising)     NA             4.187       1000.000          
count3[30]     typecount|clk (rising)     NA             4.187       1000.000          
count3[31]     typecount|clk (rising)     NA             4.187       1000.000          
count[0]       typecount|clk (rising)     NA             4.187       1000.000          
count[1]       typecount|clk (rising)     NA             4.187       1000.000          
count[2]       typecount|clk (rising)     NA             4.187       1000.000          
count[3]       typecount|clk (rising)     NA             4.187       1000.000          
count[4]       typecount|clk (rising)     NA             4.187       1000.000          
count[5]       typecount|clk (rising)     NA             4.187       1000.000          
count[6]       typecount|clk (rising)     NA             4.187       1000.000          
count[7]       typecount|clk (rising)     NA             4.187       1000.000          
=======================================================================================


##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report
Part: lfe2_35e-5

Register bits: 72 of 32000 (0%)
PIC Latch:       0
I/O cells:       59


Details:
CCU2B:          14
FD1P3AX:        24
FD1S3DX:        48
GSR:            1
IB:             3
INV:            1
OB:             56
PUR:            1
VHI:            2
VLO:            2
Finished restoring hierarchy (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 105MB)

Writing Analyst data base C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\mixedcounter_vhdl.srm
@N: MF203 |Set autoconstraint_io 
Finished Writing Netlist Databases (Time elapsed 0h:00m:01s; Memory used current: 104MB peak: 105MB)

Writing EDIF Netlist and constraint files
C-2009.03L-1
Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 108MB)

Writing Verilog Simulation files
Finished Writing Verilog Simulation files (Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 108MB)

Writing VHDL Simulation files
Finished Writing VHDL Simulation files (Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 108MB)

Starting Writing Gated Clock Conversion Report (Time elapsed 0h:00m:02s; Memory used current: 108MB peak: 109MB)

@N: MF276 |Gated clock conversion enabled, but no gated clocks found in design 
Finished Writing Gated Clock Conversion Report (Time elapsed 0h:00m:02s; Memory used current: 108MB peak: 109MB)

Starting Writing Generated Clock Conversion Report (Time elapsed 0h:00m:02s; Memory used current: 108MB peak: 109MB)

@N: MF333 |Generated clock conversion enabled, but no generated clocks found in design 
Finished Writing Generated Clock Conversion Report (Time elapsed 0h:00m:02s; Memory used current: 108MB peak: 109MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 04 18:02:10 2010
#


Top view:               typecount
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..


Performance Summary 
*******************


Worst slack in design: 995.813

                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------
typecount|clk      1.0 MHz       238.8 MHz     1000.000      4.187         995.813     inferred     Inferred_clkgroup_0
System             1.0 MHz       457.3 MHz     1000.000      2.187         997.813     system       default_clkgroup   
=======================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------
typecount|clk  typecount|clk  |  1000.000    995.813  |  No paths    -      |  No paths    -      |  No paths    -    
======================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port          Starting            User           Arrival     Required          
Name          Reference           Constraint     Time        Time         Slack
              Clock                                                            
-------------------------------------------------------------------------------
clk           NA                  NA             NA          NA           NA   
direction     System (rising)     NA             0.000       996.505           
reset         System (rising)     NA             0.000       997.453           
===============================================================================


Output Ports: 

Port           Starting                   User           Arrival     Required          
Name           Reference                  Constraint     Time        Time         Slack
               Clock                                                                   
---------------------------------------------------------------------------------------
count2[0]      typecount|clk (rising)     NA             4.187       1000.000          
count2[1]      typecount|clk (rising)     NA             4.187       1000.000          
count2[2]      typecount|clk (rising)     NA             4.187       1000.000          
count2[3]      typecount|clk (rising)     NA             4.187       1000.000          
count2[4]      typecount|clk (rising)     NA             4.187       1000.000          
count2[5]      typecount|clk (rising)     NA             4.187       1000.000          
count2[6]      typecount|clk (rising)     NA             4.187       1000.000          
count2[7]      typecount|clk (rising)     NA             4.187       1000.000          
count2[8]      typecount|clk (rising)     NA             4.187       1000.000          
count2[9]      typecount|clk (rising)     NA             4.187       1000.000          
count2[10]     typecount|clk (rising)     NA             4.187       1000.000          
count2[11]     typecount|clk (rising)     NA             4.187       1000.000          
count2[12]     typecount|clk (rising)     NA             4.187       1000.000          
count2[13]     typecount|clk (rising)     NA             4.187       1000.000          
count2[14]     typecount|clk (rising)     NA             4.187       1000.000          
count2[15]     typecount|clk (rising)     NA             4.187       1000.000          
count3[0]      typecount|clk (rising)     NA             4.187       1000.000          
count3[1]      typecount|clk (rising)     NA             4.187       1000.000          
count3[2]      typecount|clk (rising)     NA             4.187       1000.000          
count3[3]      typecount|clk (rising)     NA             4.187       1000.000          
count3[4]      typecount|clk (rising)     NA             4.187       1000.000          
count3[5]      typecount|clk (rising)     NA             4.187       1000.000          
count3[6]      typecount|clk (rising)     NA             4.187       1000.000          
count3[7]      typecount|clk (rising)     NA             4.187       1000.000          
count3[8]      typecount|clk (rising)     NA             4.187       1000.000          
count3[9]      typecount|clk (rising)     NA             4.187       1000.000          
count3[10]     typecount|clk (rising)     NA             4.187       1000.000          
count3[11]     typecount|clk (rising)     NA             4.187       1000.000          
count3[12]     typecount|clk (rising)     NA             4.187       1000.000          
count3[13]     typecount|clk (rising)     NA             4.187       1000.000          
count3[14]     typecount|clk (rising)     NA             4.187       1000.000          
count3[15]     typecount|clk (rising)     NA             4.187       1000.000          
count3[16]     typecount|clk (rising)     NA             4.187       1000.000          
count3[17]     typecount|clk (rising)     NA             4.187       1000.000          
count3[18]     typecount|clk (rising)     NA             4.187       1000.000          
count3[19]     typecount|clk (rising)     NA             4.187       1000.000          
count3[20]     typecount|clk (rising)     NA             4.187       1000.000          
count3[21]     typecount|clk (rising)     NA             4.187       1000.000          
count3[22]     typecount|clk (rising)     NA             4.187       1000.000          
count3[23]     typecount|clk (rising)     NA             4.187       1000.000          
count3[24]     typecount|clk (rising)     NA             4.187       1000.000          
count3[25]     typecount|clk (rising)     NA             4.187       1000.000          
count3[26]     typecount|clk (rising)     NA             4.187       1000.000          
count3[27]     typecount|clk (rising)     NA             4.187       1000.000          
count3[28]     typecount|clk (rising)     NA             4.187       1000.000          
count3[29]     typecount|clk (rising)     NA             4.187       1000.000          
count3[30]     typecount|clk (rising)     NA             4.187       1000.000          
count3[31]     typecount|clk (rising)     NA             4.187       1000.000          
count[0]       typecount|clk (rising)     NA             4.187       1000.000          
count[1]       typecount|clk (rising)     NA             4.187       1000.000          
count[2]       typecount|clk (rising)     NA             4.187       1000.000          
count[3]       typecount|clk (rising)     NA             4.187       1000.000          
count[4]       typecount|clk (rising)     NA             4.187       1000.000          
count[5]       typecount|clk (rising)     NA             4.187       1000.000          
count[6]       typecount|clk (rising)     NA             4.187       1000.000          
count[7]       typecount|clk (rising)     NA             4.187       1000.000          
=======================================================================================


##### END OF TIMING REPORT #####]

Mapper successful!
Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Thu Mar 04 18:02:10 2010

###########################################################]


Synthesis exit by 0.

edif2ngd -l LatticeECP2 -d LFE2-35E -path "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl" -path "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter"  "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/mixedcounter_vhdl.edi" "mixedcounter_vhdl.ngo"   
edif2ngd:  version ispLever_v8.1_ALPHA_Build (558)
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2010 Lattice Semiconductor Corporation,  All rights
     reserved.
Writing the design to mixedcounter_vhdl.ngo...

ngdbuild  -a LatticeECP2 -d LFE2-35E  -p "C:/lscc/diamond/1.0/ispfpga/ep5a00/data" -p "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl" -p "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl" -p "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter" -p "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/Reveal2"  "mixedcounter_vhdl.ngo" "mixedcounter_vhdl.ngd"  	
ngdbuild:  version ispLever_v8.1_ALPHA_Build (558)
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2010 Lattice Semiconductor Corporation,  All rights
     reserved.
Reading 'mixedcounter_vhdl.ngo' ...
Loading NGL library
     'C:/lscc/diamond/1.0/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library
     'C:/lscc/diamond/1.0/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library
     'C:/lscc/diamond/1.0/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGO design 'C:/Documents and Settings/bcaslis/My
     Documents/balidesigns/mixedcounter/vhdl/mixedcounter_mixedcounter_la0.ng
     o'...
Loading NGO design 'C:/Documents and Settings/bcaslis/My
     Documents/balidesigns/mixedcounter/vhdl/pmi_ram_dpebnonesadr424424.ngo'.
     ..
Loading NGO design 'C:/Documents and Settings/bcaslis/My
     Documents/balidesigns/mixedcounter/vhdl/pmi_ram_dpebnonesadr114101024114
     101024.ngo'...
Loading NGL library 'C:/lscc/diamond/1.0/ispfpga/data/neoprims.ngl'...
Loading NGL library 'C:/lscc/diamond/1.0/ispfpga/data/neomacro.ngl'...
Logic has been added to the IP to support JTAG capability
Loading NGO design 'C:/lscc/diamond/1.0/ispfpga/ep5a00/data/ep5ahub.ngl'...

Running DRC...
WARNING - ngdbuild: logical net 'counter16/count2ai_s_0_COUT_15' has no
     load
WARNING - ngdbuild: logical net 'counter16/count2ai_s_0_S1_15' has no load
WARNING - ngdbuild: logical net 'counter16/count2ai_cry_0_S0_0' has no load
WARNING - ngdbuild: logical net 'counter8/countai_s_0_COUT_7' has no load
WARNING - ngdbuild: logical net 'counter8/countai_s_0_S1_7' has no load
WARNING - ngdbuild: logical net 'counter8/countai_cry_0_S0_0' has no load
WARNING - ngdbuild: logical net 'typecount_reveal_coretop_instance/VCC' has
     no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trigger_out' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/GND' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/rd_dout_tcnt_4' has no
     load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/rd_dout_tu_3' has no
     load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/rd_dout_tu_0_3' has no
     load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/decode_u/VCC' has no
     load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/tu_0/VCC' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/tu_1/VCC' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_cry_0_S0
     _0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_cry_0_CO
     UT_3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_reg_1_ra
     m_0_DO1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_reg_1_ra
     m_0_DO2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_reg_1_ra
     m_0_DO3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_reg_ram_
     0_DO1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_reg_ram_
     0_DO2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_reg_ram_
     0_DO3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/tcnt_0/VCC' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/jtag_int_u/bit_cnt_cry_0_S0_0'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/jtag_int_u/bit_cnt_s_0_S1_5'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/jtag_int_u/bit_cnt_s_0_COUT_5'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/jtag_int_u/tr_dout_bit_cnt_cry_
     0_S0_0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/jtag_int_u/tr_dout_bit_cnt_s_0_
     S1_7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/jtag_int_u/tr_dout_bit_cnt_s_0_
     COUT_7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_cry_0_S0_0
     ' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_s_0_S1_9'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_s_0_COUT_9
     ' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/tm_wr_addr_cntr_cry_0_S0_0
     ' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/tm_wr_addr_cntr_s_0_S1_9'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/tm_wr_addr_cntr_s_0_COUT_9
     ' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/pre_trig_cntr_cry_0_S0_0'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/pre_trig_cntr_s_0_S1_9'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/pre_trig_cntr_s_0_COUT_9'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/post_trig_cntr_cry_0_S0_0'
      has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/post_trig_cntr_s_0_S1_9'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/post_trig_cntr_s_0_COUT_9'
      has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/scuba_vhi' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA17' has no load
WARNING - ngdbuild: logical net 'ep5ahub/tcka' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/tmsa' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/tdia' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_1' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_2' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_3' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_4' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_5' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_6' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_7' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_8' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_9' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_10' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_11' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_12' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_13' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_14' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_15' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/tdoa' has no load
WARNING - ngdbuild: logical net 'ep5ahub/cdn' has no load
WARNING - ngdbuild: logical net 'ep5ahub/ip_enable_15' has no load
WARNING - ngdbuild: logical net 'ep5ahub/genblk0_genblk3_un1_jtagc_u_1' has
     no load
WARNING - ngdbuild: logical net 'ep5ahub/genblk0_genblk3_un1_jtagc_u_2' has
     no load
WARNING - ngdbuild: logical net 'ep5ahub/genblk0_genblk3_un1_jtagc_u' has
     no load
WARNING - ngdbuild: logical net 'ep5ahub/rom_rd_addr_cry_0_S0_0' has no
     load
WARNING - ngdbuild: logical net 'ep5ahub/rom_rd_addr_s_0_S1_7' has no load
WARNING - ngdbuild: logical net 'ep5ahub/rom_rd_addr_s_0_COUT_7' has no
     load
WARNING - ngdbuild: DRC complete with 240 warnings

Design Results:
   1353 blocks expanded
complete the first expansion
Writing 'mixedcounter_vhdl.ngd' ...

map -a LatticeECP2 -p LFE2-35E -t FPBGA672 -s 5 -oc Commercial  "mixedcounter_vhdl.ngd" -o "mixedcounter_vhdl_map.ncd" -pr "mixedcounter_vhdl.prf" -mp "mixedcounter_vhdl.mrp" "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/mixedcounter.lpf" -c 0            
map:  version ispLever_v8.1_ALPHA_Build (558)
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2010 Lattice Semiconductor Corporation,  All rights
     reserved.
   Process the file: mixedcounter_vhdl.ngd
   Picdevice="LFE2-35E"
   Pictype="FPBGA672"
   Picspeed=5
   Remove unused logic
   Do not produce over sized NCDs.
Part used: LFE2-35EFPBGA672, Speed used: 5.
Loading device for application map from file 'ep5a60x74.nph' in environment
     C:/lscc/diamond/1.0/ispfpga.
Package Status:               Final          Version 1.20

Running general design DRC...
WARNING - map: logical net 'ep5ahub/tcka' has no driver
WARNING - map: logical net 'ep5ahub/tmsa' has no driver
WARNING - map: logical net 'ep5ahub/tdia' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_1' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_2' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_3' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_4' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_5' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_6' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_7' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_8' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_9' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_10' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_11' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_12' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_13' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_14' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_15' has no driver
Removing unused logic...
Optimizing...
217 CCU2 constant inputs absorbed.
WARNING - map: Using local reset signal 'reset_c' to infer global GSR net.
WARNING - map: The reset of EBR
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0' cannot be
     controlled. The local reset is not connected to any control signal and
     set to GND. The global reset is disabled via GSR property. To control
     the EBR reset, either connect the local reset to a control signal or
     force the GSR property to be enabled.
ERROR - map: Incorrect register mapping in bank 1 for
     typecount_reveal_coretop_instance/core0/tm_u/trace_din_d_69 between D0
     signal count3ai_5 and M1 signal ep5ahub/rom_rd_addr_7
INTERNAL CODE : e5amap:e5ama:968:e5amaplc.c
     For support, contact Lattice Semiconductor technical support at
     1-800-LATTICE, or 503-268-8001, or techsupport@latticesemi.com.

map -a LatticeECP2 -p LFE2-35E -t FPBGA672 -s 5 -oc Commercial  "mixedcounter_vhdl.ngd" -o "mixedcounter_vhdl_map.ncd" -pr "mixedcounter_vhdl.prf" -mp "mixedcounter_vhdl.mrp" "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/mixedcounter_v.lpf"             
map:  version ispLever_v8.1_ALPHA_Build (558)
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2010 Lattice Semiconductor Corporation,  All rights
     reserved.
   Process the file: mixedcounter_vhdl.ngd
   Picdevice="LFE2-35E"
   Pictype="FPBGA672"
   Picspeed=5
   Remove unused logic
   Do not produce over sized NCDs.
Part used: LFE2-35EFPBGA672, Speed used: 5.
Loading device for application map from file 'ep5a60x74.nph' in environment
     C:/lscc/diamond/1.0/ispfpga.
Package Status:               Final          Version 1.20

Running general design DRC...
WARNING - map: logical net 'ep5ahub/tcka' has no driver
WARNING - map: logical net 'ep5ahub/tmsa' has no driver
WARNING - map: logical net 'ep5ahub/tdia' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_1' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_2' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_3' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_4' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_5' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_6' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_7' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_8' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_9' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_10' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_11' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_12' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_13' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_14' has no driver
WARNING - map: logical net 'ep5ahub/er2_tdo_15' has no driver
Removing unused logic...
Optimizing...
217 CCU2 constant inputs absorbed.
WARNING - map: Using local reset signal 'reset_c' to infer global GSR net.
WARNING - map: The reset of EBR
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0' cannot be
     controlled. The local reset is not connected to any control signal and
     set to GND. The global reset is disabled via GSR property. To control
     the EBR reset, either connect the local reset to a control signal or
     force the GSR property to be enabled.



Design Summary:
   Number of registers:    603
      PFU registers:    603
      PIO registers:    0
   Number of SLICEs:           524 out of 16128 (3%)
      SLICEs(logic/ROM):       512 out of 13104 (4%)
      SLICEs(logic/ROM/RAM):    12 out of  3024 (0%)
          As RAM:           12 out of  3024 (0%)
          As Logic/ROM:      0 out of  3024 (0%)
   Number of logic LUT4s:     534
   Number of distributed RAM:  12 (24 LUT4s)
   Number of ripple logic:     55 (110 LUT4s)
   Number of shift registers:   0
   Total number of LUT4s:     668
   Number of PIO sites used: 59 out of 450 (13%)
   Number of PIO FIXEDDELAY:    0
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DLLs:  0 out of 2 (0%)
   Number of block RAMs:  8 out of 18 (44%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      Yes
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT36X36B          0
   MULT18X18B          0
   MULT18X18MACB       0
   MULT18X18ADDSUBB    0
   MULT18X18ADDSUBSUMB 0
   MULT9X9B            0
   MULT9X9ADDSUBB      0
   MULT9X9ADDSUBSUMB   0
   --------------------------------
   Number of Used DSP Sites:  0 out of 64 (0 %)
   Number of clocks:  2
     Net clk_c: 216 loads, 216 rising, 0 falling (Driver: PIO clk )
     Net jtaghub16_jtck: 143 loads, 0 rising, 143 falling (Driver: ep5ahub/genblk0_genblk3_jtagc_u )
   Number of Clock Enables:  41
     Net reset_c: 12 loads, 12 LSLICEs
     Net jtaghub16_ip_enable0: 20 loads, 20 LSLICEs
     Net typecount_reveal_coretop_instance/core0/trig_u/tu_0/op_code8: 2 loads, 2 LSLICEs
     Net typecount_reveal_coretop_instance/core0/trig_u/tu_0/mask_reg_0__1_sqmuxa: 1 loads, 1 LSLICEs
     Net typecount_reveal_coretop_instance/core0/trig_u/tu_0/compare_reg_0__1_sqmuxa: 1 loads, 1 LSLICEs
     Net typecount_reveal_coretop_instance/core0/trig_u/tu_1/op_code8: 2 loads, 2 LSLICEs
     Net typecount_reveal_coretop_instance/core0/trig_u/tu_1/mask_reg_0__1_sqmuxa: 1 loads, 1 LSLICEs
     Net typecount_reveal_coretop_instance/core0/trig_u/tu_1/compare_reg_0__1_sqmuxa: 1 loads, 1 LSLICEs
     Net typecount_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_regwre_0: 3 loads, 3 LSLICEs
     Net typecount_reveal_coretop_instance/core0/trig_u/te_0/cnt_contig_reg_wen_1: 2 loads, 2 LSLICEs
     Net typecount_reveal_coretop_instance/core0/trig_u/te_0/num_then_wen_1: 1 loads, 1 LSLICEs
     Net typecount_reveal_coretop_instance/core0/trig_u/te_0/state_cntr_p1_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net typecount_reveal_coretop_instance/core0/trig_u/te_0/next_then_reg_wen_1: 2 loads, 2 LSLICEs
     Net typecount_reveal_coretop_instance/core0/trig_u/te_0/N_185_i: 4 loads, 4 LSLICEs
     Net typecount_reveal_coretop_instance/core0/trig_u/tcnt_0/te_out_RNINEA7_0: 2 loads, 2 LSLICEs
     Net typecount_reveal_coretop_instance/core0/trig_u/tcnt_0/reg2_0_sqmuxa: 1 loads, 1 LSLICEs
     Net typecount_reveal_coretop_instance/core0/trig_u/tcnt_0/reg1_0_sqmuxa: 2 loads, 2 LSLICEs
     Net typecount_reveal_coretop_instance/core0/trig_u/tcnt_0/N_48_i: 1 loads, 1 LSLICEs
     Net typecount_reveal_coretop_instance/core0/trig_u/tcnt_0/N_37_i: 2 loads, 2 LSLICEs
     Net typecount_reveal_coretop_instance/core0/jtag_int_u/N_426_i: 2 loads, 2 LSLICEs
     Net typecount_reveal_coretop_instance/core0/jtag_int_u/N_286_i_2: 22 loads, 22 LSLICEs
     Net typecount_reveal_coretop_instance/core0/jtag_int_u/N_286_i: 24 loads, 24 LSLICEs
     Net typecount_reveal_coretop_instance/core0/jtag_int_u/N_286_i_1: 22 loads, 22 LSLICEs
     Net typecount_reveal_coretop_instance/core0/jtag_int_u/shift_regce_15: 11 loads, 11 LSLICEs
     Net typecount_reveal_coretop_instance/core0/jtag_int_u/N_430_i: 1 loads, 1 LSLICEs
     Net typecount_reveal_coretop_instance/core0/tm_u/sample_en_d: 11 loads, 11 LSLICEs
     Net typecount_reveal_coretop_instance/core0/tm_u/N_581_i: 5 loads, 5 LSLICEs
     Net typecount_reveal_coretop_instance/core0/tm_u/tm_wr_addr_cntre: 5 loads, 5 LSLICEs
     Net typecount_reveal_coretop_instance/core0/tm_u/N_12_i: 5 loads, 5 LSLICEs
     Net typecount_reveal_coretop_instance/core0/tm_u/trig_enbl_0_sqmuxa: 1 loads, 1 LSLICEs
     Net typecount_reveal_coretop_instance/core0/tm_u/N_428_i: 5 loads, 5 LSLICEs
     Net typecount_reveal_coretop_instance/core0/tm_u/force_trig_0_sqmuxa_1: 1 loads, 1 LSLICEs
     Net typecount_reveal_coretop_instance/core0/tm_u/N_14_i: 6 loads, 6 LSLICEs
     Net typecount_reveal_coretop_instance/core0/tm_u/N_28: 5 loads, 5 LSLICEs
     Net typecount_reveal_coretop_instance/core0/tm_u/N_26: 5 loads, 5 LSLICEs
     Net typecount_reveal_coretop_instance/core0/tm_u/num_pre_trig_frm_0_sqmuxa: 5 loads, 5 LSLICEs
     Net typecount_reveal_coretop_instance/core0/tm_u/num_post_trig_frm_0_sqmuxa: 5 loads, 5 LSLICEs
     Net typecount_reveal_coretop_instance/core0/tm_u/N_59: 1 loads, 1 LSLICEs
     Net jtaghub16_jupdate: 8 loads, 8 LSLICEs
     Net ep5ahub/id_enable_0_sqmuxa: 1 loads, 1 LSLICEs
     Net ep5ahub/N_45_i: 10 loads, 10 LSLICEs
   Number of local set/reset loads for net reset_c merged into GSR:  32
   Number of LSRs:  4
     Net reset_c: 9 loads, 9 LSLICEs
     Net jtaghub16_jrstn: 135 loads, 135 LSLICEs
     Net typecount_reveal_coretop_instance/core0/N_3_i: 179 loads, 165 LSLICEs
     Net typecount_reveal_coretop_instance/core0/trig_u/te_0/cnt_reg_wen: 4 loads, 4 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net typecount_reveal_coretop_instance/core0/N_3_i: 179 loads
     Net jtaghub16_jrstn: 137 loads
     Net typecount_reveal_coretop_instance/core0/addr_1: 48 loads
     Net typecount_reveal_coretop_instance/core0/jtag_int_u/jshift_d1: 44 loads
     Net typecount_reveal_coretop_instance/core0/jtag_int_u/jshift_d1_rep2: 44 loads
     Net typecount_reveal_coretop_instance/core0/addr_0: 40 loads
     Net typecount_reveal_coretop_instance/core0/jtag_int_u/jshift_d1_rep1: 40 loads
     Net typecount_reveal_coretop_instance/core0/tm_u/VCC: 40 loads
     Net typecount_reveal_coretop_instance/core0/clear: 36 loads
     Net typecount_reveal_coretop_instance/core0/addr_2: 35 loads
 
   Number of warnings:  20
   Number of errors:    0



INFO: Design contains EBR with ASYNC Reset Mode that has a limitation:
The use of the EBR block asynchronous reset requires that certain timing
be met between the clock and the reset within the memory block. 
See the device specific data sheet for additional details.

Total CPU Time: 1 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 83 MB

Dumping design to file mixedcounter_vhdl_map.ncd.

istflow -prj "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/Reveal2.rvl" -design "mixedcounter_vhdl.rvp" 
INFO: The default vhdl library search path is now "c:/lscc/diamond/1.0/cae_library/vhdl_packages/vdbs" (VHDL-1504)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typepackage.vhd (VHDL-1481)
-- Restoring VHDL parse-tree ieee.std_logic_1164 from c:/lscc/diamond/1.0/cae_library/vhdl_packages/vdbs/ieee/std_logic_1164.vdb (VHDL-1493)
-- Restoring VHDL parse-tree std.standard from c:/lscc/diamond/1.0/cae_library/vhdl_packages/vdbs/std/standard.vdb (VHDL-1493)
-- Restoring VHDL parse-tree ieee.numeric_std from c:/lscc/diamond/1.0/cae_library/vhdl_packages/vdbs/ieee/numeric_std.vdb (VHDL-1493)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typepackage.vhd(5): INFO: analyzing package typepackage (VHDL-1014)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typepackage.vhd(24): INFO: analyzing package body typepackage (VHDL-1013)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(8): INFO: analyzing entity count8 (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(16): INFO: analyzing architecture rtl (VHDL-1010)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(42): INFO: analyzing entity count16 (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(50): INFO: analyzing architecture rtl (VHDL-1010)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(8): INFO: analyzing entity typecount (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(18): INFO: analyzing architecture rtl (VHDL-1010)
../vhdl_packages/numeric_std.vhd(878): WARNING: range is empty (null range) (VHDL-1200)
../vhdl_packages/numeric_std.vhd(879): WARNING: range is empty (null range) (VHDL-1200)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(8): INFO: elaborating typecount(rtl) (VHDL-1067)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(8): INFO: elaborating count8_uniq_0(rtl) (VHDL-1067)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(42): INFO: elaborating count16_uniq_0(rtl) (VHDL-1067)
-- all messages logged in file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_error.log
Copyright (c) 2001-2008 Lattice Semiconductor Corporation,  All rights reserved.
Check Reveal Inserter settings...
Finished checking Reveal Inserter settings.
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(18): WARNING: re-analyze unit rtl since unit count16_uniq_0 is overwritten or removed (VHDL-1201)
-- all messages logged in file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_error.log
INFO: The default vhdl library search path is now "c:/lscc/diamond/1.0/cae_library/vhdl_packages/vdbs" (VHDL-1504)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/Reveal2/mixedcounter_mixedcounter_LA0_sim.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/Reveal2/mixedcounter_mixedcounter_LA0_sim.vhd(13): INFO: analyzing entity mixedcounter_mixedcounter_la0 (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/Reveal2/mixedcounter_mixedcounter_LA0_sim.vhd(32): INFO: analyzing architecture mixedcounter_mixedcounter_la0_u (VHDL-1010)
-- all messages logged in file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_error.log
INFO: The default vhdl library search path is now "c:/lscc/diamond/1.0/cae_library/vhdl_packages/vdbs" (VHDL-1504)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd(6): INFO: analyzing entity reveal_coretop (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd(21): INFO: analyzing architecture one (VHDL-1010)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typepackage.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typepackage.vhd(5): INFO: analyzing package typepackage (VHDL-1014)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typepackage.vhd(24): INFO: analyzing package body typepackage (VHDL-1013)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(8): INFO: analyzing entity count8 (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(16): INFO: analyzing architecture rtl (VHDL-1010)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(42): INFO: analyzing entity count16 (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(50): INFO: analyzing architecture rtl (VHDL-1010)
-- Analyzing VHDL file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd (VHDL-1481)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(8): INFO: analyzing entity typecount (VHDL-1012)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(18): INFO: analyzing architecture rtl (VHDL-1010)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/topcount.vhd(8): INFO: elaborating typecount(rtl) (VHDL-1067)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(8): INFO: elaborating count8_uniq_0(rtl) (VHDL-1067)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/source/typecount.vhd(42): INFO: elaborating count16_uniq_0(rtl) (VHDL-1067)
INFO: input pin clk has no actual or default value (VHDL-9000)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd(8): INFO: clk is declared here (VHDL-1259)
INFO: input pin reset_n has no actual or default value (VHDL-9000)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd(9): INFO: reset_n is declared here (VHDL-1259)
INFO: input pin trigger_din has no actual or default value (VHDL-9000)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd(10): INFO: trigger_din is declared here (VHDL-1259)
INFO: input pin trace_din has no actual or default value (VHDL-9000)
C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/_reveal_coretop.vhd(12): INFO: trace_din is declared here (VHDL-1259)
-- Pretty printing all units in library work to file C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/tmpreveal/typecount_rvl_top.vhd (VHDL-1490)
Lpf file "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/mixedcounter_v.lpf" is updated.


synpwrap -prj "mixedcounter_vhdl_synplify.tcl" -log "mixedcounter_vhdl.srf"
Copyright (C) 1992-2010 Lattice Semiconductor Corporation. All rights reserved.
Lattice DiamondBeta 2 Version 1.0.00.103.09.10

==contents of mixedcounter_vhdl.srf
#Build: Synplify Pro for Lattice C-2009.03L-1, Build 085R, May 27 2009
#install: C:\lscc\diamond\1.0\synpbase
#OS: Windows XP 5.1
#Hostname: L24980

#Implementation: vhdl

#Tue Mar 09 10:43:50 2010

$ Start of Compile
#Tue Mar 09 10:43:50 2010

Synopsys VHDL Compiler, version comp350rcp1, Build 105R, built Jul 22 2009
Copyright (C) 1994-2009, Synopsys Inc.  All Rights Reserved

@N: CD720 :"C:\lscc\diamond\1.0\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
Top entity isn't set yet!
VHDL syntax check successful!
File C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd changed - recompiling
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":338:7:338:15|Synthesizing work.typecount.rtl 
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":4:7:4:20|Synthesizing work.reveal_coretop.one 
@W: CD280 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":24:14:24:42|Unbound component mixedcounter_mixedcounter_la0 mapped to black box
@W: CD280 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":44:14:44:23|Unbound component jtagconn16 mapped to black box
@W: CD638 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":19:11:19:21|Signal trigger_out is undriven 
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":44:14:44:23|Synthesizing work.jtagconn16.syn_black_box 
Post processing for work.jtagconn16.syn_black_box
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":24:14:24:42|Synthesizing work.mixedcounter_mixedcounter_la0.syn_black_box 
Post processing for work.mixedcounter_mixedcounter_la0.syn_black_box
Post processing for work.reveal_coretop.one
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":490:7:490:20|Synthesizing work.count16_uniq_0.rtl 
Post processing for work.count16_uniq_0.rtl
@A:"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":688:8:688:9|Feedback mux created for signal count2[15:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@N: CD630 :"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":478:7:478:19|Synthesizing work.count8_uniq_0.rtl 
Post processing for work.count8_uniq_0.rtl
@A:"C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":667:8:667:9|Feedback mux created for signal count[7:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
Post processing for work.typecount.rtl
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 09 10:43:50 2010

###########################################################]
Synopsys Generic Technology Mapper, Version map400lat, Build 146R, Built Sep 10 2009 10:27:59
Copyright (C) 1994-2009, Synopsys Inc.  All Rights Reserved
Product Version C-2009.03L-1
@W: BN246 |Failed to find top level module 'work.typecount' as specified in project file
@N: MF249 |Running in 32-bit mode.
@N: MF257 |Gated clock conversion enabled 
@N: BN133 |Ignoring syn_hier=hard property on the top-level design.
@N|Running in logic synthesis mode without enhanced optimization

Automatic dissolve at startup in view:work.typecount(rtl) of counter16(count16_uniq_0)
Automatic dissolve at startup in view:work.typecount(rtl) of counter8(count8_uniq_0)

Available hyper_sources - for debug and ip models
	None Found

Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)

@N:"c:\documents and settings\bcaslis\my documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":688:8:688:9|Found updn counter in view:work.typecount(rtl) inst counter16.count2ai[15:0] 
@N:"c:\documents and settings\bcaslis\my documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":667:8:667:9|Found updn counter in view:work.typecount(rtl) inst counter8.countai[7:0] 
Finished factoring (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)



#################### START OF GENERATED CLOCK OPTIMIZATION REPORT ####################[

======================================================================================
                                Instance:Pin        Generated Clock Optimization Status
======================================================================================


##################### END OF GENERATED CLOCK OPTIMIZATION REPORT #####################]

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)


Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Starting Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Finished Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Finished preparing to map (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Finished technology mapping (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

Net buffering Report for view:work.typecount(rtl):
No nets needed buffering.

Net buffering Report for view:work.reveal_coretop(one):
No nets needed buffering.

Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

Found clock typecount|clk with period 1000.00ns 
@W: MT246 :"c:\documents and settings\bcaslis\my documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":172:4:172:8|Blackbox mixedcounter_mixedcounter_la0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\documents and settings\bcaslis\my documents\balidesigns\mixedcounter\vhdl\reveal_workspace\tmpreveal\typecount_rvl_top.vhd":174:4:174:8|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 09 10:43:53 2010
#


Top view:               typecount
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..


Performance Summary 
*******************


Worst slack in design: 995.813

                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------
typecount|clk      1.0 MHz       238.8 MHz     1000.000      4.187         995.813     inferred     Inferred_clkgroup_0
System             1.0 MHz       457.3 MHz     1000.000      2.187         997.813     system       default_clkgroup   
=======================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------
typecount|clk  typecount|clk  |  1000.000    995.813  |  No paths    -      |  No paths    -      |  No paths    -    
======================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port          Starting            User           Arrival     Required          
Name          Reference           Constraint     Time        Time         Slack
              Clock                                                            
-------------------------------------------------------------------------------
clk           NA                  NA             NA          NA           NA   
direction     System (rising)     NA             0.000       996.505           
reset         System (rising)     NA             0.000       997.453           
===============================================================================


Output Ports: 

Port           Starting                   User           Arrival     Required          
Name           Reference                  Constraint     Time        Time         Slack
               Clock                                                                   
---------------------------------------------------------------------------------------
count2[0]      typecount|clk (rising)     NA             4.187       1000.000          
count2[1]      typecount|clk (rising)     NA             4.187       1000.000          
count2[2]      typecount|clk (rising)     NA             4.187       1000.000          
count2[3]      typecount|clk (rising)     NA             4.187       1000.000          
count2[4]      typecount|clk (rising)     NA             4.187       1000.000          
count2[5]      typecount|clk (rising)     NA             4.187       1000.000          
count2[6]      typecount|clk (rising)     NA             4.187       1000.000          
count2[7]      typecount|clk (rising)     NA             4.187       1000.000          
count2[8]      typecount|clk (rising)     NA             4.187       1000.000          
count2[9]      typecount|clk (rising)     NA             4.187       1000.000          
count2[10]     typecount|clk (rising)     NA             4.187       1000.000          
count2[11]     typecount|clk (rising)     NA             4.187       1000.000          
count2[12]     typecount|clk (rising)     NA             4.187       1000.000          
count2[13]     typecount|clk (rising)     NA             4.187       1000.000          
count2[14]     typecount|clk (rising)     NA             4.187       1000.000          
count2[15]     typecount|clk (rising)     NA             4.187       1000.000          
count3[0]      typecount|clk (rising)     NA             4.187       1000.000          
count3[1]      typecount|clk (rising)     NA             4.187       1000.000          
count3[2]      typecount|clk (rising)     NA             4.187       1000.000          
count3[3]      typecount|clk (rising)     NA             4.187       1000.000          
count3[4]      typecount|clk (rising)     NA             4.187       1000.000          
count3[5]      typecount|clk (rising)     NA             4.187       1000.000          
count3[6]      typecount|clk (rising)     NA             4.187       1000.000          
count3[7]      typecount|clk (rising)     NA             4.187       1000.000          
count3[8]      typecount|clk (rising)     NA             4.187       1000.000          
count3[9]      typecount|clk (rising)     NA             4.187       1000.000          
count3[10]     typecount|clk (rising)     NA             4.187       1000.000          
count3[11]     typecount|clk (rising)     NA             4.187       1000.000          
count3[12]     typecount|clk (rising)     NA             4.187       1000.000          
count3[13]     typecount|clk (rising)     NA             4.187       1000.000          
count3[14]     typecount|clk (rising)     NA             4.187       1000.000          
count3[15]     typecount|clk (rising)     NA             4.187       1000.000          
count3[16]     typecount|clk (rising)     NA             4.187       1000.000          
count3[17]     typecount|clk (rising)     NA             4.187       1000.000          
count3[18]     typecount|clk (rising)     NA             4.187       1000.000          
count3[19]     typecount|clk (rising)     NA             4.187       1000.000          
count3[20]     typecount|clk (rising)     NA             4.187       1000.000          
count3[21]     typecount|clk (rising)     NA             4.187       1000.000          
count3[22]     typecount|clk (rising)     NA             4.187       1000.000          
count3[23]     typecount|clk (rising)     NA             4.187       1000.000          
count3[24]     typecount|clk (rising)     NA             4.187       1000.000          
count3[25]     typecount|clk (rising)     NA             4.187       1000.000          
count3[26]     typecount|clk (rising)     NA             4.187       1000.000          
count3[27]     typecount|clk (rising)     NA             4.187       1000.000          
count3[28]     typecount|clk (rising)     NA             4.187       1000.000          
count3[29]     typecount|clk (rising)     NA             4.187       1000.000          
count3[30]     typecount|clk (rising)     NA             4.187       1000.000          
count3[31]     typecount|clk (rising)     NA             4.187       1000.000          
count[0]       typecount|clk (rising)     NA             4.187       1000.000          
count[1]       typecount|clk (rising)     NA             4.187       1000.000          
count[2]       typecount|clk (rising)     NA             4.187       1000.000          
count[3]       typecount|clk (rising)     NA             4.187       1000.000          
count[4]       typecount|clk (rising)     NA             4.187       1000.000          
count[5]       typecount|clk (rising)     NA             4.187       1000.000          
count[6]       typecount|clk (rising)     NA             4.187       1000.000          
count[7]       typecount|clk (rising)     NA             4.187       1000.000          
=======================================================================================


##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report
Part: lfe2_35e-5

Register bits: 72 of 32000 (0%)
PIC Latch:       0
I/O cells:       59


Details:
CCU2B:          14
FD1P3AX:        24
FD1S3DX:        48
GSR:            1
IB:             3
INV:            1
OB:             56
PUR:            1
VHI:            2
VLO:            2
Finished restoring hierarchy (Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 105MB)

Writing Analyst data base C:\Documents and Settings\bcaslis\My Documents\balidesigns\mixedcounter\vhdl\mixedcounter_vhdl.srm
@N: MF203 |Set autoconstraint_io 
Finished Writing Netlist Databases (Time elapsed 0h:00m:01s; Memory used current: 104MB peak: 105MB)

Writing EDIF Netlist and constraint files
C-2009.03L-1
Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 108MB)

Writing Verilog Simulation files
Finished Writing Verilog Simulation files (Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 108MB)

Writing VHDL Simulation files
Finished Writing VHDL Simulation files (Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 108MB)

Starting Writing Gated Clock Conversion Report (Time elapsed 0h:00m:02s; Memory used current: 108MB peak: 109MB)

@N: MF276 |Gated clock conversion enabled, but no gated clocks found in design 
Finished Writing Gated Clock Conversion Report (Time elapsed 0h:00m:02s; Memory used current: 108MB peak: 109MB)

Starting Writing Generated Clock Conversion Report (Time elapsed 0h:00m:02s; Memory used current: 108MB peak: 109MB)

@N: MF333 |Generated clock conversion enabled, but no generated clocks found in design 
Finished Writing Generated Clock Conversion Report (Time elapsed 0h:00m:02s; Memory used current: 108MB peak: 109MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 09 10:43:54 2010
#


Top view:               typecount
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..


Performance Summary 
*******************


Worst slack in design: 995.813

                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------
typecount|clk      1.0 MHz       238.8 MHz     1000.000      4.187         995.813     inferred     Inferred_clkgroup_0
System             1.0 MHz       457.3 MHz     1000.000      2.187         997.813     system       default_clkgroup   
=======================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------
typecount|clk  typecount|clk  |  1000.000    995.813  |  No paths    -      |  No paths    -      |  No paths    -    
======================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port          Starting            User           Arrival     Required          
Name          Reference           Constraint     Time        Time         Slack
              Clock                                                            
-------------------------------------------------------------------------------
clk           NA                  NA             NA          NA           NA   
direction     System (rising)     NA             0.000       996.505           
reset         System (rising)     NA             0.000       997.453           
===============================================================================


Output Ports: 

Port           Starting                   User           Arrival     Required          
Name           Reference                  Constraint     Time        Time         Slack
               Clock                                                                   
---------------------------------------------------------------------------------------
count2[0]      typecount|clk (rising)     NA             4.187       1000.000          
count2[1]      typecount|clk (rising)     NA             4.187       1000.000          
count2[2]      typecount|clk (rising)     NA             4.187       1000.000          
count2[3]      typecount|clk (rising)     NA             4.187       1000.000          
count2[4]      typecount|clk (rising)     NA             4.187       1000.000          
count2[5]      typecount|clk (rising)     NA             4.187       1000.000          
count2[6]      typecount|clk (rising)     NA             4.187       1000.000          
count2[7]      typecount|clk (rising)     NA             4.187       1000.000          
count2[8]      typecount|clk (rising)     NA             4.187       1000.000          
count2[9]      typecount|clk (rising)     NA             4.187       1000.000          
count2[10]     typecount|clk (rising)     NA             4.187       1000.000          
count2[11]     typecount|clk (rising)     NA             4.187       1000.000          
count2[12]     typecount|clk (rising)     NA             4.187       1000.000          
count2[13]     typecount|clk (rising)     NA             4.187       1000.000          
count2[14]     typecount|clk (rising)     NA             4.187       1000.000          
count2[15]     typecount|clk (rising)     NA             4.187       1000.000          
count3[0]      typecount|clk (rising)     NA             4.187       1000.000          
count3[1]      typecount|clk (rising)     NA             4.187       1000.000          
count3[2]      typecount|clk (rising)     NA             4.187       1000.000          
count3[3]      typecount|clk (rising)     NA             4.187       1000.000          
count3[4]      typecount|clk (rising)     NA             4.187       1000.000          
count3[5]      typecount|clk (rising)     NA             4.187       1000.000          
count3[6]      typecount|clk (rising)     NA             4.187       1000.000          
count3[7]      typecount|clk (rising)     NA             4.187       1000.000          
count3[8]      typecount|clk (rising)     NA             4.187       1000.000          
count3[9]      typecount|clk (rising)     NA             4.187       1000.000          
count3[10]     typecount|clk (rising)     NA             4.187       1000.000          
count3[11]     typecount|clk (rising)     NA             4.187       1000.000          
count3[12]     typecount|clk (rising)     NA             4.187       1000.000          
count3[13]     typecount|clk (rising)     NA             4.187       1000.000          
count3[14]     typecount|clk (rising)     NA             4.187       1000.000          
count3[15]     typecount|clk (rising)     NA             4.187       1000.000          
count3[16]     typecount|clk (rising)     NA             4.187       1000.000          
count3[17]     typecount|clk (rising)     NA             4.187       1000.000          
count3[18]     typecount|clk (rising)     NA             4.187       1000.000          
count3[19]     typecount|clk (rising)     NA             4.187       1000.000          
count3[20]     typecount|clk (rising)     NA             4.187       1000.000          
count3[21]     typecount|clk (rising)     NA             4.187       1000.000          
count3[22]     typecount|clk (rising)     NA             4.187       1000.000          
count3[23]     typecount|clk (rising)     NA             4.187       1000.000          
count3[24]     typecount|clk (rising)     NA             4.187       1000.000          
count3[25]     typecount|clk (rising)     NA             4.187       1000.000          
count3[26]     typecount|clk (rising)     NA             4.187       1000.000          
count3[27]     typecount|clk (rising)     NA             4.187       1000.000          
count3[28]     typecount|clk (rising)     NA             4.187       1000.000          
count3[29]     typecount|clk (rising)     NA             4.187       1000.000          
count3[30]     typecount|clk (rising)     NA             4.187       1000.000          
count3[31]     typecount|clk (rising)     NA             4.187       1000.000          
count[0]       typecount|clk (rising)     NA             4.187       1000.000          
count[1]       typecount|clk (rising)     NA             4.187       1000.000          
count[2]       typecount|clk (rising)     NA             4.187       1000.000          
count[3]       typecount|clk (rising)     NA             4.187       1000.000          
count[4]       typecount|clk (rising)     NA             4.187       1000.000          
count[5]       typecount|clk (rising)     NA             4.187       1000.000          
count[6]       typecount|clk (rising)     NA             4.187       1000.000          
count[7]       typecount|clk (rising)     NA             4.187       1000.000          
=======================================================================================


##### END OF TIMING REPORT #####]

Mapper successful!
Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Tue Mar 09 10:43:54 2010

###########################################################]


Synthesis exit by 0.

edif2ngd -l LatticeECP2 -d LFE2-35E -path "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl" -path "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter"  "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/mixedcounter_vhdl.edi" "mixedcounter_vhdl.ngo"   
edif2ngd:  version ispLever_v8.1_ALPHA_Build (558)
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2010 Lattice Semiconductor Corporation,  All rights
     reserved.
Writing the design to mixedcounter_vhdl.ngo...

ngdbuild  -a LatticeECP2 -d LFE2-35E  -p "C:/lscc/diamond/1.0/ispfpga/ep5a00/data" -p "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl" -p "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl" -p "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter" -p "C:/Documents and Settings/bcaslis/My Documents/balidesigns/mixedcounter/vhdl/reveal_workspace/Reveal2"  "mixedcounter_vhdl.ngo" "mixedcounter_vhdl.ngd"  	
ngdbuild:  version ispLever_v8.1_ALPHA_Build (558)
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2010 Lattice Semiconductor Corporation,  All rights
     reserved.
Reading 'mixedcounter_vhdl.ngo' ...
Loading NGL library
     'C:/lscc/diamond/1.0/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library
     'C:/lscc/diamond/1.0/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library
     'C:/lscc/diamond/1.0/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGO design 'C:/Documents and Settings/bcaslis/My
     Documents/balidesigns/mixedcounter/vhdl/mixedcounter_mixedcounter_la0.ng
     o'...
Loading NGO design 'C:/Documents and Settings/bcaslis/My
     Documents/balidesigns/mixedcounter/vhdl/pmi_ram_dpebnonesadr424424.ngo'.
     ..
Loading NGO design 'C:/Documents and Settings/bcaslis/My
     Documents/balidesigns/mixedcounter/vhdl/pmi_ram_dpebnonesadr114101024114
     101024.ngo'...
Loading NGL library 'C:/lscc/diamond/1.0/ispfpga/data/neoprims.ngl'...
Loading NGL library 'C:/lscc/diamond/1.0/ispfpga/data/neomacro.ngl'...
Logic has been added to the IP to support JTAG capability
Loading NGO design 'C:/lscc/diamond/1.0/ispfpga/ep5a00/data/ep5ahub.ngl'...

Running DRC...
WARNING - ngdbuild: logical net 'counter16/count2ai_s_0_COUT_15' has no
     load
WARNING - ngdbuild: logical net 'counter16/count2ai_s_0_S1_15' has no load
WARNING - ngdbuild: logical net 'counter16/count2ai_cry_0_S0_0' has no load
WARNING - ngdbuild: logical net 'counter8/countai_s_0_COUT_7' has no load
WARNING - ngdbuild: logical net 'counter8/countai_s_0_S1_7' has no load
WARNING - ngdbuild: logical net 'counter8/countai_cry_0_S0_0' has no load
WARNING - ngdbuild: logical net 'typecount_reveal_coretop_instance/VCC' has
     no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trigger_out' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/GND' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/rd_dout_tcnt_4' has no
     load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/rd_dout_tu_3' has no
     load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/rd_dout_tu_0_3' has no
     load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/decode_u/VCC' has no
     load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/tu_0/VCC' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/tu_1/VCC' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_cry_0_S0
     _0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_cry_0_CO
     UT_3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_reg_1_ra
     m_0_DO1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_reg_1_ra
     m_0_DO2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_reg_1_ra
     m_0_DO3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_reg_ram_
     0_DO1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_reg_ram_
     0_DO2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/event_cntr_reg_ram_
     0_DO3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/tcnt_0/VCC' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/jtag_int_u/bit_cnt_cry_0_S0_0'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/jtag_int_u/bit_cnt_s_0_S1_5'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/jtag_int_u/bit_cnt_s_0_COUT_5'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/jtag_int_u/tr_dout_bit_cnt_cry_
     0_S0_0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/jtag_int_u/tr_dout_bit_cnt_s_0_
     S1_7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/jtag_int_u/tr_dout_bit_cnt_s_0_
     COUT_7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_cry_0_S0_0
     ' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_s_0_S1_9'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_s_0_COUT_9
     ' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/tm_wr_addr_cntr_cry_0_S0_0
     ' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/tm_wr_addr_cntr_s_0_S1_9'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/tm_wr_addr_cntr_s_0_COUT_9
     ' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/pre_trig_cntr_cry_0_S0_0'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/pre_trig_cntr_s_0_S1_9'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/pre_trig_cntr_s_0_COUT_9'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/post_trig_cntr_cry_0_S0_0'
      has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/post_trig_cntr_s_0_S1_9'
     has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/post_trig_cntr_s_0_COUT_9'
      has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/scuba_vhi' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOA17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/trig_u/te_0/genblk0_genblk2_gen
     blk3_te_tt_ebr_ram/pmi_ram_dpEbnonesadr424424_0_0_0/DOB17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOA17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_6_0/DOB17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_0_6/DOA17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_1_5/DOA17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_2_4/DOA17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_3_3/DOA17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_4_2/DOA17' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA0' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA1' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA2' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA3' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA4' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA5' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA6' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA7' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA8' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA9' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA10' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA11' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA12' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA13' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA14' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA15' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA16' has no load
WARNING - ngdbuild: logical net
     'typecount_reveal_coretop_instance/core0/tm_u/genblk10_genblk11_tr_mem/p
     mi_ram_dpEbnonesadr114101024114101024_0_5_1/DOA17' has no load
WARNING - ngdbuild: logical net 'ep5ahub/tcka' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/tmsa' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/tdia' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_1' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_2' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_3' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_4' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_5' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_6' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_7' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_8' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_9' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_10' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_11' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_12' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_13' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_14' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/er2_tdo_15' has no driver
WARNING - ngdbuild: logical net 'ep5ahub/tdoa' has no load
WARNING - ngdbuild: logical net 'ep5ahub/cdn' has no load
WARNING - ngdbuild: logical net 'ep5ahub/ip_enable_15' has no load
WARNING - ngdbuild: logical net 'ep5ahub/genblk0_genblk3_un1_jtagc_u_1' has
     no load
WARNING - ngdbuild: logical net 'ep5ahub/genblk0_genblk3_un1_jtagc_u_2' has
     no load
WARNING - ngdbuild: logical net 'ep5ahub/genblk0_genblk3_un1_jtagc_u' has
     no load
WARNING - ngdbuild: logical net 'ep5ahub/rom_rd_addr_cry_0_S0_0' has no
     load
WARNING - ngdbuild: logical net 'ep5ahub/rom_rd_addr_s_0_S1_7' has no load
WARNING - ngdbuild: logical net 'ep5ahub/rom_rd_addr_s_0_COUT_7' has no
     load
WARNING - ngdbuild: DRC complete with 240 warnings

Design Results:
   1353 blocks expanded
complete the first expansion
Writing 'mixedcounter_vhdl.ngd' ...
