#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffbfe4b0a0 .scope module, "BancoPruebas" "BancoPruebas" 2 10;
 .timescale -9 -10;
v0x7fffbfec3760_0 .net "clk", 0 0, v0x7fffbfec2f20_0;  1 drivers
v0x7fffbfec3820_0 .net "data_in0", 1 0, v0x7fffbfec3100_0;  1 drivers
v0x7fffbfec38e0_0 .net "data_in1", 1 0, v0x7fffbfec3260_0;  1 drivers
v0x7fffbfec3980_0 .net "data_out_cond", 1 0, v0x7fffbfe7e9f0_0;  1 drivers
v0x7fffbfec3a90_0 .net "data_out_estr", 1 0, v0x7fffbfec2710_0;  1 drivers
v0x7fffbfec3bf0_0 .net "reset_L", 0 0, v0x7fffbfec34d0_0;  1 drivers
v0x7fffbfec3c90_0 .net "selector", 0 0, v0x7fffbfec3570_0;  1 drivers
S_0x7fffbfe4b220 .scope module, "muxConductual" "mux" 2 18, 3 1 0, S_0x7fffbfe4b0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 2 "data_in0"
    .port_info 4 /INPUT 2 "data_in1"
    .port_info 5 /OUTPUT 2 "data_out"
v0x7fffbfe7cdb0_0 .net "clk", 0 0, v0x7fffbfec2f20_0;  alias, 1 drivers
v0x7fffbfe7d2f0_0 .net "data_in0", 1 0, v0x7fffbfec3100_0;  alias, 1 drivers
v0x7fffbfe7d8c0_0 .net "data_in1", 1 0, v0x7fffbfec3260_0;  alias, 1 drivers
v0x7fffbfe7e9f0_0 .var "data_out", 1 0;
v0x7fffbfe77b20_0 .net "reset_L", 0 0, v0x7fffbfec34d0_0;  alias, 1 drivers
v0x7fffbfe785f0_0 .var "salMux1", 1 0;
v0x7fffbfeb12b0_0 .net "selector", 0 0, v0x7fffbfec3570_0;  alias, 1 drivers
E_0x7fffbfe8fd70 .event posedge, v0x7fffbfe7cdb0_0;
E_0x7fffbfe8fe80 .event edge, v0x7fffbfeb12b0_0, v0x7fffbfe7d2f0_0, v0x7fffbfe7d8c0_0;
S_0x7fffbfeb1430 .scope module, "muxSintetizado" "mux_synth" 2 29, 4 5 0, S_0x7fffbfe4b0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 2 "data_in0"
    .port_info 4 /INPUT 2 "data_in1"
    .port_info 5 /OUTPUT 2 "data_out"
v0x7fffbfec1900_0 .net "_0_", 1 0, L_0x7fffbfec3ec0;  1 drivers
v0x7fffbfec1a00_0 .net *"_s12", 0 0, L_0x7fffbfec3fb0;  1 drivers
L_0x7f6141640060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffbfec1ae0_0 .net/2u *"_s13", 0 0, L_0x7f6141640060;  1 drivers
v0x7fffbfec1ba0_0 .net *"_s15", 0 0, L_0x7fffbfec40d0;  1 drivers
v0x7fffbfec1c80_0 .net *"_s20", 0 0, L_0x7fffbfec4260;  1 drivers
v0x7fffbfec1db0_0 .net *"_s22", 0 0, L_0x7fffbfec4340;  1 drivers
v0x7fffbfec1e90_0 .net *"_s23", 0 0, L_0x7fffbfec4470;  1 drivers
v0x7fffbfec1f70_0 .net *"_s29", 0 0, L_0x7fffbfec4690;  1 drivers
v0x7fffbfec2050_0 .net *"_s3", 0 0, L_0x7fffbfec3d30;  1 drivers
v0x7fffbfec2130_0 .net *"_s31", 0 0, L_0x7fffbfec4790;  1 drivers
v0x7fffbfec2210_0 .net *"_s32", 0 0, L_0x7fffbfec4830;  1 drivers
L_0x7f6141640018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffbfec22f0_0 .net/2u *"_s4", 0 0, L_0x7f6141640018;  1 drivers
v0x7fffbfec23d0_0 .net *"_s6", 0 0, L_0x7fffbfec3dd0;  1 drivers
v0x7fffbfec24b0_0 .net "clk", 0 0, v0x7fffbfec2f20_0;  alias, 1 drivers
v0x7fffbfec2590_0 .net "data_in0", 1 0, v0x7fffbfec3100_0;  alias, 1 drivers
v0x7fffbfec2650_0 .net "data_in1", 1 0, v0x7fffbfec3260_0;  alias, 1 drivers
v0x7fffbfec2710_0 .var "data_out", 1 0;
v0x7fffbfec27d0_0 .net "reset_L", 0 0, v0x7fffbfec34d0_0;  alias, 1 drivers
v0x7fffbfec28b0_0 .net "salMux1", 1 0, L_0x7fffbfec45f0;  1 drivers
v0x7fffbfec29a0_0 .net "selector", 0 0, v0x7fffbfec3570_0;  alias, 1 drivers
L_0x7fffbfec3d30 .part L_0x7fffbfec45f0, 0, 1;
L_0x7fffbfec3dd0 .functor MUXZ 1, L_0x7f6141640018, L_0x7fffbfec3d30, v0x7fffbfec34d0_0, C4<>;
L_0x7fffbfec3ec0 .concat8 [ 1 1 0 0], L_0x7fffbfec3dd0, L_0x7fffbfec40d0;
L_0x7fffbfec3fb0 .part L_0x7fffbfec45f0, 1, 1;
L_0x7fffbfec40d0 .functor MUXZ 1, L_0x7f6141640060, L_0x7fffbfec3fb0, v0x7fffbfec34d0_0, C4<>;
L_0x7fffbfec4260 .part v0x7fffbfec3260_0, 0, 1;
L_0x7fffbfec4340 .part v0x7fffbfec3100_0, 0, 1;
L_0x7fffbfec4470 .functor MUXZ 1, L_0x7fffbfec4340, L_0x7fffbfec4260, v0x7fffbfec3570_0, C4<>;
L_0x7fffbfec45f0 .concat8 [ 1 1 0 0], L_0x7fffbfec4470, L_0x7fffbfec4830;
L_0x7fffbfec4690 .part v0x7fffbfec3260_0, 1, 1;
L_0x7fffbfec4790 .part v0x7fffbfec3100_0, 1, 1;
L_0x7fffbfec4830 .functor MUXZ 1, L_0x7fffbfec4790, L_0x7fffbfec4690, v0x7fffbfec3570_0, C4<>;
S_0x7fffbfec2b00 .scope module, "prob" "probador" 2 40, 5 2 0, S_0x7fffbfe4b0a0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "reset_L"
    .port_info 2 /OUTPUT 1 "selector"
    .port_info 3 /OUTPUT 2 "data_in0"
    .port_info 4 /OUTPUT 2 "data_in1"
    .port_info 5 /INPUT 2 "data_out_cond"
    .port_info 6 /INPUT 2 "data_out_estr"
v0x7fffbfec2d40_0 .net *"_s20", 0 0, L_0x7fffbfec49e0;  1 drivers
v0x7fffbfec2e40_0 .net *"_s24", 0 0, L_0x7fffbfec4a80;  1 drivers
v0x7fffbfec2f20_0 .var "clk", 0 0;
v0x7fffbfec3040_0 .var "cnt", 7 0;
v0x7fffbfec3100_0 .var "data_in0", 1 0;
v0x7fffbfec3260_0 .var "data_in1", 1 0;
v0x7fffbfec3370_0 .net "data_out_cond", 1 0, v0x7fffbfe7e9f0_0;  alias, 1 drivers
v0x7fffbfec3430_0 .net "data_out_estr", 1 0, v0x7fffbfec2710_0;  alias, 1 drivers
v0x7fffbfec34d0_0 .var "reset_L", 0 0;
v0x7fffbfec3570_0 .var "selector", 0 0;
E_0x7fffbfec2c80 .event posedge, L_0x7fffbfec4a80;
E_0x7fffbfec2ce0 .event posedge, L_0x7fffbfec49e0;
L_0x7fffbfec49e0 .part v0x7fffbfec2710_0, 0, 1;
L_0x7fffbfec4a80 .part v0x7fffbfec2710_0, 1, 1;
    .scope S_0x7fffbfe4b220;
T_0 ;
    %wait E_0x7fffbfe8fe80;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffbfe785f0_0, 0, 2;
    %load/vec4 v0x7fffbfeb12b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7fffbfe7d2f0_0;
    %store/vec4 v0x7fffbfe785f0_0, 0, 2;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffbfe7d8c0_0;
    %store/vec4 v0x7fffbfe785f0_0, 0, 2;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffbfe4b220;
T_1 ;
    %wait E_0x7fffbfe8fd70;
    %load/vec4 v0x7fffbfe77b20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffbfe7e9f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffbfe785f0_0;
    %assign/vec4 v0x7fffbfe7e9f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffbfeb1430;
T_2 ;
    %wait E_0x7fffbfe8fd70;
    %load/vec4 v0x7fffbfec1900_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffbfec2710_0, 4, 5;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffbfeb1430;
T_3 ;
    %wait E_0x7fffbfe8fd70;
    %load/vec4 v0x7fffbfec1900_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffbfec2710_0, 4, 5;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffbfec2b00;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffbfec3040_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x7fffbfec2b00;
T_5 ;
    %vpi_call 5 19 "$dumpfile", "mux.vcd" {0 0 0};
    %vpi_call 5 20 "$dumpvars" {0 0 0};
    %vpi_call 5 22 "$display", "\011\011time\011clk\011reset_L\011selector\011\011data_in0\011data_in1\011data_out_estr\011data_out_cond\011cuenta" {0 0 0};
    %vpi_call 5 24 "$monitor", $time, "\011%b\011%b\011\011%b\011\011%b\011\011%b\011\011%b\011\011%b\011\011%d", v0x7fffbfec2f20_0, v0x7fffbfec34d0_0, v0x7fffbfec3570_0, v0x7fffbfec3100_0, v0x7fffbfec3260_0, v0x7fffbfec3430_0, v0x7fffbfec3370_0, v0x7fffbfec3040_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbfec34d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbfec3570_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7fffbfec3260_0, 0, 2;
    %store/vec4 v0x7fffbfec3100_0, 0, 2;
    %wait E_0x7fffbfe8fd70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbfec34d0_0, 0;
    %wait E_0x7fffbfe8fd70;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fffbfec3100_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffbfec3260_0, 0;
    %wait E_0x7fffbfe8fd70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbfec3570_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffbfec3100_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffbfec3260_0, 0;
    %wait E_0x7fffbfe8fd70;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffbfec3100_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffbfec3260_0, 0;
    %wait E_0x7fffbfe8fd70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbfec3570_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fffbfec3100_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fffbfec3260_0, 0;
    %wait E_0x7fffbfe8fd70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbfec3570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffbfec3100_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffbfec3260_0, 0;
    %wait E_0x7fffbfe8fd70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbfec3570_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffbfec3100_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffbfec3260_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fffbfe8fd70;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 5 55 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7fffbfec2b00;
T_6 ;
    %wait E_0x7fffbfe8fd70;
    %load/vec4 v0x7fffbfec34d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fffbfec3370_0;
    %load/vec4 v0x7fffbfec3430_0;
    %cmp/ne;
    %jmp/0xz  T_6.2, 4;
    %vpi_call 5 61 "$display", "Inconsistencia a los %t", $realtime {0 0 0};
T_6.2 ;
T_6.0 ;
    %load/vec4 v0x7fffbfec3430_0;
    %load/vec4 v0x7fffbfec3370_0;
    %cmp/e;
    %jmp/0xz  T_6.4, 4;
    %vpi_call 5 64 "$display", "Todo bien" {0 0 0};
T_6.4 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffbfec2b00;
T_7 ;
    %wait E_0x7fffbfec2ce0;
    %load/vec4 v0x7fffbfec3040_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fffbfec3040_0, 0, 8;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffbfec2b00;
T_8 ;
    %wait E_0x7fffbfec2c80;
    %load/vec4 v0x7fffbfec3040_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fffbfec3040_0, 0, 8;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffbfec2b00;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbfec2f20_0, 0;
    %end;
    .thread T_9;
    .scope S_0x7fffbfec2b00;
T_10 ;
    %delay 45, 0;
    %load/vec4 v0x7fffbfec2f20_0;
    %inv;
    %assign/vec4 v0x7fffbfec2f20_0, 0;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "./src/BancoPruebaRTLIL.v";
    "./src/mux.v";
    "./src/mux_synth.v";
    "./src/probador.v";
