
StreetLight.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000026a8  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  080026a8  0c0026a8  0000a6a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 Stack         00000800  1ffe8000  1ffe8000  00018000  2**0
                  ALLOC
  3 .data         00000130  1ffe8800  0c0026b0  00010800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000074  1ffe8930  0c0027e0  00010930  2**2
                  ALLOC
  5 .no_init      00000014  2003ffc0  2003ffc0  00017fc0  2**2
                  ALLOC
  6 .debug_frame  00000108  00000000  00000000  00010930  2**2
                  CONTENTS, READONLY, DEBUGGING
  7 .build_attributes 000008a1  00000000  00000000  00010a38  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

08000000 <__Vectors>:
 8000000:	00 88 fe 1f 01 02 00 08 99 02 00 08 99 02 00 08     ................
 8000010:	99 02 00 08 99 02 00 08 99 02 00 08 00 00 00 00     ................
	...
 800002c:	99 02 00 08 99 02 00 08 00 00 00 00 99 02 00 08     ................
 800003c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800004c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800005c:	99 02 00 08 99 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 99 02 00 08 00 00 00 00 99 02 00 08     ................
 800007c:	99 02 00 08 ad 1e 00 08 99 02 00 08 99 02 00 08     ................
 800008c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800009c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000ac:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000bc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000cc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000dc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000ec:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000fc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800010c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800011c:	99 02 00 08 cd 1e 00 08 99 02 00 08 99 02 00 08     ................
 800012c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800013c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800014c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800015c:	99 02 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800017c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800018c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800019c:	99 02 00 08 99 02 00 08 99 02 00 08 99 14 00 08     ................
 80001ac:	8d 14 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001bc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001cc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001dc:	00 00 00 00 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001ec:	99 02 00 08 99 02 00 08 00 00 00 00 99 02 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <Reset_Handler>:
 8000200:	f8df d074 	ldr.w	sp, [pc, #116]	; 8000278 <__zero_table_end__>
 8000204:	481d      	ldr	r0, [pc, #116]	; (800027c <__zero_table_end__+0x4>)
 8000206:	4780      	blx	r0
 8000208:	4c1d      	ldr	r4, [pc, #116]	; (8000280 <__zero_table_end__+0x8>)
 800020a:	4d1e      	ldr	r5, [pc, #120]	; (8000284 <__zero_table_end__+0xc>)
 800020c:	42ac      	cmp	r4, r5
 800020e:	da09      	bge.n	8000224 <Reset_Handler+0x24>
 8000210:	6821      	ldr	r1, [r4, #0]
 8000212:	6862      	ldr	r2, [r4, #4]
 8000214:	68a3      	ldr	r3, [r4, #8]
 8000216:	3b04      	subs	r3, #4
 8000218:	bfa2      	ittt	ge
 800021a:	58c8      	ldrge	r0, [r1, r3]
 800021c:	50d0      	strge	r0, [r2, r3]
 800021e:	e7fa      	bge.n	8000216 <Reset_Handler+0x16>
 8000220:	340c      	adds	r4, #12
 8000222:	e7f3      	b.n	800020c <Reset_Handler+0xc>
 8000224:	4b18      	ldr	r3, [pc, #96]	; (8000288 <__zero_table_end__+0x10>)
 8000226:	4c19      	ldr	r4, [pc, #100]	; (800028c <__zero_table_end__+0x14>)
 8000228:	42a3      	cmp	r3, r4
 800022a:	da08      	bge.n	800023e <Reset_Handler+0x3e>
 800022c:	6819      	ldr	r1, [r3, #0]
 800022e:	685a      	ldr	r2, [r3, #4]
 8000230:	2000      	movs	r0, #0
 8000232:	3a04      	subs	r2, #4
 8000234:	bfa4      	itt	ge
 8000236:	5088      	strge	r0, [r1, r2]
 8000238:	e7fb      	bge.n	8000232 <Reset_Handler+0x32>
 800023a:	3308      	adds	r3, #8
 800023c:	e7f4      	b.n	8000228 <Reset_Handler+0x28>
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <__zero_table_end__+0x18>)
 8000240:	4780      	blx	r0
 8000242:	4814      	ldr	r0, [pc, #80]	; (8000294 <__zero_table_end__+0x1c>)
 8000244:	4780      	blx	r0
	...

08000248 <__copy_table_start__>:
 8000248:	0c0026b0 	.word	0x0c0026b0
 800024c:	1ffe8800 	.word	0x1ffe8800
 8000250:	00000130 	.word	0x00000130
 8000254:	0c0026b0 	.word	0x0c0026b0
 8000258:	1ffe8800 	.word	0x1ffe8800
 800025c:	00000000 	.word	0x00000000

08000260 <__copy_table_end__>:
 8000260:	1ffe8930 	.word	0x1ffe8930
 8000264:	00000074 	.word	0x00000074
 8000268:	20000000 	.word	0x20000000
 800026c:	00000000 	.word	0x00000000
 8000270:	20000000 	.word	0x20000000
 8000274:	00000000 	.word	0x00000000

08000278 <__zero_table_end__>:
 8000278:	1ffe8800 	.word	0x1ffe8800
 800027c:	08000325 	.word	0x08000325
 8000280:	08000248 	.word	0x08000248
 8000284:	08000260 	.word	0x08000260
 8000288:	08000260 	.word	0x08000260
 800028c:	08000278 	.word	0x08000278
 8000290:	08002499 	.word	0x08002499
 8000294:	08001bf5 	.word	0x08001bf5

08000298 <BusFault_Handler>:
 8000298:	e7fe      	b.n	8000298 <BusFault_Handler>
	...

0800029c <SystemCoreClockUpdate>:
 800029c:	4b1d      	ldr	r3, [pc, #116]	; (8000314 <SystemCoreClockUpdate+0x78>)
 800029e:	68db      	ldr	r3, [r3, #12]
 80002a0:	03d9      	lsls	r1, r3, #15
 80002a2:	b510      	push	{r4, lr}
 80002a4:	d525      	bpl.n	80002f2 <SystemCoreClockUpdate+0x56>
 80002a6:	4b1c      	ldr	r3, [pc, #112]	; (8000318 <SystemCoreClockUpdate+0x7c>)
 80002a8:	68da      	ldr	r2, [r3, #12]
 80002aa:	f012 0f01 	tst.w	r2, #1
 80002ae:	461c      	mov	r4, r3
 80002b0:	d102      	bne.n	80002b8 <SystemCoreClockUpdate+0x1c>
 80002b2:	f001 fb13 	bl	80018dc <OSCHP_GetFrequency>
 80002b6:	e000      	b.n	80002ba <SystemCoreClockUpdate+0x1e>
 80002b8:	4818      	ldr	r0, [pc, #96]	; (800031c <SystemCoreClockUpdate+0x80>)
 80002ba:	6822      	ldr	r2, [r4, #0]
 80002bc:	4b16      	ldr	r3, [pc, #88]	; (8000318 <SystemCoreClockUpdate+0x7c>)
 80002be:	0752      	lsls	r2, r2, #29
 80002c0:	d510      	bpl.n	80002e4 <SystemCoreClockUpdate+0x48>
 80002c2:	689a      	ldr	r2, [r3, #8]
 80002c4:	6899      	ldr	r1, [r3, #8]
 80002c6:	689b      	ldr	r3, [r3, #8]
 80002c8:	f3c2 6203 	ubfx	r2, r2, #24, #4
 80002cc:	f3c3 4406 	ubfx	r4, r3, #16, #7
 80002d0:	1c53      	adds	r3, r2, #1
 80002d2:	fb04 3303 	mla	r3, r4, r3, r3
 80002d6:	fbb0 f0f3 	udiv	r0, r0, r3
 80002da:	f3c1 2306 	ubfx	r3, r1, #8, #7
 80002de:	fb03 0000 	mla	r0, r3, r0, r0
 80002e2:	e007      	b.n	80002f4 <SystemCoreClockUpdate+0x58>
 80002e4:	689b      	ldr	r3, [r3, #8]
 80002e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80002ea:	3301      	adds	r3, #1
 80002ec:	fbb0 f0f3 	udiv	r0, r0, r3
 80002f0:	e000      	b.n	80002f4 <SystemCoreClockUpdate+0x58>
 80002f2:	480a      	ldr	r0, [pc, #40]	; (800031c <SystemCoreClockUpdate+0x80>)
 80002f4:	4a07      	ldr	r2, [pc, #28]	; (8000314 <SystemCoreClockUpdate+0x78>)
 80002f6:	68d3      	ldr	r3, [r2, #12]
 80002f8:	b2db      	uxtb	r3, r3
 80002fa:	3301      	adds	r3, #1
 80002fc:	fbb0 f0f3 	udiv	r0, r0, r3
 8000300:	6913      	ldr	r3, [r2, #16]
 8000302:	f003 0301 	and.w	r3, r3, #1
 8000306:	3301      	adds	r3, #1
 8000308:	fbb0 f0f3 	udiv	r0, r0, r3
 800030c:	4b04      	ldr	r3, [pc, #16]	; (8000320 <SystemCoreClockUpdate+0x84>)
 800030e:	6018      	str	r0, [r3, #0]
 8000310:	bd10      	pop	{r4, pc}
 8000312:	bf00      	nop
 8000314:	50004600 	.word	0x50004600
 8000318:	50004710 	.word	0x50004710
 800031c:	016e3600 	.word	0x016e3600
 8000320:	2003ffc0 	.word	0x2003ffc0

08000324 <SystemInit>:
 8000324:	b538      	push	{r3, r4, r5, lr}
 8000326:	4a09      	ldr	r2, [pc, #36]	; (800034c <SystemInit+0x28>)
 8000328:	4d09      	ldr	r5, [pc, #36]	; (8000350 <SystemInit+0x2c>)
 800032a:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
 800032e:	4623      	mov	r3, r4
 8000330:	cb03      	ldmia	r3!, {r0, r1}
 8000332:	42ab      	cmp	r3, r5
 8000334:	6010      	str	r0, [r2, #0]
 8000336:	6051      	str	r1, [r2, #4]
 8000338:	461c      	mov	r4, r3
 800033a:	f102 0208 	add.w	r2, r2, #8
 800033e:	d1f6      	bne.n	800032e <SystemInit+0xa>
 8000340:	f001 fa8c 	bl	800185c <SystemCoreSetup>
 8000344:	f001 face 	bl	80018e4 <SystemCoreClockSetup>
 8000348:	bd38      	pop	{r3, r4, r5, pc}
 800034a:	bf00      	nop
 800034c:	2003ffc4 	.word	0x2003ffc4
 8000350:	20000010 	.word	0x20000010

08000354 <XMC_GPIO_Init>:
 8000354:	f001 03fc 	and.w	r3, r1, #252	; 0xfc
 8000358:	4403      	add	r3, r0
 800035a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800035c:	f001 0403 	and.w	r4, r1, #3
 8000360:	691e      	ldr	r6, [r3, #16]
 8000362:	00e4      	lsls	r4, r4, #3
 8000364:	25f8      	movs	r5, #248	; 0xf8
 8000366:	40a5      	lsls	r5, r4
 8000368:	ea26 0505 	bic.w	r5, r6, r5
 800036c:	611d      	str	r5, [r3, #16]
 800036e:	6f46      	ldr	r6, [r0, #116]	; 0x74
 8000370:	004f      	lsls	r7, r1, #1
 8000372:	2503      	movs	r5, #3
 8000374:	40bd      	lsls	r5, r7
 8000376:	ea26 0505 	bic.w	r5, r6, r5
 800037a:	6745      	str	r5, [r0, #116]	; 0x74
 800037c:	4d16      	ldr	r5, [pc, #88]	; (80003d8 <XMC_GPIO_Init+0x84>)
 800037e:	42a8      	cmp	r0, r5
 8000380:	d003      	beq.n	800038a <XMC_GPIO_Init+0x36>
 8000382:	f505 7580 	add.w	r5, r5, #256	; 0x100
 8000386:	42a8      	cmp	r0, r5
 8000388:	d107      	bne.n	800039a <XMC_GPIO_Init+0x46>
 800038a:	6e05      	ldr	r5, [r0, #96]	; 0x60
 800038c:	2601      	movs	r6, #1
 800038e:	fa06 f101 	lsl.w	r1, r6, r1
 8000392:	ea25 0101 	bic.w	r1, r5, r1
 8000396:	6601      	str	r1, [r0, #96]	; 0x60
 8000398:	e018      	b.n	80003cc <XMC_GPIO_Init+0x78>
 800039a:	f992 5000 	ldrsb.w	r5, [r2]
 800039e:	2d00      	cmp	r5, #0
 80003a0:	da14      	bge.n	80003cc <XMC_GPIO_Init+0x78>
 80003a2:	6855      	ldr	r5, [r2, #4]
 80003a4:	408d      	lsls	r5, r1
 80003a6:	6045      	str	r5, [r0, #4]
 80003a8:	08cd      	lsrs	r5, r1, #3
 80003aa:	eb00 0085 	add.w	r0, r0, r5, lsl #2
 80003ae:	f001 0107 	and.w	r1, r1, #7
 80003b2:	6c06      	ldr	r6, [r0, #64]	; 0x40
 80003b4:	0089      	lsls	r1, r1, #2
 80003b6:	2507      	movs	r5, #7
 80003b8:	408d      	lsls	r5, r1
 80003ba:	ea26 0505 	bic.w	r5, r6, r5
 80003be:	6405      	str	r5, [r0, #64]	; 0x40
 80003c0:	7a16      	ldrb	r6, [r2, #8]
 80003c2:	6c05      	ldr	r5, [r0, #64]	; 0x40
 80003c4:	fa06 f101 	lsl.w	r1, r6, r1
 80003c8:	4329      	orrs	r1, r5
 80003ca:	6401      	str	r1, [r0, #64]	; 0x40
 80003cc:	7812      	ldrb	r2, [r2, #0]
 80003ce:	6919      	ldr	r1, [r3, #16]
 80003d0:	40a2      	lsls	r2, r4
 80003d2:	430a      	orrs	r2, r1
 80003d4:	611a      	str	r2, [r3, #16]
 80003d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003d8:	48028e00 	.word	0x48028e00

080003dc <XMC_RTC_Init>:
 80003dc:	4b18      	ldr	r3, [pc, #96]	; (8000440 <XMC_RTC_Init+0x64>)
 80003de:	685b      	ldr	r3, [r3, #4]
 80003e0:	07db      	lsls	r3, r3, #31
 80003e2:	b510      	push	{r4, lr}
 80003e4:	4604      	mov	r4, r0
 80003e6:	d429      	bmi.n	800043c <XMC_RTC_Init+0x60>
 80003e8:	f000 f980 	bl	80006ec <XMC_SCU_HIB_IsHibernateDomainEnabled>
 80003ec:	b908      	cbnz	r0, 80003f2 <XMC_RTC_Init+0x16>
 80003ee:	f000 f963 	bl	80006b8 <XMC_SCU_HIB_EnableHibernateDomain>
 80003f2:	8a20      	ldrh	r0, [r4, #16]
 80003f4:	f000 fb62 	bl	8000abc <XMC_RTC_SetPrescaler>
 80003f8:	4b12      	ldr	r3, [pc, #72]	; (8000444 <XMC_RTC_Init+0x68>)
 80003fa:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 80003fe:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8000402:	461a      	mov	r2, r3
 8000404:	d1f8      	bne.n	80003f8 <XMC_RTC_Init+0x1c>
 8000406:	f503 6320 	add.w	r3, r3, #2560	; 0xa00
 800040a:	6821      	ldr	r1, [r4, #0]
 800040c:	6219      	str	r1, [r3, #32]
 800040e:	f8d2 10c4 	ldr.w	r1, [r2, #196]	; 0xc4
 8000412:	04c8      	lsls	r0, r1, #19
 8000414:	d4fb      	bmi.n	800040e <XMC_RTC_Init+0x32>
 8000416:	6862      	ldr	r2, [r4, #4]
 8000418:	625a      	str	r2, [r3, #36]	; 0x24
 800041a:	4b0a      	ldr	r3, [pc, #40]	; (8000444 <XMC_RTC_Init+0x68>)
 800041c:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8000420:	f412 7f00 	tst.w	r2, #512	; 0x200
 8000424:	461a      	mov	r2, r3
 8000426:	d1f8      	bne.n	800041a <XMC_RTC_Init+0x3e>
 8000428:	f503 6320 	add.w	r3, r3, #2560	; 0xa00
 800042c:	68a1      	ldr	r1, [r4, #8]
 800042e:	6199      	str	r1, [r3, #24]
 8000430:	f8d2 10c4 	ldr.w	r1, [r2, #196]	; 0xc4
 8000434:	0549      	lsls	r1, r1, #21
 8000436:	d4fb      	bmi.n	8000430 <XMC_RTC_Init+0x54>
 8000438:	68e2      	ldr	r2, [r4, #12]
 800043a:	61da      	str	r2, [r3, #28]
 800043c:	2000      	movs	r0, #0
 800043e:	bd10      	pop	{r4, pc}
 8000440:	50004a00 	.word	0x50004a00
 8000444:	50004000 	.word	0x50004000

08000448 <XMC_RTC_EnableEvent>:
 8000448:	4b04      	ldr	r3, [pc, #16]	; (800045c <XMC_RTC_EnableEvent+0x14>)
 800044a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800044e:	045b      	lsls	r3, r3, #17
 8000450:	d4fa      	bmi.n	8000448 <XMC_RTC_EnableEvent>
 8000452:	4a03      	ldr	r2, [pc, #12]	; (8000460 <XMC_RTC_EnableEvent+0x18>)
 8000454:	6913      	ldr	r3, [r2, #16]
 8000456:	4318      	orrs	r0, r3
 8000458:	6110      	str	r0, [r2, #16]
 800045a:	4770      	bx	lr
 800045c:	50004000 	.word	0x50004000
 8000460:	50004a00 	.word	0x50004a00

08000464 <XMC_SCU_lDelay>:
 8000464:	b510      	push	{r4, lr}
 8000466:	4604      	mov	r4, r0
 8000468:	f7ff ff18 	bl	800029c <SystemCoreClockUpdate>
 800046c:	4b06      	ldr	r3, [pc, #24]	; (8000488 <XMC_SCU_lDelay+0x24>)
 800046e:	4807      	ldr	r0, [pc, #28]	; (800048c <XMC_SCU_lDelay+0x28>)
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	fbb3 f3f0 	udiv	r3, r3, r0
 8000476:	fb03 f004 	mul.w	r0, r3, r4
 800047a:	2300      	movs	r3, #0
 800047c:	4283      	cmp	r3, r0
 800047e:	d002      	beq.n	8000486 <XMC_SCU_lDelay+0x22>
 8000480:	bf00      	nop
 8000482:	3301      	adds	r3, #1
 8000484:	e7fa      	b.n	800047c <XMC_SCU_lDelay+0x18>
 8000486:	bd10      	pop	{r4, pc}
 8000488:	2003ffc0 	.word	0x2003ffc0
 800048c:	000f4240 	.word	0x000f4240

08000490 <XMC_SCU_RESET_DeassertPeripheralReset>:
 8000490:	0f02      	lsrs	r2, r0, #28
 8000492:	230c      	movs	r3, #12
 8000494:	4353      	muls	r3, r2
 8000496:	4a02      	ldr	r2, [pc, #8]	; (80004a0 <XMC_SCU_RESET_DeassertPeripheralReset+0x10>)
 8000498:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
 800049c:	5098      	str	r0, [r3, r2]
 800049e:	4770      	bx	lr
 80004a0:	50004414 	.word	0x50004414

080004a4 <XMC_SCU_RESET_IsPeripheralResetAsserted>:
 80004a4:	f020 4270 	bic.w	r2, r0, #4026531840	; 0xf0000000
 80004a8:	230c      	movs	r3, #12
 80004aa:	0f00      	lsrs	r0, r0, #28
 80004ac:	4358      	muls	r0, r3
 80004ae:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
 80004b2:	f503 4388 	add.w	r3, r3, #17408	; 0x4400
 80004b6:	58c3      	ldr	r3, [r0, r3]
 80004b8:	421a      	tst	r2, r3
 80004ba:	bf14      	ite	ne
 80004bc:	2001      	movne	r0, #1
 80004be:	2000      	moveq	r0, #0
 80004c0:	4770      	bx	lr
	...

080004c4 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:
 80004c4:	4b03      	ldr	r3, [pc, #12]	; (80004d4 <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x10>)
 80004c6:	4a04      	ldr	r2, [pc, #16]	; (80004d8 <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x14>)
 80004c8:	695b      	ldr	r3, [r3, #20]
 80004ca:	6810      	ldr	r0, [r2, #0]
 80004cc:	f003 0301 	and.w	r3, r3, #1
 80004d0:	40d8      	lsrs	r0, r3
 80004d2:	4770      	bx	lr
 80004d4:	50004600 	.word	0x50004600
 80004d8:	2003ffc0 	.word	0x2003ffc0

080004dc <XMC_SCU_CLOCK_SetSystemClockSource>:
 80004dc:	4a03      	ldr	r2, [pc, #12]	; (80004ec <XMC_SCU_CLOCK_SetSystemClockSource+0x10>)
 80004de:	68d3      	ldr	r3, [r2, #12]
 80004e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80004e4:	4318      	orrs	r0, r3
 80004e6:	60d0      	str	r0, [r2, #12]
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop
 80004ec:	50004600 	.word	0x50004600

080004f0 <XMC_SCU_CLOCK_SetUsbClockSource>:
 80004f0:	4a03      	ldr	r2, [pc, #12]	; (8000500 <XMC_SCU_CLOCK_SetUsbClockSource+0x10>)
 80004f2:	6993      	ldr	r3, [r2, #24]
 80004f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80004f8:	4318      	orrs	r0, r3
 80004fa:	6190      	str	r0, [r2, #24]
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop
 8000500:	50004600 	.word	0x50004600

08000504 <XMC_SCU_CLOCK_SetWdtClockSource>:
 8000504:	4a03      	ldr	r2, [pc, #12]	; (8000514 <XMC_SCU_CLOCK_SetWdtClockSource+0x10>)
 8000506:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8000508:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800050c:	4318      	orrs	r0, r3
 800050e:	6250      	str	r0, [r2, #36]	; 0x24
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop
 8000514:	50004600 	.word	0x50004600

08000518 <XMC_SCU_CLOCK_SetSystemPllClockSource>:
 8000518:	4a06      	ldr	r2, [pc, #24]	; (8000534 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x1c>)
 800051a:	68d3      	ldr	r3, [r2, #12]
 800051c:	b920      	cbnz	r0, 8000528 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x10>
 800051e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000522:	f023 0301 	bic.w	r3, r3, #1
 8000526:	e003      	b.n	8000530 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x18>
 8000528:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800052c:	f043 0301 	orr.w	r3, r3, #1
 8000530:	60d3      	str	r3, [r2, #12]
 8000532:	4770      	bx	lr
 8000534:	50004710 	.word	0x50004710

08000538 <XMC_SCU_HIB_SetRtcClockSource>:
 8000538:	4b05      	ldr	r3, [pc, #20]	; (8000550 <XMC_SCU_HIB_SetRtcClockSource+0x18>)
 800053a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800053e:	071b      	lsls	r3, r3, #28
 8000540:	d4fa      	bmi.n	8000538 <XMC_SCU_HIB_SetRtcClockSource>
 8000542:	4a04      	ldr	r2, [pc, #16]	; (8000554 <XMC_SCU_HIB_SetRtcClockSource+0x1c>)
 8000544:	68d3      	ldr	r3, [r2, #12]
 8000546:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800054a:	4318      	orrs	r0, r3
 800054c:	60d0      	str	r0, [r2, #12]
 800054e:	4770      	bx	lr
 8000550:	50004000 	.word	0x50004000
 8000554:	50004300 	.word	0x50004300

08000558 <XMC_SCU_HIB_SetStandbyClockSource>:
 8000558:	4b05      	ldr	r3, [pc, #20]	; (8000570 <XMC_SCU_HIB_SetStandbyClockSource+0x18>)
 800055a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800055e:	071b      	lsls	r3, r3, #28
 8000560:	d4fa      	bmi.n	8000558 <XMC_SCU_HIB_SetStandbyClockSource>
 8000562:	4a04      	ldr	r2, [pc, #16]	; (8000574 <XMC_SCU_HIB_SetStandbyClockSource+0x1c>)
 8000564:	68d3      	ldr	r3, [r2, #12]
 8000566:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800056a:	4318      	orrs	r0, r3
 800056c:	60d0      	str	r0, [r2, #12]
 800056e:	4770      	bx	lr
 8000570:	50004000 	.word	0x50004000
 8000574:	50004300 	.word	0x50004300

08000578 <XMC_SCU_CLOCK_SetSystemClockDivider>:
 8000578:	4a03      	ldr	r2, [pc, #12]	; (8000588 <XMC_SCU_CLOCK_SetSystemClockDivider+0x10>)
 800057a:	68d3      	ldr	r3, [r2, #12]
 800057c:	3801      	subs	r0, #1
 800057e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000582:	4303      	orrs	r3, r0
 8000584:	60d3      	str	r3, [r2, #12]
 8000586:	4770      	bx	lr
 8000588:	50004600 	.word	0x50004600

0800058c <XMC_SCU_CLOCK_SetCcuClockDivider>:
 800058c:	4a03      	ldr	r2, [pc, #12]	; (800059c <XMC_SCU_CLOCK_SetCcuClockDivider+0x10>)
 800058e:	6a13      	ldr	r3, [r2, #32]
 8000590:	3801      	subs	r0, #1
 8000592:	f023 0301 	bic.w	r3, r3, #1
 8000596:	4303      	orrs	r3, r0
 8000598:	6213      	str	r3, [r2, #32]
 800059a:	4770      	bx	lr
 800059c:	50004600 	.word	0x50004600

080005a0 <XMC_SCU_CLOCK_SetCpuClockDivider>:
 80005a0:	4a03      	ldr	r2, [pc, #12]	; (80005b0 <XMC_SCU_CLOCK_SetCpuClockDivider+0x10>)
 80005a2:	6913      	ldr	r3, [r2, #16]
 80005a4:	3801      	subs	r0, #1
 80005a6:	f023 0301 	bic.w	r3, r3, #1
 80005aa:	4303      	orrs	r3, r0
 80005ac:	6113      	str	r3, [r2, #16]
 80005ae:	4770      	bx	lr
 80005b0:	50004600 	.word	0x50004600

080005b4 <XMC_SCU_CLOCK_SetPeripheralClockDivider>:
 80005b4:	4a03      	ldr	r2, [pc, #12]	; (80005c4 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x10>)
 80005b6:	6953      	ldr	r3, [r2, #20]
 80005b8:	3801      	subs	r0, #1
 80005ba:	f023 0301 	bic.w	r3, r3, #1
 80005be:	4303      	orrs	r3, r0
 80005c0:	6153      	str	r3, [r2, #20]
 80005c2:	4770      	bx	lr
 80005c4:	50004600 	.word	0x50004600

080005c8 <XMC_SCU_CLOCK_SetUsbClockDivider>:
 80005c8:	4a03      	ldr	r2, [pc, #12]	; (80005d8 <XMC_SCU_CLOCK_SetUsbClockDivider+0x10>)
 80005ca:	6993      	ldr	r3, [r2, #24]
 80005cc:	3801      	subs	r0, #1
 80005ce:	f023 0307 	bic.w	r3, r3, #7
 80005d2:	4303      	orrs	r3, r0
 80005d4:	6193      	str	r3, [r2, #24]
 80005d6:	4770      	bx	lr
 80005d8:	50004600 	.word	0x50004600

080005dc <XMC_SCU_CLOCK_SetEbuClockDivider>:
 80005dc:	4a03      	ldr	r2, [pc, #12]	; (80005ec <XMC_SCU_CLOCK_SetEbuClockDivider+0x10>)
 80005de:	69d3      	ldr	r3, [r2, #28]
 80005e0:	3801      	subs	r0, #1
 80005e2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80005e6:	4303      	orrs	r3, r0
 80005e8:	61d3      	str	r3, [r2, #28]
 80005ea:	4770      	bx	lr
 80005ec:	50004600 	.word	0x50004600

080005f0 <XMC_SCU_CLOCK_SetWdtClockDivider>:
 80005f0:	4a03      	ldr	r2, [pc, #12]	; (8000600 <XMC_SCU_CLOCK_SetWdtClockDivider+0x10>)
 80005f2:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80005f4:	3801      	subs	r0, #1
 80005f6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80005fa:	4303      	orrs	r3, r0
 80005fc:	6253      	str	r3, [r2, #36]	; 0x24
 80005fe:	4770      	bx	lr
 8000600:	50004600 	.word	0x50004600

08000604 <XMC_SCU_CLOCK_EnableClock>:
 8000604:	4b01      	ldr	r3, [pc, #4]	; (800060c <XMC_SCU_CLOCK_EnableClock+0x8>)
 8000606:	6058      	str	r0, [r3, #4]
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop
 800060c:	50004600 	.word	0x50004600

08000610 <XMC_SCU_CLOCK_UngatePeripheralClock>:
 8000610:	0f02      	lsrs	r2, r0, #28
 8000612:	230c      	movs	r3, #12
 8000614:	4353      	muls	r3, r2
 8000616:	4a02      	ldr	r2, [pc, #8]	; (8000620 <XMC_SCU_CLOCK_UngatePeripheralClock+0x10>)
 8000618:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
 800061c:	5098      	str	r0, [r3, r2]
 800061e:	4770      	bx	lr
 8000620:	50004648 	.word	0x50004648

08000624 <XMC_SCU_CLOCK_IsPeripheralClockGated>:
 8000624:	f020 4270 	bic.w	r2, r0, #4026531840	; 0xf0000000
 8000628:	230c      	movs	r3, #12
 800062a:	0f00      	lsrs	r0, r0, #28
 800062c:	4358      	muls	r0, r3
 800062e:	4b03      	ldr	r3, [pc, #12]	; (800063c <XMC_SCU_CLOCK_IsPeripheralClockGated+0x18>)
 8000630:	58c3      	ldr	r3, [r0, r3]
 8000632:	421a      	tst	r2, r3
 8000634:	bf14      	ite	ne
 8000636:	2001      	movne	r0, #1
 8000638:	2000      	moveq	r0, #0
 800063a:	4770      	bx	lr
 800063c:	50004640 	.word	0x50004640

08000640 <XMC_SCU_CLOCK_StartUsbPll>:
 8000640:	4b0f      	ldr	r3, [pc, #60]	; (8000680 <XMC_SCU_CLOCK_StartUsbPll+0x40>)
 8000642:	695a      	ldr	r2, [r3, #20]
 8000644:	f042 0201 	orr.w	r2, r2, #1
 8000648:	615a      	str	r2, [r3, #20]
 800064a:	695a      	ldr	r2, [r3, #20]
 800064c:	3801      	subs	r0, #1
 800064e:	3901      	subs	r1, #1
 8000650:	0600      	lsls	r0, r0, #24
 8000652:	f042 0210 	orr.w	r2, r2, #16
 8000656:	ea40 2101 	orr.w	r1, r0, r1, lsl #8
 800065a:	615a      	str	r2, [r3, #20]
 800065c:	6159      	str	r1, [r3, #20]
 800065e:	695a      	ldr	r2, [r3, #20]
 8000660:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000664:	615a      	str	r2, [r3, #20]
 8000666:	695a      	ldr	r2, [r3, #20]
 8000668:	f022 0210 	bic.w	r2, r2, #16
 800066c:	615a      	str	r2, [r3, #20]
 800066e:	695a      	ldr	r2, [r3, #20]
 8000670:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000674:	615a      	str	r2, [r3, #20]
 8000676:	691a      	ldr	r2, [r3, #16]
 8000678:	0752      	lsls	r2, r2, #29
 800067a:	d5fc      	bpl.n	8000676 <XMC_SCU_CLOCK_StartUsbPll+0x36>
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop
 8000680:	50004710 	.word	0x50004710

08000684 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>:
 8000684:	b510      	push	{r4, lr}
 8000686:	4c0b      	ldr	r4, [pc, #44]	; (80006b4 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x30>)
 8000688:	6863      	ldr	r3, [r4, #4]
 800068a:	2801      	cmp	r0, #1
 800068c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000690:	6063      	str	r3, [r4, #4]
 8000692:	d10a      	bne.n	80006aa <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x26>
 8000694:	6863      	ldr	r3, [r4, #4]
 8000696:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800069a:	6063      	str	r3, [r4, #4]
 800069c:	2064      	movs	r0, #100	; 0x64
 800069e:	f7ff fee1 	bl	8000464 <XMC_SCU_lDelay>
 80006a2:	6863      	ldr	r3, [r4, #4]
 80006a4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80006a8:	6063      	str	r3, [r4, #4]
 80006aa:	2064      	movs	r0, #100	; 0x64
 80006ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80006b0:	f7ff bed8 	b.w	8000464 <XMC_SCU_lDelay>
 80006b4:	50004710 	.word	0x50004710

080006b8 <XMC_SCU_HIB_EnableHibernateDomain>:
 80006b8:	4b0a      	ldr	r3, [pc, #40]	; (80006e4 <XMC_SCU_HIB_EnableHibernateDomain+0x2c>)
 80006ba:	681a      	ldr	r2, [r3, #0]
 80006bc:	07d2      	lsls	r2, r2, #31
 80006be:	d504      	bpl.n	80006ca <XMC_SCU_HIB_EnableHibernateDomain+0x12>
 80006c0:	4b09      	ldr	r3, [pc, #36]	; (80006e8 <XMC_SCU_HIB_EnableHibernateDomain+0x30>)
 80006c2:	681a      	ldr	r2, [r3, #0]
 80006c4:	0590      	lsls	r0, r2, #22
 80006c6:	d406      	bmi.n	80006d6 <XMC_SCU_HIB_EnableHibernateDomain+0x1e>
 80006c8:	4770      	bx	lr
 80006ca:	2201      	movs	r2, #1
 80006cc:	605a      	str	r2, [r3, #4]
 80006ce:	681a      	ldr	r2, [r3, #0]
 80006d0:	07d1      	lsls	r1, r2, #31
 80006d2:	d5fc      	bpl.n	80006ce <XMC_SCU_HIB_EnableHibernateDomain+0x16>
 80006d4:	e7f4      	b.n	80006c0 <XMC_SCU_HIB_EnableHibernateDomain+0x8>
 80006d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006da:	609a      	str	r2, [r3, #8]
 80006dc:	681a      	ldr	r2, [r3, #0]
 80006de:	0592      	lsls	r2, r2, #22
 80006e0:	d4fc      	bmi.n	80006dc <XMC_SCU_HIB_EnableHibernateDomain+0x24>
 80006e2:	4770      	bx	lr
 80006e4:	50004200 	.word	0x50004200
 80006e8:	50004400 	.word	0x50004400

080006ec <XMC_SCU_HIB_IsHibernateDomainEnabled>:
 80006ec:	4b05      	ldr	r3, [pc, #20]	; (8000704 <XMC_SCU_HIB_IsHibernateDomainEnabled+0x18>)
 80006ee:	6818      	ldr	r0, [r3, #0]
 80006f0:	f010 0001 	ands.w	r0, r0, #1
 80006f4:	bf1e      	ittt	ne
 80006f6:	f8d3 0200 	ldrne.w	r0, [r3, #512]	; 0x200
 80006fa:	f480 7000 	eorne.w	r0, r0, #512	; 0x200
 80006fe:	f3c0 2040 	ubfxne	r0, r0, #9, #1
 8000702:	4770      	bx	lr
 8000704:	50004200 	.word	0x50004200

08000708 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>:
 8000708:	4b03      	ldr	r3, [pc, #12]	; (8000718 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable+0x10>)
 800070a:	6818      	ldr	r0, [r3, #0]
 800070c:	f080 0008 	eor.w	r0, r0, #8
 8000710:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 8000714:	4770      	bx	lr
 8000716:	bf00      	nop
 8000718:	50004300 	.word	0x50004300

0800071c <XMC_SCU_CLOCK_EnableLowPowerOscillator>:
 800071c:	4b10      	ldr	r3, [pc, #64]	; (8000760 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x44>)
 800071e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000722:	60da      	str	r2, [r3, #12]
 8000724:	4a0f      	ldr	r2, [pc, #60]	; (8000764 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x48>)
 8000726:	69d1      	ldr	r1, [r2, #28]
 8000728:	f021 0130 	bic.w	r1, r1, #48	; 0x30
 800072c:	61d1      	str	r1, [r2, #28]
 800072e:	6859      	ldr	r1, [r3, #4]
 8000730:	0208      	lsls	r0, r1, #8
 8000732:	d5fc      	bpl.n	800072e <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x12>
 8000734:	490a      	ldr	r1, [pc, #40]	; (8000760 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x44>)
 8000736:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800073a:	60c8      	str	r0, [r1, #12]
 800073c:	2108      	movs	r1, #8
 800073e:	6051      	str	r1, [r2, #4]
 8000740:	685a      	ldr	r2, [r3, #4]
 8000742:	0391      	lsls	r1, r2, #14
 8000744:	d5fc      	bpl.n	8000740 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x24>
 8000746:	4a06      	ldr	r2, [pc, #24]	; (8000760 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x44>)
 8000748:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800074c:	60d1      	str	r1, [r2, #12]
 800074e:	4905      	ldr	r1, [pc, #20]	; (8000764 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x48>)
 8000750:	68ca      	ldr	r2, [r1, #12]
 8000752:	f042 0208 	orr.w	r2, r2, #8
 8000756:	60ca      	str	r2, [r1, #12]
 8000758:	685a      	ldr	r2, [r3, #4]
 800075a:	0312      	lsls	r2, r2, #12
 800075c:	d5fc      	bpl.n	8000758 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x3c>
 800075e:	4770      	bx	lr
 8000760:	50004074 	.word	0x50004074
 8000764:	50004300 	.word	0x50004300

08000768 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>:
 8000768:	b570      	push	{r4, r5, r6, lr}
 800076a:	4d0c      	ldr	r5, [pc, #48]	; (800079c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x34>)
 800076c:	4e0c      	ldr	r6, [pc, #48]	; (80007a0 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x38>)
 800076e:	686b      	ldr	r3, [r5, #4]
 8000770:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000774:	606b      	str	r3, [r5, #4]
 8000776:	6874      	ldr	r4, [r6, #4]
 8000778:	f001 f8b0 	bl	80018dc <OSCHP_GetFrequency>
 800077c:	4b09      	ldr	r3, [pc, #36]	; (80007a4 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x3c>)
 800077e:	fbb0 f0f3 	udiv	r0, r0, r3
 8000782:	f424 2370 	bic.w	r3, r4, #983040	; 0xf0000
 8000786:	3801      	subs	r0, #1
 8000788:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800078c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8000790:	6073      	str	r3, [r6, #4]
 8000792:	686b      	ldr	r3, [r5, #4]
 8000794:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000798:	606b      	str	r3, [r5, #4]
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	50004710 	.word	0x50004710
 80007a0:	50004700 	.word	0x50004700
 80007a4:	002625a0 	.word	0x002625a0

080007a8 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>:
 80007a8:	4b04      	ldr	r3, [pc, #16]	; (80007bc <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable+0x14>)
 80007aa:	6818      	ldr	r0, [r3, #0]
 80007ac:	f400 7060 	and.w	r0, r0, #896	; 0x380
 80007b0:	f5a0 7360 	sub.w	r3, r0, #896	; 0x380
 80007b4:	4258      	negs	r0, r3
 80007b6:	4158      	adcs	r0, r3
 80007b8:	4770      	bx	lr
 80007ba:	bf00      	nop
 80007bc:	50004710 	.word	0x50004710

080007c0 <XMC_SCU_CLOCK_EnableSystemPll>:
 80007c0:	4a03      	ldr	r2, [pc, #12]	; (80007d0 <XMC_SCU_CLOCK_EnableSystemPll+0x10>)
 80007c2:	6853      	ldr	r3, [r2, #4]
 80007c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007c8:	f023 0302 	bic.w	r3, r3, #2
 80007cc:	6053      	str	r3, [r2, #4]
 80007ce:	4770      	bx	lr
 80007d0:	50004710 	.word	0x50004710

080007d4 <XMC_SCU_CLOCK_DisableSystemPll>:
 80007d4:	4a03      	ldr	r2, [pc, #12]	; (80007e4 <XMC_SCU_CLOCK_DisableSystemPll+0x10>)
 80007d6:	6853      	ldr	r3, [r2, #4]
 80007d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007dc:	f043 0302 	orr.w	r3, r3, #2
 80007e0:	6053      	str	r3, [r2, #4]
 80007e2:	4770      	bx	lr
 80007e4:	50004710 	.word	0x50004710

080007e8 <XMC_SCU_CLOCK_StepSystemPllFrequency>:
 80007e8:	4a05      	ldr	r2, [pc, #20]	; (8000800 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x18>)
 80007ea:	6893      	ldr	r3, [r2, #8]
 80007ec:	3801      	subs	r0, #1
 80007ee:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80007f2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80007f6:	6093      	str	r3, [r2, #8]
 80007f8:	2032      	movs	r0, #50	; 0x32
 80007fa:	f7ff be33 	b.w	8000464 <XMC_SCU_lDelay>
 80007fe:	bf00      	nop
 8000800:	50004710 	.word	0x50004710

08000804 <XMC_SCU_CLOCK_StartSystemPll>:
 8000804:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000808:	460c      	mov	r4, r1
 800080a:	4605      	mov	r5, r0
 800080c:	4690      	mov	r8, r2
 800080e:	461f      	mov	r7, r3
 8000810:	9e06      	ldr	r6, [sp, #24]
 8000812:	f7ff fe81 	bl	8000518 <XMC_SCU_CLOCK_SetSystemPllClockSource>
 8000816:	2c01      	cmp	r4, #1
 8000818:	4c31      	ldr	r4, [pc, #196]	; (80008e0 <XMC_SCU_CLOCK_StartSystemPll+0xdc>)
 800081a:	d152      	bne.n	80008c2 <XMC_SCU_CLOCK_StartSystemPll+0xbe>
 800081c:	b935      	cbnz	r5, 800082c <XMC_SCU_CLOCK_StartSystemPll+0x28>
 800081e:	f001 f85d 	bl	80018dc <OSCHP_GetFrequency>
 8000822:	4d30      	ldr	r5, [pc, #192]	; (80008e4 <XMC_SCU_CLOCK_StartSystemPll+0xe0>)
 8000824:	fbb0 f0f5 	udiv	r0, r0, r5
 8000828:	0580      	lsls	r0, r0, #22
 800082a:	e001      	b.n	8000830 <XMC_SCU_CLOCK_StartSystemPll+0x2c>
 800082c:	f04f 60c0 	mov.w	r0, #100663296	; 0x6000000
 8000830:	6863      	ldr	r3, [r4, #4]
 8000832:	f043 0301 	orr.w	r3, r3, #1
 8000836:	6063      	str	r3, [r4, #4]
 8000838:	6863      	ldr	r3, [r4, #4]
 800083a:	f043 0310 	orr.w	r3, r3, #16
 800083e:	6063      	str	r3, [r4, #4]
 8000840:	68a1      	ldr	r1, [r4, #8]
 8000842:	4b29      	ldr	r3, [pc, #164]	; (80008e8 <XMC_SCU_CLOCK_StartSystemPll+0xe4>)
 8000844:	f108 32ff 	add.w	r2, r8, #4294967295
 8000848:	400b      	ands	r3, r1
 800084a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800084e:	1e7a      	subs	r2, r7, #1
 8000850:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
 8000854:	4378      	muls	r0, r7
 8000856:	2318      	movs	r3, #24
 8000858:	fbb0 f5f8 	udiv	r5, r0, r8
 800085c:	fbb5 f3f3 	udiv	r3, r5, r3
 8000860:	0d9b      	lsrs	r3, r3, #22
 8000862:	3b01      	subs	r3, #1
 8000864:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000868:	60a3      	str	r3, [r4, #8]
 800086a:	6863      	ldr	r3, [r4, #4]
 800086c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000870:	6063      	str	r3, [r4, #4]
 8000872:	6863      	ldr	r3, [r4, #4]
 8000874:	f023 0310 	bic.w	r3, r3, #16
 8000878:	6063      	str	r3, [r4, #4]
 800087a:	6863      	ldr	r3, [r4, #4]
 800087c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000880:	6063      	str	r3, [r4, #4]
 8000882:	6823      	ldr	r3, [r4, #0]
 8000884:	4a16      	ldr	r2, [pc, #88]	; (80008e0 <XMC_SCU_CLOCK_StartSystemPll+0xdc>)
 8000886:	0759      	lsls	r1, r3, #29
 8000888:	d5fb      	bpl.n	8000882 <XMC_SCU_CLOCK_StartSystemPll+0x7e>
 800088a:	6853      	ldr	r3, [r2, #4]
 800088c:	f023 0301 	bic.w	r3, r3, #1
 8000890:	6053      	str	r3, [r2, #4]
 8000892:	6823      	ldr	r3, [r4, #0]
 8000894:	07da      	lsls	r2, r3, #31
 8000896:	d4fc      	bmi.n	8000892 <XMC_SCU_CLOCK_StartSystemPll+0x8e>
 8000898:	203c      	movs	r0, #60	; 0x3c
 800089a:	fbb5 f0f0 	udiv	r0, r5, r0
 800089e:	0d80      	lsrs	r0, r0, #22
 80008a0:	4286      	cmp	r6, r0
 80008a2:	d201      	bcs.n	80008a8 <XMC_SCU_CLOCK_StartSystemPll+0xa4>
 80008a4:	f7ff ffa0 	bl	80007e8 <XMC_SCU_CLOCK_StepSystemPllFrequency>
 80008a8:	205a      	movs	r0, #90	; 0x5a
 80008aa:	fbb5 f0f0 	udiv	r0, r5, r0
 80008ae:	0d80      	lsrs	r0, r0, #22
 80008b0:	4286      	cmp	r6, r0
 80008b2:	d201      	bcs.n	80008b8 <XMC_SCU_CLOCK_StartSystemPll+0xb4>
 80008b4:	f7ff ff98 	bl	80007e8 <XMC_SCU_CLOCK_StepSystemPllFrequency>
 80008b8:	4630      	mov	r0, r6
 80008ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80008be:	f7ff bf93 	b.w	80007e8 <XMC_SCU_CLOCK_StepSystemPllFrequency>
 80008c2:	68a3      	ldr	r3, [r4, #8]
 80008c4:	3e01      	subs	r6, #1
 80008c6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80008ca:	431e      	orrs	r6, r3
 80008cc:	60a6      	str	r6, [r4, #8]
 80008ce:	6863      	ldr	r3, [r4, #4]
 80008d0:	f043 0301 	orr.w	r3, r3, #1
 80008d4:	6063      	str	r3, [r4, #4]
 80008d6:	6823      	ldr	r3, [r4, #0]
 80008d8:	07db      	lsls	r3, r3, #31
 80008da:	d5fc      	bpl.n	80008d6 <XMC_SCU_CLOCK_StartSystemPll+0xd2>
 80008dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80008e0:	50004710 	.word	0x50004710
 80008e4:	000f4240 	.word	0x000f4240
 80008e8:	f08080ff 	.word	0xf08080ff

080008ec <XMC_SCU_CLOCK_Init>:
 80008ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80008ee:	4604      	mov	r4, r0
 80008f0:	2000      	movs	r0, #0
 80008f2:	f7ff fdf3 	bl	80004dc <XMC_SCU_CLOCK_SetSystemClockSource>
 80008f6:	f7ff fedf 	bl	80006b8 <XMC_SCU_HIB_EnableHibernateDomain>
 80008fa:	79e3      	ldrb	r3, [r4, #7]
 80008fc:	b91b      	cbnz	r3, 8000906 <XMC_SCU_CLOCK_Init+0x1a>
 80008fe:	7a60      	ldrb	r0, [r4, #9]
 8000900:	f7ff fe2a 	bl	8000558 <XMC_SCU_HIB_SetStandbyClockSource>
 8000904:	e006      	b.n	8000914 <XMC_SCU_CLOCK_Init+0x28>
 8000906:	f7ff ff09 	bl	800071c <XMC_SCU_CLOCK_EnableLowPowerOscillator>
 800090a:	f7ff fefd 	bl	8000708 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>
 800090e:	2800      	cmp	r0, #0
 8000910:	d0fb      	beq.n	800090a <XMC_SCU_CLOCK_Init+0x1e>
 8000912:	e7f4      	b.n	80008fe <XMC_SCU_CLOCK_Init+0x12>
 8000914:	4b1b      	ldr	r3, [pc, #108]	; (8000984 <XMC_SCU_CLOCK_Init+0x98>)
 8000916:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800091a:	2b00      	cmp	r3, #0
 800091c:	d1fa      	bne.n	8000914 <XMC_SCU_CLOCK_Init+0x28>
 800091e:	7a20      	ldrb	r0, [r4, #8]
 8000920:	f7ff feb0 	bl	8000684 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>
 8000924:	7c20      	ldrb	r0, [r4, #16]
 8000926:	f7ff fe27 	bl	8000578 <XMC_SCU_CLOCK_SetSystemClockDivider>
 800092a:	7c60      	ldrb	r0, [r4, #17]
 800092c:	f7ff fe38 	bl	80005a0 <XMC_SCU_CLOCK_SetCpuClockDivider>
 8000930:	7ca0      	ldrb	r0, [r4, #18]
 8000932:	f7ff fe2b 	bl	800058c <XMC_SCU_CLOCK_SetCcuClockDivider>
 8000936:	7ce0      	ldrb	r0, [r4, #19]
 8000938:	f7ff fe3c 	bl	80005b4 <XMC_SCU_CLOCK_SetPeripheralClockDivider>
 800093c:	79a3      	ldrb	r3, [r4, #6]
 800093e:	b923      	cbnz	r3, 800094a <XMC_SCU_CLOCK_Init+0x5e>
 8000940:	78e3      	ldrb	r3, [r4, #3]
 8000942:	b94b      	cbnz	r3, 8000958 <XMC_SCU_CLOCK_Init+0x6c>
 8000944:	f7ff ff46 	bl	80007d4 <XMC_SCU_CLOCK_DisableSystemPll>
 8000948:	e010      	b.n	800096c <XMC_SCU_CLOCK_Init+0x80>
 800094a:	f7ff ff0d 	bl	8000768 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>
 800094e:	f7ff ff2b 	bl	80007a8 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>
 8000952:	2800      	cmp	r0, #0
 8000954:	d0fb      	beq.n	800094e <XMC_SCU_CLOCK_Init+0x62>
 8000956:	e7f3      	b.n	8000940 <XMC_SCU_CLOCK_Init+0x54>
 8000958:	f7ff ff32 	bl	80007c0 <XMC_SCU_CLOCK_EnableSystemPll>
 800095c:	78a5      	ldrb	r5, [r4, #2]
 800095e:	88a0      	ldrh	r0, [r4, #4]
 8000960:	78e1      	ldrb	r1, [r4, #3]
 8000962:	7862      	ldrb	r2, [r4, #1]
 8000964:	7823      	ldrb	r3, [r4, #0]
 8000966:	9500      	str	r5, [sp, #0]
 8000968:	f7ff ff4c 	bl	8000804 <XMC_SCU_CLOCK_StartSystemPll>
 800096c:	68e0      	ldr	r0, [r4, #12]
 800096e:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8000972:	d101      	bne.n	8000978 <XMC_SCU_CLOCK_Init+0x8c>
 8000974:	f7ff fdb2 	bl	80004dc <XMC_SCU_CLOCK_SetSystemClockSource>
 8000978:	b003      	add	sp, #12
 800097a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800097e:	f7ff bc8d 	b.w	800029c <SystemCoreClockUpdate>
 8000982:	bf00      	nop
 8000984:	50004000 	.word	0x50004000

08000988 <XMC_CCU4_EnableModule>:
 8000988:	b510      	push	{r4, lr}
 800098a:	4604      	mov	r4, r0
 800098c:	2010      	movs	r0, #16
 800098e:	f7ff fe39 	bl	8000604 <XMC_SCU_CLOCK_EnableClock>
 8000992:	4b12      	ldr	r3, [pc, #72]	; (80009dc <XMC_CCU4_EnableModule+0x54>)
 8000994:	429c      	cmp	r4, r3
 8000996:	d104      	bne.n	80009a2 <XMC_CCU4_EnableModule+0x1a>
 8000998:	2004      	movs	r0, #4
 800099a:	f7ff fe39 	bl	8000610 <XMC_SCU_CLOCK_UngatePeripheralClock>
 800099e:	2004      	movs	r0, #4
 80009a0:	e016      	b.n	80009d0 <XMC_CCU4_EnableModule+0x48>
 80009a2:	4b0f      	ldr	r3, [pc, #60]	; (80009e0 <XMC_CCU4_EnableModule+0x58>)
 80009a4:	429c      	cmp	r4, r3
 80009a6:	d104      	bne.n	80009b2 <XMC_CCU4_EnableModule+0x2a>
 80009a8:	2008      	movs	r0, #8
 80009aa:	f7ff fe31 	bl	8000610 <XMC_SCU_CLOCK_UngatePeripheralClock>
 80009ae:	2008      	movs	r0, #8
 80009b0:	e00e      	b.n	80009d0 <XMC_CCU4_EnableModule+0x48>
 80009b2:	4b0c      	ldr	r3, [pc, #48]	; (80009e4 <XMC_CCU4_EnableModule+0x5c>)
 80009b4:	429c      	cmp	r4, r3
 80009b6:	d104      	bne.n	80009c2 <XMC_CCU4_EnableModule+0x3a>
 80009b8:	2010      	movs	r0, #16
 80009ba:	f7ff fe29 	bl	8000610 <XMC_SCU_CLOCK_UngatePeripheralClock>
 80009be:	2010      	movs	r0, #16
 80009c0:	e006      	b.n	80009d0 <XMC_CCU4_EnableModule+0x48>
 80009c2:	4b09      	ldr	r3, [pc, #36]	; (80009e8 <XMC_CCU4_EnableModule+0x60>)
 80009c4:	429c      	cmp	r4, r3
 80009c6:	d107      	bne.n	80009d8 <XMC_CCU4_EnableModule+0x50>
 80009c8:	4808      	ldr	r0, [pc, #32]	; (80009ec <XMC_CCU4_EnableModule+0x64>)
 80009ca:	f7ff fe21 	bl	8000610 <XMC_SCU_CLOCK_UngatePeripheralClock>
 80009ce:	4807      	ldr	r0, [pc, #28]	; (80009ec <XMC_CCU4_EnableModule+0x64>)
 80009d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80009d4:	f7ff bd5c 	b.w	8000490 <XMC_SCU_RESET_DeassertPeripheralReset>
 80009d8:	bd10      	pop	{r4, pc}
 80009da:	bf00      	nop
 80009dc:	4000c000 	.word	0x4000c000
 80009e0:	40010000 	.word	0x40010000
 80009e4:	40014000 	.word	0x40014000
 80009e8:	48004000 	.word	0x48004000
 80009ec:	10000001 	.word	0x10000001

080009f0 <XMC_CCU4_Init>:
 80009f0:	b538      	push	{r3, r4, r5, lr}
 80009f2:	4604      	mov	r4, r0
 80009f4:	460d      	mov	r5, r1
 80009f6:	f7ff ffc7 	bl	8000988 <XMC_CCU4_EnableModule>
 80009fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80009fe:	60e3      	str	r3, [r4, #12]
 8000a00:	6823      	ldr	r3, [r4, #0]
 8000a02:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000a06:	ea43 3185 	orr.w	r1, r3, r5, lsl #14
 8000a0a:	6021      	str	r1, [r4, #0]
 8000a0c:	bd38      	pop	{r3, r4, r5, pc}

08000a0e <XMC_CCU4_SLICE_CompareInit>:
 8000a0e:	680b      	ldr	r3, [r1, #0]
 8000a10:	6143      	str	r3, [r0, #20]
 8000a12:	794b      	ldrb	r3, [r1, #5]
 8000a14:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8000a18:	051b      	lsls	r3, r3, #20
 8000a1a:	6043      	str	r3, [r0, #4]
 8000a1c:	790b      	ldrb	r3, [r1, #4]
 8000a1e:	f003 030f 	and.w	r3, r3, #15
 8000a22:	6243      	str	r3, [r0, #36]	; 0x24
 8000a24:	794b      	ldrb	r3, [r1, #5]
 8000a26:	f003 030f 	and.w	r3, r3, #15
 8000a2a:	6203      	str	r3, [r0, #32]
 8000a2c:	794b      	ldrb	r3, [r1, #5]
 8000a2e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8000a32:	6183      	str	r3, [r0, #24]
 8000a34:	790b      	ldrb	r3, [r1, #4]
 8000a36:	091b      	lsrs	r3, r3, #4
 8000a38:	62c3      	str	r3, [r0, #44]	; 0x2c
 8000a3a:	4770      	bx	lr

08000a3c <XMC_CCU4_SLICE_SetPrescaler>:
 8000a3c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000a3e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000a42:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000a46:	6283      	str	r3, [r0, #40]	; 0x28
 8000a48:	6241      	str	r1, [r0, #36]	; 0x24
 8000a4a:	4770      	bx	lr

08000a4c <XMC_CCU4_SLICE_SetInterruptNode>:
 8000a4c:	2909      	cmp	r1, #9
 8000a4e:	b530      	push	{r4, r5, lr}
 8000a50:	bf9c      	itt	ls
 8000a52:	4c09      	ldrls	r4, [pc, #36]	; (8000a78 <XMC_CCU4_SLICE_SetInterruptNode+0x2c>)
 8000a54:	4d09      	ldrls	r5, [pc, #36]	; (8000a7c <XMC_CCU4_SLICE_SetInterruptNode+0x30>)
 8000a56:	f8d0 30a8 	ldr.w	r3, [r0, #168]	; 0xa8
 8000a5a:	bf99      	ittee	ls
 8000a5c:	5c64      	ldrbls	r4, [r4, r1]
 8000a5e:	f835 1011 	ldrhls.w	r1, [r5, r1, lsl #1]
 8000a62:	f44f 5140 	movhi.w	r1, #12288	; 0x3000
 8000a66:	240c      	movhi	r4, #12
 8000a68:	ea23 0301 	bic.w	r3, r3, r1
 8000a6c:	40a2      	lsls	r2, r4
 8000a6e:	431a      	orrs	r2, r3
 8000a70:	f8c0 20a8 	str.w	r2, [r0, #168]	; 0xa8
 8000a74:	bd30      	pop	{r4, r5, pc}
 8000a76:	bf00      	nop
 8000a78:	080024e4 	.word	0x080024e4
 8000a7c:	080024ee 	.word	0x080024ee

08000a80 <XMC_GPIO_SetHardwareControl>:
 8000a80:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8000a82:	0049      	lsls	r1, r1, #1
 8000a84:	b510      	push	{r4, lr}
 8000a86:	2403      	movs	r4, #3
 8000a88:	408c      	lsls	r4, r1
 8000a8a:	ea23 0304 	bic.w	r3, r3, r4
 8000a8e:	6743      	str	r3, [r0, #116]	; 0x74
 8000a90:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8000a92:	408a      	lsls	r2, r1
 8000a94:	4313      	orrs	r3, r2
 8000a96:	6743      	str	r3, [r0, #116]	; 0x74
 8000a98:	bd10      	pop	{r4, pc}
	...

08000a9c <XMC_RTC_Start>:
 8000a9c:	4b05      	ldr	r3, [pc, #20]	; (8000ab4 <XMC_RTC_Start+0x18>)
 8000a9e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8000aa2:	05db      	lsls	r3, r3, #23
 8000aa4:	d4fa      	bmi.n	8000a9c <XMC_RTC_Start>
 8000aa6:	4a04      	ldr	r2, [pc, #16]	; (8000ab8 <XMC_RTC_Start+0x1c>)
 8000aa8:	6853      	ldr	r3, [r2, #4]
 8000aaa:	f043 0301 	orr.w	r3, r3, #1
 8000aae:	6053      	str	r3, [r2, #4]
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop
 8000ab4:	50004000 	.word	0x50004000
 8000ab8:	50004a00 	.word	0x50004a00

08000abc <XMC_RTC_SetPrescaler>:
 8000abc:	4b05      	ldr	r3, [pc, #20]	; (8000ad4 <XMC_RTC_SetPrescaler+0x18>)
 8000abe:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8000ac2:	05db      	lsls	r3, r3, #23
 8000ac4:	d4fa      	bmi.n	8000abc <XMC_RTC_SetPrescaler>
 8000ac6:	4a04      	ldr	r2, [pc, #16]	; (8000ad8 <XMC_RTC_SetPrescaler+0x1c>)
 8000ac8:	6853      	ldr	r3, [r2, #4]
 8000aca:	b29b      	uxth	r3, r3
 8000acc:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ad0:	6050      	str	r0, [r2, #4]
 8000ad2:	4770      	bx	lr
 8000ad4:	50004000 	.word	0x50004000
 8000ad8:	50004a00 	.word	0x50004a00

08000adc <XMC_RTC_SetTime>:
 8000adc:	4b08      	ldr	r3, [pc, #32]	; (8000b00 <XMC_RTC_SetTime+0x24>)
 8000ade:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8000ae2:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8000ae6:	461a      	mov	r2, r3
 8000ae8:	d1f8      	bne.n	8000adc <XMC_RTC_SetTime>
 8000aea:	f503 6320 	add.w	r3, r3, #2560	; 0xa00
 8000aee:	6801      	ldr	r1, [r0, #0]
 8000af0:	6219      	str	r1, [r3, #32]
 8000af2:	f8d2 10c4 	ldr.w	r1, [r2, #196]	; 0xc4
 8000af6:	04c9      	lsls	r1, r1, #19
 8000af8:	d4fb      	bmi.n	8000af2 <XMC_RTC_SetTime+0x16>
 8000afa:	6842      	ldr	r2, [r0, #4]
 8000afc:	625a      	str	r2, [r3, #36]	; 0x24
 8000afe:	4770      	bx	lr
 8000b00:	50004000 	.word	0x50004000

08000b04 <XMC_RTC_GetTime>:
 8000b04:	4b02      	ldr	r3, [pc, #8]	; (8000b10 <XMC_RTC_GetTime+0xc>)
 8000b06:	6a1a      	ldr	r2, [r3, #32]
 8000b08:	6002      	str	r2, [r0, #0]
 8000b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b0c:	6043      	str	r3, [r0, #4]
 8000b0e:	4770      	bx	lr
 8000b10:	50004a00 	.word	0x50004a00

08000b14 <XMC_UART_CH_Init>:
 8000b14:	b570      	push	{r4, r5, r6, lr}
 8000b16:	460e      	mov	r6, r1
 8000b18:	4604      	mov	r4, r0
 8000b1a:	f000 f985 	bl	8000e28 <XMC_USIC_CH_Enable>
 8000b1e:	7a35      	ldrb	r5, [r6, #8]
 8000b20:	7933      	ldrb	r3, [r6, #4]
 8000b22:	6831      	ldr	r1, [r6, #0]
 8000b24:	2d00      	cmp	r5, #0
 8000b26:	bf08      	it	eq
 8000b28:	2510      	moveq	r5, #16
 8000b2a:	4620      	mov	r0, r4
 8000b2c:	462a      	mov	r2, r5
 8000b2e:	b113      	cbz	r3, 8000b36 <XMC_UART_CH_Init+0x22>
 8000b30:	f000 f894 	bl	8000c5c <XMC_USIC_CH_SetBaudrateEx>
 8000b34:	e001      	b.n	8000b3a <XMC_UART_CH_Init+0x26>
 8000b36:	f000 f853 	bl	8000be0 <XMC_USIC_CH_SetBaudrate>
 8000b3a:	79f3      	ldrb	r3, [r6, #7]
 8000b3c:	3b01      	subs	r3, #1
 8000b3e:	005b      	lsls	r3, r3, #1
 8000b40:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8000b44:	086d      	lsrs	r5, r5, #1
 8000b46:	f043 0301 	orr.w	r3, r3, #1
 8000b4a:	3501      	adds	r5, #1
 8000b4c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8000b50:	63e3      	str	r3, [r4, #60]	; 0x3c
 8000b52:	7973      	ldrb	r3, [r6, #5]
 8000b54:	3b01      	subs	r3, #1
 8000b56:	061b      	lsls	r3, r3, #24
 8000b58:	f443 7381 	orr.w	r3, r3, #258	; 0x102
 8000b5c:	6363      	str	r3, [r4, #52]	; 0x34
 8000b5e:	79b3      	ldrb	r3, [r6, #6]
 8000b60:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000b62:	b903      	cbnz	r3, 8000b66 <XMC_UART_CH_Init+0x52>
 8000b64:	7973      	ldrb	r3, [r6, #5]
 8000b66:	3b01      	subs	r3, #1
 8000b68:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000b6c:	6363      	str	r3, [r4, #52]	; 0x34
 8000b6e:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8000b72:	63a3      	str	r3, [r4, #56]	; 0x38
 8000b74:	f04f 33ff 	mov.w	r3, #4294967295
 8000b78:	64e3      	str	r3, [r4, #76]	; 0x4c
 8000b7a:	8973      	ldrh	r3, [r6, #10]
 8000b7c:	6423      	str	r3, [r4, #64]	; 0x40
 8000b7e:	bd70      	pop	{r4, r5, r6, pc}

08000b80 <XMC_UART_CH_Transmit>:
 8000b80:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8000b84:	f013 6fe0 	tst.w	r3, #117440512	; 0x7000000
 8000b88:	d108      	bne.n	8000b9c <XMC_UART_CH_Transmit+0x1c>
 8000b8a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8000b8c:	061b      	lsls	r3, r3, #24
 8000b8e:	d4fc      	bmi.n	8000b8a <XMC_UART_CH_Transmit+0xa>
 8000b90:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b94:	64c3      	str	r3, [r0, #76]	; 0x4c
 8000b96:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
 8000b9a:	4770      	bx	lr
 8000b9c:	f8c0 1180 	str.w	r1, [r0, #384]	; 0x180
 8000ba0:	4770      	bx	lr

08000ba2 <XMC_UART_CH_GetReceivedData>:
 8000ba2:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 8000ba6:	f013 6fe0 	tst.w	r3, #117440512	; 0x7000000
 8000baa:	bf0c      	ite	eq
 8000bac:	6d40      	ldreq	r0, [r0, #84]	; 0x54
 8000bae:	f8d0 011c 	ldrne.w	r0, [r0, #284]	; 0x11c
 8000bb2:	b280      	uxth	r0, r0
 8000bb4:	4770      	bx	lr
	...

08000bb8 <XMC_USIC_Enable.part.0>:
 8000bb8:	b508      	push	{r3, lr}
 8000bba:	4808      	ldr	r0, [pc, #32]	; (8000bdc <XMC_USIC_Enable.part.0+0x24>)
 8000bbc:	f7ff fd28 	bl	8000610 <XMC_SCU_CLOCK_UngatePeripheralClock>
 8000bc0:	4806      	ldr	r0, [pc, #24]	; (8000bdc <XMC_USIC_Enable.part.0+0x24>)
 8000bc2:	f7ff fd2f 	bl	8000624 <XMC_SCU_CLOCK_IsPeripheralClockGated>
 8000bc6:	2800      	cmp	r0, #0
 8000bc8:	d1fa      	bne.n	8000bc0 <XMC_USIC_Enable.part.0+0x8>
 8000bca:	4804      	ldr	r0, [pc, #16]	; (8000bdc <XMC_USIC_Enable.part.0+0x24>)
 8000bcc:	f7ff fc60 	bl	8000490 <XMC_SCU_RESET_DeassertPeripheralReset>
 8000bd0:	4802      	ldr	r0, [pc, #8]	; (8000bdc <XMC_USIC_Enable.part.0+0x24>)
 8000bd2:	f7ff fc67 	bl	80004a4 <XMC_SCU_RESET_IsPeripheralResetAsserted>
 8000bd6:	2800      	cmp	r0, #0
 8000bd8:	d1fa      	bne.n	8000bd0 <XMC_USIC_Enable.part.0+0x18>
 8000bda:	bd08      	pop	{r3, pc}
 8000bdc:	10000080 	.word	0x10000080

08000be0 <XMC_USIC_CH_SetBaudrate>:
 8000be0:	2963      	cmp	r1, #99	; 0x63
 8000be2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000be6:	4605      	mov	r5, r0
 8000be8:	460c      	mov	r4, r1
 8000bea:	4616      	mov	r6, r2
 8000bec:	d930      	bls.n	8000c50 <XMC_USIC_CH_SetBaudrate+0x70>
 8000bee:	b37a      	cbz	r2, 8000c50 <XMC_USIC_CH_SetBaudrate+0x70>
 8000bf0:	f7ff fc68 	bl	80004c4 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
 8000bf4:	2164      	movs	r1, #100	; 0x64
 8000bf6:	f240 3cff 	movw	ip, #1023	; 0x3ff
 8000bfa:	fbb0 fef1 	udiv	lr, r0, r1
 8000bfe:	fbb4 f4f1 	udiv	r4, r4, r1
 8000c02:	2101      	movs	r1, #1
 8000c04:	4374      	muls	r4, r6
 8000c06:	ebce 278e 	rsb	r7, lr, lr, lsl #10
 8000c0a:	460a      	mov	r2, r1
 8000c0c:	4660      	mov	r0, ip
 8000c0e:	fbb7 f3f4 	udiv	r3, r7, r4
 8000c12:	ea4f 2893 	mov.w	r8, r3, lsr #10
 8000c16:	f5b8 6f80 	cmp.w	r8, #1024	; 0x400
 8000c1a:	d206      	bcs.n	8000c2a <XMC_USIC_CH_SetBaudrate+0x4a>
 8000c1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000c20:	4563      	cmp	r3, ip
 8000c22:	bf3e      	ittt	cc
 8000c24:	469c      	movcc	ip, r3
 8000c26:	4641      	movcc	r1, r8
 8000c28:	4602      	movcc	r2, r0
 8000c2a:	3801      	subs	r0, #1
 8000c2c:	ebce 0707 	rsb	r7, lr, r7
 8000c30:	d1ed      	bne.n	8000c0e <XMC_USIC_CH_SetBaudrate+0x2e>
 8000c32:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000c36:	612a      	str	r2, [r5, #16]
 8000c38:	696a      	ldr	r2, [r5, #20]
 8000c3a:	4b07      	ldr	r3, [pc, #28]	; (8000c58 <XMC_USIC_CH_SetBaudrate+0x78>)
 8000c3c:	3e01      	subs	r6, #1
 8000c3e:	4013      	ands	r3, r2
 8000c40:	ea43 2386 	orr.w	r3, r3, r6, lsl #10
 8000c44:	3901      	subs	r1, #1
 8000c46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4a:	616b      	str	r3, [r5, #20]
 8000c4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000c50:	2001      	movs	r0, #1
 8000c52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000c56:	bf00      	nop
 8000c58:	fc0080ef 	.word	0xfc0080ef

08000c5c <XMC_USIC_CH_SetBaudrateEx>:
 8000c5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000c60:	460f      	mov	r7, r1
 8000c62:	4690      	mov	r8, r2
 8000c64:	4605      	mov	r5, r0
 8000c66:	f7ff fc2d 	bl	80004c4 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
 8000c6a:	fb08 f207 	mul.w	r2, r8, r7
 8000c6e:	4290      	cmp	r0, r2
 8000c70:	dd37      	ble.n	8000ce2 <XMC_USIC_CH_SetBaudrateEx+0x86>
 8000c72:	fb90 f3f2 	sdiv	r3, r0, r2
 8000c76:	0051      	lsls	r1, r2, #1
 8000c78:	2601      	movs	r6, #1
 8000c7a:	f240 34fe 	movw	r4, #1022	; 0x3fe
 8000c7e:	42a3      	cmp	r3, r4
 8000c80:	d904      	bls.n	8000c8c <XMC_USIC_CH_SetBaudrateEx+0x30>
 8000c82:	fb90 f3f1 	sdiv	r3, r0, r1
 8000c86:	3601      	adds	r6, #1
 8000c88:	4411      	add	r1, r2
 8000c8a:	e7f6      	b.n	8000c7a <XMC_USIC_CH_SetBaudrateEx+0x1e>
 8000c8c:	1c5a      	adds	r2, r3, #1
 8000c8e:	fb08 f406 	mul.w	r4, r8, r6
 8000c92:	fb06 f103 	mul.w	r1, r6, r3
 8000c96:	4354      	muls	r4, r2
 8000c98:	fbb0 f4f4 	udiv	r4, r0, r4
 8000c9c:	1b3c      	subs	r4, r7, r4
 8000c9e:	2c00      	cmp	r4, #0
 8000ca0:	fb08 f101 	mul.w	r1, r8, r1
 8000ca4:	fbb0 f0f1 	udiv	r0, r0, r1
 8000ca8:	eba7 0700 	sub.w	r7, r7, r0
 8000cac:	bfb8      	it	lt
 8000cae:	4264      	neglt	r4, r4
 8000cb0:	2f00      	cmp	r7, #0
 8000cb2:	bfb8      	it	lt
 8000cb4:	427f      	neglt	r7, r7
 8000cb6:	42bc      	cmp	r4, r7
 8000cb8:	bfb8      	it	lt
 8000cba:	4613      	movlt	r3, r2
 8000cbc:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8000cc0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000cc4:	612b      	str	r3, [r5, #16]
 8000cc6:	696a      	ldr	r2, [r5, #20]
 8000cc8:	4b07      	ldr	r3, [pc, #28]	; (8000ce8 <XMC_USIC_CH_SetBaudrateEx+0x8c>)
 8000cca:	f108 38ff 	add.w	r8, r8, #4294967295
 8000cce:	4013      	ands	r3, r2
 8000cd0:	ea43 2388 	orr.w	r3, r3, r8, lsl #10
 8000cd4:	3e01      	subs	r6, #1
 8000cd6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000cda:	616b      	str	r3, [r5, #20]
 8000cdc:	2000      	movs	r0, #0
 8000cde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000ce8:	fc0080ef 	.word	0xfc0080ef

08000cec <XMC_USIC_CH_TXFIFO_Configure>:
 8000cec:	b530      	push	{r4, r5, lr}
 8000cee:	f8d0 4108 	ldr.w	r4, [r0, #264]	; 0x108
 8000cf2:	f024 64e0 	bic.w	r4, r4, #117440512	; 0x7000000
 8000cf6:	f8c0 4108 	str.w	r4, [r0, #264]	; 0x108
 8000cfa:	f8d0 5108 	ldr.w	r5, [r0, #264]	; 0x108
 8000cfe:	4c05      	ldr	r4, [pc, #20]	; (8000d14 <XMC_USIC_CH_TXFIFO_Configure+0x28>)
 8000d00:	402c      	ands	r4, r5
 8000d02:	4321      	orrs	r1, r4
 8000d04:	ea41 6202 	orr.w	r2, r1, r2, lsl #24
 8000d08:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8000d0c:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
 8000d10:	bd30      	pop	{r4, r5, pc}
 8000d12:	bf00      	nop
 8000d14:	f8ffc0c0 	.word	0xf8ffc0c0

08000d18 <XMC_USIC_CH_RXFIFO_Configure>:
 8000d18:	b530      	push	{r4, r5, lr}
 8000d1a:	f8d0 410c 	ldr.w	r4, [r0, #268]	; 0x10c
 8000d1e:	f024 64e0 	bic.w	r4, r4, #117440512	; 0x7000000
 8000d22:	f8c0 410c 	str.w	r4, [r0, #268]	; 0x10c
 8000d26:	f8d0 510c 	ldr.w	r5, [r0, #268]	; 0x10c
 8000d2a:	4c06      	ldr	r4, [pc, #24]	; (8000d44 <XMC_USIC_CH_RXFIFO_Configure+0x2c>)
 8000d2c:	402c      	ands	r4, r5
 8000d2e:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
 8000d32:	4321      	orrs	r1, r4
 8000d34:	ea41 6202 	orr.w	r2, r1, r2, lsl #24
 8000d38:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8000d3c:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
 8000d40:	bd30      	pop	{r4, r5, pc}
 8000d42:	bf00      	nop
 8000d44:	efffc0c0 	.word	0xefffc0c0

08000d48 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit>:
 8000d48:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 8000d4c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000d50:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
 8000d54:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 8000d58:	0609      	lsls	r1, r1, #24
 8000d5a:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
 8000d5e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8000d62:	4313      	orrs	r3, r2
 8000d64:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
 8000d68:	4770      	bx	lr

08000d6a <XMC_USIC_CH_SetInterruptNodePointer>:
 8000d6a:	b510      	push	{r4, lr}
 8000d6c:	2307      	movs	r3, #7
 8000d6e:	6984      	ldr	r4, [r0, #24]
 8000d70:	408b      	lsls	r3, r1
 8000d72:	ea24 0303 	bic.w	r3, r4, r3
 8000d76:	408a      	lsls	r2, r1
 8000d78:	431a      	orrs	r2, r3
 8000d7a:	6182      	str	r2, [r0, #24]
 8000d7c:	bd10      	pop	{r4, pc}

08000d7e <XMC_USIC_CH_TXFIFO_SetInterruptNodePointer>:
 8000d7e:	b510      	push	{r4, lr}
 8000d80:	2307      	movs	r3, #7
 8000d82:	f8d0 4108 	ldr.w	r4, [r0, #264]	; 0x108
 8000d86:	408b      	lsls	r3, r1
 8000d88:	ea24 0303 	bic.w	r3, r4, r3
 8000d8c:	408a      	lsls	r2, r1
 8000d8e:	431a      	orrs	r2, r3
 8000d90:	f8c0 2108 	str.w	r2, [r0, #264]	; 0x108
 8000d94:	bd10      	pop	{r4, pc}

08000d96 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>:
 8000d96:	b510      	push	{r4, lr}
 8000d98:	2307      	movs	r3, #7
 8000d9a:	f8d0 410c 	ldr.w	r4, [r0, #268]	; 0x10c
 8000d9e:	408b      	lsls	r3, r1
 8000da0:	ea24 0303 	bic.w	r3, r4, r3
 8000da4:	408a      	lsls	r2, r1
 8000da6:	431a      	orrs	r2, r3
 8000da8:	f8c0 210c 	str.w	r2, [r0, #268]	; 0x10c
 8000dac:	bd10      	pop	{r4, pc}
	...

08000db0 <XMC_USIC_Enable>:
 8000db0:	b508      	push	{r3, lr}
 8000db2:	4b19      	ldr	r3, [pc, #100]	; (8000e18 <XMC_USIC_Enable+0x68>)
 8000db4:	4298      	cmp	r0, r3
 8000db6:	d114      	bne.n	8000de2 <XMC_USIC_Enable+0x32>
 8000db8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000dbc:	f7ff fc28 	bl	8000610 <XMC_SCU_CLOCK_UngatePeripheralClock>
 8000dc0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000dc4:	f7ff fc2e 	bl	8000624 <XMC_SCU_CLOCK_IsPeripheralClockGated>
 8000dc8:	2800      	cmp	r0, #0
 8000dca:	d1f9      	bne.n	8000dc0 <XMC_USIC_Enable+0x10>
 8000dcc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000dd0:	f7ff fb5e 	bl	8000490 <XMC_SCU_RESET_DeassertPeripheralReset>
 8000dd4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000dd8:	f7ff fb64 	bl	80004a4 <XMC_SCU_RESET_IsPeripheralResetAsserted>
 8000ddc:	2800      	cmp	r0, #0
 8000dde:	d1f9      	bne.n	8000dd4 <XMC_USIC_Enable+0x24>
 8000de0:	bd08      	pop	{r3, pc}
 8000de2:	4b0e      	ldr	r3, [pc, #56]	; (8000e1c <XMC_USIC_Enable+0x6c>)
 8000de4:	4298      	cmp	r0, r3
 8000de6:	d103      	bne.n	8000df0 <XMC_USIC_Enable+0x40>
 8000de8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000dec:	f7ff bee4 	b.w	8000bb8 <XMC_USIC_Enable.part.0>
 8000df0:	4b0b      	ldr	r3, [pc, #44]	; (8000e20 <XMC_USIC_Enable+0x70>)
 8000df2:	4298      	cmp	r0, r3
 8000df4:	d10f      	bne.n	8000e16 <XMC_USIC_Enable+0x66>
 8000df6:	480b      	ldr	r0, [pc, #44]	; (8000e24 <XMC_USIC_Enable+0x74>)
 8000df8:	f7ff fc0a 	bl	8000610 <XMC_SCU_CLOCK_UngatePeripheralClock>
 8000dfc:	4809      	ldr	r0, [pc, #36]	; (8000e24 <XMC_USIC_Enable+0x74>)
 8000dfe:	f7ff fc11 	bl	8000624 <XMC_SCU_CLOCK_IsPeripheralClockGated>
 8000e02:	2800      	cmp	r0, #0
 8000e04:	d1fa      	bne.n	8000dfc <XMC_USIC_Enable+0x4c>
 8000e06:	4807      	ldr	r0, [pc, #28]	; (8000e24 <XMC_USIC_Enable+0x74>)
 8000e08:	f7ff fb42 	bl	8000490 <XMC_SCU_RESET_DeassertPeripheralReset>
 8000e0c:	4805      	ldr	r0, [pc, #20]	; (8000e24 <XMC_USIC_Enable+0x74>)
 8000e0e:	f7ff fb49 	bl	80004a4 <XMC_SCU_RESET_IsPeripheralResetAsserted>
 8000e12:	2800      	cmp	r0, #0
 8000e14:	d1fa      	bne.n	8000e0c <XMC_USIC_Enable+0x5c>
 8000e16:	bd08      	pop	{r3, pc}
 8000e18:	40030008 	.word	0x40030008
 8000e1c:	48020008 	.word	0x48020008
 8000e20:	48024008 	.word	0x48024008
 8000e24:	10000100 	.word	0x10000100

08000e28 <XMC_USIC_CH_Enable>:
 8000e28:	4b14      	ldr	r3, [pc, #80]	; (8000e7c <XMC_USIC_CH_Enable+0x54>)
 8000e2a:	4298      	cmp	r0, r3
 8000e2c:	b510      	push	{r4, lr}
 8000e2e:	4604      	mov	r4, r0
 8000e30:	d003      	beq.n	8000e3a <XMC_USIC_CH_Enable+0x12>
 8000e32:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000e36:	4298      	cmp	r0, r3
 8000e38:	d101      	bne.n	8000e3e <XMC_USIC_CH_Enable+0x16>
 8000e3a:	4811      	ldr	r0, [pc, #68]	; (8000e80 <XMC_USIC_CH_Enable+0x58>)
 8000e3c:	e011      	b.n	8000e62 <XMC_USIC_CH_Enable+0x3a>
 8000e3e:	4b11      	ldr	r3, [pc, #68]	; (8000e84 <XMC_USIC_CH_Enable+0x5c>)
 8000e40:	4298      	cmp	r0, r3
 8000e42:	d003      	beq.n	8000e4c <XMC_USIC_CH_Enable+0x24>
 8000e44:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	d102      	bne.n	8000e52 <XMC_USIC_CH_Enable+0x2a>
 8000e4c:	f7ff feb4 	bl	8000bb8 <XMC_USIC_Enable.part.0>
 8000e50:	e009      	b.n	8000e66 <XMC_USIC_CH_Enable+0x3e>
 8000e52:	4b0d      	ldr	r3, [pc, #52]	; (8000e88 <XMC_USIC_CH_Enable+0x60>)
 8000e54:	4298      	cmp	r0, r3
 8000e56:	d003      	beq.n	8000e60 <XMC_USIC_CH_Enable+0x38>
 8000e58:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000e5c:	4298      	cmp	r0, r3
 8000e5e:	d102      	bne.n	8000e66 <XMC_USIC_CH_Enable+0x3e>
 8000e60:	480a      	ldr	r0, [pc, #40]	; (8000e8c <XMC_USIC_CH_Enable+0x64>)
 8000e62:	f7ff ffa5 	bl	8000db0 <XMC_USIC_Enable>
 8000e66:	2303      	movs	r3, #3
 8000e68:	60e3      	str	r3, [r4, #12]
 8000e6a:	68e3      	ldr	r3, [r4, #12]
 8000e6c:	07db      	lsls	r3, r3, #31
 8000e6e:	d5fc      	bpl.n	8000e6a <XMC_USIC_CH_Enable+0x42>
 8000e70:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000e72:	f023 030f 	bic.w	r3, r3, #15
 8000e76:	6423      	str	r3, [r4, #64]	; 0x40
 8000e78:	bd10      	pop	{r4, pc}
 8000e7a:	bf00      	nop
 8000e7c:	40030000 	.word	0x40030000
 8000e80:	40030008 	.word	0x40030008
 8000e84:	48020000 	.word	0x48020000
 8000e88:	48024000 	.word	0x48024000
 8000e8c:	48024008 	.word	0x48024008

08000e90 <XMC_VADC_GLOBAL_EnableModule>:
 8000e90:	b508      	push	{r3, lr}
 8000e92:	2001      	movs	r0, #1
 8000e94:	f7ff fbbc 	bl	8000610 <XMC_SCU_CLOCK_UngatePeripheralClock>
 8000e98:	2001      	movs	r0, #1
 8000e9a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000e9e:	f7ff baf7 	b.w	8000490 <XMC_SCU_RESET_DeassertPeripheralReset>

08000ea2 <XMC_VADC_GLOBAL_Init>:
 8000ea2:	b538      	push	{r3, r4, r5, lr}
 8000ea4:	460d      	mov	r5, r1
 8000ea6:	4604      	mov	r4, r0
 8000ea8:	f7ff fff2 	bl	8000e90 <XMC_VADC_GLOBAL_EnableModule>
 8000eac:	696b      	ldr	r3, [r5, #20]
 8000eae:	6023      	str	r3, [r4, #0]
 8000eb0:	686b      	ldr	r3, [r5, #4]
 8000eb2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000eb6:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
 8000eba:	68ab      	ldr	r3, [r5, #8]
 8000ebc:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
 8000ec0:	68eb      	ldr	r3, [r5, #12]
 8000ec2:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
 8000ec6:	692b      	ldr	r3, [r5, #16]
 8000ec8:	f8c4 3280 	str.w	r3, [r4, #640]	; 0x280
 8000ecc:	682b      	ldr	r3, [r5, #0]
 8000ece:	f8c4 30b8 	str.w	r3, [r4, #184]	; 0xb8
 8000ed2:	bd38      	pop	{r3, r4, r5, pc}

08000ed4 <XMC_VADC_GLOBAL_InputClassInit>:
 8000ed4:	3328      	adds	r3, #40	; 0x28
 8000ed6:	b912      	cbnz	r2, 8000ede <XMC_VADC_GLOBAL_InputClassInit+0xa>
 8000ed8:	f240 721f 	movw	r2, #1823	; 0x71f
 8000edc:	e000      	b.n	8000ee0 <XMC_VADC_GLOBAL_InputClassInit+0xc>
 8000ede:	4a02      	ldr	r2, [pc, #8]	; (8000ee8 <XMC_VADC_GLOBAL_InputClassInit+0x14>)
 8000ee0:	400a      	ands	r2, r1
 8000ee2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8000ee6:	4770      	bx	lr
 8000ee8:	071f0000 	.word	0x071f0000

08000eec <XMC_VADC_GLOBAL_StartupCalibration>:
 8000eec:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 8000ef0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ef4:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
 8000ef8:	2300      	movs	r3, #0
 8000efa:	4a09      	ldr	r2, [pc, #36]	; (8000f20 <XMC_VADC_GLOBAL_StartupCalibration+0x34>)
 8000efc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f00:	f8d2 1080 	ldr.w	r1, [r2, #128]	; 0x80
 8000f04:	f411 3f40 	tst.w	r1, #196608	; 0x30000
 8000f08:	d005      	beq.n	8000f16 <XMC_VADC_GLOBAL_StartupCalibration+0x2a>
 8000f0a:	f8d2 1080 	ldr.w	r1, [r2, #128]	; 0x80
 8000f0e:	00c9      	lsls	r1, r1, #3
 8000f10:	d501      	bpl.n	8000f16 <XMC_VADC_GLOBAL_StartupCalibration+0x2a>
 8000f12:	bf00      	nop
 8000f14:	e7f9      	b.n	8000f0a <XMC_VADC_GLOBAL_StartupCalibration+0x1e>
 8000f16:	3301      	adds	r3, #1
 8000f18:	2b04      	cmp	r3, #4
 8000f1a:	d1ee      	bne.n	8000efa <XMC_VADC_GLOBAL_StartupCalibration+0xe>
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	08002504 	.word	0x08002504

08000f24 <XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode>:
 8000f24:	f8d0 3140 	ldr.w	r3, [r0, #320]	; 0x140
 8000f28:	f023 030f 	bic.w	r3, r3, #15
 8000f2c:	f8c0 3140 	str.w	r3, [r0, #320]	; 0x140
 8000f30:	2903      	cmp	r1, #3
 8000f32:	f8d0 3140 	ldr.w	r3, [r0, #320]	; 0x140
 8000f36:	bf88      	it	hi
 8000f38:	3904      	subhi	r1, #4
 8000f3a:	4319      	orrs	r1, r3
 8000f3c:	f8c0 1140 	str.w	r1, [r0, #320]	; 0x140
 8000f40:	4770      	bx	lr

08000f42 <XMC_VADC_GROUP_InputClassInit>:
 8000f42:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f44:	b942      	cbnz	r2, 8000f58 <XMC_VADC_GROUP_InputClassInit+0x16>
 8000f46:	f001 051f 	and.w	r5, r1, #31
 8000f4a:	261f      	movs	r6, #31
 8000f4c:	f3c1 2102 	ubfx	r1, r1, #8, #3
 8000f50:	f44f 6ee0 	mov.w	lr, #1792	; 0x700
 8000f54:	2708      	movs	r7, #8
 8000f56:	e009      	b.n	8000f6c <XMC_VADC_GROUP_InputClassInit+0x2a>
 8000f58:	f3c1 4504 	ubfx	r5, r1, #16, #5
 8000f5c:	f44f 16f8 	mov.w	r6, #2031616	; 0x1f0000
 8000f60:	f3c1 6102 	ubfx	r1, r1, #24, #3
 8000f64:	f04f 6ee0 	mov.w	lr, #117440512	; 0x7000000
 8000f68:	2210      	movs	r2, #16
 8000f6a:	2718      	movs	r7, #24
 8000f6c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8000f70:	40b9      	lsls	r1, r7
 8000f72:	f8d3 40a0 	ldr.w	r4, [r3, #160]	; 0xa0
 8000f76:	ea24 040e 	bic.w	r4, r4, lr
 8000f7a:	4321      	orrs	r1, r4
 8000f7c:	ea21 0106 	bic.w	r1, r1, r6
 8000f80:	4095      	lsls	r5, r2
 8000f82:	4329      	orrs	r1, r5
 8000f84:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
 8000f88:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000f8a <XMC_VADC_GROUP_Init>:
 8000f8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	460c      	mov	r4, r1
 8000f90:	4605      	mov	r5, r0
 8000f92:	4613      	mov	r3, r2
 8000f94:	6849      	ldr	r1, [r1, #4]
 8000f96:	f7ff ffd4 	bl	8000f42 <XMC_VADC_GROUP_InputClassInit>
 8000f9a:	4628      	mov	r0, r5
 8000f9c:	6861      	ldr	r1, [r4, #4]
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	f7ff ffce 	bl	8000f42 <XMC_VADC_GROUP_InputClassInit>
 8000fa6:	4628      	mov	r0, r5
 8000fa8:	68a1      	ldr	r1, [r4, #8]
 8000faa:	2200      	movs	r2, #0
 8000fac:	2301      	movs	r3, #1
 8000fae:	f7ff ffc8 	bl	8000f42 <XMC_VADC_GROUP_InputClassInit>
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	4613      	mov	r3, r2
 8000fb6:	4628      	mov	r0, r5
 8000fb8:	68a1      	ldr	r1, [r4, #8]
 8000fba:	f7ff ffc2 	bl	8000f42 <XMC_VADC_GROUP_InputClassInit>
 8000fbe:	6923      	ldr	r3, [r4, #16]
 8000fc0:	78e1      	ldrb	r1, [r4, #3]
 8000fc2:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
 8000fc6:	68e3      	ldr	r3, [r4, #12]
 8000fc8:	f8c5 30b8 	str.w	r3, [r5, #184]	; 0xb8
 8000fcc:	f3c1 1200 	ubfx	r2, r1, #4, #1
 8000fd0:	f3c1 0381 	ubfx	r3, r1, #2, #2
 8000fd4:	f3c1 1740 	ubfx	r7, r1, #5, #1
 8000fd8:	f3c1 1080 	ubfx	r0, r1, #6, #1
 8000fdc:	8861      	ldrh	r1, [r4, #2]
 8000fde:	f3c1 0609 	ubfx	r6, r1, #0, #10
 8000fe2:	7821      	ldrb	r1, [r4, #0]
 8000fe4:	f001 0107 	and.w	r1, r1, #7
 8000fe8:	ea41 4106 	orr.w	r1, r1, r6, lsl #16
 8000fec:	f8c5 11f0 	str.w	r1, [r5, #496]	; 0x1f0
 8000ff0:	f8d5 11f0 	ldr.w	r1, [r5, #496]	; 0x1f0
 8000ff4:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8000ff8:	ea41 7202 	orr.w	r2, r1, r2, lsl #28
 8000ffc:	ea42 6283 	orr.w	r2, r2, r3, lsl #26
 8001000:	ea42 7347 	orr.w	r3, r2, r7, lsl #29
 8001004:	ea43 7380 	orr.w	r3, r3, r0, lsl #30
 8001008:	f8c5 31f0 	str.w	r3, [r5, #496]	; 0x1f0
 800100c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800100e <XMC_VADC_GROUP_SetPowerMode>:
 800100e:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 8001012:	f023 0303 	bic.w	r3, r3, #3
 8001016:	4319      	orrs	r1, r3
 8001018:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
 800101c:	4770      	bx	lr
	...

08001020 <XMC_VADC_GLOBAL_BackgroundInit>:
 8001020:	4a30      	ldr	r2, [pc, #192]	; (80010e4 <XMC_VADC_GLOBAL_BackgroundInit+0xc4>)
 8001022:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
 8001026:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800102a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800102c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
 8001030:	f8d2 3484 	ldr.w	r3, [r2, #1156]	; 0x484
 8001034:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001038:	f8c2 3484 	str.w	r3, [r2, #1156]	; 0x484
 800103c:	f8d2 3884 	ldr.w	r3, [r2, #2180]	; 0x884
 8001040:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001044:	f8c2 3884 	str.w	r3, [r2, #2180]	; 0x884
 8001048:	f8d2 3c84 	ldr.w	r3, [r2, #3204]	; 0xc84
 800104c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001050:	f8c2 3c84 	str.w	r3, [r2, #3204]	; 0xc84
 8001054:	780b      	ldrb	r3, [r1, #0]
 8001056:	f013 0503 	ands.w	r5, r3, #3
 800105a:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800105e:	bf0c      	ite	eq
 8001060:	2700      	moveq	r7, #0
 8001062:	f44f 6700 	movne.w	r7, #2048	; 0x800
 8001066:	021a      	lsls	r2, r3, #8
 8001068:	2400      	movs	r4, #0
 800106a:	4b1f      	ldr	r3, [pc, #124]	; (80010e8 <XMC_VADC_GLOBAL_BackgroundInit+0xc8>)
 800106c:	f853 6024 	ldr.w	r6, [r3, r4, lsl #2]
 8001070:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
 8001074:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001078:	4313      	orrs	r3, r2
 800107a:	3401      	adds	r4, #1
 800107c:	433b      	orrs	r3, r7
 800107e:	2c04      	cmp	r4, #4
 8001080:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
 8001084:	d1f1      	bne.n	800106a <XMC_VADC_GLOBAL_BackgroundInit+0x4a>
 8001086:	684b      	ldr	r3, [r1, #4]
 8001088:	4a16      	ldr	r2, [pc, #88]	; (80010e4 <XMC_VADC_GLOBAL_BackgroundInit+0xc4>)
 800108a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800108e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001092:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
 8001096:	688b      	ldr	r3, [r1, #8]
 8001098:	f043 0301 	orr.w	r3, r3, #1
 800109c:	f8c0 3204 	str.w	r3, [r0, #516]	; 0x204
 80010a0:	2d02      	cmp	r5, #2
 80010a2:	bf02      	ittt	eq
 80010a4:	f8d0 3204 	ldreq.w	r3, [r0, #516]	; 0x204
 80010a8:	f443 3380 	orreq.w	r3, r3, #65536	; 0x10000
 80010ac:	f8c0 3204 	streq.w	r3, [r0, #516]	; 0x204
 80010b0:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
 80010b4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80010b8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
 80010bc:	f8d2 3484 	ldr.w	r3, [r2, #1156]	; 0x484
 80010c0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80010c4:	f8c2 3484 	str.w	r3, [r2, #1156]	; 0x484
 80010c8:	f8d2 3884 	ldr.w	r3, [r2, #2180]	; 0x884
 80010cc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80010d0:	f8c2 3884 	str.w	r3, [r2, #2180]	; 0x884
 80010d4:	f8d2 3c84 	ldr.w	r3, [r2, #3204]	; 0xc84
 80010d8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80010dc:	f8c2 3c84 	str.w	r3, [r2, #3204]	; 0xc84
 80010e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40004400 	.word	0x40004400
 80010e8:	08002504 	.word	0x08002504

080010ec <XMC_VADC_GROUP_ChannelInit>:
 80010ec:	b530      	push	{r4, r5, lr}
 80010ee:	2301      	movs	r3, #1
 80010f0:	f8d0 5088 	ldr.w	r5, [r0, #136]	; 0x88
 80010f4:	408b      	lsls	r3, r1
 80010f6:	ea25 0403 	bic.w	r4, r5, r3
 80010fa:	7b13      	ldrb	r3, [r2, #12]
 80010fc:	408b      	lsls	r3, r1
 80010fe:	4323      	orrs	r3, r4
 8001100:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
 8001104:	f992 300d 	ldrsb.w	r3, [r2, #13]
 8001108:	2b00      	cmp	r3, #0
 800110a:	db19      	blt.n	8001140 <XMC_VADC_GROUP_ChannelInit+0x54>
 800110c:	2901      	cmp	r1, #1
 800110e:	d107      	bne.n	8001120 <XMC_VADC_GROUP_ChannelInit+0x34>
 8001110:	f8d0 30b0 	ldr.w	r3, [r0, #176]	; 0xb0
 8001114:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8001118:	f8c0 30b0 	str.w	r3, [r0, #176]	; 0xb0
 800111c:	2508      	movs	r5, #8
 800111e:	e007      	b.n	8001130 <XMC_VADC_GROUP_ChannelInit+0x44>
 8001120:	b929      	cbnz	r1, 800112e <XMC_VADC_GROUP_ChannelInit+0x42>
 8001122:	f8d0 30b0 	ldr.w	r3, [r0, #176]	; 0xb0
 8001126:	f023 031f 	bic.w	r3, r3, #31
 800112a:	f8c0 30b0 	str.w	r3, [r0, #176]	; 0xb0
 800112e:	2500      	movs	r5, #0
 8001130:	f992 300d 	ldrsb.w	r3, [r2, #13]
 8001134:	f8d0 40b0 	ldr.w	r4, [r0, #176]	; 0xb0
 8001138:	40ab      	lsls	r3, r5
 800113a:	4323      	orrs	r3, r4
 800113c:	f8c0 30b0 	str.w	r3, [r0, #176]	; 0xb0
 8001140:	f8d0 40c8 	ldr.w	r4, [r0, #200]	; 0xc8
 8001144:	6853      	ldr	r3, [r2, #4]
 8001146:	4323      	orrs	r3, r4
 8001148:	f8c0 30c8 	str.w	r3, [r0, #200]	; 0xc8
 800114c:	f8d0 40d0 	ldr.w	r4, [r0, #208]	; 0xd0
 8001150:	6893      	ldr	r3, [r2, #8]
 8001152:	4323      	orrs	r3, r4
 8001154:	f8c0 30d0 	str.w	r3, [r0, #208]	; 0xd0
 8001158:	3180      	adds	r1, #128	; 0x80
 800115a:	6813      	ldr	r3, [r2, #0]
 800115c:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
 8001160:	bd30      	pop	{r4, r5, pc}

08001162 <_init>:
 8001162:	4770      	bx	lr

08001164 <UART_lReconfigureRxFIFO>:
 8001164:	6843      	ldr	r3, [r0, #4]
 8001166:	6800      	ldr	r0, [r0, #0]
 8001168:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800116c:	2201      	movs	r2, #1
 800116e:	409a      	lsls	r2, r3
 8001170:	4291      	cmp	r1, r2
 8001172:	bf34      	ite	cc
 8001174:	f101 32ff 	addcc.w	r2, r1, #4294967295
 8001178:	f102 32ff 	addcs.w	r2, r2, #4294967295
 800117c:	4619      	mov	r1, r3
 800117e:	f7ff bde3 	b.w	8000d48 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit>

08001182 <UART_Init>:
 8001182:	6843      	ldr	r3, [r0, #4]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	4718      	bx	r3

08001188 <UART_StartTransmitIRQ>:
 8001188:	b570      	push	{r4, r5, r6, lr}
 800118a:	6844      	ldr	r4, [r0, #4]
 800118c:	6883      	ldr	r3, [r0, #8]
 800118e:	f894 5029 	ldrb.w	r5, [r4, #41]	; 0x29
 8001192:	bb2d      	cbnz	r5, 80011e0 <UART_StartTransmitIRQ+0x58>
 8001194:	7e1d      	ldrb	r5, [r3, #24]
 8001196:	f005 06ff 	and.w	r6, r5, #255	; 0xff
 800119a:	bb1d      	cbnz	r5, 80011e4 <UART_StartTransmitIRQ+0x5c>
 800119c:	b321      	cbz	r1, 80011e8 <UART_StartTransmitIRQ+0x60>
 800119e:	b31a      	cbz	r2, 80011e8 <UART_StartTransmitIRQ+0x60>
 80011a0:	609a      	str	r2, [r3, #8]
 80011a2:	2201      	movs	r2, #1
 80011a4:	761a      	strb	r2, [r3, #24]
 80011a6:	f894 202b 	ldrb.w	r2, [r4, #43]	; 0x2b
 80011aa:	6019      	str	r1, [r3, #0]
 80011ac:	60de      	str	r6, [r3, #12]
 80011ae:	6803      	ldr	r3, [r0, #0]
 80011b0:	b152      	cbz	r2, 80011c8 <UART_StartTransmitIRQ+0x40>
 80011b2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011b6:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
 80011ba:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80011be:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80011c2:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 80011c6:	e003      	b.n	80011d0 <UART_StartTransmitIRQ+0x48>
 80011c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011ca:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80011ce:	641a      	str	r2, [r3, #64]	; 0x40
 80011d0:	f894 102d 	ldrb.w	r1, [r4, #45]	; 0x2d
 80011d4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80011d8:	408a      	lsls	r2, r1
 80011da:	669a      	str	r2, [r3, #104]	; 0x68
 80011dc:	2000      	movs	r0, #0
 80011de:	bd70      	pop	{r4, r5, r6, pc}
 80011e0:	2004      	movs	r0, #4
 80011e2:	bd70      	pop	{r4, r5, r6, pc}
 80011e4:	2002      	movs	r0, #2
 80011e6:	bd70      	pop	{r4, r5, r6, pc}
 80011e8:	2003      	movs	r0, #3
 80011ea:	bd70      	pop	{r4, r5, r6, pc}

080011ec <UART_Transmit>:
 80011ec:	6843      	ldr	r3, [r0, #4]
 80011ee:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80011f2:	b90b      	cbnz	r3, 80011f8 <UART_Transmit+0xc>
 80011f4:	f7ff bfc8 	b.w	8001188 <UART_StartTransmitIRQ>
 80011f8:	2004      	movs	r0, #4
 80011fa:	4770      	bx	lr

080011fc <UART_StartReceiveIRQ>:
 80011fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011fe:	6845      	ldr	r5, [r0, #4]
 8001200:	6883      	ldr	r3, [r0, #8]
 8001202:	f895 602a 	ldrb.w	r6, [r5, #42]	; 0x2a
 8001206:	4604      	mov	r4, r0
 8001208:	bb26      	cbnz	r6, 8001254 <UART_StartReceiveIRQ+0x58>
 800120a:	7e5f      	ldrb	r7, [r3, #25]
 800120c:	f007 06ff 	and.w	r6, r7, #255	; 0xff
 8001210:	bb17      	cbnz	r7, 8001258 <UART_StartReceiveIRQ+0x5c>
 8001212:	b319      	cbz	r1, 800125c <UART_StartReceiveIRQ+0x60>
 8001214:	b312      	cbz	r2, 800125c <UART_StartReceiveIRQ+0x60>
 8001216:	6059      	str	r1, [r3, #4]
 8001218:	2101      	movs	r1, #1
 800121a:	611a      	str	r2, [r3, #16]
 800121c:	7659      	strb	r1, [r3, #25]
 800121e:	615e      	str	r6, [r3, #20]
 8001220:	f895 302c 	ldrb.w	r3, [r5, #44]	; 0x2c
 8001224:	6805      	ldr	r5, [r0, #0]
 8001226:	b17b      	cbz	r3, 8001248 <UART_StartReceiveIRQ+0x4c>
 8001228:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800122c:	f8c5 3118 	str.w	r3, [r5, #280]	; 0x118
 8001230:	4611      	mov	r1, r2
 8001232:	f7ff ff97 	bl	8001164 <UART_lReconfigureRxFIFO>
 8001236:	6822      	ldr	r2, [r4, #0]
 8001238:	f8d2 310c 	ldr.w	r3, [r2, #268]	; 0x10c
 800123c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8001240:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
 8001244:	4630      	mov	r0, r6
 8001246:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001248:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 800124a:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800124e:	642a      	str	r2, [r5, #64]	; 0x40
 8001250:	4618      	mov	r0, r3
 8001252:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001254:	2004      	movs	r0, #4
 8001256:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001258:	2002      	movs	r0, #2
 800125a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800125c:	2003      	movs	r0, #3
 800125e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001260 <UART_Receive>:
 8001260:	6843      	ldr	r3, [r0, #4]
 8001262:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001266:	b90b      	cbnz	r3, 800126c <UART_Receive+0xc>
 8001268:	f7ff bfc8 	b.w	80011fc <UART_StartReceiveIRQ>
 800126c:	2004      	movs	r0, #4
 800126e:	4770      	bx	lr

08001270 <UART_lTransmitHandler>:
 8001270:	b570      	push	{r4, r5, r6, lr}
 8001272:	6884      	ldr	r4, [r0, #8]
 8001274:	68e3      	ldr	r3, [r4, #12]
 8001276:	68a2      	ldr	r2, [r4, #8]
 8001278:	4293      	cmp	r3, r2
 800127a:	4605      	mov	r5, r0
 800127c:	d21e      	bcs.n	80012bc <UART_lTransmitHandler+0x4c>
 800127e:	6842      	ldr	r2, [r0, #4]
 8001280:	f892 202b 	ldrb.w	r2, [r2, #43]	; 0x2b
 8001284:	b18a      	cbz	r2, 80012aa <UART_lTransmitHandler+0x3a>
 8001286:	6828      	ldr	r0, [r5, #0]
 8001288:	f8d0 3114 	ldr.w	r3, [r0, #276]	; 0x114
 800128c:	04de      	lsls	r6, r3, #19
 800128e:	d40b      	bmi.n	80012a8 <UART_lTransmitHandler+0x38>
 8001290:	68e3      	ldr	r3, [r4, #12]
 8001292:	68a2      	ldr	r2, [r4, #8]
 8001294:	4293      	cmp	r3, r2
 8001296:	d230      	bcs.n	80012fa <UART_lTransmitHandler+0x8a>
 8001298:	6822      	ldr	r2, [r4, #0]
 800129a:	5cd1      	ldrb	r1, [r2, r3]
 800129c:	f7ff fc70 	bl	8000b80 <XMC_UART_CH_Transmit>
 80012a0:	68e3      	ldr	r3, [r4, #12]
 80012a2:	3301      	adds	r3, #1
 80012a4:	60e3      	str	r3, [r4, #12]
 80012a6:	e7ee      	b.n	8001286 <UART_lTransmitHandler+0x16>
 80012a8:	bd70      	pop	{r4, r5, r6, pc}
 80012aa:	6822      	ldr	r2, [r4, #0]
 80012ac:	6800      	ldr	r0, [r0, #0]
 80012ae:	5cd1      	ldrb	r1, [r2, r3]
 80012b0:	f7ff fc66 	bl	8000b80 <XMC_UART_CH_Transmit>
 80012b4:	68e3      	ldr	r3, [r4, #12]
 80012b6:	3301      	adds	r3, #1
 80012b8:	60e3      	str	r3, [r4, #12]
 80012ba:	bd70      	pop	{r4, r5, r6, pc}
 80012bc:	6803      	ldr	r3, [r0, #0]
 80012be:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 80012c2:	0511      	lsls	r1, r2, #20
 80012c4:	d519      	bpl.n	80012fa <UART_lTransmitHandler+0x8a>
 80012c6:	6841      	ldr	r1, [r0, #4]
 80012c8:	f891 202b 	ldrb.w	r2, [r1, #43]	; 0x2b
 80012cc:	b132      	cbz	r2, 80012dc <UART_lTransmitHandler+0x6c>
 80012ce:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80012d2:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 80012d6:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 80012da:	e003      	b.n	80012e4 <UART_lTransmitHandler+0x74>
 80012dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80012e2:	641a      	str	r2, [r3, #64]	; 0x40
 80012e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80012e6:	0612      	lsls	r2, r2, #24
 80012e8:	d4fc      	bmi.n	80012e4 <UART_lTransmitHandler+0x74>
 80012ea:	2300      	movs	r3, #0
 80012ec:	7623      	strb	r3, [r4, #24]
 80012ee:	6023      	str	r3, [r4, #0]
 80012f0:	688b      	ldr	r3, [r1, #8]
 80012f2:	b113      	cbz	r3, 80012fa <UART_lTransmitHandler+0x8a>
 80012f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80012f8:	4718      	bx	r3
 80012fa:	bd70      	pop	{r4, r5, r6, pc}

080012fc <UART_lReceiveHandler>:
 80012fc:	6843      	ldr	r3, [r0, #4]
 80012fe:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001302:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001306:	4605      	mov	r5, r0
 8001308:	6884      	ldr	r4, [r0, #8]
 800130a:	b353      	cbz	r3, 8001362 <UART_lReceiveHandler+0x66>
 800130c:	6828      	ldr	r0, [r5, #0]
 800130e:	f8d0 3114 	ldr.w	r3, [r0, #276]	; 0x114
 8001312:	071b      	lsls	r3, r3, #28
 8001314:	d41b      	bmi.n	800134e <UART_lReceiveHandler+0x52>
 8001316:	6966      	ldr	r6, [r4, #20]
 8001318:	6923      	ldr	r3, [r4, #16]
 800131a:	429e      	cmp	r6, r3
 800131c:	d206      	bcs.n	800132c <UART_lReceiveHandler+0x30>
 800131e:	6867      	ldr	r7, [r4, #4]
 8001320:	f7ff fc3f 	bl	8000ba2 <XMC_UART_CH_GetReceivedData>
 8001324:	55b8      	strb	r0, [r7, r6]
 8001326:	6963      	ldr	r3, [r4, #20]
 8001328:	3301      	adds	r3, #1
 800132a:	6163      	str	r3, [r4, #20]
 800132c:	6962      	ldr	r2, [r4, #20]
 800132e:	6923      	ldr	r3, [r4, #16]
 8001330:	429a      	cmp	r2, r3
 8001332:	d1eb      	bne.n	800130c <UART_lReceiveHandler+0x10>
 8001334:	2300      	movs	r3, #0
 8001336:	682a      	ldr	r2, [r5, #0]
 8001338:	7663      	strb	r3, [r4, #25]
 800133a:	f8d2 310c 	ldr.w	r3, [r2, #268]	; 0x10c
 800133e:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8001342:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
 8001346:	686b      	ldr	r3, [r5, #4]
 8001348:	68db      	ldr	r3, [r3, #12]
 800134a:	b103      	cbz	r3, 800134e <UART_lReceiveHandler+0x52>
 800134c:	4798      	blx	r3
 800134e:	6963      	ldr	r3, [r4, #20]
 8001350:	6921      	ldr	r1, [r4, #16]
 8001352:	428b      	cmp	r3, r1
 8001354:	d222      	bcs.n	800139c <UART_lReceiveHandler+0xa0>
 8001356:	4628      	mov	r0, r5
 8001358:	1ac9      	subs	r1, r1, r3
 800135a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800135e:	f7ff bf01 	b.w	8001164 <UART_lReconfigureRxFIFO>
 8001362:	6966      	ldr	r6, [r4, #20]
 8001364:	6923      	ldr	r3, [r4, #16]
 8001366:	429e      	cmp	r6, r3
 8001368:	d207      	bcs.n	800137a <UART_lReceiveHandler+0x7e>
 800136a:	6800      	ldr	r0, [r0, #0]
 800136c:	6867      	ldr	r7, [r4, #4]
 800136e:	f7ff fc18 	bl	8000ba2 <XMC_UART_CH_GetReceivedData>
 8001372:	55b8      	strb	r0, [r7, r6]
 8001374:	6963      	ldr	r3, [r4, #20]
 8001376:	3301      	adds	r3, #1
 8001378:	6163      	str	r3, [r4, #20]
 800137a:	6962      	ldr	r2, [r4, #20]
 800137c:	6923      	ldr	r3, [r4, #16]
 800137e:	429a      	cmp	r2, r3
 8001380:	d10c      	bne.n	800139c <UART_lReceiveHandler+0xa0>
 8001382:	2300      	movs	r3, #0
 8001384:	682a      	ldr	r2, [r5, #0]
 8001386:	7663      	strb	r3, [r4, #25]
 8001388:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800138a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800138e:	6413      	str	r3, [r2, #64]	; 0x40
 8001390:	686b      	ldr	r3, [r5, #4]
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	b113      	cbz	r3, 800139c <UART_lReceiveHandler+0xa0>
 8001396:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800139a:	4718      	bx	r3
 800139c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080013a0 <NVIC_EncodePriority.constprop.1>:
 80013a0:	f000 0007 	and.w	r0, r0, #7
 80013a4:	f1c0 0207 	rsb	r2, r0, #7
 80013a8:	2a06      	cmp	r2, #6
 80013aa:	bf28      	it	cs
 80013ac:	2206      	movcs	r2, #6
 80013ae:	b100      	cbz	r0, 80013b2 <NVIC_EncodePriority.constprop.1+0x12>
 80013b0:	3801      	subs	r0, #1
 80013b2:	2301      	movs	r3, #1
 80013b4:	4093      	lsls	r3, r2
 80013b6:	3b01      	subs	r3, #1
 80013b8:	fa03 f000 	lsl.w	r0, r3, r0
 80013bc:	4770      	bx	lr
	...

080013c0 <BLT_init>:
 80013c0:	b538      	push	{r3, r4, r5, lr}
 80013c2:	4d2b      	ldr	r5, [pc, #172]	; (8001470 <BLT_init+0xb0>)
 80013c4:	4c2b      	ldr	r4, [pc, #172]	; (8001474 <BLT_init+0xb4>)
 80013c6:	4a2c      	ldr	r2, [pc, #176]	; (8001478 <BLT_init+0xb8>)
 80013c8:	4628      	mov	r0, r5
 80013ca:	2104      	movs	r1, #4
 80013cc:	f7fe ffc2 	bl	8000354 <XMC_GPIO_Init>
 80013d0:	4620      	mov	r0, r4
 80013d2:	492a      	ldr	r1, [pc, #168]	; (800147c <BLT_init+0xbc>)
 80013d4:	f7ff fb9e 	bl	8000b14 <XMC_UART_CH_Init>
 80013d8:	69e3      	ldr	r3, [r4, #28]
 80013da:	f023 0307 	bic.w	r3, r3, #7
 80013de:	61e3      	str	r3, [r4, #28]
 80013e0:	4620      	mov	r0, r4
 80013e2:	2110      	movs	r1, #16
 80013e4:	2204      	movs	r2, #4
 80013e6:	2301      	movs	r3, #1
 80013e8:	f7ff fc80 	bl	8000cec <XMC_USIC_CH_TXFIFO_Configure>
 80013ec:	2100      	movs	r1, #0
 80013ee:	4620      	mov	r0, r4
 80013f0:	460b      	mov	r3, r1
 80013f2:	2204      	movs	r2, #4
 80013f4:	f7ff fc90 	bl	8000d18 <XMC_USIC_CH_RXFIFO_Configure>
 80013f8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80013fa:	4a21      	ldr	r2, [pc, #132]	; (8001480 <BLT_init+0xc0>)
 80013fc:	f023 030f 	bic.w	r3, r3, #15
 8001400:	f043 0302 	orr.w	r3, r3, #2
 8001404:	6423      	str	r3, [r4, #64]	; 0x40
 8001406:	4628      	mov	r0, r5
 8001408:	2105      	movs	r1, #5
 800140a:	f7fe ffa3 	bl	8000354 <XMC_GPIO_Init>
 800140e:	4620      	mov	r0, r4
 8001410:	2110      	movs	r1, #16
 8001412:	2202      	movs	r2, #2
 8001414:	f7ff fca9 	bl	8000d6a <XMC_USIC_CH_SetInterruptNodePointer>
 8001418:	4620      	mov	r0, r4
 800141a:	2110      	movs	r1, #16
 800141c:	2201      	movs	r2, #1
 800141e:	f7ff fcae 	bl	8000d7e <XMC_USIC_CH_TXFIFO_SetInterruptNodePointer>
 8001422:	4d18      	ldr	r5, [pc, #96]	; (8001484 <BLT_init+0xc4>)
 8001424:	4620      	mov	r0, r4
 8001426:	2110      	movs	r1, #16
 8001428:	2200      	movs	r2, #0
 800142a:	f7ff fcb4 	bl	8000d96 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
 800142e:	4620      	mov	r0, r4
 8001430:	2113      	movs	r1, #19
 8001432:	2200      	movs	r2, #0
 8001434:	f7ff fcaf 	bl	8000d96 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
 8001438:	68e8      	ldr	r0, [r5, #12]
 800143a:	4c13      	ldr	r4, [pc, #76]	; (8001488 <BLT_init+0xc8>)
 800143c:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8001440:	f7ff ffae 	bl	80013a0 <NVIC_EncodePriority.constprop.1>
 8001444:	0080      	lsls	r0, r0, #2
 8001446:	b2c0      	uxtb	r0, r0
 8001448:	f884 035b 	strb.w	r0, [r4, #859]	; 0x35b
 800144c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001450:	60a3      	str	r3, [r4, #8]
 8001452:	68e8      	ldr	r0, [r5, #12]
 8001454:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8001458:	f7ff ffa2 	bl	80013a0 <NVIC_EncodePriority.constprop.1>
 800145c:	0080      	lsls	r0, r0, #2
 800145e:	b2c0      	uxtb	r0, r0
 8001460:	f884 035a 	strb.w	r0, [r4, #858]	; 0x35a
 8001464:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001468:	60a3      	str	r3, [r4, #8]
 800146a:	2000      	movs	r0, #0
 800146c:	bd38      	pop	{r3, r4, r5, pc}
 800146e:	bf00      	nop
 8001470:	48028000 	.word	0x48028000
 8001474:	48020000 	.word	0x48020000
 8001478:	0800252c 	.word	0x0800252c
 800147c:	08002520 	.word	0x08002520
 8001480:	08002514 	.word	0x08002514
 8001484:	e000ed00 	.word	0xe000ed00
 8001488:	e000e100 	.word	0xe000e100

0800148c <USIC1_1_IRQHandler>:
 800148c:	4801      	ldr	r0, [pc, #4]	; (8001494 <USIC1_1_IRQHandler+0x8>)
 800148e:	f7ff beef 	b.w	8001270 <UART_lTransmitHandler>
 8001492:	bf00      	nop
 8001494:	1ffe8800 	.word	0x1ffe8800

08001498 <USIC1_0_IRQHandler>:
 8001498:	4801      	ldr	r0, [pc, #4]	; (80014a0 <USIC1_0_IRQHandler+0x8>)
 800149a:	f7ff bf2f 	b.w	80012fc <UART_lReceiveHandler>
 800149e:	bf00      	nop
 80014a0:	1ffe8800 	.word	0x1ffe8800

080014a4 <TIMER_Start>:
 80014a4:	f890 3026 	ldrb.w	r3, [r0, #38]	; 0x26
 80014a8:	b133      	cbz	r3, 80014b8 <TIMER_Start+0x14>
 80014aa:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 80014ae:	b92b      	cbnz	r3, 80014bc <TIMER_Start+0x18>
 80014b0:	6942      	ldr	r2, [r0, #20]
 80014b2:	2101      	movs	r1, #1
 80014b4:	60d1      	str	r1, [r2, #12]
 80014b6:	e001      	b.n	80014bc <TIMER_Start+0x18>
 80014b8:	2001      	movs	r0, #1
 80014ba:	4770      	bx	lr
 80014bc:	2000      	movs	r0, #0
 80014be:	4770      	bx	lr

080014c0 <TIMER_GetTimerStatus>:
 80014c0:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 80014c4:	b923      	cbnz	r3, 80014d0 <TIMER_GetTimerStatus+0x10>
 80014c6:	6943      	ldr	r3, [r0, #20]
 80014c8:	6898      	ldr	r0, [r3, #8]
 80014ca:	f000 0001 	and.w	r0, r0, #1
 80014ce:	4770      	bx	lr
 80014d0:	2000      	movs	r0, #0
 80014d2:	4770      	bx	lr

080014d4 <TIMER_Stop>:
 80014d4:	b510      	push	{r4, lr}
 80014d6:	4604      	mov	r4, r0
 80014d8:	f7ff fff2 	bl	80014c0 <TIMER_GetTimerStatus>
 80014dc:	b148      	cbz	r0, 80014f2 <TIMER_Stop+0x1e>
 80014de:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 80014e2:	b133      	cbz	r3, 80014f2 <TIMER_Stop+0x1e>
 80014e4:	f894 0021 	ldrb.w	r0, [r4, #33]	; 0x21
 80014e8:	b928      	cbnz	r0, 80014f6 <TIMER_Stop+0x22>
 80014ea:	6963      	ldr	r3, [r4, #20]
 80014ec:	2201      	movs	r2, #1
 80014ee:	611a      	str	r2, [r3, #16]
 80014f0:	bd10      	pop	{r4, pc}
 80014f2:	2001      	movs	r0, #1
 80014f4:	bd10      	pop	{r4, pc}
 80014f6:	2000      	movs	r0, #0
 80014f8:	bd10      	pop	{r4, pc}

080014fa <TIMER_CCU4_lShadowTransfer>:
 80014fa:	6943      	ldr	r3, [r0, #20]
 80014fc:	8c42      	ldrh	r2, [r0, #34]	; 0x22
 80014fe:	635a      	str	r2, [r3, #52]	; 0x34
 8001500:	2200      	movs	r2, #0
 8001502:	63da      	str	r2, [r3, #60]	; 0x3c
 8001504:	6903      	ldr	r3, [r0, #16]
 8001506:	68c2      	ldr	r2, [r0, #12]
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	611a      	str	r2, [r3, #16]
 800150c:	4770      	bx	lr
	...

08001510 <TIMER_SetTimeInterval>:
 8001510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001512:	4605      	mov	r5, r0
 8001514:	460e      	mov	r6, r1
 8001516:	f7ff ffd3 	bl	80014c0 <TIMER_GetTimerStatus>
 800151a:	bb90      	cbnz	r0, 8001582 <TIMER_SetTimeInterval+0x72>
 800151c:	68ab      	ldr	r3, [r5, #8]
 800151e:	429e      	cmp	r6, r3
 8001520:	d32f      	bcc.n	8001582 <TIMER_SetTimeInterval+0x72>
 8001522:	686b      	ldr	r3, [r5, #4]
 8001524:	429e      	cmp	r6, r3
 8001526:	d82c      	bhi.n	8001582 <TIMER_SetTimeInterval+0x72>
 8001528:	f1c0 020f 	rsb	r2, r0, #15
 800152c:	fa23 f202 	lsr.w	r2, r3, r2
 8001530:	4296      	cmp	r6, r2
 8001532:	d901      	bls.n	8001538 <TIMER_SetTimeInterval+0x28>
 8001534:	3001      	adds	r0, #1
 8001536:	e7f7      	b.n	8001528 <TIMER_SetTimeInterval+0x18>
 8001538:	f895 3021 	ldrb.w	r3, [r5, #33]	; 0x21
 800153c:	bb0b      	cbnz	r3, 8001582 <TIMER_SetTimeInterval+0x72>
 800153e:	692b      	ldr	r3, [r5, #16]
 8001540:	681f      	ldr	r7, [r3, #0]
 8001542:	69eb      	ldr	r3, [r5, #28]
 8001544:	f000 040f 	and.w	r4, r0, #15
 8001548:	7919      	ldrb	r1, [r3, #4]
 800154a:	b2e2      	uxtb	r2, r4
 800154c:	f362 0103 	bfi	r1, r2, #0, #4
 8001550:	7119      	strb	r1, [r3, #4]
 8001552:	fba6 0107 	umull	r0, r1, r6, r7
 8001556:	f000 fcc7 	bl	8001ee8 <__aeabi_llsr>
 800155a:	a30b      	add	r3, pc, #44	; (adr r3, 8001588 <TIMER_SetTimeInterval+0x78>)
 800155c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001560:	f000 fcce 	bl	8001f00 <__aeabi_uldivmod>
 8001564:	b280      	uxth	r0, r0
 8001566:	2801      	cmp	r0, #1
 8001568:	bf88      	it	hi
 800156a:	f100 30ff 	addhi.w	r0, r0, #4294967295
 800156e:	8468      	strh	r0, [r5, #34]	; 0x22
 8001570:	4621      	mov	r1, r4
 8001572:	6968      	ldr	r0, [r5, #20]
 8001574:	f7ff fa62 	bl	8000a3c <XMC_CCU4_SLICE_SetPrescaler>
 8001578:	4628      	mov	r0, r5
 800157a:	f7ff ffbe 	bl	80014fa <TIMER_CCU4_lShadowTransfer>
 800157e:	2000      	movs	r0, #0
 8001580:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001582:	2001      	movs	r0, #1
 8001584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001586:	bf00      	nop
 8001588:	05f5e100 	.word	0x05f5e100
 800158c:	00000000 	.word	0x00000000

08001590 <TIMER_CCU4_lInit>:
 8001590:	b538      	push	{r3, r4, r5, lr}
 8001592:	4604      	mov	r4, r0
 8001594:	6900      	ldr	r0, [r0, #16]
 8001596:	f000 f911 	bl	80017bc <GLOBAL_CCU4_Init>
 800159a:	6923      	ldr	r3, [r4, #16]
 800159c:	7e21      	ldrb	r1, [r4, #24]
 800159e:	689a      	ldr	r2, [r3, #8]
 80015a0:	2301      	movs	r3, #1
 80015a2:	408b      	lsls	r3, r1
 80015a4:	60d3      	str	r3, [r2, #12]
 80015a6:	69e1      	ldr	r1, [r4, #28]
 80015a8:	4605      	mov	r5, r0
 80015aa:	6960      	ldr	r0, [r4, #20]
 80015ac:	f7ff fa2f 	bl	8000a0e <XMC_CCU4_SLICE_CompareInit>
 80015b0:	4620      	mov	r0, r4
 80015b2:	f7ff ffa2 	bl	80014fa <TIMER_CCU4_lShadowTransfer>
 80015b6:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
 80015ba:	b163      	cbz	r3, 80015d6 <TIMER_CCU4_lInit+0x46>
 80015bc:	f894 2020 	ldrb.w	r2, [r4, #32]
 80015c0:	6960      	ldr	r0, [r4, #20]
 80015c2:	2100      	movs	r1, #0
 80015c4:	f7ff fa42 	bl	8000a4c <XMC_CCU4_SLICE_SetInterruptNode>
 80015c8:	6962      	ldr	r2, [r4, #20]
 80015ca:	f8d2 30a4 	ldr.w	r3, [r2, #164]	; 0xa4
 80015ce:	f043 0301 	orr.w	r3, r3, #1
 80015d2:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
 80015d6:	6963      	ldr	r3, [r4, #20]
 80015d8:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
 80015dc:	2202      	movs	r2, #2
 80015de:	611a      	str	r2, [r3, #16]
 80015e0:	2201      	movs	r2, #1
 80015e2:	f884 2026 	strb.w	r2, [r4, #38]	; 0x26
 80015e6:	b101      	cbz	r1, 80015ea <TIMER_CCU4_lInit+0x5a>
 80015e8:	60da      	str	r2, [r3, #12]
 80015ea:	4628      	mov	r0, r5
 80015ec:	bd38      	pop	{r3, r4, r5, pc}

080015ee <TIMER_Init>:
 80015ee:	f890 2026 	ldrb.w	r2, [r0, #38]	; 0x26
 80015f2:	b922      	cbnz	r2, 80015fe <TIMER_Init+0x10>
 80015f4:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 80015f8:	b90b      	cbnz	r3, 80015fe <TIMER_Init+0x10>
 80015fa:	f7ff bfc9 	b.w	8001590 <TIMER_CCU4_lInit>
 80015fe:	2000      	movs	r0, #0
 8001600:	4770      	bx	lr

08001602 <RTC_lConfigureInterrupts>:
 8001602:	6842      	ldr	r2, [r0, #4]
 8001604:	78d3      	ldrb	r3, [r2, #3]
 8001606:	7891      	ldrb	r1, [r2, #2]
 8001608:	b510      	push	{r4, lr}
 800160a:	4604      	mov	r4, r0
 800160c:	0098      	lsls	r0, r3, #2
 800160e:	7853      	ldrb	r3, [r2, #1]
 8001610:	ea40 0041 	orr.w	r0, r0, r1, lsl #1
 8001614:	4318      	orrs	r0, r3
 8001616:	7913      	ldrb	r3, [r2, #4]
 8001618:	ea40 00c3 	orr.w	r0, r0, r3, lsl #3
 800161c:	7953      	ldrb	r3, [r2, #5]
 800161e:	ea40 1043 	orr.w	r0, r0, r3, lsl #5
 8001622:	7993      	ldrb	r3, [r2, #6]
 8001624:	ea50 1083 	orrs.w	r0, r0, r3, lsl #6
 8001628:	d002      	beq.n	8001630 <RTC_lConfigureInterrupts+0x2e>
 800162a:	f7fe ff0d 	bl	8000448 <XMC_RTC_EnableEvent>
 800162e:	2001      	movs	r0, #1
 8001630:	6863      	ldr	r3, [r4, #4]
 8001632:	79dc      	ldrb	r4, [r3, #7]
 8001634:	2c01      	cmp	r4, #1
 8001636:	d104      	bne.n	8001642 <RTC_lConfigureInterrupts+0x40>
 8001638:	f44f 7080 	mov.w	r0, #256	; 0x100
 800163c:	f7fe ff04 	bl	8000448 <XMC_RTC_EnableEvent>
 8001640:	4620      	mov	r0, r4
 8001642:	bd10      	pop	{r4, pc}

08001644 <RTC_Init>:
 8001644:	7a03      	ldrb	r3, [r0, #8]
 8001646:	b510      	push	{r4, lr}
 8001648:	4604      	mov	r4, r0
 800164a:	b973      	cbnz	r3, 800166a <RTC_Init+0x26>
 800164c:	6800      	ldr	r0, [r0, #0]
 800164e:	f7fe fec5 	bl	80003dc <XMC_RTC_Init>
 8001652:	b960      	cbnz	r0, 800166e <RTC_Init+0x2a>
 8001654:	4620      	mov	r0, r4
 8001656:	f7ff ffd4 	bl	8001602 <RTC_lConfigureInterrupts>
 800165a:	6863      	ldr	r3, [r4, #4]
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	2b01      	cmp	r3, #1
 8001660:	d101      	bne.n	8001666 <RTC_Init+0x22>
 8001662:	f7ff fa1b 	bl	8000a9c <XMC_RTC_Start>
 8001666:	2301      	movs	r3, #1
 8001668:	7223      	strb	r3, [r4, #8]
 800166a:	2000      	movs	r0, #0
 800166c:	bd10      	pop	{r4, pc}
 800166e:	2001      	movs	r0, #1
 8001670:	bd10      	pop	{r4, pc}

08001672 <RTC_SetTime>:
 8001672:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001674:	7942      	ldrb	r2, [r0, #5]
 8001676:	88c3      	ldrh	r3, [r0, #6]
 8001678:	f8ad 3006 	strh.w	r3, [sp, #6]
 800167c:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8001680:	f89d 4002 	ldrb.w	r4, [sp, #2]
 8001684:	f002 020f 	and.w	r2, r2, #15
 8001688:	f362 0303 	bfi	r3, r2, #0, #4
 800168c:	f88d 3005 	strb.w	r3, [sp, #5]
 8001690:	7885      	ldrb	r5, [r0, #2]
 8001692:	78c1      	ldrb	r1, [r0, #3]
 8001694:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8001698:	f365 0404 	bfi	r4, r5, #0, #5
 800169c:	f88d 4002 	strb.w	r4, [sp, #2]
 80016a0:	7845      	ldrb	r5, [r0, #1]
 80016a2:	f89d 4001 	ldrb.w	r4, [sp, #1]
 80016a6:	f365 0405 	bfi	r4, r5, #0, #6
 80016aa:	f88d 4001 	strb.w	r4, [sp, #1]
 80016ae:	7805      	ldrb	r5, [r0, #0]
 80016b0:	f89d 4000 	ldrb.w	r4, [sp]
 80016b4:	f001 011f 	and.w	r1, r1, #31
 80016b8:	f365 0405 	bfi	r4, r5, #0, #6
 80016bc:	f361 0304 	bfi	r3, r1, #0, #5
 80016c0:	f88d 4000 	strb.w	r4, [sp]
 80016c4:	7904      	ldrb	r4, [r0, #4]
 80016c6:	f89d 0004 	ldrb.w	r0, [sp, #4]
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	f364 0002 	bfi	r0, r4, #0, #3
 80016d0:	06dd      	lsls	r5, r3, #27
 80016d2:	f88d 0004 	strb.w	r0, [sp, #4]
 80016d6:	d013      	beq.n	8001700 <RTC_SetTime+0x8e>
 80016d8:	f89d 0005 	ldrb.w	r0, [sp, #5]
 80016dc:	0704      	lsls	r4, r0, #28
 80016de:	d00f      	beq.n	8001700 <RTC_SetTime+0x8e>
 80016e0:	3901      	subs	r1, #1
 80016e2:	f361 0304 	bfi	r3, r1, #0, #5
 80016e6:	f88d 3003 	strb.w	r3, [sp, #3]
 80016ea:	3a01      	subs	r2, #1
 80016ec:	4603      	mov	r3, r0
 80016ee:	f362 0303 	bfi	r3, r2, #0, #4
 80016f2:	4668      	mov	r0, sp
 80016f4:	f88d 3005 	strb.w	r3, [sp, #5]
 80016f8:	f7ff f9f0 	bl	8000adc <XMC_RTC_SetTime>
 80016fc:	2000      	movs	r0, #0
 80016fe:	e000      	b.n	8001702 <RTC_SetTime+0x90>
 8001700:	2001      	movs	r0, #1
 8001702:	b003      	add	sp, #12
 8001704:	bd30      	pop	{r4, r5, pc}

08001706 <RTC_GetTime>:
 8001706:	b510      	push	{r4, lr}
 8001708:	4604      	mov	r4, r0
 800170a:	f7ff f9fb 	bl	8000b04 <XMC_RTC_GetTime>
 800170e:	78e3      	ldrb	r3, [r4, #3]
 8001710:	f3c3 0204 	ubfx	r2, r3, #0, #5
 8001714:	3201      	adds	r2, #1
 8001716:	f362 0304 	bfi	r3, r2, #0, #5
 800171a:	70e3      	strb	r3, [r4, #3]
 800171c:	7963      	ldrb	r3, [r4, #5]
 800171e:	f3c3 0203 	ubfx	r2, r3, #0, #4
 8001722:	3201      	adds	r2, #1
 8001724:	f362 0303 	bfi	r3, r2, #0, #4
 8001728:	7163      	strb	r3, [r4, #5]
 800172a:	bd10      	pop	{r4, pc}

0800172c <INTERRUPT_Init>:
 800172c:	4b20      	ldr	r3, [pc, #128]	; (80017b0 <INTERRUPT_Init+0x84>)
 800172e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001730:	68d9      	ldr	r1, [r3, #12]
 8001732:	7805      	ldrb	r5, [r0, #0]
 8001734:	7842      	ldrb	r2, [r0, #1]
 8001736:	7887      	ldrb	r7, [r0, #2]
 8001738:	f3c1 2102 	ubfx	r1, r1, #8, #3
 800173c:	f1c1 0e07 	rsb	lr, r1, #7
 8001740:	f1be 0f06 	cmp.w	lr, #6
 8001744:	bf28      	it	cs
 8001746:	f04f 0e06 	movcs.w	lr, #6
 800174a:	b101      	cbz	r1, 800174e <INTERRUPT_Init+0x22>
 800174c:	3901      	subs	r1, #1
 800174e:	2401      	movs	r4, #1
 8001750:	fa04 f301 	lsl.w	r3, r4, r1
 8001754:	3b01      	subs	r3, #1
 8001756:	fa04 f40e 	lsl.w	r4, r4, lr
 800175a:	ea03 0607 	and.w	r6, r3, r7
 800175e:	1e63      	subs	r3, r4, #1
 8001760:	4013      	ands	r3, r2
 8001762:	408b      	lsls	r3, r1
 8001764:	b26a      	sxtb	r2, r5
 8001766:	2a00      	cmp	r2, #0
 8001768:	ea43 0306 	orr.w	r3, r3, r6
 800176c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001770:	bfaf      	iteee	ge
 8001772:	f102 4260 	addge.w	r2, r2, #3758096384	; 0xe0000000
 8001776:	f005 050f 	andlt.w	r5, r5, #15
 800177a:	4a0e      	ldrlt	r2, [pc, #56]	; (80017b4 <INTERRUPT_Init+0x88>)
 800177c:	b2db      	uxtblt	r3, r3
 800177e:	bfa5      	ittet	ge
 8001780:	f502 4261 	addge.w	r2, r2, #57600	; 0xe100
 8001784:	b2db      	uxtbge	r3, r3
 8001786:	5553      	strblt	r3, [r2, r5]
 8001788:	f882 3300 	strbge.w	r3, [r2, #768]	; 0x300
 800178c:	78c3      	ldrb	r3, [r0, #3]
 800178e:	b163      	cbz	r3, 80017aa <INTERRUPT_Init+0x7e>
 8001790:	7802      	ldrb	r2, [r0, #0]
 8001792:	b253      	sxtb	r3, r2
 8001794:	2b00      	cmp	r3, #0
 8001796:	db08      	blt.n	80017aa <INTERRUPT_Init+0x7e>
 8001798:	2101      	movs	r1, #1
 800179a:	f002 021f 	and.w	r2, r2, #31
 800179e:	fa01 f202 	lsl.w	r2, r1, r2
 80017a2:	095b      	lsrs	r3, r3, #5
 80017a4:	4904      	ldr	r1, [pc, #16]	; (80017b8 <INTERRUPT_Init+0x8c>)
 80017a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80017aa:	2000      	movs	r0, #0
 80017ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017ae:	bf00      	nop
 80017b0:	e000ed00 	.word	0xe000ed00
 80017b4:	e000ed14 	.word	0xe000ed14
 80017b8:	e000e100 	.word	0xe000e100

080017bc <GLOBAL_CCU4_Init>:
 80017bc:	7b43      	ldrb	r3, [r0, #13]
 80017be:	b510      	push	{r4, lr}
 80017c0:	4604      	mov	r4, r0
 80017c2:	b94b      	cbnz	r3, 80017d8 <GLOBAL_CCU4_Init+0x1c>
 80017c4:	6880      	ldr	r0, [r0, #8]
 80017c6:	7b21      	ldrb	r1, [r4, #12]
 80017c8:	f7ff f912 	bl	80009f0 <XMC_CCU4_Init>
 80017cc:	68a3      	ldr	r3, [r4, #8]
 80017ce:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017d2:	60da      	str	r2, [r3, #12]
 80017d4:	2301      	movs	r3, #1
 80017d6:	7363      	strb	r3, [r4, #13]
 80017d8:	2000      	movs	r0, #0
 80017da:	bd10      	pop	{r4, pc}

080017dc <GLOBAL_ADC_Init>:
 80017dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017de:	7e03      	ldrb	r3, [r0, #24]
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	4604      	mov	r4, r0
 80017e4:	d129      	bne.n	800183a <GLOBAL_ADC_Init+0x5e>
 80017e6:	6940      	ldr	r0, [r0, #20]
 80017e8:	6921      	ldr	r1, [r4, #16]
 80017ea:	f7ff fb5a 	bl	8000ea2 <XMC_VADC_GLOBAL_Init>
 80017ee:	1f27      	subs	r7, r4, #4
 80017f0:	2600      	movs	r6, #0
 80017f2:	f857 3f04 	ldr.w	r3, [r7, #4]!
 80017f6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80017fa:	f7ff fbc6 	bl	8000f8a <XMC_VADC_GROUP_Init>
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	2103      	movs	r1, #3
 8001802:	6818      	ldr	r0, [r3, #0]
 8001804:	f7ff fc03 	bl	800100e <XMC_VADC_GROUP_SetPowerMode>
 8001808:	6839      	ldr	r1, [r7, #0]
 800180a:	7a0b      	ldrb	r3, [r1, #8]
 800180c:	b94b      	cbnz	r3, 8001822 <GLOBAL_ADC_Init+0x46>
 800180e:	6960      	ldr	r0, [r4, #20]
 8001810:	f106 0510 	add.w	r5, r6, #16
 8001814:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
 8001818:	2301      	movs	r3, #1
 800181a:	40ab      	lsls	r3, r5
 800181c:	4313      	orrs	r3, r2
 800181e:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
 8001822:	3601      	adds	r6, #1
 8001824:	2300      	movs	r3, #0
 8001826:	2e04      	cmp	r6, #4
 8001828:	724b      	strb	r3, [r1, #9]
 800182a:	461d      	mov	r5, r3
 800182c:	d1e1      	bne.n	80017f2 <GLOBAL_ADC_Init+0x16>
 800182e:	7e63      	ldrb	r3, [r4, #25]
 8001830:	b113      	cbz	r3, 8001838 <GLOBAL_ADC_Init+0x5c>
 8001832:	6960      	ldr	r0, [r4, #20]
 8001834:	f7ff fb5a 	bl	8000eec <XMC_VADC_GLOBAL_StartupCalibration>
 8001838:	7625      	strb	r5, [r4, #24]
 800183a:	7e20      	ldrb	r0, [r4, #24]
 800183c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800183e <DIGITAL_IO_Init>:
 800183e:	b510      	push	{r4, lr}
 8001840:	4604      	mov	r4, r0
 8001842:	1d22      	adds	r2, r4, #4
 8001844:	7c21      	ldrb	r1, [r4, #16]
 8001846:	6800      	ldr	r0, [r0, #0]
 8001848:	f7fe fd84 	bl	8000354 <XMC_GPIO_Init>
 800184c:	6820      	ldr	r0, [r4, #0]
 800184e:	7c21      	ldrb	r1, [r4, #16]
 8001850:	7c62      	ldrb	r2, [r4, #17]
 8001852:	f7ff f915 	bl	8000a80 <XMC_GPIO_SetHardwareControl>
 8001856:	2000      	movs	r0, #0
 8001858:	bd10      	pop	{r4, pc}
	...

0800185c <SystemCoreSetup>:
 800185c:	4b19      	ldr	r3, [pc, #100]	; (80018c4 <SystemCoreSetup+0x68>)
 800185e:	4a1a      	ldr	r2, [pc, #104]	; (80018c8 <SystemCoreSetup+0x6c>)
 8001860:	68d9      	ldr	r1, [r3, #12]
 8001862:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8001866:	0409      	lsls	r1, r1, #16
 8001868:	0c09      	lsrs	r1, r1, #16
 800186a:	430a      	orrs	r2, r1
 800186c:	60da      	str	r2, [r3, #12]
 800186e:	b672      	cpsid	i
 8001870:	4a16      	ldr	r2, [pc, #88]	; (80018cc <SystemCoreSetup+0x70>)
 8001872:	609a      	str	r2, [r3, #8]
 8001874:	f3bf 8f4f 	dsb	sy
 8001878:	b662      	cpsie	i
 800187a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800187e:	4814      	ldr	r0, [pc, #80]	; (80018d0 <SystemCoreSetup+0x74>)
 8001880:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8001884:	f241 0114 	movw	r1, #4116	; 0x1014
 8001888:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 800188c:	5842      	ldr	r2, [r0, r1]
 800188e:	f022 020f 	bic.w	r2, r2, #15
 8001892:	f042 0204 	orr.w	r2, r2, #4
 8001896:	5042      	str	r2, [r0, r1]
 8001898:	695a      	ldr	r2, [r3, #20]
 800189a:	f022 0210 	bic.w	r2, r2, #16
 800189e:	615a      	str	r2, [r3, #20]
 80018a0:	695a      	ldr	r2, [r3, #20]
 80018a2:	f022 0208 	bic.w	r2, r2, #8
 80018a6:	615a      	str	r2, [r3, #20]
 80018a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018aa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80018ae:	625a      	str	r2, [r3, #36]	; 0x24
 80018b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018b2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80018b6:	625a      	str	r2, [r3, #36]	; 0x24
 80018b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018ba:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80018be:	625a      	str	r2, [r3, #36]	; 0x24
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	e000ed00 	.word	0xe000ed00
 80018c8:	05fa0100 	.word	0x05fa0100
 80018cc:	08000000 	.word	0x08000000
 80018d0:	58001000 	.word	0x58001000

080018d4 <CLOCK_XMC4_Init>:
 80018d4:	2301      	movs	r3, #1
 80018d6:	7003      	strb	r3, [r0, #0]
 80018d8:	2000      	movs	r0, #0
 80018da:	4770      	bx	lr

080018dc <OSCHP_GetFrequency>:
 80018dc:	4800      	ldr	r0, [pc, #0]	; (80018e0 <OSCHP_GetFrequency+0x4>)
 80018de:	4770      	bx	lr
 80018e0:	00b71b00 	.word	0x00b71b00

080018e4 <SystemCoreClockSetup>:
 80018e4:	b530      	push	{r4, r5, lr}
 80018e6:	4d11      	ldr	r5, [pc, #68]	; (800192c <SystemCoreClockSetup+0x48>)
 80018e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018ea:	b087      	sub	sp, #28
 80018ec:	ac01      	add	r4, sp, #4
 80018ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018f0:	682b      	ldr	r3, [r5, #0]
 80018f2:	6023      	str	r3, [r4, #0]
 80018f4:	a801      	add	r0, sp, #4
 80018f6:	f7fe fff9 	bl	80008ec <XMC_SCU_CLOCK_Init>
 80018fa:	2000      	movs	r0, #0
 80018fc:	f7fe fe1c 	bl	8000538 <XMC_SCU_HIB_SetRtcClockSource>
 8001900:	2000      	movs	r0, #0
 8001902:	f7fe fdf5 	bl	80004f0 <XMC_SCU_CLOCK_SetUsbClockSource>
 8001906:	2004      	movs	r0, #4
 8001908:	f7fe fe5e 	bl	80005c8 <XMC_SCU_CLOCK_SetUsbClockDivider>
 800190c:	2120      	movs	r1, #32
 800190e:	2001      	movs	r0, #1
 8001910:	f7fe fe96 	bl	8000640 <XMC_SCU_CLOCK_StartUsbPll>
 8001914:	2000      	movs	r0, #0
 8001916:	f7fe fdf5 	bl	8000504 <XMC_SCU_CLOCK_SetWdtClockSource>
 800191a:	2001      	movs	r0, #1
 800191c:	f7fe fe68 	bl	80005f0 <XMC_SCU_CLOCK_SetWdtClockDivider>
 8001920:	2001      	movs	r0, #1
 8001922:	f7fe fe5b 	bl	80005dc <XMC_SCU_CLOCK_SetEbuClockDivider>
 8001926:	b007      	add	sp, #28
 8001928:	bd30      	pop	{r4, r5, pc}
 800192a:	bf00      	nop
 800192c:	08002650 	.word	0x08002650

08001930 <BUS_IO_Init>:
 8001930:	7c43      	ldrb	r3, [r0, #17]
 8001932:	b570      	push	{r4, r5, r6, lr}
 8001934:	4604      	mov	r4, r0
 8001936:	b993      	cbnz	r3, 800195e <BUS_IO_Init+0x2e>
 8001938:	7c22      	ldrb	r2, [r4, #16]
 800193a:	1c5d      	adds	r5, r3, #1
 800193c:	b2db      	uxtb	r3, r3
 800193e:	429a      	cmp	r2, r3
 8001940:	d90b      	bls.n	800195a <BUS_IO_Init+0x2a>
 8001942:	4622      	mov	r2, r4
 8001944:	f852 1b04 	ldr.w	r1, [r2], #4
 8001948:	eb01 06c3 	add.w	r6, r1, r3, lsl #3
 800194c:	f851 0033 	ldr.w	r0, [r1, r3, lsl #3]
 8001950:	7931      	ldrb	r1, [r6, #4]
 8001952:	f7fe fcff 	bl	8000354 <XMC_GPIO_Init>
 8001956:	462b      	mov	r3, r5
 8001958:	e7ee      	b.n	8001938 <BUS_IO_Init+0x8>
 800195a:	2301      	movs	r3, #1
 800195c:	7463      	strb	r3, [r4, #17]
 800195e:	2000      	movs	r0, #0
 8001960:	bd70      	pop	{r4, r5, r6, pc}

08001962 <BUS_IO_Write>:
 8001962:	6803      	ldr	r3, [r0, #0]
 8001964:	b570      	push	{r4, r5, r6, lr}
 8001966:	3308      	adds	r3, #8
 8001968:	2400      	movs	r4, #0
 800196a:	7c02      	ldrb	r2, [r0, #16]
 800196c:	b2e5      	uxtb	r5, r4
 800196e:	42aa      	cmp	r2, r5
 8001970:	d90f      	bls.n	8001992 <BUS_IO_Write+0x30>
 8001972:	2201      	movs	r2, #1
 8001974:	fa02 f505 	lsl.w	r5, r2, r5
 8001978:	f813 6c04 	ldrb.w	r6, [r3, #-4]
 800197c:	4229      	tst	r1, r5
 800197e:	bf08      	it	eq
 8001980:	f44f 3280 	moveq.w	r2, #65536	; 0x10000
 8001984:	f853 5c08 	ldr.w	r5, [r3, #-8]
 8001988:	40b2      	lsls	r2, r6
 800198a:	606a      	str	r2, [r5, #4]
 800198c:	3401      	adds	r4, #1
 800198e:	3308      	adds	r3, #8
 8001990:	e7eb      	b.n	800196a <BUS_IO_Write+0x8>
 8001992:	bd70      	pop	{r4, r5, r6, pc}

08001994 <ADC_MEASUREMENT_Init>:
 8001994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001996:	7e03      	ldrb	r3, [r0, #24]
 8001998:	2b02      	cmp	r3, #2
 800199a:	4604      	mov	r4, r0
 800199c:	f040 808a 	bne.w	8001ab4 <ADC_MEASUREMENT_Init+0x120>
 80019a0:	68c0      	ldr	r0, [r0, #12]
 80019a2:	f7ff ff1b 	bl	80017dc <GLOBAL_ADC_Init>
 80019a6:	68e2      	ldr	r2, [r4, #12]
 80019a8:	68a3      	ldr	r3, [r4, #8]
 80019aa:	4605      	mov	r5, r0
 80019ac:	6950      	ldr	r0, [r2, #20]
 80019ae:	6819      	ldr	r1, [r3, #0]
 80019b0:	2200      	movs	r2, #0
 80019b2:	4613      	mov	r3, r2
 80019b4:	f7ff fa8e 	bl	8000ed4 <XMC_VADC_GLOBAL_InputClassInit>
 80019b8:	68e3      	ldr	r3, [r4, #12]
 80019ba:	6861      	ldr	r1, [r4, #4]
 80019bc:	6958      	ldr	r0, [r3, #20]
 80019be:	f7ff fb2f 	bl	8001020 <XMC_VADC_GLOBAL_BackgroundInit>
 80019c2:	6823      	ldr	r3, [r4, #0]
 80019c4:	681e      	ldr	r6, [r3, #0]
 80019c6:	68b0      	ldr	r0, [r6, #8]
 80019c8:	7b71      	ldrb	r1, [r6, #13]
 80019ca:	6832      	ldr	r2, [r6, #0]
 80019cc:	f7ff fb8e 	bl	80010ec <XMC_VADC_GROUP_ChannelInit>
 80019d0:	6833      	ldr	r3, [r6, #0]
 80019d2:	6871      	ldr	r1, [r6, #4]
 80019d4:	789b      	ldrb	r3, [r3, #2]
 80019d6:	68b2      	ldr	r2, [r6, #8]
 80019d8:	6809      	ldr	r1, [r1, #0]
 80019da:	f003 030f 	and.w	r3, r3, #15
 80019de:	33a0      	adds	r3, #160	; 0xa0
 80019e0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80019e4:	68e3      	ldr	r3, [r4, #12]
 80019e6:	7b32      	ldrb	r2, [r6, #12]
 80019e8:	695b      	ldr	r3, [r3, #20]
 80019ea:	7b70      	ldrb	r0, [r6, #13]
 80019ec:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80019f0:	2201      	movs	r2, #1
 80019f2:	f8d3 1180 	ldr.w	r1, [r3, #384]	; 0x180
 80019f6:	4082      	lsls	r2, r0
 80019f8:	430a      	orrs	r2, r1
 80019fa:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
 80019fe:	6863      	ldr	r3, [r4, #4]
 8001a00:	7a1b      	ldrb	r3, [r3, #8]
 8001a02:	071b      	lsls	r3, r3, #28
 8001a04:	d548      	bpl.n	8001a98 <ADC_MEASUREMENT_Init+0x104>
 8001a06:	6923      	ldr	r3, [r4, #16]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d045      	beq.n	8001a98 <ADC_MEASUREMENT_Init+0x104>
 8001a0c:	4a2a      	ldr	r2, [pc, #168]	; (8001ab8 <ADC_MEASUREMENT_Init+0x124>)
 8001a0e:	681e      	ldr	r6, [r3, #0]
 8001a10:	68d1      	ldr	r1, [r2, #12]
 8001a12:	685a      	ldr	r2, [r3, #4]
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	f3c1 2102 	ubfx	r1, r1, #8, #3
 8001a1a:	f1c1 0c07 	rsb	ip, r1, #7
 8001a1e:	f1bc 0f06 	cmp.w	ip, #6
 8001a22:	b2f7      	uxtb	r7, r6
 8001a24:	bf28      	it	cs
 8001a26:	f04f 0c06 	movcs.w	ip, #6
 8001a2a:	b109      	cbz	r1, 8001a30 <ADC_MEASUREMENT_Init+0x9c>
 8001a2c:	1e48      	subs	r0, r1, #1
 8001a2e:	e000      	b.n	8001a32 <ADC_MEASUREMENT_Init+0x9e>
 8001a30:	4608      	mov	r0, r1
 8001a32:	2101      	movs	r1, #1
 8001a34:	fa01 fe00 	lsl.w	lr, r1, r0
 8001a38:	f10e 3eff 	add.w	lr, lr, #4294967295
 8001a3c:	fa01 f10c 	lsl.w	r1, r1, ip
 8001a40:	ea0e 0e03 	and.w	lr, lr, r3
 8001a44:	1e4b      	subs	r3, r1, #1
 8001a46:	4013      	ands	r3, r2
 8001a48:	4083      	lsls	r3, r0
 8001a4a:	b27a      	sxtb	r2, r7
 8001a4c:	2a00      	cmp	r2, #0
 8001a4e:	ea4e 0303 	orr.w	r3, lr, r3
 8001a52:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a56:	bfad      	iteet	ge
 8001a58:	f102 4260 	addge.w	r2, r2, #3758096384	; 0xe0000000
 8001a5c:	4a17      	ldrlt	r2, [pc, #92]	; (8001abc <ADC_MEASUREMENT_Init+0x128>)
 8001a5e:	f006 060f 	andlt.w	r6, r6, #15
 8001a62:	f502 4261 	addge.w	r2, r2, #57600	; 0xe100
 8001a66:	bfb9      	ittee	lt
 8001a68:	b2db      	uxtblt	r3, r3
 8001a6a:	5593      	strblt	r3, [r2, r6]
 8001a6c:	b2db      	uxtbge	r3, r3
 8001a6e:	f882 3300 	strbge.w	r3, [r2, #768]	; 0x300
 8001a72:	68e3      	ldr	r3, [r4, #12]
 8001a74:	7e61      	ldrb	r1, [r4, #25]
 8001a76:	6958      	ldr	r0, [r3, #20]
 8001a78:	f7ff fa54 	bl	8000f24 <XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode>
 8001a7c:	6923      	ldr	r3, [r4, #16]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	b253      	sxtb	r3, r2
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	db08      	blt.n	8001a98 <ADC_MEASUREMENT_Init+0x104>
 8001a86:	2101      	movs	r1, #1
 8001a88:	f002 021f 	and.w	r2, r2, #31
 8001a8c:	fa01 f202 	lsl.w	r2, r1, r2
 8001a90:	095b      	lsrs	r3, r3, #5
 8001a92:	490b      	ldr	r1, [pc, #44]	; (8001ac0 <ADC_MEASUREMENT_Init+0x12c>)
 8001a94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001a98:	6963      	ldr	r3, [r4, #20]
 8001a9a:	b103      	cbz	r3, 8001a9e <ADC_MEASUREMENT_Init+0x10a>
 8001a9c:	4798      	blx	r3
 8001a9e:	7ea3      	ldrb	r3, [r4, #26]
 8001aa0:	b13b      	cbz	r3, 8001ab2 <ADC_MEASUREMENT_Init+0x11e>
 8001aa2:	68e3      	ldr	r3, [r4, #12]
 8001aa4:	695a      	ldr	r2, [r3, #20]
 8001aa6:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
 8001aaa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001aae:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
 8001ab2:	7625      	strb	r5, [r4, #24]
 8001ab4:	7e20      	ldrb	r0, [r4, #24]
 8001ab6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ab8:	e000ed00 	.word	0xe000ed00
 8001abc:	e000ed14 	.word	0xe000ed14
 8001ac0:	e000e100 	.word	0xe000e100

08001ac4 <ADC_MEASUREMENT_StartConversion>:
 8001ac4:	68c3      	ldr	r3, [r0, #12]
 8001ac6:	695a      	ldr	r2, [r3, #20]
 8001ac8:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
 8001acc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ad0:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
 8001ad4:	4770      	bx	lr

08001ad6 <ADC_MEASUREMENT_GetResult>:
 8001ad6:	6803      	ldr	r3, [r0, #0]
 8001ad8:	6882      	ldr	r2, [r0, #8]
 8001ada:	789b      	ldrb	r3, [r3, #2]
 8001adc:	f003 030f 	and.w	r3, r3, #15
 8001ae0:	33c0      	adds	r3, #192	; 0xc0
 8001ae2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001ae6:	b280      	uxth	r0, r0
 8001ae8:	4770      	bx	lr
	...

08001aec <DAVE_Init>:
 8001aec:	b508      	push	{r3, lr}
 8001aee:	481b      	ldr	r0, [pc, #108]	; (8001b5c <DAVE_Init+0x70>)
 8001af0:	f7ff fef0 	bl	80018d4 <CLOCK_XMC4_Init>
 8001af4:	bb80      	cbnz	r0, 8001b58 <DAVE_Init+0x6c>
 8001af6:	481a      	ldr	r0, [pc, #104]	; (8001b60 <DAVE_Init+0x74>)
 8001af8:	f7ff fb43 	bl	8001182 <UART_Init>
 8001afc:	bb60      	cbnz	r0, 8001b58 <DAVE_Init+0x6c>
 8001afe:	4819      	ldr	r0, [pc, #100]	; (8001b64 <DAVE_Init+0x78>)
 8001b00:	f7ff fda0 	bl	8001644 <RTC_Init>
 8001b04:	bb40      	cbnz	r0, 8001b58 <DAVE_Init+0x6c>
 8001b06:	4818      	ldr	r0, [pc, #96]	; (8001b68 <DAVE_Init+0x7c>)
 8001b08:	f7ff fe99 	bl	800183e <DIGITAL_IO_Init>
 8001b0c:	bb20      	cbnz	r0, 8001b58 <DAVE_Init+0x6c>
 8001b0e:	4817      	ldr	r0, [pc, #92]	; (8001b6c <DAVE_Init+0x80>)
 8001b10:	f7ff ff0e 	bl	8001930 <BUS_IO_Init>
 8001b14:	bb00      	cbnz	r0, 8001b58 <DAVE_Init+0x6c>
 8001b16:	4816      	ldr	r0, [pc, #88]	; (8001b70 <DAVE_Init+0x84>)
 8001b18:	f7ff ff3c 	bl	8001994 <ADC_MEASUREMENT_Init>
 8001b1c:	b9e0      	cbnz	r0, 8001b58 <DAVE_Init+0x6c>
 8001b1e:	4815      	ldr	r0, [pc, #84]	; (8001b74 <DAVE_Init+0x88>)
 8001b20:	f7ff fd65 	bl	80015ee <TIMER_Init>
 8001b24:	b9c0      	cbnz	r0, 8001b58 <DAVE_Init+0x6c>
 8001b26:	4814      	ldr	r0, [pc, #80]	; (8001b78 <DAVE_Init+0x8c>)
 8001b28:	f7ff fe00 	bl	800172c <INTERRUPT_Init>
 8001b2c:	b9a0      	cbnz	r0, 8001b58 <DAVE_Init+0x6c>
 8001b2e:	4813      	ldr	r0, [pc, #76]	; (8001b7c <DAVE_Init+0x90>)
 8001b30:	f7ff fe85 	bl	800183e <DIGITAL_IO_Init>
 8001b34:	b980      	cbnz	r0, 8001b58 <DAVE_Init+0x6c>
 8001b36:	4812      	ldr	r0, [pc, #72]	; (8001b80 <DAVE_Init+0x94>)
 8001b38:	f7ff fe81 	bl	800183e <DIGITAL_IO_Init>
 8001b3c:	b960      	cbnz	r0, 8001b58 <DAVE_Init+0x6c>
 8001b3e:	4811      	ldr	r0, [pc, #68]	; (8001b84 <DAVE_Init+0x98>)
 8001b40:	f7ff fe7d 	bl	800183e <DIGITAL_IO_Init>
 8001b44:	b940      	cbnz	r0, 8001b58 <DAVE_Init+0x6c>
 8001b46:	4810      	ldr	r0, [pc, #64]	; (8001b88 <DAVE_Init+0x9c>)
 8001b48:	f7ff fd51 	bl	80015ee <TIMER_Init>
 8001b4c:	b920      	cbnz	r0, 8001b58 <DAVE_Init+0x6c>
 8001b4e:	480f      	ldr	r0, [pc, #60]	; (8001b8c <DAVE_Init+0xa0>)
 8001b50:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001b54:	f7ff bdea 	b.w	800172c <INTERRUPT_Init>
 8001b58:	bd08      	pop	{r3, pc}
 8001b5a:	bf00      	nop
 8001b5c:	1ffe894c 	.word	0x1ffe894c
 8001b60:	1ffe8800 	.word	0x1ffe8800
 8001b64:	1ffe886c 	.word	0x1ffe886c
 8001b68:	08002600 	.word	0x08002600
 8001b6c:	1ffe88d4 	.word	0x1ffe88d4
 8001b70:	1ffe88e8 	.word	0x1ffe88e8
 8001b74:	1ffe8814 	.word	0x1ffe8814
 8001b78:	08002590 	.word	0x08002590
 8001b7c:	0800263c 	.word	0x0800263c
 8001b80:	08002614 	.word	0x08002614
 8001b84:	08002628 	.word	0x08002628
 8001b88:	1ffe8844 	.word	0x1ffe8844
 8001b8c:	08002594 	.word	0x08002594

08001b90 <in_time_slot>:
 8001b90:	b510      	push	{r4, lr}
 8001b92:	7883      	ldrb	r3, [r0, #2]
 8001b94:	7842      	ldrb	r2, [r0, #1]
 8001b96:	4c16      	ldr	r4, [pc, #88]	; (8001bf0 <in_time_slot+0x60>)
 8001b98:	f003 031f 	and.w	r3, r3, #31
 8001b9c:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8001ba0:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 8001ba4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001ba8:	7822      	ldrb	r2, [r4, #0]
 8001baa:	7861      	ldrb	r1, [r4, #1]
 8001bac:	78a0      	ldrb	r0, [r4, #2]
 8001bae:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 8001bb2:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8001bb6:	78e1      	ldrb	r1, [r4, #3]
 8001bb8:	ebc0 1000 	rsb	r0, r0, r0, lsl #4
 8001bbc:	eb01 0080 	add.w	r0, r1, r0, lsl #2
 8001bc0:	b212      	sxth	r2, r2
 8001bc2:	b200      	sxth	r0, r0
 8001bc4:	4282      	cmp	r2, r0
 8001bc6:	b29b      	uxth	r3, r3
 8001bc8:	da05      	bge.n	8001bd6 <in_time_slot+0x46>
 8001bca:	1a9a      	subs	r2, r3, r2
 8001bcc:	2a00      	cmp	r2, #0
 8001bce:	dd0a      	ble.n	8001be6 <in_time_slot+0x56>
 8001bd0:	1a18      	subs	r0, r3, r0
 8001bd2:	0fc0      	lsrs	r0, r0, #31
 8001bd4:	bd10      	pop	{r4, pc}
 8001bd6:	b21b      	sxth	r3, r3
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	dc06      	bgt.n	8001bea <in_time_slot+0x5a>
 8001bdc:	4283      	cmp	r3, r0
 8001bde:	bfac      	ite	ge
 8001be0:	2000      	movge	r0, #0
 8001be2:	2001      	movlt	r0, #1
 8001be4:	bd10      	pop	{r4, pc}
 8001be6:	2000      	movs	r0, #0
 8001be8:	bd10      	pop	{r4, pc}
 8001bea:	2001      	movs	r0, #1
 8001bec:	bd10      	pop	{r4, pc}
 8001bee:	bf00      	nop
 8001bf0:	1ffe892c 	.word	0x1ffe892c

08001bf4 <main>:
 8001bf4:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8001bf8:	f7ff ff78 	bl	8001aec <DAVE_Init>
 8001bfc:	2801      	cmp	r0, #1
 8001bfe:	d100      	bne.n	8001c02 <main+0xe>
 8001c00:	e7fe      	b.n	8001c00 <main+0xc>
 8001c02:	4940      	ldr	r1, [pc, #256]	; (8001d04 <main+0x110>)
 8001c04:	4840      	ldr	r0, [pc, #256]	; (8001d08 <main+0x114>)
 8001c06:	4e41      	ldr	r6, [pc, #260]	; (8001d0c <main+0x118>)
 8001c08:	2201      	movs	r2, #1
 8001c0a:	f7ff fb29 	bl	8001260 <UART_Receive>
 8001c0e:	4b40      	ldr	r3, [pc, #256]	; (8001d10 <main+0x11c>)
 8001c10:	4840      	ldr	r0, [pc, #256]	; (8001d14 <main+0x120>)
 8001c12:	7c1d      	ldrb	r5, [r3, #16]
 8001c14:	681c      	ldr	r4, [r3, #0]
 8001c16:	7833      	ldrb	r3, [r6, #0]
 8001c18:	2101      	movs	r1, #1
 8001c1a:	fa01 f905 	lsl.w	r9, r1, r5
 8001c1e:	4099      	lsls	r1, r3
 8001c20:	43c9      	mvns	r1, r1
 8001c22:	f8c4 9004 	str.w	r9, [r4, #4]
 8001c26:	b289      	uxth	r1, r1
 8001c28:	f7ff fe9b 	bl	8001962 <BUS_IO_Write>
 8001c2c:	f44f 3780 	mov.w	r7, #65536	; 0x10000
 8001c30:	40af      	lsls	r7, r5
 8001c32:	f04f 0800 	mov.w	r8, #0
 8001c36:	2504      	movs	r5, #4
 8001c38:	4668      	mov	r0, sp
 8001c3a:	f7ff fd64 	bl	8001706 <RTC_GetTime>
 8001c3e:	7833      	ldrb	r3, [r6, #0]
 8001c40:	429d      	cmp	r5, r3
 8001c42:	d016      	beq.n	8001c72 <main+0x7e>
 8001c44:	2b03      	cmp	r3, #3
 8001c46:	d004      	beq.n	8001c52 <main+0x5e>
 8001c48:	2b04      	cmp	r3, #4
 8001c4a:	d103      	bne.n	8001c54 <main+0x60>
 8001c4c:	f8c4 9004 	str.w	r9, [r4, #4]
 8001c50:	e000      	b.n	8001c54 <main+0x60>
 8001c52:	6067      	str	r7, [r4, #4]
 8001c54:	2d01      	cmp	r5, #1
 8001c56:	d102      	bne.n	8001c5e <main+0x6a>
 8001c58:	482f      	ldr	r0, [pc, #188]	; (8001d18 <main+0x124>)
 8001c5a:	f7ff fc3b 	bl	80014d4 <TIMER_Stop>
 8001c5e:	7833      	ldrb	r3, [r6, #0]
 8001c60:	482c      	ldr	r0, [pc, #176]	; (8001d14 <main+0x120>)
 8001c62:	2101      	movs	r1, #1
 8001c64:	4099      	lsls	r1, r3
 8001c66:	43c9      	mvns	r1, r1
 8001c68:	b289      	uxth	r1, r1
 8001c6a:	f7ff fe7a 	bl	8001962 <BUS_IO_Write>
 8001c6e:	f04f 0800 	mov.w	r8, #0
 8001c72:	7835      	ldrb	r5, [r6, #0]
 8001c74:	2d01      	cmp	r5, #1
 8001c76:	d008      	beq.n	8001c8a <main+0x96>
 8001c78:	d302      	bcc.n	8001c80 <main+0x8c>
 8001c7a:	2d02      	cmp	r5, #2
 8001c7c:	d023      	beq.n	8001cc6 <main+0xd2>
 8001c7e:	e03f      	b.n	8001d00 <main+0x10c>
 8001c80:	4668      	mov	r0, sp
 8001c82:	f7ff ff85 	bl	8001b90 <in_time_slot>
 8001c86:	b1d8      	cbz	r0, 8001cc0 <main+0xcc>
 8001c88:	e018      	b.n	8001cbc <main+0xc8>
 8001c8a:	f1b8 0f00 	cmp.w	r8, #0
 8001c8e:	d003      	beq.n	8001c98 <main+0xa4>
 8001c90:	f1b8 0f01 	cmp.w	r8, #1
 8001c94:	d008      	beq.n	8001ca8 <main+0xb4>
 8001c96:	e033      	b.n	8001d00 <main+0x10c>
 8001c98:	481f      	ldr	r0, [pc, #124]	; (8001d18 <main+0x124>)
 8001c9a:	f7ff fc03 	bl	80014a4 <TIMER_Start>
 8001c9e:	481f      	ldr	r0, [pc, #124]	; (8001d1c <main+0x128>)
 8001ca0:	f7ff ff10 	bl	8001ac4 <ADC_MEASUREMENT_StartConversion>
 8001ca4:	46a8      	mov	r8, r5
 8001ca6:	e02b      	b.n	8001d00 <main+0x10c>
 8001ca8:	4668      	mov	r0, sp
 8001caa:	f7ff ff71 	bl	8001b90 <in_time_slot>
 8001cae:	b138      	cbz	r0, 8001cc0 <main+0xcc>
 8001cb0:	4b1b      	ldr	r3, [pc, #108]	; (8001d20 <main+0x12c>)
 8001cb2:	781a      	ldrb	r2, [r3, #0]
 8001cb4:	4b1b      	ldr	r3, [pc, #108]	; (8001d24 <main+0x130>)
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d201      	bcs.n	8001cc0 <main+0xcc>
 8001cbc:	6067      	str	r7, [r4, #4]
 8001cbe:	e01f      	b.n	8001d00 <main+0x10c>
 8001cc0:	f8c4 9004 	str.w	r9, [r4, #4]
 8001cc4:	e01c      	b.n	8001d00 <main+0x10c>
 8001cc6:	4a18      	ldr	r2, [pc, #96]	; (8001d28 <main+0x134>)
 8001cc8:	f8df a064 	ldr.w	sl, [pc, #100]	; 8001d30 <main+0x13c>
 8001ccc:	6813      	ldr	r3, [r2, #0]
 8001cce:	7c12      	ldrb	r2, [r2, #16]
 8001cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cd2:	40d3      	lsrs	r3, r2
 8001cd4:	f013 0501 	ands.w	r5, r3, #1
 8001cd8:	d00a      	beq.n	8001cf0 <main+0xfc>
 8001cda:	6067      	str	r7, [r4, #4]
 8001cdc:	4813      	ldr	r0, [pc, #76]	; (8001d2c <main+0x138>)
 8001cde:	f7ff fbf9 	bl	80014d4 <TIMER_Stop>
 8001ce2:	f89a 3010 	ldrb.w	r3, [sl, #16]
 8001ce6:	f8da 2000 	ldr.w	r2, [sl]
 8001cea:	fa05 f303 	lsl.w	r3, r5, r3
 8001cee:	e006      	b.n	8001cfe <main+0x10a>
 8001cf0:	f89a 1010 	ldrb.w	r1, [sl, #16]
 8001cf4:	f8da 2000 	ldr.w	r2, [sl]
 8001cf8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001cfc:	408b      	lsls	r3, r1
 8001cfe:	6053      	str	r3, [r2, #4]
 8001d00:	7835      	ldrb	r5, [r6, #0]
 8001d02:	e799      	b.n	8001c38 <main+0x44>
 8001d04:	1ffe8964 	.word	0x1ffe8964
 8001d08:	1ffe8800 	.word	0x1ffe8800
 8001d0c:	1ffe892b 	.word	0x1ffe892b
 8001d10:	08002600 	.word	0x08002600
 8001d14:	1ffe88d4 	.word	0x1ffe88d4
 8001d18:	1ffe8814 	.word	0x1ffe8814
 8001d1c:	1ffe88e8 	.word	0x1ffe88e8
 8001d20:	1ffe8958 	.word	0x1ffe8958
 8001d24:	1ffe8955 	.word	0x1ffe8955
 8001d28:	08002614 	.word	0x08002614
 8001d2c:	1ffe8844 	.word	0x1ffe8844
 8001d30:	08002628 	.word	0x08002628

08001d34 <EndofTransmit>:
 8001d34:	4802      	ldr	r0, [pc, #8]	; (8001d40 <EndofTransmit+0xc>)
 8001d36:	4903      	ldr	r1, [pc, #12]	; (8001d44 <EndofTransmit+0x10>)
 8001d38:	2201      	movs	r2, #1
 8001d3a:	f7ff ba91 	b.w	8001260 <UART_Receive>
 8001d3e:	bf00      	nop
 8001d40:	1ffe8800 	.word	0x1ffe8800
 8001d44:	1ffe8964 	.word	0x1ffe8964

08001d48 <EndofReceive>:
 8001d48:	b570      	push	{r4, r5, r6, lr}
 8001d4a:	4e4b      	ldr	r6, [pc, #300]	; (8001e78 <EndofReceive+0x130>)
 8001d4c:	7834      	ldrb	r4, [r6, #0]
 8001d4e:	4635      	mov	r5, r6
 8001d50:	2c00      	cmp	r4, #0
 8001d52:	d13b      	bne.n	8001dcc <EndofReceive+0x84>
 8001d54:	4949      	ldr	r1, [pc, #292]	; (8001e7c <EndofReceive+0x134>)
 8001d56:	780b      	ldrb	r3, [r1, #0]
 8001d58:	7033      	strb	r3, [r6, #0]
 8001d5a:	2b6d      	cmp	r3, #109	; 0x6d
 8001d5c:	d806      	bhi.n	8001d6c <EndofReceive+0x24>
 8001d5e:	2b6c      	cmp	r3, #108	; 0x6c
 8001d60:	d209      	bcs.n	8001d76 <EndofReceive+0x2e>
 8001d62:	2b61      	cmp	r3, #97	; 0x61
 8001d64:	d007      	beq.n	8001d76 <EndofReceive+0x2e>
 8001d66:	2b67      	cmp	r3, #103	; 0x67
 8001d68:	d029      	beq.n	8001dbe <EndofReceive+0x76>
 8001d6a:	e01e      	b.n	8001daa <EndofReceive+0x62>
 8001d6c:	2b70      	cmp	r3, #112	; 0x70
 8001d6e:	d004      	beq.n	8001d7a <EndofReceive+0x32>
 8001d70:	2b74      	cmp	r3, #116	; 0x74
 8001d72:	d022      	beq.n	8001dba <EndofReceive+0x72>
 8001d74:	e019      	b.n	8001daa <EndofReceive+0x62>
 8001d76:	2201      	movs	r2, #1
 8001d78:	e022      	b.n	8001dc0 <EndofReceive+0x78>
 8001d7a:	4b41      	ldr	r3, [pc, #260]	; (8001e80 <EndofReceive+0x138>)
 8001d7c:	4841      	ldr	r0, [pc, #260]	; (8001e84 <EndofReceive+0x13c>)
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	700b      	strb	r3, [r1, #0]
 8001d82:	4b41      	ldr	r3, [pc, #260]	; (8001e88 <EndofReceive+0x140>)
 8001d84:	781a      	ldrb	r2, [r3, #0]
 8001d86:	704a      	strb	r2, [r1, #1]
 8001d88:	785a      	ldrb	r2, [r3, #1]
 8001d8a:	708a      	strb	r2, [r1, #2]
 8001d8c:	789a      	ldrb	r2, [r3, #2]
 8001d8e:	78db      	ldrb	r3, [r3, #3]
 8001d90:	710b      	strb	r3, [r1, #4]
 8001d92:	4b3e      	ldr	r3, [pc, #248]	; (8001e8c <EndofReceive+0x144>)
 8001d94:	70ca      	strb	r2, [r1, #3]
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	714b      	strb	r3, [r1, #5]
 8001d9a:	4b3d      	ldr	r3, [pc, #244]	; (8001e90 <EndofReceive+0x148>)
 8001d9c:	2207      	movs	r2, #7
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	718b      	strb	r3, [r1, #6]
 8001da2:	f7ff fa23 	bl	80011ec <UART_Transmit>
 8001da6:	7034      	strb	r4, [r6, #0]
 8001da8:	bd70      	pop	{r4, r5, r6, pc}
 8001daa:	4836      	ldr	r0, [pc, #216]	; (8001e84 <EndofReceive+0x13c>)
 8001dac:	4939      	ldr	r1, [pc, #228]	; (8001e94 <EndofReceive+0x14c>)
 8001dae:	2201      	movs	r2, #1
 8001db0:	f7ff fa1c 	bl	80011ec <UART_Transmit>
 8001db4:	2300      	movs	r3, #0
 8001db6:	702b      	strb	r3, [r5, #0]
 8001db8:	bd70      	pop	{r4, r5, r6, pc}
 8001dba:	2204      	movs	r2, #4
 8001dbc:	e000      	b.n	8001dc0 <EndofReceive+0x78>
 8001dbe:	2207      	movs	r2, #7
 8001dc0:	4830      	ldr	r0, [pc, #192]	; (8001e84 <EndofReceive+0x13c>)
 8001dc2:	4935      	ldr	r1, [pc, #212]	; (8001e98 <EndofReceive+0x150>)
 8001dc4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8001dc8:	f7ff ba4a 	b.w	8001260 <UART_Receive>
 8001dcc:	2c6c      	cmp	r4, #108	; 0x6c
 8001dce:	d036      	beq.n	8001e3e <EndofReceive+0xf6>
 8001dd0:	d826      	bhi.n	8001e20 <EndofReceive+0xd8>
 8001dd2:	2c61      	cmp	r4, #97	; 0x61
 8001dd4:	d037      	beq.n	8001e46 <EndofReceive+0xfe>
 8001dd6:	2c67      	cmp	r4, #103	; 0x67
 8001dd8:	d144      	bne.n	8001e64 <EndofReceive+0x11c>
 8001dda:	4830      	ldr	r0, [pc, #192]	; (8001e9c <EndofReceive+0x154>)
 8001ddc:	4b27      	ldr	r3, [pc, #156]	; (8001e7c <EndofReceive+0x134>)
 8001dde:	7802      	ldrb	r2, [r0, #0]
 8001de0:	7859      	ldrb	r1, [r3, #1]
 8001de2:	f361 0205 	bfi	r2, r1, #0, #6
 8001de6:	7002      	strb	r2, [r0, #0]
 8001de8:	7899      	ldrb	r1, [r3, #2]
 8001dea:	7842      	ldrb	r2, [r0, #1]
 8001dec:	f361 0205 	bfi	r2, r1, #0, #6
 8001df0:	7042      	strb	r2, [r0, #1]
 8001df2:	78d9      	ldrb	r1, [r3, #3]
 8001df4:	7882      	ldrb	r2, [r0, #2]
 8001df6:	f361 0204 	bfi	r2, r1, #0, #5
 8001dfa:	7082      	strb	r2, [r0, #2]
 8001dfc:	7919      	ldrb	r1, [r3, #4]
 8001dfe:	78c2      	ldrb	r2, [r0, #3]
 8001e00:	f361 0204 	bfi	r2, r1, #0, #5
 8001e04:	70c2      	strb	r2, [r0, #3]
 8001e06:	7959      	ldrb	r1, [r3, #5]
 8001e08:	7942      	ldrb	r2, [r0, #5]
 8001e0a:	f361 0203 	bfi	r2, r1, #0, #4
 8001e0e:	7142      	strb	r2, [r0, #5]
 8001e10:	799a      	ldrb	r2, [r3, #6]
 8001e12:	79db      	ldrb	r3, [r3, #7]
 8001e14:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001e18:	80c3      	strh	r3, [r0, #6]
 8001e1a:	f7ff fc2a 	bl	8001672 <RTC_SetTime>
 8001e1e:	e021      	b.n	8001e64 <EndofReceive+0x11c>
 8001e20:	2c6d      	cmp	r4, #109	; 0x6d
 8001e22:	d01b      	beq.n	8001e5c <EndofReceive+0x114>
 8001e24:	2c74      	cmp	r4, #116	; 0x74
 8001e26:	d11d      	bne.n	8001e64 <EndofReceive+0x11c>
 8001e28:	4a14      	ldr	r2, [pc, #80]	; (8001e7c <EndofReceive+0x134>)
 8001e2a:	4b17      	ldr	r3, [pc, #92]	; (8001e88 <EndofReceive+0x140>)
 8001e2c:	7851      	ldrb	r1, [r2, #1]
 8001e2e:	7019      	strb	r1, [r3, #0]
 8001e30:	7891      	ldrb	r1, [r2, #2]
 8001e32:	7059      	strb	r1, [r3, #1]
 8001e34:	78d1      	ldrb	r1, [r2, #3]
 8001e36:	7912      	ldrb	r2, [r2, #4]
 8001e38:	7099      	strb	r1, [r3, #2]
 8001e3a:	70da      	strb	r2, [r3, #3]
 8001e3c:	e012      	b.n	8001e64 <EndofReceive+0x11c>
 8001e3e:	4b0f      	ldr	r3, [pc, #60]	; (8001e7c <EndofReceive+0x134>)
 8001e40:	785a      	ldrb	r2, [r3, #1]
 8001e42:	4b12      	ldr	r3, [pc, #72]	; (8001e8c <EndofReceive+0x144>)
 8001e44:	e00d      	b.n	8001e62 <EndofReceive+0x11a>
 8001e46:	4b0d      	ldr	r3, [pc, #52]	; (8001e7c <EndofReceive+0x134>)
 8001e48:	4815      	ldr	r0, [pc, #84]	; (8001ea0 <EndofReceive+0x158>)
 8001e4a:	7859      	ldrb	r1, [r3, #1]
 8001e4c:	4b10      	ldr	r3, [pc, #64]	; (8001e90 <EndofReceive+0x148>)
 8001e4e:	7019      	strb	r1, [r3, #0]
 8001e50:	4b14      	ldr	r3, [pc, #80]	; (8001ea4 <EndofReceive+0x15c>)
 8001e52:	3903      	subs	r1, #3
 8001e54:	4359      	muls	r1, r3
 8001e56:	f7ff fb5b 	bl	8001510 <TIMER_SetTimeInterval>
 8001e5a:	e003      	b.n	8001e64 <EndofReceive+0x11c>
 8001e5c:	4b07      	ldr	r3, [pc, #28]	; (8001e7c <EndofReceive+0x134>)
 8001e5e:	785a      	ldrb	r2, [r3, #1]
 8001e60:	4b07      	ldr	r3, [pc, #28]	; (8001e80 <EndofReceive+0x138>)
 8001e62:	701a      	strb	r2, [r3, #0]
 8001e64:	2300      	movs	r3, #0
 8001e66:	702b      	strb	r3, [r5, #0]
 8001e68:	4806      	ldr	r0, [pc, #24]	; (8001e84 <EndofReceive+0x13c>)
 8001e6a:	490f      	ldr	r1, [pc, #60]	; (8001ea8 <EndofReceive+0x160>)
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8001e72:	f7ff b9bb 	b.w	80011ec <UART_Transmit>
 8001e76:	bf00      	nop
 8001e78:	1ffe8954 	.word	0x1ffe8954
 8001e7c:	1ffe8964 	.word	0x1ffe8964
 8001e80:	1ffe892b 	.word	0x1ffe892b
 8001e84:	1ffe8800 	.word	0x1ffe8800
 8001e88:	1ffe892c 	.word	0x1ffe892c
 8001e8c:	1ffe8955 	.word	0x1ffe8955
 8001e90:	1ffe8929 	.word	0x1ffe8929
 8001e94:	1ffe892a 	.word	0x1ffe892a
 8001e98:	1ffe8965 	.word	0x1ffe8965
 8001e9c:	1ffe895c 	.word	0x1ffe895c
 8001ea0:	1ffe8844 	.word	0x1ffe8844
 8001ea4:	000f4240 	.word	0x000f4240
 8001ea8:	1ffe8928 	.word	0x1ffe8928

08001eac <VADC0_C0_2_IRQHandler>:
 8001eac:	b508      	push	{r3, lr}
 8001eae:	4805      	ldr	r0, [pc, #20]	; (8001ec4 <VADC0_C0_2_IRQHandler+0x18>)
 8001eb0:	f7ff fe11 	bl	8001ad6 <ADC_MEASUREMENT_GetResult>
 8001eb4:	2364      	movs	r3, #100	; 0x64
 8001eb6:	4358      	muls	r0, r3
 8001eb8:	23a3      	movs	r3, #163	; 0xa3
 8001eba:	fb90 f0f3 	sdiv	r0, r0, r3
 8001ebe:	4b02      	ldr	r3, [pc, #8]	; (8001ec8 <VADC0_C0_2_IRQHandler+0x1c>)
 8001ec0:	7018      	strb	r0, [r3, #0]
 8001ec2:	bd08      	pop	{r3, pc}
 8001ec4:	1ffe8904 	.word	0x1ffe8904
 8001ec8:	1ffe8958 	.word	0x1ffe8958

08001ecc <CCU43_0_IRQHandler>:
 8001ecc:	4b04      	ldr	r3, [pc, #16]	; (8001ee0 <CCU43_0_IRQHandler+0x14>)
 8001ece:	4805      	ldr	r0, [pc, #20]	; (8001ee4 <CCU43_0_IRQHandler+0x18>)
 8001ed0:	7c19      	ldrb	r1, [r3, #16]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 8001ed8:	408b      	lsls	r3, r1
 8001eda:	6053      	str	r3, [r2, #4]
 8001edc:	f7ff bdf2 	b.w	8001ac4 <ADC_MEASUREMENT_StartConversion>
 8001ee0:	0800263c 	.word	0x0800263c
 8001ee4:	1ffe88e8 	.word	0x1ffe88e8

08001ee8 <__aeabi_llsr>:
 8001ee8:	40d0      	lsrs	r0, r2
 8001eea:	1c0b      	adds	r3, r1, #0
 8001eec:	40d1      	lsrs	r1, r2
 8001eee:	469c      	mov	ip, r3
 8001ef0:	3a20      	subs	r2, #32
 8001ef2:	40d3      	lsrs	r3, r2
 8001ef4:	4318      	orrs	r0, r3
 8001ef6:	4252      	negs	r2, r2
 8001ef8:	4663      	mov	r3, ip
 8001efa:	4093      	lsls	r3, r2
 8001efc:	4318      	orrs	r0, r3
 8001efe:	4770      	bx	lr

08001f00 <__aeabi_uldivmod>:
 8001f00:	b94b      	cbnz	r3, 8001f16 <__aeabi_uldivmod+0x16>
 8001f02:	b942      	cbnz	r2, 8001f16 <__aeabi_uldivmod+0x16>
 8001f04:	2900      	cmp	r1, #0
 8001f06:	bf08      	it	eq
 8001f08:	2800      	cmpeq	r0, #0
 8001f0a:	d002      	beq.n	8001f12 <__aeabi_uldivmod+0x12>
 8001f0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f10:	4608      	mov	r0, r1
 8001f12:	f000 b83b 	b.w	8001f8c <__aeabi_idiv0>
 8001f16:	b082      	sub	sp, #8
 8001f18:	46ec      	mov	ip, sp
 8001f1a:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001f1e:	f000 f81d 	bl	8001f5c <__gnu_uldivmod_helper>
 8001f22:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001f26:	b002      	add	sp, #8
 8001f28:	bc0c      	pop	{r2, r3}
 8001f2a:	4770      	bx	lr

08001f2c <__gnu_ldivmod_helper>:
 8001f2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f30:	9c06      	ldr	r4, [sp, #24]
 8001f32:	4615      	mov	r5, r2
 8001f34:	4606      	mov	r6, r0
 8001f36:	460f      	mov	r7, r1
 8001f38:	4698      	mov	r8, r3
 8001f3a:	f000 f829 	bl	8001f90 <__divdi3>
 8001f3e:	fb05 f301 	mul.w	r3, r5, r1
 8001f42:	fb00 3808 	mla	r8, r0, r8, r3
 8001f46:	fba5 2300 	umull	r2, r3, r5, r0
 8001f4a:	1ab2      	subs	r2, r6, r2
 8001f4c:	4443      	add	r3, r8
 8001f4e:	eb67 0303 	sbc.w	r3, r7, r3
 8001f52:	e9c4 2300 	strd	r2, r3, [r4]
 8001f56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001f5a:	bf00      	nop

08001f5c <__gnu_uldivmod_helper>:
 8001f5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f60:	9c06      	ldr	r4, [sp, #24]
 8001f62:	4690      	mov	r8, r2
 8001f64:	4606      	mov	r6, r0
 8001f66:	460f      	mov	r7, r1
 8001f68:	461d      	mov	r5, r3
 8001f6a:	f000 f95f 	bl	800222c <__udivdi3>
 8001f6e:	fb00 f505 	mul.w	r5, r0, r5
 8001f72:	fba0 2308 	umull	r2, r3, r0, r8
 8001f76:	fb08 5501 	mla	r5, r8, r1, r5
 8001f7a:	1ab2      	subs	r2, r6, r2
 8001f7c:	442b      	add	r3, r5
 8001f7e:	eb67 0303 	sbc.w	r3, r7, r3
 8001f82:	e9c4 2300 	strd	r2, r3, [r4]
 8001f86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001f8a:	bf00      	nop

08001f8c <__aeabi_idiv0>:
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop

08001f90 <__divdi3>:
 8001f90:	2900      	cmp	r1, #0
 8001f92:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001f96:	f2c0 80a6 	blt.w	80020e6 <__divdi3+0x156>
 8001f9a:	2600      	movs	r6, #0
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	f2c0 809c 	blt.w	80020da <__divdi3+0x14a>
 8001fa2:	4688      	mov	r8, r1
 8001fa4:	4694      	mov	ip, r2
 8001fa6:	469e      	mov	lr, r3
 8001fa8:	4615      	mov	r5, r2
 8001faa:	4604      	mov	r4, r0
 8001fac:	460f      	mov	r7, r1
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d13d      	bne.n	800202e <__divdi3+0x9e>
 8001fb2:	428a      	cmp	r2, r1
 8001fb4:	d959      	bls.n	800206a <__divdi3+0xda>
 8001fb6:	fab2 f382 	clz	r3, r2
 8001fba:	b13b      	cbz	r3, 8001fcc <__divdi3+0x3c>
 8001fbc:	f1c3 0220 	rsb	r2, r3, #32
 8001fc0:	409f      	lsls	r7, r3
 8001fc2:	fa20 f202 	lsr.w	r2, r0, r2
 8001fc6:	409d      	lsls	r5, r3
 8001fc8:	4317      	orrs	r7, r2
 8001fca:	409c      	lsls	r4, r3
 8001fcc:	0c29      	lsrs	r1, r5, #16
 8001fce:	0c22      	lsrs	r2, r4, #16
 8001fd0:	fbb7 fef1 	udiv	lr, r7, r1
 8001fd4:	b2a8      	uxth	r0, r5
 8001fd6:	fb01 771e 	mls	r7, r1, lr, r7
 8001fda:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 8001fde:	fb00 f30e 	mul.w	r3, r0, lr
 8001fe2:	42bb      	cmp	r3, r7
 8001fe4:	d90a      	bls.n	8001ffc <__divdi3+0x6c>
 8001fe6:	197f      	adds	r7, r7, r5
 8001fe8:	f10e 32ff 	add.w	r2, lr, #4294967295
 8001fec:	f080 8105 	bcs.w	80021fa <__divdi3+0x26a>
 8001ff0:	42bb      	cmp	r3, r7
 8001ff2:	f240 8102 	bls.w	80021fa <__divdi3+0x26a>
 8001ff6:	f1ae 0e02 	sub.w	lr, lr, #2
 8001ffa:	442f      	add	r7, r5
 8001ffc:	1aff      	subs	r7, r7, r3
 8001ffe:	b2a4      	uxth	r4, r4
 8002000:	fbb7 f3f1 	udiv	r3, r7, r1
 8002004:	fb01 7713 	mls	r7, r1, r3, r7
 8002008:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800200c:	fb00 f003 	mul.w	r0, r0, r3
 8002010:	42b8      	cmp	r0, r7
 8002012:	d908      	bls.n	8002026 <__divdi3+0x96>
 8002014:	197f      	adds	r7, r7, r5
 8002016:	f103 32ff 	add.w	r2, r3, #4294967295
 800201a:	f080 80f0 	bcs.w	80021fe <__divdi3+0x26e>
 800201e:	42b8      	cmp	r0, r7
 8002020:	f240 80ed 	bls.w	80021fe <__divdi3+0x26e>
 8002024:	3b02      	subs	r3, #2
 8002026:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 800202a:	2200      	movs	r2, #0
 800202c:	e003      	b.n	8002036 <__divdi3+0xa6>
 800202e:	428b      	cmp	r3, r1
 8002030:	d90f      	bls.n	8002052 <__divdi3+0xc2>
 8002032:	2200      	movs	r2, #0
 8002034:	4613      	mov	r3, r2
 8002036:	1c34      	adds	r4, r6, #0
 8002038:	bf18      	it	ne
 800203a:	2401      	movne	r4, #1
 800203c:	4260      	negs	r0, r4
 800203e:	f04f 0500 	mov.w	r5, #0
 8002042:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
 8002046:	4058      	eors	r0, r3
 8002048:	4051      	eors	r1, r2
 800204a:	1900      	adds	r0, r0, r4
 800204c:	4169      	adcs	r1, r5
 800204e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002052:	fab3 f283 	clz	r2, r3
 8002056:	2a00      	cmp	r2, #0
 8002058:	f040 8086 	bne.w	8002168 <__divdi3+0x1d8>
 800205c:	428b      	cmp	r3, r1
 800205e:	d302      	bcc.n	8002066 <__divdi3+0xd6>
 8002060:	4584      	cmp	ip, r0
 8002062:	f200 80db 	bhi.w	800221c <__divdi3+0x28c>
 8002066:	2301      	movs	r3, #1
 8002068:	e7e5      	b.n	8002036 <__divdi3+0xa6>
 800206a:	b912      	cbnz	r2, 8002072 <__divdi3+0xe2>
 800206c:	2301      	movs	r3, #1
 800206e:	fbb3 f5f2 	udiv	r5, r3, r2
 8002072:	fab5 f085 	clz	r0, r5
 8002076:	2800      	cmp	r0, #0
 8002078:	d13b      	bne.n	80020f2 <__divdi3+0x162>
 800207a:	1b78      	subs	r0, r7, r5
 800207c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8002080:	fa1f fc85 	uxth.w	ip, r5
 8002084:	2201      	movs	r2, #1
 8002086:	fbb0 f8fe 	udiv	r8, r0, lr
 800208a:	0c21      	lsrs	r1, r4, #16
 800208c:	fb0e 0718 	mls	r7, lr, r8, r0
 8002090:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
 8002094:	fb0c f308 	mul.w	r3, ip, r8
 8002098:	42bb      	cmp	r3, r7
 800209a:	d907      	bls.n	80020ac <__divdi3+0x11c>
 800209c:	197f      	adds	r7, r7, r5
 800209e:	f108 31ff 	add.w	r1, r8, #4294967295
 80020a2:	d202      	bcs.n	80020aa <__divdi3+0x11a>
 80020a4:	42bb      	cmp	r3, r7
 80020a6:	f200 80bd 	bhi.w	8002224 <__divdi3+0x294>
 80020aa:	4688      	mov	r8, r1
 80020ac:	1aff      	subs	r7, r7, r3
 80020ae:	b2a4      	uxth	r4, r4
 80020b0:	fbb7 f3fe 	udiv	r3, r7, lr
 80020b4:	fb0e 7713 	mls	r7, lr, r3, r7
 80020b8:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 80020bc:	fb0c fc03 	mul.w	ip, ip, r3
 80020c0:	45bc      	cmp	ip, r7
 80020c2:	d907      	bls.n	80020d4 <__divdi3+0x144>
 80020c4:	197f      	adds	r7, r7, r5
 80020c6:	f103 31ff 	add.w	r1, r3, #4294967295
 80020ca:	d202      	bcs.n	80020d2 <__divdi3+0x142>
 80020cc:	45bc      	cmp	ip, r7
 80020ce:	f200 80a7 	bhi.w	8002220 <__divdi3+0x290>
 80020d2:	460b      	mov	r3, r1
 80020d4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80020d8:	e7ad      	b.n	8002036 <__divdi3+0xa6>
 80020da:	4252      	negs	r2, r2
 80020dc:	ea6f 0606 	mvn.w	r6, r6
 80020e0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80020e4:	e75d      	b.n	8001fa2 <__divdi3+0x12>
 80020e6:	4240      	negs	r0, r0
 80020e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80020ec:	f04f 36ff 	mov.w	r6, #4294967295
 80020f0:	e754      	b.n	8001f9c <__divdi3+0xc>
 80020f2:	f1c0 0220 	rsb	r2, r0, #32
 80020f6:	fa24 f102 	lsr.w	r1, r4, r2
 80020fa:	fa07 f300 	lsl.w	r3, r7, r0
 80020fe:	4085      	lsls	r5, r0
 8002100:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8002104:	40d7      	lsrs	r7, r2
 8002106:	4319      	orrs	r1, r3
 8002108:	fbb7 f2fe 	udiv	r2, r7, lr
 800210c:	0c0b      	lsrs	r3, r1, #16
 800210e:	fb0e 7712 	mls	r7, lr, r2, r7
 8002112:	fa1f fc85 	uxth.w	ip, r5
 8002116:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800211a:	fb0c f702 	mul.w	r7, ip, r2
 800211e:	429f      	cmp	r7, r3
 8002120:	fa04 f400 	lsl.w	r4, r4, r0
 8002124:	d907      	bls.n	8002136 <__divdi3+0x1a6>
 8002126:	195b      	adds	r3, r3, r5
 8002128:	f102 30ff 	add.w	r0, r2, #4294967295
 800212c:	d274      	bcs.n	8002218 <__divdi3+0x288>
 800212e:	429f      	cmp	r7, r3
 8002130:	d972      	bls.n	8002218 <__divdi3+0x288>
 8002132:	3a02      	subs	r2, #2
 8002134:	442b      	add	r3, r5
 8002136:	1bdf      	subs	r7, r3, r7
 8002138:	b289      	uxth	r1, r1
 800213a:	fbb7 f8fe 	udiv	r8, r7, lr
 800213e:	fb0e 7318 	mls	r3, lr, r8, r7
 8002142:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8002146:	fb0c f708 	mul.w	r7, ip, r8
 800214a:	429f      	cmp	r7, r3
 800214c:	d908      	bls.n	8002160 <__divdi3+0x1d0>
 800214e:	195b      	adds	r3, r3, r5
 8002150:	f108 31ff 	add.w	r1, r8, #4294967295
 8002154:	d25c      	bcs.n	8002210 <__divdi3+0x280>
 8002156:	429f      	cmp	r7, r3
 8002158:	d95a      	bls.n	8002210 <__divdi3+0x280>
 800215a:	f1a8 0802 	sub.w	r8, r8, #2
 800215e:	442b      	add	r3, r5
 8002160:	1bd8      	subs	r0, r3, r7
 8002162:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
 8002166:	e78e      	b.n	8002086 <__divdi3+0xf6>
 8002168:	f1c2 0320 	rsb	r3, r2, #32
 800216c:	fa2c f103 	lsr.w	r1, ip, r3
 8002170:	fa0e fe02 	lsl.w	lr, lr, r2
 8002174:	fa20 f703 	lsr.w	r7, r0, r3
 8002178:	ea41 0e0e 	orr.w	lr, r1, lr
 800217c:	fa08 f002 	lsl.w	r0, r8, r2
 8002180:	fa28 f103 	lsr.w	r1, r8, r3
 8002184:	ea4f 451e 	mov.w	r5, lr, lsr #16
 8002188:	4338      	orrs	r0, r7
 800218a:	fbb1 f8f5 	udiv	r8, r1, r5
 800218e:	0c03      	lsrs	r3, r0, #16
 8002190:	fb05 1118 	mls	r1, r5, r8, r1
 8002194:	fa1f f78e 	uxth.w	r7, lr
 8002198:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800219c:	fb07 f308 	mul.w	r3, r7, r8
 80021a0:	428b      	cmp	r3, r1
 80021a2:	fa0c fc02 	lsl.w	ip, ip, r2
 80021a6:	d909      	bls.n	80021bc <__divdi3+0x22c>
 80021a8:	eb11 010e 	adds.w	r1, r1, lr
 80021ac:	f108 39ff 	add.w	r9, r8, #4294967295
 80021b0:	d230      	bcs.n	8002214 <__divdi3+0x284>
 80021b2:	428b      	cmp	r3, r1
 80021b4:	d92e      	bls.n	8002214 <__divdi3+0x284>
 80021b6:	f1a8 0802 	sub.w	r8, r8, #2
 80021ba:	4471      	add	r1, lr
 80021bc:	1ac9      	subs	r1, r1, r3
 80021be:	b280      	uxth	r0, r0
 80021c0:	fbb1 f3f5 	udiv	r3, r1, r5
 80021c4:	fb05 1113 	mls	r1, r5, r3, r1
 80021c8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80021cc:	fb07 f703 	mul.w	r7, r7, r3
 80021d0:	428f      	cmp	r7, r1
 80021d2:	d908      	bls.n	80021e6 <__divdi3+0x256>
 80021d4:	eb11 010e 	adds.w	r1, r1, lr
 80021d8:	f103 30ff 	add.w	r0, r3, #4294967295
 80021dc:	d216      	bcs.n	800220c <__divdi3+0x27c>
 80021de:	428f      	cmp	r7, r1
 80021e0:	d914      	bls.n	800220c <__divdi3+0x27c>
 80021e2:	3b02      	subs	r3, #2
 80021e4:	4471      	add	r1, lr
 80021e6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80021ea:	1bc9      	subs	r1, r1, r7
 80021ec:	fba3 890c 	umull	r8, r9, r3, ip
 80021f0:	4549      	cmp	r1, r9
 80021f2:	d309      	bcc.n	8002208 <__divdi3+0x278>
 80021f4:	d005      	beq.n	8002202 <__divdi3+0x272>
 80021f6:	2200      	movs	r2, #0
 80021f8:	e71d      	b.n	8002036 <__divdi3+0xa6>
 80021fa:	4696      	mov	lr, r2
 80021fc:	e6fe      	b.n	8001ffc <__divdi3+0x6c>
 80021fe:	4613      	mov	r3, r2
 8002200:	e711      	b.n	8002026 <__divdi3+0x96>
 8002202:	4094      	lsls	r4, r2
 8002204:	4544      	cmp	r4, r8
 8002206:	d2f6      	bcs.n	80021f6 <__divdi3+0x266>
 8002208:	3b01      	subs	r3, #1
 800220a:	e7f4      	b.n	80021f6 <__divdi3+0x266>
 800220c:	4603      	mov	r3, r0
 800220e:	e7ea      	b.n	80021e6 <__divdi3+0x256>
 8002210:	4688      	mov	r8, r1
 8002212:	e7a5      	b.n	8002160 <__divdi3+0x1d0>
 8002214:	46c8      	mov	r8, r9
 8002216:	e7d1      	b.n	80021bc <__divdi3+0x22c>
 8002218:	4602      	mov	r2, r0
 800221a:	e78c      	b.n	8002136 <__divdi3+0x1a6>
 800221c:	4613      	mov	r3, r2
 800221e:	e70a      	b.n	8002036 <__divdi3+0xa6>
 8002220:	3b02      	subs	r3, #2
 8002222:	e757      	b.n	80020d4 <__divdi3+0x144>
 8002224:	f1a8 0802 	sub.w	r8, r8, #2
 8002228:	442f      	add	r7, r5
 800222a:	e73f      	b.n	80020ac <__divdi3+0x11c>

0800222c <__udivdi3>:
 800222c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002230:	2b00      	cmp	r3, #0
 8002232:	d144      	bne.n	80022be <__udivdi3+0x92>
 8002234:	428a      	cmp	r2, r1
 8002236:	4615      	mov	r5, r2
 8002238:	4604      	mov	r4, r0
 800223a:	d94f      	bls.n	80022dc <__udivdi3+0xb0>
 800223c:	fab2 f782 	clz	r7, r2
 8002240:	460e      	mov	r6, r1
 8002242:	b14f      	cbz	r7, 8002258 <__udivdi3+0x2c>
 8002244:	f1c7 0320 	rsb	r3, r7, #32
 8002248:	40b9      	lsls	r1, r7
 800224a:	fa20 f603 	lsr.w	r6, r0, r3
 800224e:	fa02 f507 	lsl.w	r5, r2, r7
 8002252:	430e      	orrs	r6, r1
 8002254:	fa00 f407 	lsl.w	r4, r0, r7
 8002258:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800225c:	0c23      	lsrs	r3, r4, #16
 800225e:	fbb6 f0fe 	udiv	r0, r6, lr
 8002262:	b2af      	uxth	r7, r5
 8002264:	fb0e 6110 	mls	r1, lr, r0, r6
 8002268:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800226c:	fb07 f100 	mul.w	r1, r7, r0
 8002270:	4299      	cmp	r1, r3
 8002272:	d909      	bls.n	8002288 <__udivdi3+0x5c>
 8002274:	195b      	adds	r3, r3, r5
 8002276:	f100 32ff 	add.w	r2, r0, #4294967295
 800227a:	f080 80ec 	bcs.w	8002456 <__udivdi3+0x22a>
 800227e:	4299      	cmp	r1, r3
 8002280:	f240 80e9 	bls.w	8002456 <__udivdi3+0x22a>
 8002284:	3802      	subs	r0, #2
 8002286:	442b      	add	r3, r5
 8002288:	1a5a      	subs	r2, r3, r1
 800228a:	b2a4      	uxth	r4, r4
 800228c:	fbb2 f3fe 	udiv	r3, r2, lr
 8002290:	fb0e 2213 	mls	r2, lr, r3, r2
 8002294:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
 8002298:	fb07 f703 	mul.w	r7, r7, r3
 800229c:	4297      	cmp	r7, r2
 800229e:	d908      	bls.n	80022b2 <__udivdi3+0x86>
 80022a0:	1952      	adds	r2, r2, r5
 80022a2:	f103 31ff 	add.w	r1, r3, #4294967295
 80022a6:	f080 80d8 	bcs.w	800245a <__udivdi3+0x22e>
 80022aa:	4297      	cmp	r7, r2
 80022ac:	f240 80d5 	bls.w	800245a <__udivdi3+0x22e>
 80022b0:	3b02      	subs	r3, #2
 80022b2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80022b6:	2600      	movs	r6, #0
 80022b8:	4631      	mov	r1, r6
 80022ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80022be:	428b      	cmp	r3, r1
 80022c0:	d847      	bhi.n	8002352 <__udivdi3+0x126>
 80022c2:	fab3 f683 	clz	r6, r3
 80022c6:	2e00      	cmp	r6, #0
 80022c8:	d148      	bne.n	800235c <__udivdi3+0x130>
 80022ca:	428b      	cmp	r3, r1
 80022cc:	d302      	bcc.n	80022d4 <__udivdi3+0xa8>
 80022ce:	4282      	cmp	r2, r0
 80022d0:	f200 80cd 	bhi.w	800246e <__udivdi3+0x242>
 80022d4:	2001      	movs	r0, #1
 80022d6:	4631      	mov	r1, r6
 80022d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80022dc:	b912      	cbnz	r2, 80022e4 <__udivdi3+0xb8>
 80022de:	2501      	movs	r5, #1
 80022e0:	fbb5 f5f2 	udiv	r5, r5, r2
 80022e4:	fab5 f885 	clz	r8, r5
 80022e8:	f1b8 0f00 	cmp.w	r8, #0
 80022ec:	d177      	bne.n	80023de <__udivdi3+0x1b2>
 80022ee:	1b4a      	subs	r2, r1, r5
 80022f0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80022f4:	b2af      	uxth	r7, r5
 80022f6:	2601      	movs	r6, #1
 80022f8:	fbb2 f0fe 	udiv	r0, r2, lr
 80022fc:	0c23      	lsrs	r3, r4, #16
 80022fe:	fb0e 2110 	mls	r1, lr, r0, r2
 8002302:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8002306:	fb07 f300 	mul.w	r3, r7, r0
 800230a:	428b      	cmp	r3, r1
 800230c:	d907      	bls.n	800231e <__udivdi3+0xf2>
 800230e:	1949      	adds	r1, r1, r5
 8002310:	f100 32ff 	add.w	r2, r0, #4294967295
 8002314:	d202      	bcs.n	800231c <__udivdi3+0xf0>
 8002316:	428b      	cmp	r3, r1
 8002318:	f200 80ba 	bhi.w	8002490 <__udivdi3+0x264>
 800231c:	4610      	mov	r0, r2
 800231e:	1ac9      	subs	r1, r1, r3
 8002320:	b2a4      	uxth	r4, r4
 8002322:	fbb1 f3fe 	udiv	r3, r1, lr
 8002326:	fb0e 1113 	mls	r1, lr, r3, r1
 800232a:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800232e:	fb07 f703 	mul.w	r7, r7, r3
 8002332:	42a7      	cmp	r7, r4
 8002334:	d908      	bls.n	8002348 <__udivdi3+0x11c>
 8002336:	1964      	adds	r4, r4, r5
 8002338:	f103 32ff 	add.w	r2, r3, #4294967295
 800233c:	f080 808f 	bcs.w	800245e <__udivdi3+0x232>
 8002340:	42a7      	cmp	r7, r4
 8002342:	f240 808c 	bls.w	800245e <__udivdi3+0x232>
 8002346:	3b02      	subs	r3, #2
 8002348:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800234c:	4631      	mov	r1, r6
 800234e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002352:	2600      	movs	r6, #0
 8002354:	4630      	mov	r0, r6
 8002356:	4631      	mov	r1, r6
 8002358:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800235c:	f1c6 0420 	rsb	r4, r6, #32
 8002360:	fa22 f504 	lsr.w	r5, r2, r4
 8002364:	40b3      	lsls	r3, r6
 8002366:	432b      	orrs	r3, r5
 8002368:	fa20 fc04 	lsr.w	ip, r0, r4
 800236c:	fa01 f706 	lsl.w	r7, r1, r6
 8002370:	fa21 f504 	lsr.w	r5, r1, r4
 8002374:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8002378:	ea4c 0707 	orr.w	r7, ip, r7
 800237c:	fbb5 f8fe 	udiv	r8, r5, lr
 8002380:	0c39      	lsrs	r1, r7, #16
 8002382:	fb0e 5518 	mls	r5, lr, r8, r5
 8002386:	fa1f fc83 	uxth.w	ip, r3
 800238a:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
 800238e:	fb0c f108 	mul.w	r1, ip, r8
 8002392:	42a9      	cmp	r1, r5
 8002394:	fa02 f206 	lsl.w	r2, r2, r6
 8002398:	d904      	bls.n	80023a4 <__udivdi3+0x178>
 800239a:	18ed      	adds	r5, r5, r3
 800239c:	f108 34ff 	add.w	r4, r8, #4294967295
 80023a0:	d367      	bcc.n	8002472 <__udivdi3+0x246>
 80023a2:	46a0      	mov	r8, r4
 80023a4:	1a6d      	subs	r5, r5, r1
 80023a6:	b2bf      	uxth	r7, r7
 80023a8:	fbb5 f4fe 	udiv	r4, r5, lr
 80023ac:	fb0e 5514 	mls	r5, lr, r4, r5
 80023b0:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
 80023b4:	fb0c fc04 	mul.w	ip, ip, r4
 80023b8:	458c      	cmp	ip, r1
 80023ba:	d904      	bls.n	80023c6 <__udivdi3+0x19a>
 80023bc:	18c9      	adds	r1, r1, r3
 80023be:	f104 35ff 	add.w	r5, r4, #4294967295
 80023c2:	d35c      	bcc.n	800247e <__udivdi3+0x252>
 80023c4:	462c      	mov	r4, r5
 80023c6:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 80023ca:	ebcc 0101 	rsb	r1, ip, r1
 80023ce:	fba4 2302 	umull	r2, r3, r4, r2
 80023d2:	4299      	cmp	r1, r3
 80023d4:	d348      	bcc.n	8002468 <__udivdi3+0x23c>
 80023d6:	d044      	beq.n	8002462 <__udivdi3+0x236>
 80023d8:	4620      	mov	r0, r4
 80023da:	2600      	movs	r6, #0
 80023dc:	e76c      	b.n	80022b8 <__udivdi3+0x8c>
 80023de:	f1c8 0420 	rsb	r4, r8, #32
 80023e2:	fa01 f308 	lsl.w	r3, r1, r8
 80023e6:	fa05 f508 	lsl.w	r5, r5, r8
 80023ea:	fa20 f704 	lsr.w	r7, r0, r4
 80023ee:	40e1      	lsrs	r1, r4
 80023f0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80023f4:	431f      	orrs	r7, r3
 80023f6:	fbb1 f6fe 	udiv	r6, r1, lr
 80023fa:	0c3a      	lsrs	r2, r7, #16
 80023fc:	fb0e 1116 	mls	r1, lr, r6, r1
 8002400:	fa1f fc85 	uxth.w	ip, r5
 8002404:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
 8002408:	fb0c f206 	mul.w	r2, ip, r6
 800240c:	429a      	cmp	r2, r3
 800240e:	fa00 f408 	lsl.w	r4, r0, r8
 8002412:	d907      	bls.n	8002424 <__udivdi3+0x1f8>
 8002414:	195b      	adds	r3, r3, r5
 8002416:	f106 31ff 	add.w	r1, r6, #4294967295
 800241a:	d237      	bcs.n	800248c <__udivdi3+0x260>
 800241c:	429a      	cmp	r2, r3
 800241e:	d935      	bls.n	800248c <__udivdi3+0x260>
 8002420:	3e02      	subs	r6, #2
 8002422:	442b      	add	r3, r5
 8002424:	1a9b      	subs	r3, r3, r2
 8002426:	b2bf      	uxth	r7, r7
 8002428:	fbb3 f0fe 	udiv	r0, r3, lr
 800242c:	fb0e 3310 	mls	r3, lr, r0, r3
 8002430:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 8002434:	fb0c f100 	mul.w	r1, ip, r0
 8002438:	4299      	cmp	r1, r3
 800243a:	d907      	bls.n	800244c <__udivdi3+0x220>
 800243c:	195b      	adds	r3, r3, r5
 800243e:	f100 32ff 	add.w	r2, r0, #4294967295
 8002442:	d221      	bcs.n	8002488 <__udivdi3+0x25c>
 8002444:	4299      	cmp	r1, r3
 8002446:	d91f      	bls.n	8002488 <__udivdi3+0x25c>
 8002448:	3802      	subs	r0, #2
 800244a:	442b      	add	r3, r5
 800244c:	1a5a      	subs	r2, r3, r1
 800244e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8002452:	4667      	mov	r7, ip
 8002454:	e750      	b.n	80022f8 <__udivdi3+0xcc>
 8002456:	4610      	mov	r0, r2
 8002458:	e716      	b.n	8002288 <__udivdi3+0x5c>
 800245a:	460b      	mov	r3, r1
 800245c:	e729      	b.n	80022b2 <__udivdi3+0x86>
 800245e:	4613      	mov	r3, r2
 8002460:	e772      	b.n	8002348 <__udivdi3+0x11c>
 8002462:	40b0      	lsls	r0, r6
 8002464:	4290      	cmp	r0, r2
 8002466:	d2b7      	bcs.n	80023d8 <__udivdi3+0x1ac>
 8002468:	1e60      	subs	r0, r4, #1
 800246a:	2600      	movs	r6, #0
 800246c:	e724      	b.n	80022b8 <__udivdi3+0x8c>
 800246e:	4630      	mov	r0, r6
 8002470:	e722      	b.n	80022b8 <__udivdi3+0x8c>
 8002472:	42a9      	cmp	r1, r5
 8002474:	d995      	bls.n	80023a2 <__udivdi3+0x176>
 8002476:	f1a8 0802 	sub.w	r8, r8, #2
 800247a:	441d      	add	r5, r3
 800247c:	e792      	b.n	80023a4 <__udivdi3+0x178>
 800247e:	458c      	cmp	ip, r1
 8002480:	d9a0      	bls.n	80023c4 <__udivdi3+0x198>
 8002482:	3c02      	subs	r4, #2
 8002484:	4419      	add	r1, r3
 8002486:	e79e      	b.n	80023c6 <__udivdi3+0x19a>
 8002488:	4610      	mov	r0, r2
 800248a:	e7df      	b.n	800244c <__udivdi3+0x220>
 800248c:	460e      	mov	r6, r1
 800248e:	e7c9      	b.n	8002424 <__udivdi3+0x1f8>
 8002490:	3802      	subs	r0, #2
 8002492:	4429      	add	r1, r5
 8002494:	e743      	b.n	800231e <__udivdi3+0xf2>
 8002496:	bf00      	nop

08002498 <__libc_init_array>:
 8002498:	b570      	push	{r4, r5, r6, lr}
 800249a:	4b0e      	ldr	r3, [pc, #56]	; (80024d4 <__libc_init_array+0x3c>)
 800249c:	4c0e      	ldr	r4, [pc, #56]	; (80024d8 <__libc_init_array+0x40>)
 800249e:	1ae4      	subs	r4, r4, r3
 80024a0:	10a4      	asrs	r4, r4, #2
 80024a2:	2500      	movs	r5, #0
 80024a4:	461e      	mov	r6, r3
 80024a6:	42a5      	cmp	r5, r4
 80024a8:	d004      	beq.n	80024b4 <__libc_init_array+0x1c>
 80024aa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80024ae:	4798      	blx	r3
 80024b0:	3501      	adds	r5, #1
 80024b2:	e7f8      	b.n	80024a6 <__libc_init_array+0xe>
 80024b4:	f7fe fe55 	bl	8001162 <_init>
 80024b8:	4c08      	ldr	r4, [pc, #32]	; (80024dc <__libc_init_array+0x44>)
 80024ba:	4b09      	ldr	r3, [pc, #36]	; (80024e0 <__libc_init_array+0x48>)
 80024bc:	1ae4      	subs	r4, r4, r3
 80024be:	10a4      	asrs	r4, r4, #2
 80024c0:	2500      	movs	r5, #0
 80024c2:	461e      	mov	r6, r3
 80024c4:	42a5      	cmp	r5, r4
 80024c6:	d004      	beq.n	80024d2 <__libc_init_array+0x3a>
 80024c8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80024cc:	4798      	blx	r3
 80024ce:	3501      	adds	r5, #1
 80024d0:	e7f8      	b.n	80024c4 <__libc_init_array+0x2c>
 80024d2:	bd70      	pop	{r4, r5, r6, pc}
 80024d4:	1ffe8930 	.word	0x1ffe8930
 80024d8:	1ffe8930 	.word	0x1ffe8930
 80024dc:	1ffe8930 	.word	0x1ffe8930
 80024e0:	1ffe8930 	.word	0x1ffe8930

080024e4 <CSWTCH.37>:
 80024e4:	02020000 0c0c0c0c 00030a08                       ..........

080024ee <CSWTCH.38>:
 80024ee:	00030003 000c000c 30003000 30003000     .........0.0.0.0
 80024fe:	0c000300 44000000                                ......

08002504 <g_xmc_vadc_group_array>:
 8002504:	40004400 40004800 40004c00 40005000     .D.@.H.@.L.@.P.@

08002514 <BLT_tx_pin_config>:
 8002514:	00000090 00000001 00000002              ............

08002520 <BLT_channel_config>:
 8002520:	00002580 01080800 00000010              .%..........

0800252c <BLT_rx_pin_config>:
 800252c:	00000000 00000001 00000002              ............

08002538 <BLT_config>:
 8002538:	08002520 080013c1 08001d35 08001d49      %......5...I...
	...
 800255c:	08002568 04000000 00000104              h%..........

08002568 <BLT_tx_pin>:
 8002568:	48028000 00000005 08002514              ...H.....%..

08002574 <RTC_0_config>:
 8002574:	00000001 00000000                       ........

0800257c <RTC_0_time_alarm_config>:
 800257c:	00000000 07b20004 00000100 07b20000     ................
 800258c:	00007fff                                ....

08002590 <INTERRUPT_0>:
 8002590:	01003f38                                8?..

08002594 <INTERRUPT_1>:
 8002594:	01003f39                                9?..

08002598 <group_init_handle0>:
	...

080025ac <group_init_handle1>:
	...

080025c0 <group_init_handle3>:
	...

080025d4 <global_config>:
 80025d4:	00000000 00000004 00000000 00000000     ................
	...

080025ec <group_init_handle2>:
	...

08002600 <LBULB>:
 8002600:	48028000 00000080 00000001 00000000     ...H............
 8002610:	00000003                                ....

08002614 <MOTION_INPUT>:
 8002614:	48028000 00000000 00000000 00000000     ...H............
 8002624:	00000000                                ....

08002628 <LED_MOTION>:
 8002628:	48028500 00000080 00010000 00000000     ...H............
 8002638:	00000008                                ....

0800263c <TIMER_ADC_LED>:
 800263c:	48028500 00000080 00010000 00000000     ...H............
 800264c:	00000009 01010230 00010000 00000000     ....0...........
 800265c:	00010000 01010102                       ........

08002664 <LEDS_pin_list>:
 8002664:	48028300 00000000 48028300 00000001     ...H.......H....
 8002674:	48028300 00000002 48028000 00000009     ...H.......H....
 8002684:	48028000 0000000a                       ...H....

0800268c <backgnd_rs_intr_handle>:
 800268c:	00000010 0000003f 00000000              ....?.......

08002698 <backgnd_config>:
 8002698:	00000005 00000000 00000008              ............

080026a4 <global_iclass_config>:
 80026a4:	00000200                                ....
