Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  2 18:34:57 2025
| Host              : H410M-H-V3 running 64-bit Linux Mint 20.2
| Command           : report_timing -max_paths 10 -file ./report/Gsm_LPC_Analysis_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.495ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 1.325ns (39.461%)  route 2.033ns (60.539%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.076     0.076    bd_0_i/hls_inst/inst/L_ACF_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[16])
                                                      0.857     0.933 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/DOUTBDOUT[16]
                         net (fo=11, routed)          1.012     1.945    bd_0_i/hls_inst/inst/L_ACF_U/q0[16]
    SLICE_X70Y61         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     2.068 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_8_8_i_3/O
                         net (fo=3, routed)           0.263     2.332    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_8_8_i_3_n_12
    SLICE_X71Y62         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     2.490 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_12_12_i_3/O
                         net (fo=3, routed)           0.222     2.712    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_12_12_i_3_n_12
    SLICE_X71Y62         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.802 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_14_14_i_2__0/O
                         net (fo=2, routed)           0.156     2.958    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_14_14_i_2__0_n_12
    SLICE_X71Y63         LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     3.055 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_15_15_i_1__0/O
                         net (fo=1, routed)           0.379     3.434    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_15_15/D
    SLICE_X71Y68         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.043     8.043    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_15_15/WCLK
    SLICE_X71Y68         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_15_15/SP/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    SLICE_X71Y68         RAMS32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.079     7.929    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_15_15/SP
  -------------------------------------------------------------------
                         required time                          7.929    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  4.495    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_14_14/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 1.316ns (41.453%)  route 1.859ns (58.547%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.076     0.076    bd_0_i/hls_inst/inst/L_ACF_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[16])
                                                      0.857     0.933 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/DOUTBDOUT[16]
                         net (fo=11, routed)          1.012     1.945    bd_0_i/hls_inst/inst/L_ACF_U/q0[16]
    SLICE_X70Y61         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     2.068 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_8_8_i_3/O
                         net (fo=3, routed)           0.263     2.332    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_8_8_i_3_n_12
    SLICE_X71Y62         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     2.490 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_12_12_i_3/O
                         net (fo=3, routed)           0.222     2.712    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_12_12_i_3_n_12
    SLICE_X71Y62         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.802 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_14_14_i_2__0/O
                         net (fo=2, routed)           0.156     2.958    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_14_14_i_2__0_n_12
    SLICE_X71Y63         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     3.046 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_14_14_i_1__0/O
                         net (fo=1, routed)           0.205     3.251    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_14_14/D
    SLICE_X71Y68         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.043     8.043    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_14_14/WCLK
    SLICE_X71Y68         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_14_14/SP/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    SLICE_X71Y68         RAMS32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.057     7.951    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_14_14/SP
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_12_12/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 1.288ns (40.901%)  route 1.861ns (59.099%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.076     0.076    bd_0_i/hls_inst/inst/L_ACF_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[16])
                                                      0.857     0.933 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/DOUTBDOUT[16]
                         net (fo=11, routed)          1.012     1.945    bd_0_i/hls_inst/inst/L_ACF_U/q0[16]
    SLICE_X70Y61         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     2.068 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_8_8_i_3/O
                         net (fo=3, routed)           0.263     2.332    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_8_8_i_3_n_12
    SLICE_X71Y62         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     2.490 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_12_12_i_3/O
                         net (fo=3, routed)           0.293     2.783    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_12_12_i_3_n_12
    SLICE_X71Y64         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     2.933 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_12_12_i_1__1/O
                         net (fo=1, routed)           0.292     3.225    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_12_12/D
    SLICE_X71Y68         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.043     8.043    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_12_12/WCLK
    SLICE_X71Y68         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_12_12/SP/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    SLICE_X71Y68         RAMS32 (Setup_G5LUT_SLICEM_CLK_I)
                                                     -0.056     7.952    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_12_12/SP
  -------------------------------------------------------------------
                         required time                          7.952    
                         arrival time                          -3.225    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 1.229ns (39.955%)  route 1.847ns (60.045%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.076     0.076    bd_0_i/hls_inst/inst/L_ACF_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[16])
                                                      0.857     0.933 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/DOUTBDOUT[16]
                         net (fo=11, routed)          1.012     1.945    bd_0_i/hls_inst/inst/L_ACF_U/q0[16]
    SLICE_X70Y61         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     2.068 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_8_8_i_3/O
                         net (fo=3, routed)           0.289     2.357    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_8_8_i_3_n_12
    SLICE_X71Y63         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.447 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_10_10_i_2__0/O
                         net (fo=2, routed)           0.170     2.617    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_10_10_i_2__0_n_12
    SLICE_X71Y64         LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.159     2.776 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_11_11_i_1__0/O
                         net (fo=1, routed)           0.376     3.152    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_11_11/D
    SLICE_X71Y68         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.043     8.043    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_11_11/WCLK
    SLICE_X71Y68         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_11_11/SP/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    SLICE_X71Y68         RAMS32 (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.079     7.929    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_11_11/SP
  -------------------------------------------------------------------
                         required time                          7.929    
                         arrival time                          -3.152    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 1.275ns (41.527%)  route 1.795ns (58.473%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.076     0.076    bd_0_i/hls_inst/inst/L_ACF_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[14])
                                                      0.869     0.945 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/DOUTBDOUT[14]
                         net (fo=13, routed)          0.974     1.919    bd_0_i/hls_inst/inst/L_ACF_U/q0[14]
    SLICE_X69Y63         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     2.018 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_0_0_i_12/O
                         net (fo=1, routed)           0.043     2.061    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_0_0_i_12_n_12
    SLICE_X69Y63         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     2.160 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_0_0_i_9__0/O
                         net (fo=1, routed)           0.186     2.346    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_0_0_i_9__0_n_12
    SLICE_X70Y63         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     2.503 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_0_0_i_6__0/O
                         net (fo=2, routed)           0.254     2.757    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_0_0_i_6__0_n_12
    SLICE_X70Y63         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.808 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_0_0_i_1__0/O
                         net (fo=1, routed)           0.338     3.146    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_0_0/D
    SLICE_X71Y68         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.043     8.043    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_0_0/WCLK
    SLICE_X71Y68         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_0_0/SP/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    SLICE_X71Y68         RAMS32 (Setup_H6LUT_SLICEM_CLK_I)
                                                     -0.072     7.936    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -3.146    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.797ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/P_load_1_reg_1229_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/K_U/ram_reg_0_15_3_3/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 1.060ns (33.951%)  route 2.062ns (66.049%))
  Logic Levels:           9  (CARRY8=4 LUT1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X71Y74         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/P_load_1_reg_1229_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y74         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.110 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/P_load_1_reg_1229_reg[4]/Q
                         net (fo=5, routed)           0.435     0.545    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/K_U/add_ln39_4_fu_889_p2_carry_i_9_0[4]
    SLICE_X70Y77         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     0.635 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/K_U/add_ln39_4_fu_889_p2_carry_i_10/O
                         net (fo=1, routed)           0.231     0.866    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/K_U/add_ln39_4_fu_889_p2_carry_i_10_n_12
    SLICE_X70Y72         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.016 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/K_U/add_ln39_4_fu_889_p2_carry_i_9/O
                         net (fo=33, routed)          0.268     1.284    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U81/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/sum_2_fu_894_p2_carry__0
    SLICE_X72Y71         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     1.433 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U81/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/sum_2_fu_894_p2_carry_i_7/O
                         net (fo=1, routed)           0.016     1.449    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U81_n_46
    SLICE_X72Y71         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     1.639 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/sum_2_fu_894_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     1.665    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/sum_2_fu_894_p2_carry_n_12
    SLICE_X72Y72         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.680 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/sum_2_fu_894_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.706    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U81/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/CO[0]
    SLICE_X72Y73         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     1.758 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U81/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_7__0/CO[0]
                         net (fo=17, routed)          0.411     2.169    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U81/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/ram_reg_0_15_0_0_i_7__0_n_19
    SLICE_X70Y71         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     2.317 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U81/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln40_4_fu_900_p2_carry_i_2/O
                         net (fo=1, routed)           0.009     2.326    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/sum_2_fu_894_p2[16]
    SLICE_X70Y71         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[1])
                                                      0.088     2.414 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln40_4_fu_900_p2_carry/CO[1]
                         net (fo=16, routed)          0.264     2.678    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U81/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/q0_reg[14][0]
    SLICE_X71Y69         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     2.776 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U81/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/ram_reg_0_15_3_3_i_1__0/O
                         net (fo=1, routed)           0.376     3.152    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/K_U/ram_reg_0_15_3_3/D
    SLICE_X71Y70         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/K_U/ram_reg_0_15_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.043     8.043    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/K_U/ram_reg_0_15_3_3/WCLK
    SLICE_X71Y70         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/K_U/ram_reg_0_15_3_3/SP/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    SLICE_X71Y70         RAMS32 (Setup_D5LUT_SLICEM_CLK_I)
                                                     -0.058     7.950    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/K_U/ram_reg_0_15_3_3/SP
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -3.152    
  -------------------------------------------------------------------
                         slack                                  4.797    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 2.141ns (68.442%)  route 0.987ns (31.558%))
  Logic Levels:           14  (CARRY8=7 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/CLK
    DSP48E2_X8Y17        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y17        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[11])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y17        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y17        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[10])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_MULTIPLIER.V<10>
    DSP48E2_X8Y17        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_M_DATA.V_DATA<10>
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X8Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.596     2.276    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product_n_107
    SLICE_X61Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     2.344 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_6/O
                         net (fo=2, routed)           0.184     2.528    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_6_n_12
    SLICE_X61Y58         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     2.627 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_14/O
                         net (fo=1, routed)           0.025     2.652    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_14_n_12
    SLICE_X61Y58         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.815 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.841    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[15]_i_1_n_12
    SLICE_X61Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.856 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.882    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[23]_i_1_n_12
    SLICE_X61Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.897 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.923    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X61Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.938 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.964    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[39]_i_1_n_12
    SLICE_X61Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.979 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.005    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[47]_i_1_n_12
    SLICE_X61Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.020 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.046    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[55]_i_1_n_12
    SLICE_X61Y64         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     3.162 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[63]_i_1/O[7]
                         net (fo=1, routed)           0.026     3.188    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[63]_0[31]
    SLICE_X61Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X61Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[63]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y64         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[63]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.823ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 2.141ns (68.464%)  route 0.986ns (31.536%))
  Logic Levels:           14  (CARRY8=7 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/CLK
    DSP48E2_X8Y17        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y17        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[11])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y17        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y17        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[10])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_MULTIPLIER.V<10>
    DSP48E2_X8Y17        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_M_DATA.V_DATA<10>
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X8Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.596     2.276    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product_n_107
    SLICE_X61Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     2.344 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_6/O
                         net (fo=2, routed)           0.184     2.528    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_6_n_12
    SLICE_X61Y58         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     2.627 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_14/O
                         net (fo=1, routed)           0.025     2.652    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_14_n_12
    SLICE_X61Y58         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.815 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.841    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[15]_i_1_n_12
    SLICE_X61Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.856 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.882    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[23]_i_1_n_12
    SLICE_X61Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.897 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.923    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X61Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.938 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.964    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[39]_i_1_n_12
    SLICE_X61Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.979 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.005    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[47]_i_1_n_12
    SLICE_X61Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.020 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.046    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[55]_i_1_n_12
    SLICE_X61Y64         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     3.162 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[63]_i_1/O[5]
                         net (fo=1, routed)           0.025     3.187    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[63]_0[29]
    SLICE_X61Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X61Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[61]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y64         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[61]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.187    
  -------------------------------------------------------------------
                         slack                                  4.823    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 2.128ns (68.310%)  route 0.987ns (31.690%))
  Logic Levels:           14  (CARRY8=7 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/CLK
    DSP48E2_X8Y17        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y17        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[11])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y17        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y17        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[10])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_MULTIPLIER.V<10>
    DSP48E2_X8Y17        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_M_DATA.V_DATA<10>
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X8Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.596     2.276    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product_n_107
    SLICE_X61Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     2.344 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_6/O
                         net (fo=2, routed)           0.184     2.528    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_6_n_12
    SLICE_X61Y58         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     2.627 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_14/O
                         net (fo=1, routed)           0.025     2.652    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_14_n_12
    SLICE_X61Y58         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.815 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.841    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[15]_i_1_n_12
    SLICE_X61Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.856 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.882    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[23]_i_1_n_12
    SLICE_X61Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.897 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.923    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X61Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.938 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.964    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[39]_i_1_n_12
    SLICE_X61Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.979 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.005    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[47]_i_1_n_12
    SLICE_X61Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.020 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.046    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[55]_i_1_n_12
    SLICE_X61Y64         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     3.149 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[63]_i_1/O[6]
                         net (fo=1, routed)           0.026     3.175    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[63]_0[30]
    SLICE_X61Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X61Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[62]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y64         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[62]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 2.111ns (68.158%)  route 0.986ns (31.842%))
  Logic Levels:           14  (CARRY8=7 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/CLK
    DSP48E2_X8Y17        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y17        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[11])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y17        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y17        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[10])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_MULTIPLIER.V<10>
    DSP48E2_X8Y17        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_M_DATA.V_DATA<10>
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X8Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.596     2.276    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/tmp_product_n_107
    SLICE_X61Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     2.344 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_6/O
                         net (fo=2, routed)           0.184     2.528    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_6_n_12
    SLICE_X61Y58         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     2.627 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_14/O
                         net (fo=1, routed)           0.025     2.652    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474[15]_i_14_n_12
    SLICE_X61Y58         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.815 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.841    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[15]_i_1_n_12
    SLICE_X61Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.856 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.882    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[23]_i_1_n_12
    SLICE_X61Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.897 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U52/add_ln124_reg_1474_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.923    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X61Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.938 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.964    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[39]_i_1_n_12
    SLICE_X61Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.979 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.005    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[47]_i_1_n_12
    SLICE_X61Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.020 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.046    bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[55]_i_1_n_12
    SLICE_X61Y64         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     3.132 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln124_reg_1474_reg[63]_i_1/O[4]
                         net (fo=1, routed)           0.025     3.157    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[63]_0[28]
    SLICE_X61Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X61Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[60]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y64         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln124_reg_1474_reg[60]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.157    
  -------------------------------------------------------------------
                         slack                                  4.853    




