module Cont(clk, rst, Cout);
	input wire clk, rst;
	output reg[10:0] Cout;

always@(posedge clk or posedge rst)
		if(rst)
			Cout = 11'b00000000000;
			
		else if(Cout == 11'b11001000000)
			Cout = 11'b00000000000;
			
		else 
			Cout = Cout + 11'b00000000001;
 
endmodule
	   
