#define Get_DFSDM_DFSDM_CHCFG0R1(FLAG)       (*(uint32_t*)0x40017400 |= FLAG)
#define Get_DFSDM_DFSDM_CHCFG1R1(FLAG)       (*(uint32_t*)0x40017420 |= FLAG)
#define Get_DFSDM_DFSDM_CHCFG2R1(FLAG)       (*(uint32_t*)0x40017440 |= FLAG)
#define Get_DFSDM_DFSDM_CHCFG3R1(FLAG)       (*(uint32_t*)0x40017460 |= FLAG)
#define Get_DFSDM_DFSDM_CHCFG4R1(FLAG)       (*(uint32_t*)0x40017480 |= FLAG)
#define Get_DFSDM_DFSDM_CHCFG5R1(FLAG)       (*(uint32_t*)0x400174a0 |= FLAG)
#define Get_DFSDM_DFSDM_CHCFG6R1(FLAG)       (*(uint32_t*)0x400174c0 |= FLAG)
#define Get_DFSDM_DFSDM_CHCFG7R1(FLAG)       (*(uint32_t*)0x400174e0 |= FLAG)
#define Get_DFSDM_DFSDM_CHCFG0R2(FLAG)       (*(uint32_t*)0x40017404 |= FLAG)
#define Get_DFSDM_DFSDM_CHCFG1R2(FLAG)       (*(uint32_t*)0x40017424 |= FLAG)
#define Get_DFSDM_DFSDM_CHCFG2R2(FLAG)       (*(uint32_t*)0x40017444 |= FLAG)
#define Get_DFSDM_DFSDM_CHCFG3R2(FLAG)       (*(uint32_t*)0x40017464 |= FLAG)
#define Get_DFSDM_DFSDM_CHCFG4R2(FLAG)       (*(uint32_t*)0x40017484 |= FLAG)
#define Get_DFSDM_DFSDM_CHCFG5R2(FLAG)       (*(uint32_t*)0x400174a4 |= FLAG)
#define Get_DFSDM_DFSDM_CHCFG6R2(FLAG)       (*(uint32_t*)0x400174c4 |= FLAG)
#define Get_DFSDM_DFSDM_CHCFG7R2(FLAG)       (*(uint32_t*)0x400174e4 |= FLAG)
#define Get_DFSDM_DFSDM_AWSCD0R(FLAG)        (*(uint32_t*)0x40017408 |= FLAG)
#define Get_DFSDM_DFSDM_AWSCD1R(FLAG)        (*(uint32_t*)0x40017428 |= FLAG)
#define Get_DFSDM_DFSDM_AWSCD2R(FLAG)        (*(uint32_t*)0x40017448 |= FLAG)
#define Get_DFSDM_DFSDM_AWSCD3R(FLAG)        (*(uint32_t*)0x40017468 |= FLAG)
#define Get_DFSDM_DFSDM_AWSCD4R(FLAG)        (*(uint32_t*)0x40017488 |= FLAG)
#define Get_DFSDM_DFSDM_AWSCD5R(FLAG)        (*(uint32_t*)0x400174a8 |= FLAG)
#define Get_DFSDM_DFSDM_AWSCD6R(FLAG)        (*(uint32_t*)0x400174c8 |= FLAG)
#define Get_DFSDM_DFSDM_AWSCD7R(FLAG)        (*(uint32_t*)0x400174e8 |= FLAG)
#define Get_DFSDM_DFSDM_CHWDAT0R(FLAG)       (*(uint32_t*)0x4001740c |= FLAG)
#define Get_DFSDM_DFSDM_CHWDAT1R(FLAG)       (*(uint32_t*)0x4001742c |= FLAG)
#define Get_DFSDM_DFSDM_CHWDAT2R(FLAG)       (*(uint32_t*)0x4001744c |= FLAG)
#define Get_DFSDM_DFSDM_CHWDAT3R(FLAG)       (*(uint32_t*)0x4001746c |= FLAG)
#define Get_DFSDM_DFSDM_CHWDAT4R(FLAG)       (*(uint32_t*)0x4001748c |= FLAG)
#define Get_DFSDM_DFSDM_CHWDAT5R(FLAG)       (*(uint32_t*)0x400174ac |= FLAG)
#define Get_DFSDM_DFSDM_CHWDAT6R(FLAG)       (*(uint32_t*)0x400174cc |= FLAG)
#define Get_DFSDM_DFSDM_CHWDAT7R(FLAG)       (*(uint32_t*)0x400174ec |= FLAG)
#define Get_DFSDM_DFSDM_CHDATIN0R(FLAG)      (*(uint32_t*)0x40017410 |= FLAG)
#define Get_DFSDM_DFSDM_CHDATIN1R(FLAG)      (*(uint32_t*)0x40017430 |= FLAG)
#define Get_DFSDM_DFSDM_CHDATIN2R(FLAG)      (*(uint32_t*)0x40017450 |= FLAG)
#define Get_DFSDM_DFSDM_CHDATIN3R(FLAG)      (*(uint32_t*)0x40017470 |= FLAG)
#define Get_DFSDM_DFSDM_CHDATIN4R(FLAG)      (*(uint32_t*)0x40017490 |= FLAG)
#define Get_DFSDM_DFSDM_CHDATIN5R(FLAG)      (*(uint32_t*)0x400174b0 |= FLAG)
#define Get_DFSDM_DFSDM_CHDATIN6R(FLAG)      (*(uint32_t*)0x400174d0 |= FLAG)
#define Get_DFSDM_DFSDM_CHDATIN7R(FLAG)      (*(uint32_t*)0x400174f0 |= FLAG)
#define Get_DFSDM_DFSDM0_CR1(FLAG)           (*(uint32_t*)0x40017500 |= FLAG)
#define Get_DFSDM_DFSDM1_CR1(FLAG)           (*(uint32_t*)0x40017580 |= FLAG)
#define Get_DFSDM_DFSDM2_CR1(FLAG)           (*(uint32_t*)0x40017600 |= FLAG)
#define Get_DFSDM_DFSDM3_CR1(FLAG)           (*(uint32_t*)0x40017780 |= FLAG)
#define Get_DFSDM_DFSDM0_CR2(FLAG)           (*(uint32_t*)0x40017504 |= FLAG)
#define Get_DFSDM_DFSDM1_CR2(FLAG)           (*(uint32_t*)0x40017584 |= FLAG)
#define Get_DFSDM_DFSDM2_CR2(FLAG)           (*(uint32_t*)0x40017604 |= FLAG)
#define Get_DFSDM_DFSDM3_CR2(FLAG)           (*(uint32_t*)0x40017784 |= FLAG)
#define Get_DFSDM_DFSDM0_ISR(FLAG)           (*(uint32_t*)0x40017508 |= FLAG)
#define Get_DFSDM_DFSDM1_ISR(FLAG)           (*(uint32_t*)0x40017588 |= FLAG)
#define Get_DFSDM_DFSDM2_ISR(FLAG)           (*(uint32_t*)0x40017608 |= FLAG)
#define Get_DFSDM_DFSDM3_ISR(FLAG)           (*(uint32_t*)0x40017788 |= FLAG)
#define Get_DFSDM_DFSDM0_ICR(FLAG)           (*(uint32_t*)0x4001750c |= FLAG)
#define Get_DFSDM_DFSDM1_ICR(FLAG)           (*(uint32_t*)0x4001758c |= FLAG)
#define Get_DFSDM_DFSDM2_ICR(FLAG)           (*(uint32_t*)0x4001760c |= FLAG)
#define Get_DFSDM_DFSDM3_ICR(FLAG)           (*(uint32_t*)0x4001778c |= FLAG)
#define Get_DFSDM_DFSDM0_JCHGR(FLAG)         (*(uint32_t*)0x40017510 |= FLAG)
#define Get_DFSDM_DFSDM1_JCHGR(FLAG)         (*(uint32_t*)0x40017590 |= FLAG)
#define Get_DFSDM_DFSDM2_JCHGR(FLAG)         (*(uint32_t*)0x40017610 |= FLAG)
#define Get_DFSDM_DFSDM3_JCHGR(FLAG)         (*(uint32_t*)0x40017710 |= FLAG)
#define Get_DFSDM_DFSDM0_FCR(FLAG)           (*(uint32_t*)0x40017514 |= FLAG)
#define Get_DFSDM_DFSDM1_FCR(FLAG)           (*(uint32_t*)0x40017594 |= FLAG)
#define Get_DFSDM_DFSDM2_FCR(FLAG)           (*(uint32_t*)0x40017614 |= FLAG)
#define Get_DFSDM_DFSDM3_FCR(FLAG)           (*(uint32_t*)0x40017714 |= FLAG)
#define Get_DFSDM_DFSDM0_JDATAR(FLAG)        (*(uint32_t*)0x40017518 |= FLAG)
#define Get_DFSDM_DFSDM1_JDATAR(FLAG)        (*(uint32_t*)0x40017598 |= FLAG)
#define Get_DFSDM_DFSDM2_JDATAR(FLAG)        (*(uint32_t*)0x40017618 |= FLAG)
#define Get_DFSDM_DFSDM3_JDATAR(FLAG)        (*(uint32_t*)0x40017718 |= FLAG)
#define Get_DFSDM_DFSDM0_RDATAR(FLAG)        (*(uint32_t*)0x4001751c |= FLAG)
#define Get_DFSDM_DFSDM1_RDATAR(FLAG)        (*(uint32_t*)0x40017598 |= FLAG)
#define Get_DFSDM_DFSDM2_RDATAR(FLAG)        (*(uint32_t*)0x40017618 |= FLAG)
#define Get_DFSDM_DFSDM3_RDATAR(FLAG)        (*(uint32_t*)0x40017718 |= FLAG)
#define Get_DFSDM_DFSDM0_AWHTR(FLAG)         (*(uint32_t*)0x40017520 |= FLAG)
#define Get_DFSDM_DFSDM1_AWHTR(FLAG)         (*(uint32_t*)0x400175a0 |= FLAG)
#define Get_DFSDM_DFSDM2_AWHTR(FLAG)         (*(uint32_t*)0x40017620 |= FLAG)
#define Get_DFSDM_DFSDM3_AWHTR(FLAG)         (*(uint32_t*)0x400176a0 |= FLAG)
#define Get_DFSDM_DFSDM0_AWLTR(FLAG)         (*(uint32_t*)0x40017524 |= FLAG)
#define Get_DFSDM_DFSDM1_AWLTR(FLAG)         (*(uint32_t*)0x400175a4 |= FLAG)
#define Get_DFSDM_DFSDM2_AWLTR(FLAG)         (*(uint32_t*)0x40017624 |= FLAG)
#define Get_DFSDM_DFSDM3_AWLTR(FLAG)         (*(uint32_t*)0x400176a4 |= FLAG)
#define Get_DFSDM_DFSDM0_AWSR(FLAG)          (*(uint32_t*)0x40017528 |= FLAG)
#define Get_DFSDM_DFSDM1_AWSR(FLAG)          (*(uint32_t*)0x400175a8 |= FLAG)
#define Get_DFSDM_DFSDM2_AWSR(FLAG)          (*(uint32_t*)0x40017628 |= FLAG)
#define Get_DFSDM_DFSDM3_AWSR(FLAG)          (*(uint32_t*)0x400176a8 |= FLAG)
#define Get_DFSDM_DFSDM0_AWCFR(FLAG)         (*(uint32_t*)0x4001752c |= FLAG)
#define Get_DFSDM_DFSDM1_AWCFR(FLAG)         (*(uint32_t*)0x400175ac |= FLAG)
#define Get_DFSDM_DFSDM2_AWCFR(FLAG)         (*(uint32_t*)0x4001762c |= FLAG)
#define Get_DFSDM_DFSDM3_AWCFR(FLAG)         (*(uint32_t*)0x400176ac |= FLAG)
#define Get_DFSDM_DFSDM0_EXMAX(FLAG)         (*(uint32_t*)0x40017530 |= FLAG)
#define Get_DFSDM_DFSDM1_EXMAX(FLAG)         (*(uint32_t*)0x400175b0 |= FLAG)
#define Get_DFSDM_DFSDM2_EXMAX(FLAG)         (*(uint32_t*)0x40017630 |= FLAG)
#define Get_DFSDM_DFSDM3_EXMAX(FLAG)         (*(uint32_t*)0x400176b0 |= FLAG)
#define Get_DFSDM_DFSDM0_EXMIN(FLAG)         (*(uint32_t*)0x40017534 |= FLAG)
#define Get_DFSDM_DFSDM1_EXMIN(FLAG)         (*(uint32_t*)0x400175b4 |= FLAG)
#define Get_DFSDM_DFSDM2_EXMIN(FLAG)         (*(uint32_t*)0x40017634 |= FLAG)
#define Get_DFSDM_DFSDM3_EXMIN(FLAG)         (*(uint32_t*)0x400176b4 |= FLAG)
#define Get_DFSDM_DFSDM0_CNVTIMR(FLAG)       (*(uint32_t*)0x40017538 |= FLAG)
#define Get_DFSDM_DFSDM1_CNVTIMR(FLAG)       (*(uint32_t*)0x400175b8 |= FLAG)
#define Get_DFSDM_DFSDM2_CNVTIMR(FLAG)       (*(uint32_t*)0x40017638 |= FLAG)
#define Get_DFSDM_DFSDM3_CNVTIMR(FLAG)       (*(uint32_t*)0x400176b8 |= FLAG)
#define Set_DFSDM_DFSDM_CHCFG0R1(FLAG)       (*(uint32_t*)0x40017400 &= FLAG)
#define Clr_DFSDM_DFSDM_CHCFG0R1(FLAG)       (*(uint32_t*)0x40017400 |= ~FLAG)
#define Set_DFSDM_DFSDM_CHCFG1R1(FLAG)       (*(uint32_t*)0x40017420 &= FLAG)
#define Clr_DFSDM_DFSDM_CHCFG1R1(FLAG)       (*(uint32_t*)0x40017420 |= ~FLAG)
#define Set_DFSDM_DFSDM_CHCFG2R1(FLAG)       (*(uint32_t*)0x40017440 &= FLAG)
#define Clr_DFSDM_DFSDM_CHCFG2R1(FLAG)       (*(uint32_t*)0x40017440 |= ~FLAG)
#define Set_DFSDM_DFSDM_CHCFG3R1(FLAG)       (*(uint32_t*)0x40017460 &= FLAG)
#define Clr_DFSDM_DFSDM_CHCFG3R1(FLAG)       (*(uint32_t*)0x40017460 |= ~FLAG)
#define Set_DFSDM_DFSDM_CHCFG4R1(FLAG)       (*(uint32_t*)0x40017480 &= FLAG)
#define Clr_DFSDM_DFSDM_CHCFG4R1(FLAG)       (*(uint32_t*)0x40017480 |= ~FLAG)
#define Set_DFSDM_DFSDM_CHCFG5R1(FLAG)       (*(uint32_t*)0x400174a0 &= FLAG)
#define Clr_DFSDM_DFSDM_CHCFG5R1(FLAG)       (*(uint32_t*)0x400174a0 |= ~FLAG)
#define Set_DFSDM_DFSDM_CHCFG6R1(FLAG)       (*(uint32_t*)0x400174c0 &= FLAG)
#define Clr_DFSDM_DFSDM_CHCFG6R1(FLAG)       (*(uint32_t*)0x400174c0 |= ~FLAG)
#define Set_DFSDM_DFSDM_CHCFG7R1(FLAG)       (*(uint32_t*)0x400174e0 &= FLAG)
#define Clr_DFSDM_DFSDM_CHCFG7R1(FLAG)       (*(uint32_t*)0x400174e0 |= ~FLAG)
#define Set_DFSDM_DFSDM_CHCFG0R2(FLAG)       (*(uint32_t*)0x40017404 &= FLAG)
#define Clr_DFSDM_DFSDM_CHCFG0R2(FLAG)       (*(uint32_t*)0x40017404 |= ~FLAG)
#define Set_DFSDM_DFSDM_CHCFG1R2(FLAG)       (*(uint32_t*)0x40017424 &= FLAG)
#define Clr_DFSDM_DFSDM_CHCFG1R2(FLAG)       (*(uint32_t*)0x40017424 |= ~FLAG)
#define Set_DFSDM_DFSDM_CHCFG2R2(FLAG)       (*(uint32_t*)0x40017444 &= FLAG)
#define Clr_DFSDM_DFSDM_CHCFG2R2(FLAG)       (*(uint32_t*)0x40017444 |= ~FLAG)
#define Set_DFSDM_DFSDM_CHCFG3R2(FLAG)       (*(uint32_t*)0x40017464 &= FLAG)
#define Clr_DFSDM_DFSDM_CHCFG3R2(FLAG)       (*(uint32_t*)0x40017464 |= ~FLAG)
#define Set_DFSDM_DFSDM_CHCFG4R2(FLAG)       (*(uint32_t*)0x40017484 &= FLAG)
#define Clr_DFSDM_DFSDM_CHCFG4R2(FLAG)       (*(uint32_t*)0x40017484 |= ~FLAG)
#define Set_DFSDM_DFSDM_CHCFG5R2(FLAG)       (*(uint32_t*)0x400174a4 &= FLAG)
#define Clr_DFSDM_DFSDM_CHCFG5R2(FLAG)       (*(uint32_t*)0x400174a4 |= ~FLAG)
#define Set_DFSDM_DFSDM_CHCFG6R2(FLAG)       (*(uint32_t*)0x400174c4 &= FLAG)
#define Clr_DFSDM_DFSDM_CHCFG6R2(FLAG)       (*(uint32_t*)0x400174c4 |= ~FLAG)
#define Set_DFSDM_DFSDM_CHCFG7R2(FLAG)       (*(uint32_t*)0x400174e4 &= FLAG)
#define Clr_DFSDM_DFSDM_CHCFG7R2(FLAG)       (*(uint32_t*)0x400174e4 |= ~FLAG)
#define Set_DFSDM_DFSDM_AWSCD0R(FLAG)        (*(uint32_t*)0x40017408 &= FLAG)
#define Clr_DFSDM_DFSDM_AWSCD0R(FLAG)        (*(uint32_t*)0x40017408 |= ~FLAG)
#define Set_DFSDM_DFSDM_AWSCD1R(FLAG)        (*(uint32_t*)0x40017428 &= FLAG)
#define Clr_DFSDM_DFSDM_AWSCD1R(FLAG)        (*(uint32_t*)0x40017428 |= ~FLAG)
#define Set_DFSDM_DFSDM_AWSCD2R(FLAG)        (*(uint32_t*)0x40017448 &= FLAG)
#define Clr_DFSDM_DFSDM_AWSCD2R(FLAG)        (*(uint32_t*)0x40017448 |= ~FLAG)
#define Set_DFSDM_DFSDM_AWSCD3R(FLAG)        (*(uint32_t*)0x40017468 &= FLAG)
#define Clr_DFSDM_DFSDM_AWSCD3R(FLAG)        (*(uint32_t*)0x40017468 |= ~FLAG)
#define Set_DFSDM_DFSDM_AWSCD4R(FLAG)        (*(uint32_t*)0x40017488 &= FLAG)
#define Clr_DFSDM_DFSDM_AWSCD4R(FLAG)        (*(uint32_t*)0x40017488 |= ~FLAG)
#define Set_DFSDM_DFSDM_AWSCD5R(FLAG)        (*(uint32_t*)0x400174a8 &= FLAG)
#define Clr_DFSDM_DFSDM_AWSCD5R(FLAG)        (*(uint32_t*)0x400174a8 |= ~FLAG)
#define Set_DFSDM_DFSDM_AWSCD6R(FLAG)        (*(uint32_t*)0x400174c8 &= FLAG)
#define Clr_DFSDM_DFSDM_AWSCD6R(FLAG)        (*(uint32_t*)0x400174c8 |= ~FLAG)
#define Set_DFSDM_DFSDM_AWSCD7R(FLAG)        (*(uint32_t*)0x400174e8 &= FLAG)
#define Clr_DFSDM_DFSDM_AWSCD7R(FLAG)        (*(uint32_t*)0x400174e8 |= ~FLAG)
#define Set_DFSDM_DFSDM_CHWDAT0R(FLAG)       (*(uint32_t*)0x4001740c &= FLAG)
#define Clr_DFSDM_DFSDM_CHWDAT0R(FLAG)       (*(uint32_t*)0x4001740c |= ~FLAG)
#define Set_DFSDM_DFSDM_CHWDAT1R(FLAG)       (*(uint32_t*)0x4001742c &= FLAG)
#define Clr_DFSDM_DFSDM_CHWDAT1R(FLAG)       (*(uint32_t*)0x4001742c |= ~FLAG)
#define Set_DFSDM_DFSDM_CHWDAT2R(FLAG)       (*(uint32_t*)0x4001744c &= FLAG)
#define Clr_DFSDM_DFSDM_CHWDAT2R(FLAG)       (*(uint32_t*)0x4001744c |= ~FLAG)
#define Set_DFSDM_DFSDM_CHWDAT3R(FLAG)       (*(uint32_t*)0x4001746c &= FLAG)
#define Clr_DFSDM_DFSDM_CHWDAT3R(FLAG)       (*(uint32_t*)0x4001746c |= ~FLAG)
#define Set_DFSDM_DFSDM_CHWDAT4R(FLAG)       (*(uint32_t*)0x4001748c &= FLAG)
#define Clr_DFSDM_DFSDM_CHWDAT4R(FLAG)       (*(uint32_t*)0x4001748c |= ~FLAG)
#define Set_DFSDM_DFSDM_CHWDAT5R(FLAG)       (*(uint32_t*)0x400174ac &= FLAG)
#define Clr_DFSDM_DFSDM_CHWDAT5R(FLAG)       (*(uint32_t*)0x400174ac |= ~FLAG)
#define Set_DFSDM_DFSDM_CHWDAT6R(FLAG)       (*(uint32_t*)0x400174cc &= FLAG)
#define Clr_DFSDM_DFSDM_CHWDAT6R(FLAG)       (*(uint32_t*)0x400174cc |= ~FLAG)
#define Set_DFSDM_DFSDM_CHWDAT7R(FLAG)       (*(uint32_t*)0x400174ec &= FLAG)
#define Clr_DFSDM_DFSDM_CHWDAT7R(FLAG)       (*(uint32_t*)0x400174ec |= ~FLAG)
#define Set_DFSDM_DFSDM_CHDATIN0R(FLAG)      (*(uint32_t*)0x40017410 &= FLAG)
#define Clr_DFSDM_DFSDM_CHDATIN0R(FLAG)      (*(uint32_t*)0x40017410 |= ~FLAG)
#define Set_DFSDM_DFSDM_CHDATIN1R(FLAG)      (*(uint32_t*)0x40017430 &= FLAG)
#define Clr_DFSDM_DFSDM_CHDATIN1R(FLAG)      (*(uint32_t*)0x40017430 |= ~FLAG)
#define Set_DFSDM_DFSDM_CHDATIN2R(FLAG)      (*(uint32_t*)0x40017450 &= FLAG)
#define Clr_DFSDM_DFSDM_CHDATIN2R(FLAG)      (*(uint32_t*)0x40017450 |= ~FLAG)
#define Set_DFSDM_DFSDM_CHDATIN3R(FLAG)      (*(uint32_t*)0x40017470 &= FLAG)
#define Clr_DFSDM_DFSDM_CHDATIN3R(FLAG)      (*(uint32_t*)0x40017470 |= ~FLAG)
#define Set_DFSDM_DFSDM_CHDATIN4R(FLAG)      (*(uint32_t*)0x40017490 &= FLAG)
#define Clr_DFSDM_DFSDM_CHDATIN4R(FLAG)      (*(uint32_t*)0x40017490 |= ~FLAG)
#define Set_DFSDM_DFSDM_CHDATIN5R(FLAG)      (*(uint32_t*)0x400174b0 &= FLAG)
#define Clr_DFSDM_DFSDM_CHDATIN5R(FLAG)      (*(uint32_t*)0x400174b0 |= ~FLAG)
#define Set_DFSDM_DFSDM_CHDATIN6R(FLAG)      (*(uint32_t*)0x400174d0 &= FLAG)
#define Clr_DFSDM_DFSDM_CHDATIN6R(FLAG)      (*(uint32_t*)0x400174d0 |= ~FLAG)
#define Set_DFSDM_DFSDM_CHDATIN7R(FLAG)      (*(uint32_t*)0x400174f0 &= FLAG)
#define Clr_DFSDM_DFSDM_CHDATIN7R(FLAG)      (*(uint32_t*)0x400174f0 |= ~FLAG)
#define Set_DFSDM_DFSDM0_CR1(FLAG)           (*(uint32_t*)0x40017500 &= FLAG)
#define Clr_DFSDM_DFSDM0_CR1(FLAG)           (*(uint32_t*)0x40017500 |= ~FLAG)
#define Set_DFSDM_DFSDM1_CR1(FLAG)           (*(uint32_t*)0x40017580 &= FLAG)
#define Clr_DFSDM_DFSDM1_CR1(FLAG)           (*(uint32_t*)0x40017580 |= ~FLAG)
#define Set_DFSDM_DFSDM2_CR1(FLAG)           (*(uint32_t*)0x40017600 &= FLAG)
#define Clr_DFSDM_DFSDM2_CR1(FLAG)           (*(uint32_t*)0x40017600 |= ~FLAG)
#define Set_DFSDM_DFSDM3_CR1(FLAG)           (*(uint32_t*)0x40017780 &= FLAG)
#define Clr_DFSDM_DFSDM3_CR1(FLAG)           (*(uint32_t*)0x40017780 |= ~FLAG)
#define Set_DFSDM_DFSDM0_CR2(FLAG)           (*(uint32_t*)0x40017504 &= FLAG)
#define Clr_DFSDM_DFSDM0_CR2(FLAG)           (*(uint32_t*)0x40017504 |= ~FLAG)
#define Set_DFSDM_DFSDM1_CR2(FLAG)           (*(uint32_t*)0x40017584 &= FLAG)
#define Clr_DFSDM_DFSDM1_CR2(FLAG)           (*(uint32_t*)0x40017584 |= ~FLAG)
#define Set_DFSDM_DFSDM2_CR2(FLAG)           (*(uint32_t*)0x40017604 &= FLAG)
#define Clr_DFSDM_DFSDM2_CR2(FLAG)           (*(uint32_t*)0x40017604 |= ~FLAG)
#define Set_DFSDM_DFSDM3_CR2(FLAG)           (*(uint32_t*)0x40017784 &= FLAG)
#define Clr_DFSDM_DFSDM3_CR2(FLAG)           (*(uint32_t*)0x40017784 |= ~FLAG)
#define Set_DFSDM_DFSDM0_ISR(FLAG)           (*(uint32_t*)0x40017508 &= FLAG)
#define Clr_DFSDM_DFSDM0_ISR(FLAG)           (*(uint32_t*)0x40017508 |= ~FLAG)
#define Set_DFSDM_DFSDM1_ISR(FLAG)           (*(uint32_t*)0x40017588 &= FLAG)
#define Clr_DFSDM_DFSDM1_ISR(FLAG)           (*(uint32_t*)0x40017588 |= ~FLAG)
#define Set_DFSDM_DFSDM2_ISR(FLAG)           (*(uint32_t*)0x40017608 &= FLAG)
#define Clr_DFSDM_DFSDM2_ISR(FLAG)           (*(uint32_t*)0x40017608 |= ~FLAG)
#define Set_DFSDM_DFSDM3_ISR(FLAG)           (*(uint32_t*)0x40017788 &= FLAG)
#define Clr_DFSDM_DFSDM3_ISR(FLAG)           (*(uint32_t*)0x40017788 |= ~FLAG)
#define Set_DFSDM_DFSDM0_ICR(FLAG)           (*(uint32_t*)0x4001750c &= FLAG)
#define Clr_DFSDM_DFSDM0_ICR(FLAG)           (*(uint32_t*)0x4001750c |= ~FLAG)
#define Set_DFSDM_DFSDM1_ICR(FLAG)           (*(uint32_t*)0x4001758c &= FLAG)
#define Clr_DFSDM_DFSDM1_ICR(FLAG)           (*(uint32_t*)0x4001758c |= ~FLAG)
#define Set_DFSDM_DFSDM2_ICR(FLAG)           (*(uint32_t*)0x4001760c &= FLAG)
#define Clr_DFSDM_DFSDM2_ICR(FLAG)           (*(uint32_t*)0x4001760c |= ~FLAG)
#define Set_DFSDM_DFSDM3_ICR(FLAG)           (*(uint32_t*)0x4001778c &= FLAG)
#define Clr_DFSDM_DFSDM3_ICR(FLAG)           (*(uint32_t*)0x4001778c |= ~FLAG)
#define Set_DFSDM_DFSDM0_JCHGR(FLAG)         (*(uint32_t*)0x40017510 &= FLAG)
#define Clr_DFSDM_DFSDM0_JCHGR(FLAG)         (*(uint32_t*)0x40017510 |= ~FLAG)
#define Set_DFSDM_DFSDM1_JCHGR(FLAG)         (*(uint32_t*)0x40017590 &= FLAG)
#define Clr_DFSDM_DFSDM1_JCHGR(FLAG)         (*(uint32_t*)0x40017590 |= ~FLAG)
#define Set_DFSDM_DFSDM2_JCHGR(FLAG)         (*(uint32_t*)0x40017610 &= FLAG)
#define Clr_DFSDM_DFSDM2_JCHGR(FLAG)         (*(uint32_t*)0x40017610 |= ~FLAG)
#define Set_DFSDM_DFSDM3_JCHGR(FLAG)         (*(uint32_t*)0x40017710 &= FLAG)
#define Clr_DFSDM_DFSDM3_JCHGR(FLAG)         (*(uint32_t*)0x40017710 |= ~FLAG)
#define Set_DFSDM_DFSDM0_FCR(FLAG)           (*(uint32_t*)0x40017514 &= FLAG)
#define Clr_DFSDM_DFSDM0_FCR(FLAG)           (*(uint32_t*)0x40017514 |= ~FLAG)
#define Set_DFSDM_DFSDM1_FCR(FLAG)           (*(uint32_t*)0x40017594 &= FLAG)
#define Clr_DFSDM_DFSDM1_FCR(FLAG)           (*(uint32_t*)0x40017594 |= ~FLAG)
#define Set_DFSDM_DFSDM2_FCR(FLAG)           (*(uint32_t*)0x40017614 &= FLAG)
#define Clr_DFSDM_DFSDM2_FCR(FLAG)           (*(uint32_t*)0x40017614 |= ~FLAG)
#define Set_DFSDM_DFSDM3_FCR(FLAG)           (*(uint32_t*)0x40017714 &= FLAG)
#define Clr_DFSDM_DFSDM3_FCR(FLAG)           (*(uint32_t*)0x40017714 |= ~FLAG)
#define Set_DFSDM_DFSDM0_JDATAR(FLAG)        (*(uint32_t*)0x40017518 &= FLAG)
#define Clr_DFSDM_DFSDM0_JDATAR(FLAG)        (*(uint32_t*)0x40017518 |= ~FLAG)
#define Set_DFSDM_DFSDM1_JDATAR(FLAG)        (*(uint32_t*)0x40017598 &= FLAG)
#define Clr_DFSDM_DFSDM1_JDATAR(FLAG)        (*(uint32_t*)0x40017598 |= ~FLAG)
#define Set_DFSDM_DFSDM2_JDATAR(FLAG)        (*(uint32_t*)0x40017618 &= FLAG)
#define Clr_DFSDM_DFSDM2_JDATAR(FLAG)        (*(uint32_t*)0x40017618 |= ~FLAG)
#define Set_DFSDM_DFSDM3_JDATAR(FLAG)        (*(uint32_t*)0x40017718 &= FLAG)
#define Clr_DFSDM_DFSDM3_JDATAR(FLAG)        (*(uint32_t*)0x40017718 |= ~FLAG)
#define Set_DFSDM_DFSDM0_RDATAR(FLAG)        (*(uint32_t*)0x4001751c &= FLAG)
#define Clr_DFSDM_DFSDM0_RDATAR(FLAG)        (*(uint32_t*)0x4001751c |= ~FLAG)
#define Set_DFSDM_DFSDM1_RDATAR(FLAG)        (*(uint32_t*)0x40017598 &= FLAG)
#define Clr_DFSDM_DFSDM1_RDATAR(FLAG)        (*(uint32_t*)0x40017598 |= ~FLAG)
#define Set_DFSDM_DFSDM2_RDATAR(FLAG)        (*(uint32_t*)0x40017618 &= FLAG)
#define Clr_DFSDM_DFSDM2_RDATAR(FLAG)        (*(uint32_t*)0x40017618 |= ~FLAG)
#define Set_DFSDM_DFSDM3_RDATAR(FLAG)        (*(uint32_t*)0x40017718 &= FLAG)
#define Clr_DFSDM_DFSDM3_RDATAR(FLAG)        (*(uint32_t*)0x40017718 |= ~FLAG)
#define Set_DFSDM_DFSDM0_AWHTR(FLAG)         (*(uint32_t*)0x40017520 &= FLAG)
#define Clr_DFSDM_DFSDM0_AWHTR(FLAG)         (*(uint32_t*)0x40017520 |= ~FLAG)
#define Set_DFSDM_DFSDM1_AWHTR(FLAG)         (*(uint32_t*)0x400175a0 &= FLAG)
#define Clr_DFSDM_DFSDM1_AWHTR(FLAG)         (*(uint32_t*)0x400175a0 |= ~FLAG)
#define Set_DFSDM_DFSDM2_AWHTR(FLAG)         (*(uint32_t*)0x40017620 &= FLAG)
#define Clr_DFSDM_DFSDM2_AWHTR(FLAG)         (*(uint32_t*)0x40017620 |= ~FLAG)
#define Set_DFSDM_DFSDM3_AWHTR(FLAG)         (*(uint32_t*)0x400176a0 &= FLAG)
#define Clr_DFSDM_DFSDM3_AWHTR(FLAG)         (*(uint32_t*)0x400176a0 |= ~FLAG)
#define Set_DFSDM_DFSDM0_AWLTR(FLAG)         (*(uint32_t*)0x40017524 &= FLAG)
#define Clr_DFSDM_DFSDM0_AWLTR(FLAG)         (*(uint32_t*)0x40017524 |= ~FLAG)
#define Set_DFSDM_DFSDM1_AWLTR(FLAG)         (*(uint32_t*)0x400175a4 &= FLAG)
#define Clr_DFSDM_DFSDM1_AWLTR(FLAG)         (*(uint32_t*)0x400175a4 |= ~FLAG)
#define Set_DFSDM_DFSDM2_AWLTR(FLAG)         (*(uint32_t*)0x40017624 &= FLAG)
#define Clr_DFSDM_DFSDM2_AWLTR(FLAG)         (*(uint32_t*)0x40017624 |= ~FLAG)
#define Set_DFSDM_DFSDM3_AWLTR(FLAG)         (*(uint32_t*)0x400176a4 &= FLAG)
#define Clr_DFSDM_DFSDM3_AWLTR(FLAG)         (*(uint32_t*)0x400176a4 |= ~FLAG)
#define Set_DFSDM_DFSDM0_AWSR(FLAG)          (*(uint32_t*)0x40017528 &= FLAG)
#define Clr_DFSDM_DFSDM0_AWSR(FLAG)          (*(uint32_t*)0x40017528 |= ~FLAG)
#define Set_DFSDM_DFSDM1_AWSR(FLAG)          (*(uint32_t*)0x400175a8 &= FLAG)
#define Clr_DFSDM_DFSDM1_AWSR(FLAG)          (*(uint32_t*)0x400175a8 |= ~FLAG)
#define Set_DFSDM_DFSDM2_AWSR(FLAG)          (*(uint32_t*)0x40017628 &= FLAG)
#define Clr_DFSDM_DFSDM2_AWSR(FLAG)          (*(uint32_t*)0x40017628 |= ~FLAG)
#define Set_DFSDM_DFSDM3_AWSR(FLAG)          (*(uint32_t*)0x400176a8 &= FLAG)
#define Clr_DFSDM_DFSDM3_AWSR(FLAG)          (*(uint32_t*)0x400176a8 |= ~FLAG)
#define Set_DFSDM_DFSDM0_AWCFR(FLAG)         (*(uint32_t*)0x4001752c &= FLAG)
#define Clr_DFSDM_DFSDM0_AWCFR(FLAG)         (*(uint32_t*)0x4001752c |= ~FLAG)
#define Set_DFSDM_DFSDM1_AWCFR(FLAG)         (*(uint32_t*)0x400175ac &= FLAG)
#define Clr_DFSDM_DFSDM1_AWCFR(FLAG)         (*(uint32_t*)0x400175ac |= ~FLAG)
#define Set_DFSDM_DFSDM2_AWCFR(FLAG)         (*(uint32_t*)0x4001762c &= FLAG)
#define Clr_DFSDM_DFSDM2_AWCFR(FLAG)         (*(uint32_t*)0x4001762c |= ~FLAG)
#define Set_DFSDM_DFSDM3_AWCFR(FLAG)         (*(uint32_t*)0x400176ac &= FLAG)
#define Clr_DFSDM_DFSDM3_AWCFR(FLAG)         (*(uint32_t*)0x400176ac |= ~FLAG)
#define Set_DFSDM_DFSDM0_EXMAX(FLAG)         (*(uint32_t*)0x40017530 &= FLAG)
#define Clr_DFSDM_DFSDM0_EXMAX(FLAG)         (*(uint32_t*)0x40017530 |= ~FLAG)
#define Set_DFSDM_DFSDM1_EXMAX(FLAG)         (*(uint32_t*)0x400175b0 &= FLAG)
#define Clr_DFSDM_DFSDM1_EXMAX(FLAG)         (*(uint32_t*)0x400175b0 |= ~FLAG)
#define Set_DFSDM_DFSDM2_EXMAX(FLAG)         (*(uint32_t*)0x40017630 &= FLAG)
#define Clr_DFSDM_DFSDM2_EXMAX(FLAG)         (*(uint32_t*)0x40017630 |= ~FLAG)
#define Set_DFSDM_DFSDM3_EXMAX(FLAG)         (*(uint32_t*)0x400176b0 &= FLAG)
#define Clr_DFSDM_DFSDM3_EXMAX(FLAG)         (*(uint32_t*)0x400176b0 |= ~FLAG)
#define Set_DFSDM_DFSDM0_EXMIN(FLAG)         (*(uint32_t*)0x40017534 &= FLAG)
#define Clr_DFSDM_DFSDM0_EXMIN(FLAG)         (*(uint32_t*)0x40017534 |= ~FLAG)
#define Set_DFSDM_DFSDM1_EXMIN(FLAG)         (*(uint32_t*)0x400175b4 &= FLAG)
#define Clr_DFSDM_DFSDM1_EXMIN(FLAG)         (*(uint32_t*)0x400175b4 |= ~FLAG)
#define Set_DFSDM_DFSDM2_EXMIN(FLAG)         (*(uint32_t*)0x40017634 &= FLAG)
#define Clr_DFSDM_DFSDM2_EXMIN(FLAG)         (*(uint32_t*)0x40017634 |= ~FLAG)
#define Set_DFSDM_DFSDM3_EXMIN(FLAG)         (*(uint32_t*)0x400176b4 &= FLAG)
#define Clr_DFSDM_DFSDM3_EXMIN(FLAG)         (*(uint32_t*)0x400176b4 |= ~FLAG)
#define Set_DFSDM_DFSDM0_CNVTIMR(FLAG)       (*(uint32_t*)0x40017538 &= FLAG)
#define Clr_DFSDM_DFSDM0_CNVTIMR(FLAG)       (*(uint32_t*)0x40017538 |= ~FLAG)
#define Set_DFSDM_DFSDM1_CNVTIMR(FLAG)       (*(uint32_t*)0x400175b8 &= FLAG)
#define Clr_DFSDM_DFSDM1_CNVTIMR(FLAG)       (*(uint32_t*)0x400175b8 |= ~FLAG)
#define Set_DFSDM_DFSDM2_CNVTIMR(FLAG)       (*(uint32_t*)0x40017638 &= FLAG)
#define Clr_DFSDM_DFSDM2_CNVTIMR(FLAG)       (*(uint32_t*)0x40017638 |= ~FLAG)
#define Set_DFSDM_DFSDM3_CNVTIMR(FLAG)       (*(uint32_t*)0x400176b8 &= FLAG)
#define Clr_DFSDM_DFSDM3_CNVTIMR(FLAG)       (*(uint32_t*)0x400176b8 |= ~FLAG)
#define  _DFSDM_DFSDM_CHCFG0R1_SITP                          (0x3 << 0)    // Serial interface type for channel 0
#define  _DFSDM_DFSDM_CHCFG0R1_SPICKSEL                      (0x3 << 2)    // SPI clock select for channel 0
#define  _DFSDM_DFSDM_CHCFG0R1_SCDEN                         (0x1 << 5)    // Short-circuit detector enable on channel 0
#define  _DFSDM_DFSDM_CHCFG0R1_CKABEN                        (0x1 << 6)    // Clock absence detector enable on channel 0
#define  _DFSDM_DFSDM_CHCFG0R1_CHEN                          (0x1 << 7)    // Channel 0 enable
#define  _DFSDM_DFSDM_CHCFG0R1_CHINSEL                       (0x1 << 8)    // Channel inputs selection
#define  _DFSDM_DFSDM_CHCFG0R1_DATMPX                        (0x3 << 12)    // Input data multiplexer for channel 0
#define  _DFSDM_DFSDM_CHCFG0R1_DATPACK                       (0x3 << 14)    // Data packing mode in DFSDM_CHDATINyR register
#define  _DFSDM_DFSDM_CHCFG0R1_CKOUTDIV                      (0xff << 16)    // Output serial clock divider
#define  _DFSDM_DFSDM_CHCFG0R1_CKOUTSRC                      (0x1 << 30)    // Output serial clock source selection
#define  _DFSDM_DFSDM_CHCFG0R1_DFSDMEN                       (0x1 << 31)    // Global enable for DFSDM interface
#define  _DFSDM_DFSDM_CHCFG1R1_SITP                          (0x3 << 0)    // Serial interface type for channel 1
#define  _DFSDM_DFSDM_CHCFG1R1_SPICKSEL                      (0x3 << 2)    // SPI clock select for channel 1
#define  _DFSDM_DFSDM_CHCFG1R1_SCDEN                         (0x1 << 5)    // Short-circuit detector enable on channel 1
#define  _DFSDM_DFSDM_CHCFG1R1_CKABEN                        (0x1 << 6)    // Clock absence detector enable on channel 1
#define  _DFSDM_DFSDM_CHCFG1R1_CHEN                          (0x1 << 7)    // Channel 1 enable
#define  _DFSDM_DFSDM_CHCFG1R1_CHINSEL                       (0x1 << 8)    // Channel inputs selection
#define  _DFSDM_DFSDM_CHCFG1R1_DATMPX                        (0x3 << 12)    // Input data multiplexer for channel 1
#define  _DFSDM_DFSDM_CHCFG1R1_DATPACK                       (0x3 << 14)    // Data packing mode in DFSDM_CHDATINyR register
#define  _DFSDM_DFSDM_CHCFG1R1_CKOUTDIV                      (0xff << 16)    // Output serial clock divider
#define  _DFSDM_DFSDM_CHCFG1R1_CKOUTSRC                      (0x1 << 30)    // Output serial clock source selection
#define  _DFSDM_DFSDM_CHCFG1R1_DFSDMEN                       (0x1 << 31)    // Global enable for DFSDM interface
#define  _DFSDM_DFSDM_CHCFG2R1_SITP                          (0x3 << 0)    // Serial interface type for channel 2
#define  _DFSDM_DFSDM_CHCFG2R1_SPICKSEL                      (0x3 << 2)    // SPI clock select for channel 2
#define  _DFSDM_DFSDM_CHCFG2R1_SCDEN                         (0x1 << 5)    // Short-circuit detector enable on channel 2
#define  _DFSDM_DFSDM_CHCFG2R1_CKABEN                        (0x1 << 6)    // Clock absence detector enable on channel 2
#define  _DFSDM_DFSDM_CHCFG2R1_CHEN                          (0x1 << 7)    // Channel 2 enable
#define  _DFSDM_DFSDM_CHCFG2R1_CHINSEL                       (0x1 << 8)    // Channel inputs selection
#define  _DFSDM_DFSDM_CHCFG2R1_DATMPX                        (0x3 << 12)    // Input data multiplexer for channel 2
#define  _DFSDM_DFSDM_CHCFG2R1_DATPACK                       (0x3 << 14)    // Data packing mode in DFSDM_CHDATINyR register
#define  _DFSDM_DFSDM_CHCFG2R1_CKOUTDIV                      (0xff << 16)    // Output serial clock divider
#define  _DFSDM_DFSDM_CHCFG2R1_CKOUTSRC                      (0x1 << 30)    // Output serial clock source selection
#define  _DFSDM_DFSDM_CHCFG2R1_DFSDMEN                       (0x1 << 31)    // Global enable for DFSDM interface
#define  _DFSDM_DFSDM_CHCFG3R1_SITP                          (0x3 << 0)    // Serial interface type for channel 3
#define  _DFSDM_DFSDM_CHCFG3R1_SPICKSEL                      (0x3 << 2)    // SPI clock select for channel 3
#define  _DFSDM_DFSDM_CHCFG3R1_SCDEN                         (0x1 << 5)    // Short-circuit detector enable on channel 3
#define  _DFSDM_DFSDM_CHCFG3R1_CKABEN                        (0x1 << 6)    // Clock absence detector enable on channel 3
#define  _DFSDM_DFSDM_CHCFG3R1_CHEN                          (0x1 << 7)    // Channel 3 enable
#define  _DFSDM_DFSDM_CHCFG3R1_CHINSEL                       (0x1 << 8)    // Channel inputs selection
#define  _DFSDM_DFSDM_CHCFG3R1_DATMPX                        (0x3 << 12)    // Input data multiplexer for channel 3
#define  _DFSDM_DFSDM_CHCFG3R1_DATPACK                       (0x3 << 14)    // Data packing mode in DFSDM_CHDATINyR register
#define  _DFSDM_DFSDM_CHCFG3R1_CKOUTDIV                      (0xff << 16)    // Output serial clock divider
#define  _DFSDM_DFSDM_CHCFG3R1_CKOUTSRC                      (0x1 << 30)    // Output serial clock source selection
#define  _DFSDM_DFSDM_CHCFG3R1_DFSDMEN                       (0x1 << 31)    // Global enable for DFSDM interface
#define  _DFSDM_DFSDM_CHCFG4R1_SITP                          (0x3 << 0)    // Serial interface type for channel 4
#define  _DFSDM_DFSDM_CHCFG4R1_SPICKSEL                      (0x3 << 2)    // SPI clock select for channel 4
#define  _DFSDM_DFSDM_CHCFG4R1_SCDEN                         (0x1 << 5)    // Short-circuit detector enable on channel 4
#define  _DFSDM_DFSDM_CHCFG4R1_CKABEN                        (0x1 << 6)    // Clock absence detector enable on channel 4
#define  _DFSDM_DFSDM_CHCFG4R1_CHEN                          (0x1 << 7)    // Channel 4 enable
#define  _DFSDM_DFSDM_CHCFG4R1_CHINSEL                       (0x1 << 8)    // Channel inputs selection
#define  _DFSDM_DFSDM_CHCFG4R1_DATMPX                        (0x3 << 12)    // Input data multiplexer for channel 4
#define  _DFSDM_DFSDM_CHCFG4R1_DATPACK                       (0x3 << 14)    // Data packing mode in DFSDM_CHDATINyR register
#define  _DFSDM_DFSDM_CHCFG4R1_CKOUTDIV                      (0xff << 16)    // Output serial clock divider
#define  _DFSDM_DFSDM_CHCFG4R1_CKOUTSRC                      (0x1 << 30)    // Output serial clock source selection
#define  _DFSDM_DFSDM_CHCFG4R1_DFSDMEN                       (0x1 << 31)    // Global enable for DFSDM interface
#define  _DFSDM_DFSDM_CHCFG5R1_SITP                          (0x3 << 0)    // Serial interface type for channel 5
#define  _DFSDM_DFSDM_CHCFG5R1_SPICKSEL                      (0x3 << 2)    // SPI clock select for channel 5
#define  _DFSDM_DFSDM_CHCFG5R1_SCDEN                         (0x1 << 5)    // Short-circuit detector enable on channel 5
#define  _DFSDM_DFSDM_CHCFG5R1_CKABEN                        (0x1 << 6)    // Clock absence detector enable on channel 5
#define  _DFSDM_DFSDM_CHCFG5R1_CHEN                          (0x1 << 7)    // Channel 5 enable
#define  _DFSDM_DFSDM_CHCFG5R1_CHINSEL                       (0x1 << 8)    // Channel inputs selection
#define  _DFSDM_DFSDM_CHCFG5R1_DATMPX                        (0x3 << 12)    // Input data multiplexer for channel 5
#define  _DFSDM_DFSDM_CHCFG5R1_DATPACK                       (0x3 << 14)    // Data packing mode in DFSDM_CHDATINyR register
#define  _DFSDM_DFSDM_CHCFG5R1_CKOUTDIV                      (0xff << 16)    // Output serial clock divider
#define  _DFSDM_DFSDM_CHCFG5R1_CKOUTSRC                      (0x1 << 30)    // Output serial clock source selection
#define  _DFSDM_DFSDM_CHCFG5R1_DFSDMEN                       (0x1 << 31)    // Global enable for DFSDM interface
#define  _DFSDM_DFSDM_CHCFG6R1_SITP                          (0x3 << 0)    // Serial interface type for channel 6
#define  _DFSDM_DFSDM_CHCFG6R1_SPICKSEL                      (0x3 << 2)    // SPI clock select for channel 6
#define  _DFSDM_DFSDM_CHCFG6R1_SCDEN                         (0x1 << 5)    // Short-circuit detector enable on channel 6
#define  _DFSDM_DFSDM_CHCFG6R1_CKABEN                        (0x1 << 6)    // Clock absence detector enable on channel 6
#define  _DFSDM_DFSDM_CHCFG6R1_CHEN                          (0x1 << 7)    // Channel 6 enable
#define  _DFSDM_DFSDM_CHCFG6R1_CHINSEL                       (0x1 << 8)    // Channel inputs selection
#define  _DFSDM_DFSDM_CHCFG6R1_DATMPX                        (0x3 << 12)    // Input data multiplexer for channel 6
#define  _DFSDM_DFSDM_CHCFG6R1_DATPACK                       (0x3 << 14)    // Data packing mode in DFSDM_CHDATINyR register
#define  _DFSDM_DFSDM_CHCFG6R1_CKOUTDIV                      (0xff << 16)    // Output serial clock divider
#define  _DFSDM_DFSDM_CHCFG6R1_CKOUTSRC                      (0x1 << 30)    // Output serial clock source selection
#define  _DFSDM_DFSDM_CHCFG6R1_DFSDMEN                       (0x1 << 31)    // Global enable for DFSDM interface
#define  _DFSDM_DFSDM_CHCFG7R1_SITP                          (0x3 << 0)    // Serial interface type for channel 7
#define  _DFSDM_DFSDM_CHCFG7R1_SPICKSEL                      (0x3 << 2)    // SPI clock select for channel 7
#define  _DFSDM_DFSDM_CHCFG7R1_SCDEN                         (0x1 << 5)    // Short-circuit detector enable on channel 7
#define  _DFSDM_DFSDM_CHCFG7R1_CKABEN                        (0x1 << 6)    // Clock absence detector enable on channel 7
#define  _DFSDM_DFSDM_CHCFG7R1_CHEN                          (0x1 << 7)    // Channel 7 enable
#define  _DFSDM_DFSDM_CHCFG7R1_CHINSEL                       (0x1 << 8)    // Channel inputs selection
#define  _DFSDM_DFSDM_CHCFG7R1_DATMPX                        (0x3 << 12)    // Input data multiplexer for channel 7
#define  _DFSDM_DFSDM_CHCFG7R1_DATPACK                       (0x3 << 14)    // Data packing mode in DFSDM_CHDATINyR register
#define  _DFSDM_DFSDM_CHCFG7R1_CKOUTDIV                      (0xff << 16)    // Output serial clock divider
#define  _DFSDM_DFSDM_CHCFG7R1_CKOUTSRC                      (0x1 << 30)    // Output serial clock source selection
#define  _DFSDM_DFSDM_CHCFG7R1_DFSDMEN                       (0x1 << 31)    // Global enable for DFSDM interface
#define  _DFSDM_DFSDM_CHCFG0R2_DTRBS                         (0x1f << 3)    // Data right bit-shift for channel 0
#define  _DFSDM_DFSDM_CHCFG0R2_OFFSET                        (0xffffff << 8)    // 24-bit calibration offset for channel 0
#define  _DFSDM_DFSDM_CHCFG1R2_DTRBS                         (0x1f << 3)    // Data right bit-shift for channel 1
#define  _DFSDM_DFSDM_CHCFG1R2_OFFSET                        (0xffffff << 8)    // 24-bit calibration offset for channel 1
#define  _DFSDM_DFSDM_CHCFG2R2_DTRBS                         (0x1f << 3)    // Data right bit-shift for channel 2
#define  _DFSDM_DFSDM_CHCFG2R2_OFFSET                        (0xffffff << 8)    // 24-bit calibration offset for channel 2
#define  _DFSDM_DFSDM_CHCFG3R2_DTRBS                         (0x1f << 3)    // Data right bit-shift for channel 3
#define  _DFSDM_DFSDM_CHCFG3R2_OFFSET                        (0xffffff << 8)    // 24-bit calibration offset for channel 3
#define  _DFSDM_DFSDM_CHCFG4R2_DTRBS                         (0x1f << 3)    // Data right bit-shift for channel 4
#define  _DFSDM_DFSDM_CHCFG4R2_OFFSET                        (0xffffff << 8)    // 24-bit calibration offset for channel 4
#define  _DFSDM_DFSDM_CHCFG5R2_DTRBS                         (0x1f << 3)    // Data right bit-shift for channel 5
#define  _DFSDM_DFSDM_CHCFG5R2_OFFSET                        (0xffffff << 8)    // 24-bit calibration offset for channel 5
#define  _DFSDM_DFSDM_CHCFG6R2_DTRBS                         (0x1f << 3)    // Data right bit-shift for channel 6
#define  _DFSDM_DFSDM_CHCFG6R2_OFFSET                        (0xffffff << 8)    // 24-bit calibration offset for channel 6
#define  _DFSDM_DFSDM_CHCFG7R2_DTRBS                         (0x1f << 3)    // Data right bit-shift for channel 7
#define  _DFSDM_DFSDM_CHCFG7R2_OFFSET                        (0xffffff << 8)    // 24-bit calibration offset for channel 7
#define  _DFSDM_DFSDM_AWSCD0R_SCDT                           (0xff << 0)    // short-circuit detector threshold for channel 0
#define  _DFSDM_DFSDM_AWSCD0R_BKSCD                          (0xf << 12)    // Break signal assignment for short-circuit detector on channel 0
#define  _DFSDM_DFSDM_AWSCD0R_AWFOSR                         (0x1f << 16)    // Analog watchdog filter oversampling ratio (decimation rate) on channel 0
#define  _DFSDM_DFSDM_AWSCD0R_AWFORD                         (0x3 << 22)    // Analog watchdog Sinc filter order on channel 0
#define  _DFSDM_DFSDM_AWSCD1R_SCDT                           (0xff << 0)    // short-circuit detector threshold for channel 1
#define  _DFSDM_DFSDM_AWSCD1R_BKSCD                          (0xf << 12)    // Break signal assignment for short-circuit detector on channel 1
#define  _DFSDM_DFSDM_AWSCD1R_AWFOSR                         (0x1f << 16)    // Analog watchdog filter oversampling ratio (decimation rate) on channel 1
#define  _DFSDM_DFSDM_AWSCD1R_AWFORD                         (0x3 << 22)    // Analog watchdog Sinc filter order on channel 1
#define  _DFSDM_DFSDM_AWSCD2R_SCDT                           (0xff << 0)    // short-circuit detector threshold for channel 2
#define  _DFSDM_DFSDM_AWSCD2R_BKSCD                          (0xf << 12)    // Break signal assignment for short-circuit detector on channel 2
#define  _DFSDM_DFSDM_AWSCD2R_AWFOSR                         (0x1f << 16)    // Analog watchdog filter oversampling ratio (decimation rate) on channel 2
#define  _DFSDM_DFSDM_AWSCD2R_AWFORD                         (0x3 << 22)    // Analog watchdog Sinc filter order on channel 2
#define  _DFSDM_DFSDM_AWSCD3R_SCDT                           (0xff << 0)    // short-circuit detector threshold for channel 3
#define  _DFSDM_DFSDM_AWSCD3R_BKSCD                          (0xf << 12)    // Break signal assignment for short-circuit detector on channel 3
#define  _DFSDM_DFSDM_AWSCD3R_AWFOSR                         (0x1f << 16)    // Analog watchdog filter oversampling ratio (decimation rate) on channel 3
#define  _DFSDM_DFSDM_AWSCD3R_AWFORD                         (0x3 << 22)    // Analog watchdog Sinc filter order on channel 3
#define  _DFSDM_DFSDM_AWSCD4R_SCDT                           (0xff << 0)    // short-circuit detector threshold for channel 4
#define  _DFSDM_DFSDM_AWSCD4R_BKSCD                          (0xf << 12)    // Break signal assignment for short-circuit detector on channel 4
#define  _DFSDM_DFSDM_AWSCD4R_AWFOSR                         (0x1f << 16)    // Analog watchdog filter oversampling ratio (decimation rate) on channel 4
#define  _DFSDM_DFSDM_AWSCD4R_AWFORD                         (0x3 << 22)    // Analog watchdog Sinc filter order on channel 4
#define  _DFSDM_DFSDM_AWSCD5R_SCDT                           (0xff << 0)    // short-circuit detector threshold for channel 5
#define  _DFSDM_DFSDM_AWSCD5R_BKSCD                          (0xf << 12)    // Break signal assignment for short-circuit detector on channel 5
#define  _DFSDM_DFSDM_AWSCD5R_AWFOSR                         (0x1f << 16)    // Analog watchdog filter oversampling ratio (decimation rate) on channel 5
#define  _DFSDM_DFSDM_AWSCD5R_AWFORD                         (0x3 << 22)    // Analog watchdog Sinc filter order on channel 5
#define  _DFSDM_DFSDM_AWSCD6R_SCDT                           (0xff << 0)    // short-circuit detector threshold for channel 6
#define  _DFSDM_DFSDM_AWSCD6R_BKSCD                          (0xf << 12)    // Break signal assignment for short-circuit detector on channel 6
#define  _DFSDM_DFSDM_AWSCD6R_AWFOSR                         (0x1f << 16)    // Analog watchdog filter oversampling ratio (decimation rate) on channel 6
#define  _DFSDM_DFSDM_AWSCD6R_AWFORD                         (0x3 << 22)    // Analog watchdog Sinc filter order on channel 6
#define  _DFSDM_DFSDM_AWSCD7R_SCDT                           (0xff << 0)    // short-circuit detector threshold for channel 7
#define  _DFSDM_DFSDM_AWSCD7R_BKSCD                          (0xf << 12)    // Break signal assignment for short-circuit detector on channel 7
#define  _DFSDM_DFSDM_AWSCD7R_AWFOSR                         (0x1f << 16)    // Analog watchdog filter oversampling ratio (decimation rate) on channel 7
#define  _DFSDM_DFSDM_AWSCD7R_AWFORD                         (0x3 << 22)    // Analog watchdog Sinc filter order on channel 7
#define  _DFSDM_DFSDM_CHWDAT0R_WDATA                         (0xffff << 0)    // Input channel y watchdog data
#define  _DFSDM_DFSDM_CHWDAT1R_WDATA                         (0xffff << 0)    // Input channel y watchdog data
#define  _DFSDM_DFSDM_CHWDAT2R_WDATA                         (0xffff << 0)    // Input channel y watchdog data
#define  _DFSDM_DFSDM_CHWDAT3R_WDATA                         (0xffff << 0)    // Input channel y watchdog data
#define  _DFSDM_DFSDM_CHWDAT4R_WDATA                         (0xffff << 0)    // Input channel y watchdog data
#define  _DFSDM_DFSDM_CHWDAT5R_WDATA                         (0xffff << 0)    // Input channel y watchdog data
#define  _DFSDM_DFSDM_CHWDAT6R_WDATA                         (0xffff << 0)    // Input channel y watchdog data
#define  _DFSDM_DFSDM_CHWDAT7R_WDATA                         (0xffff << 0)    // Input channel y watchdog data
#define  _DFSDM_DFSDM_CHDATIN0R_INDAT0                       (0xffff << 0)    // Input data for channel 0
#define  _DFSDM_DFSDM_CHDATIN0R_INDAT1                       (0xffff << 16)    // Input data for channel 1
#define  _DFSDM_DFSDM_CHDATIN1R_INDAT0                       (0xffff << 0)    // Input data for channel 1
#define  _DFSDM_DFSDM_CHDATIN1R_INDAT1                       (0xffff << 16)    // Input data for channel 2
#define  _DFSDM_DFSDM_CHDATIN2R_INDAT0                       (0xffff << 0)    // Input data for channel 2
#define  _DFSDM_DFSDM_CHDATIN2R_INDAT1                       (0xffff << 16)    // Input data for channel 3
#define  _DFSDM_DFSDM_CHDATIN3R_INDAT0                       (0xffff << 0)    // Input data for channel 3
#define  _DFSDM_DFSDM_CHDATIN3R_INDAT1                       (0xffff << 16)    // Input data for channel 4
#define  _DFSDM_DFSDM_CHDATIN4R_INDAT0                       (0xffff << 0)    // Input data for channel 4
#define  _DFSDM_DFSDM_CHDATIN4R_INDAT1                       (0xffff << 16)    // Input data for channel 5
#define  _DFSDM_DFSDM_CHDATIN5R_INDAT0                       (0xffff << 0)    // Input data for channel 5
#define  _DFSDM_DFSDM_CHDATIN5R_INDAT1                       (0xffff << 16)    // Input data for channel 6
#define  _DFSDM_DFSDM_CHDATIN6R_INDAT0                       (0xffff << 0)    // Input data for channel 6
#define  _DFSDM_DFSDM_CHDATIN6R_INDAT1                       (0xffff << 16)    // Input data for channel 7
#define  _DFSDM_DFSDM_CHDATIN7R_INDAT0                       (0xffff << 0)    // Input data for channel 7
#define  _DFSDM_DFSDM_CHDATIN7R_INDAT1                       (0xffff << 16)    // Input data for channel 8
#define  _DFSDM_DFSDM0_CR1_DFEN                              (0x1 << 0)    // DFSDM enable
#define  _DFSDM_DFSDM0_CR1_JSWSTART                          (0x1 << 1)    // Start a conversion of the injected group of channels
#define  _DFSDM_DFSDM0_CR1_JSYNC                             (0x1 << 3)    // Launch an injected conversion synchronously with the DFSDM0 JSWSTART trigger
#define  _DFSDM_DFSDM0_CR1_JSCAN                             (0x1 << 4)    // Scanning conversion mode for injected conversions
#define  _DFSDM_DFSDM0_CR1_JDMAEN                            (0x1 << 5)    // DMA channel enabled to read data for the injected channel group
#define  _DFSDM_DFSDM0_CR1_JEXTSEL                           (0x1f << 8)    // Trigger signal selection for launching injected conversions
#define  _DFSDM_DFSDM0_CR1_JEXTEN                            (0x3 << 13)    // Trigger enable and trigger edge selection for injected conversions
#define  _DFSDM_DFSDM0_CR1_RSWSTART                          (0x1 << 17)    // Software start of a conversion on the regular channel
#define  _DFSDM_DFSDM0_CR1_RCONT                             (0x1 << 18)    // Continuous mode selection for regular conversions
#define  _DFSDM_DFSDM0_CR1_RSYNC                             (0x1 << 19)    // Launch regular conversion synchronously with DFSDM0
#define  _DFSDM_DFSDM0_CR1_RDMAEN                            (0x1 << 21)    // DMA channel enabled to read data for the regular conversion
#define  _DFSDM_DFSDM0_CR1_RCH                               (0x7 << 24)    // Regular channel selection
#define  _DFSDM_DFSDM0_CR1_FAST                              (0x1 << 29)    // Fast conversion mode selection for regular conversions
#define  _DFSDM_DFSDM0_CR1_AWFSEL                            (0x1 << 30)    // Analog watchdog fast mode select
#define  _DFSDM_DFSDM1_CR1_DFEN                              (0x1 << 0)    // DFSDM enable
#define  _DFSDM_DFSDM1_CR1_JSWSTART                          (0x1 << 1)    // Start a conversion of the injected group of channels
#define  _DFSDM_DFSDM1_CR1_JSYNC                             (0x1 << 3)    // Launch an injected conversion synchronously with the DFSDM0 JSWSTART trigger
#define  _DFSDM_DFSDM1_CR1_JSCAN                             (0x1 << 4)    // Scanning conversion mode for injected conversions
#define  _DFSDM_DFSDM1_CR1_JDMAEN                            (0x1 << 5)    // DMA channel enabled to read data for the injected channel group
#define  _DFSDM_DFSDM1_CR1_JEXTSEL                           (0x1f << 8)    // Trigger signal selection for launching injected conversions
#define  _DFSDM_DFSDM1_CR1_JEXTEN                            (0x3 << 13)    // Trigger enable and trigger edge selection for injected conversions
#define  _DFSDM_DFSDM1_CR1_RSWSTART                          (0x1 << 17)    // Software start of a conversion on the regular channel
#define  _DFSDM_DFSDM1_CR1_RCONT                             (0x1 << 18)    // Continuous mode selection for regular conversions
#define  _DFSDM_DFSDM1_CR1_RSYNC                             (0x1 << 19)    // Launch regular conversion synchronously with DFSDM0
#define  _DFSDM_DFSDM1_CR1_RDMAEN                            (0x1 << 21)    // DMA channel enabled to read data for the regular conversion
#define  _DFSDM_DFSDM1_CR1_RCH                               (0x7 << 24)    // Regular channel selection
#define  _DFSDM_DFSDM1_CR1_FAST                              (0x1 << 29)    // Fast conversion mode selection for regular conversions
#define  _DFSDM_DFSDM1_CR1_AWFSEL                            (0x1 << 30)    // Analog watchdog fast mode select
#define  _DFSDM_DFSDM2_CR1_DFEN                              (0x1 << 0)    // DFSDM enable
#define  _DFSDM_DFSDM2_CR1_JSWSTART                          (0x1 << 1)    // Start a conversion of the injected group of channels
#define  _DFSDM_DFSDM2_CR1_JSYNC                             (0x1 << 3)    // Launch an injected conversion synchronously with the DFSDM0 JSWSTART trigger
#define  _DFSDM_DFSDM2_CR1_JSCAN                             (0x1 << 4)    // Scanning conversion mode for injected conversions
#define  _DFSDM_DFSDM2_CR1_JDMAEN                            (0x1 << 5)    // DMA channel enabled to read data for the injected channel group
#define  _DFSDM_DFSDM2_CR1_JEXTSEL                           (0x1f << 8)    // Trigger signal selection for launching injected conversions
#define  _DFSDM_DFSDM2_CR1_JEXTEN                            (0x3 << 13)    // Trigger enable and trigger edge selection for injected conversions
#define  _DFSDM_DFSDM2_CR1_RSWSTART                          (0x1 << 17)    // Software start of a conversion on the regular channel
#define  _DFSDM_DFSDM2_CR1_RCONT                             (0x1 << 18)    // Continuous mode selection for regular conversions
#define  _DFSDM_DFSDM2_CR1_RSYNC                             (0x1 << 19)    // Launch regular conversion synchronously with DFSDM0
#define  _DFSDM_DFSDM2_CR1_RDMAEN                            (0x1 << 21)    // DMA channel enabled to read data for the regular conversion
#define  _DFSDM_DFSDM2_CR1_RCH                               (0x7 << 24)    // Regular channel selection
#define  _DFSDM_DFSDM2_CR1_FAST                              (0x1 << 29)    // Fast conversion mode selection for regular conversions
#define  _DFSDM_DFSDM2_CR1_AWFSEL                            (0x1 << 30)    // Analog watchdog fast mode select
#define  _DFSDM_DFSDM3_CR1_DFEN                              (0x1 << 0)    // DFSDM enable
#define  _DFSDM_DFSDM3_CR1_JSWSTART                          (0x1 << 1)    // Start a conversion of the injected group of channels
#define  _DFSDM_DFSDM3_CR1_JSYNC                             (0x1 << 3)    // Launch an injected conversion synchronously with the DFSDM0 JSWSTART trigger
#define  _DFSDM_DFSDM3_CR1_JSCAN                             (0x1 << 4)    // Scanning conversion mode for injected conversions
#define  _DFSDM_DFSDM3_CR1_JDMAEN                            (0x1 << 5)    // DMA channel enabled to read data for the injected channel group
#define  _DFSDM_DFSDM3_CR1_JEXTSEL                           (0x1f << 8)    // Trigger signal selection for launching injected conversions
#define  _DFSDM_DFSDM3_CR1_JEXTEN                            (0x3 << 13)    // Trigger enable and trigger edge selection for injected conversions
#define  _DFSDM_DFSDM3_CR1_RSWSTART                          (0x1 << 17)    // Software start of a conversion on the regular channel
#define  _DFSDM_DFSDM3_CR1_RCONT                             (0x1 << 18)    // Continuous mode selection for regular conversions
#define  _DFSDM_DFSDM3_CR1_RSYNC                             (0x1 << 19)    // Launch regular conversion synchronously with DFSDM0
#define  _DFSDM_DFSDM3_CR1_RDMAEN                            (0x1 << 21)    // DMA channel enabled to read data for the regular conversion
#define  _DFSDM_DFSDM3_CR1_RCH                               (0x7 << 24)    // Regular channel selection
#define  _DFSDM_DFSDM3_CR1_FAST                              (0x1 << 29)    // Fast conversion mode selection for regular conversions
#define  _DFSDM_DFSDM3_CR1_AWFSEL                            (0x1 << 30)    // Analog watchdog fast mode select
#define  _DFSDM_DFSDM0_CR2_JEOCIE                            (0x1 << 0)    // Injected end of conversion interrupt enable
#define  _DFSDM_DFSDM0_CR2_REOCIE                            (0x1 << 1)    // Regular end of conversion interrupt enable
#define  _DFSDM_DFSDM0_CR2_JOVRIE                            (0x1 << 2)    // Injected data overrun interrupt enable
#define  _DFSDM_DFSDM0_CR2_ROVRIE                            (0x1 << 3)    // Regular data overrun interrupt enable
#define  _DFSDM_DFSDM0_CR2_AWDIE                             (0x1 << 4)    // Analog watchdog interrupt enable
#define  _DFSDM_DFSDM0_CR2_SCDIE                             (0x1 << 5)    // Short-circuit detector interrupt enable
#define  _DFSDM_DFSDM0_CR2_CKABIE                            (0x1 << 6)    // Clock absence interrupt enable
#define  _DFSDM_DFSDM0_CR2_EXCH                              (0xff << 8)    // Extremes detector channel selection
#define  _DFSDM_DFSDM0_CR2_AWDCH                             (0xff << 16)    // Analog watchdog channel selection
#define  _DFSDM_DFSDM1_CR2_JEOCIE                            (0x1 << 0)    // Injected end of conversion interrupt enable
#define  _DFSDM_DFSDM1_CR2_REOCIE                            (0x1 << 1)    // Regular end of conversion interrupt enable
#define  _DFSDM_DFSDM1_CR2_JOVRIE                            (0x1 << 2)    // Injected data overrun interrupt enable
#define  _DFSDM_DFSDM1_CR2_ROVRIE                            (0x1 << 3)    // Regular data overrun interrupt enable
#define  _DFSDM_DFSDM1_CR2_AWDIE                             (0x1 << 4)    // Analog watchdog interrupt enable
#define  _DFSDM_DFSDM1_CR2_SCDIE                             (0x1 << 5)    // Short-circuit detector interrupt enable
#define  _DFSDM_DFSDM1_CR2_CKABIE                            (0x1 << 6)    // Clock absence interrupt enable
#define  _DFSDM_DFSDM1_CR2_EXCH                              (0xff << 8)    // Extremes detector channel selection
#define  _DFSDM_DFSDM1_CR2_AWDCH                             (0xff << 16)    // Analog watchdog channel selection
#define  _DFSDM_DFSDM2_CR2_JEOCIE                            (0x1 << 0)    // Injected end of conversion interrupt enable
#define  _DFSDM_DFSDM2_CR2_REOCIE                            (0x1 << 1)    // Regular end of conversion interrupt enable
#define  _DFSDM_DFSDM2_CR2_JOVRIE                            (0x1 << 2)    // Injected data overrun interrupt enable
#define  _DFSDM_DFSDM2_CR2_ROVRIE                            (0x1 << 3)    // Regular data overrun interrupt enable
#define  _DFSDM_DFSDM2_CR2_AWDIE                             (0x1 << 4)    // Analog watchdog interrupt enable
#define  _DFSDM_DFSDM2_CR2_SCDIE                             (0x1 << 5)    // Short-circuit detector interrupt enable
#define  _DFSDM_DFSDM2_CR2_CKABIE                            (0x1 << 6)    // Clock absence interrupt enable
#define  _DFSDM_DFSDM2_CR2_EXCH                              (0xff << 8)    // Extremes detector channel selection
#define  _DFSDM_DFSDM2_CR2_AWDCH                             (0xff << 16)    // Analog watchdog channel selection
#define  _DFSDM_DFSDM3_CR2_JEOCIE                            (0x1 << 0)    // Injected end of conversion interrupt enable
#define  _DFSDM_DFSDM3_CR2_REOCIE                            (0x1 << 1)    // Regular end of conversion interrupt enable
#define  _DFSDM_DFSDM3_CR2_JOVRIE                            (0x1 << 2)    // Injected data overrun interrupt enable
#define  _DFSDM_DFSDM3_CR2_ROVRIE                            (0x1 << 3)    // Regular data overrun interrupt enable
#define  _DFSDM_DFSDM3_CR2_AWDIE                             (0x1 << 4)    // Analog watchdog interrupt enable
#define  _DFSDM_DFSDM3_CR2_SCDIE                             (0x1 << 5)    // Short-circuit detector interrupt enable
#define  _DFSDM_DFSDM3_CR2_CKABIE                            (0x1 << 6)    // Clock absence interrupt enable
#define  _DFSDM_DFSDM3_CR2_EXCH                              (0xff << 8)    // Extremes detector channel selection
#define  _DFSDM_DFSDM3_CR2_AWDCH                             (0xff << 16)    // Analog watchdog channel selection
#define  _DFSDM_DFSDM0_ISR_JEOCF                             (0x1 << 0)    // End of injected conversion flag
#define  _DFSDM_DFSDM0_ISR_REOCF                             (0x1 << 1)    // End of regular conversion flag
#define  _DFSDM_DFSDM0_ISR_JOVRF                             (0x1 << 2)    // Injected conversion overrun flag
#define  _DFSDM_DFSDM0_ISR_ROVRF                             (0x1 << 3)    // Regular conversion overrun flag
#define  _DFSDM_DFSDM0_ISR_AWDF                              (0x1 << 4)    // Analog watchdog
#define  _DFSDM_DFSDM0_ISR_JCIP                              (0x1 << 13)    // Injected conversion in progress status
#define  _DFSDM_DFSDM0_ISR_RCIP                              (0x1 << 14)    // Regular conversion in progress status
#define  _DFSDM_DFSDM0_ISR_CKABF                             (0xff << 16)    // Clock absence flag
#define  _DFSDM_DFSDM0_ISR_SCDF                              (0xff << 24)    // short-circuit detector flag
#define  _DFSDM_DFSDM1_ISR_JEOCF                             (0x1 << 0)    // End of injected conversion flag
#define  _DFSDM_DFSDM1_ISR_REOCF                             (0x1 << 1)    // End of regular conversion flag
#define  _DFSDM_DFSDM1_ISR_JOVRF                             (0x1 << 2)    // Injected conversion overrun flag
#define  _DFSDM_DFSDM1_ISR_ROVRF                             (0x1 << 3)    // Regular conversion overrun flag
#define  _DFSDM_DFSDM1_ISR_AWDF                              (0x1 << 4)    // Analog watchdog
#define  _DFSDM_DFSDM1_ISR_JCIP                              (0x1 << 13)    // Injected conversion in progress status
#define  _DFSDM_DFSDM1_ISR_RCIP                              (0x1 << 14)    // Regular conversion in progress status
#define  _DFSDM_DFSDM1_ISR_CKABF                             (0xff << 16)    // Clock absence flag
#define  _DFSDM_DFSDM1_ISR_SCDF                              (0xff << 24)    // short-circuit detector flag
#define  _DFSDM_DFSDM2_ISR_JEOCF                             (0x1 << 0)    // End of injected conversion flag
#define  _DFSDM_DFSDM2_ISR_REOCF                             (0x1 << 1)    // End of regular conversion flag
#define  _DFSDM_DFSDM2_ISR_JOVRF                             (0x1 << 2)    // Injected conversion overrun flag
#define  _DFSDM_DFSDM2_ISR_ROVRF                             (0x1 << 3)    // Regular conversion overrun flag
#define  _DFSDM_DFSDM2_ISR_AWDF                              (0x1 << 4)    // Analog watchdog
#define  _DFSDM_DFSDM2_ISR_JCIP                              (0x1 << 13)    // Injected conversion in progress status
#define  _DFSDM_DFSDM2_ISR_RCIP                              (0x1 << 14)    // Regular conversion in progress status
#define  _DFSDM_DFSDM2_ISR_CKABF                             (0xff << 16)    // Clock absence flag
#define  _DFSDM_DFSDM2_ISR_SCDF                              (0xff << 24)    // short-circuit detector flag
#define  _DFSDM_DFSDM3_ISR_JEOCF                             (0x1 << 0)    // End of injected conversion flag
#define  _DFSDM_DFSDM3_ISR_REOCF                             (0x1 << 1)    // End of regular conversion flag
#define  _DFSDM_DFSDM3_ISR_JOVRF                             (0x1 << 2)    // Injected conversion overrun flag
#define  _DFSDM_DFSDM3_ISR_ROVRF                             (0x1 << 3)    // Regular conversion overrun flag
#define  _DFSDM_DFSDM3_ISR_AWDF                              (0x1 << 4)    // Analog watchdog
#define  _DFSDM_DFSDM3_ISR_JCIP                              (0x1 << 13)    // Injected conversion in progress status
#define  _DFSDM_DFSDM3_ISR_RCIP                              (0x1 << 14)    // Regular conversion in progress status
#define  _DFSDM_DFSDM3_ISR_CKABF                             (0xff << 16)    // Clock absence flag
#define  _DFSDM_DFSDM3_ISR_SCDF                              (0xff << 24)    // short-circuit detector flag
#define  _DFSDM_DFSDM0_ICR_CLRJOVRF                          (0x1 << 2)    // Clear the injected conversion overrun flag
#define  _DFSDM_DFSDM0_ICR_CLRROVRF                          (0x1 << 3)    // Clear the regular conversion overrun flag
#define  _DFSDM_DFSDM0_ICR_CLRCKABF                          (0xff << 16)    // Clear the clock absence flag
#define  _DFSDM_DFSDM0_ICR_CLRSCDF                           (0xff << 24)    // Clear the short-circuit detector flag
#define  _DFSDM_DFSDM1_ICR_CLRJOVRF                          (0x1 << 2)    // Clear the injected conversion overrun flag
#define  _DFSDM_DFSDM1_ICR_CLRROVRF                          (0x1 << 3)    // Clear the regular conversion overrun flag
#define  _DFSDM_DFSDM1_ICR_CLRCKABF                          (0xff << 16)    // Clear the clock absence flag
#define  _DFSDM_DFSDM1_ICR_CLRSCDF                           (0xff << 24)    // Clear the short-circuit detector flag
#define  _DFSDM_DFSDM2_ICR_CLRJOVRF                          (0x1 << 2)    // Clear the injected conversion overrun flag
#define  _DFSDM_DFSDM2_ICR_CLRROVRF                          (0x1 << 3)    // Clear the regular conversion overrun flag
#define  _DFSDM_DFSDM2_ICR_CLRCKABF                          (0xff << 16)    // Clear the clock absence flag
#define  _DFSDM_DFSDM2_ICR_CLRSCDF                           (0xff << 24)    // Clear the short-circuit detector flag
#define  _DFSDM_DFSDM3_ICR_CLRJOVRF                          (0x1 << 2)    // Clear the injected conversion overrun flag
#define  _DFSDM_DFSDM3_ICR_CLRROVRF                          (0x1 << 3)    // Clear the regular conversion overrun flag
#define  _DFSDM_DFSDM3_ICR_CLRCKABF                          (0xff << 16)    // Clear the clock absence flag
#define  _DFSDM_DFSDM3_ICR_CLRSCDF                           (0xff << 24)    // Clear the short-circuit detector flag
#define  _DFSDM_DFSDM0_JCHGR_JCHG                            (0xff << 0)    // Injected channel group selection
#define  _DFSDM_DFSDM1_JCHGR_JCHG                            (0xff << 0)    // Injected channel group selection
#define  _DFSDM_DFSDM2_JCHGR_JCHG                            (0xff << 0)    // Injected channel group selection
#define  _DFSDM_DFSDM3_JCHGR_JCHG                            (0xff << 0)    // Injected channel group selection
#define  _DFSDM_DFSDM0_FCR_IOSR                              (0xff << 0)    // Integrator oversampling ratio (averaging length)
#define  _DFSDM_DFSDM0_FCR_FOSR                              (0x3ff << 16)    // Sinc filter oversampling ratio (decimation rate)
#define  _DFSDM_DFSDM0_FCR_FORD                              (0x7 << 29)    // Sinc filter order
#define  _DFSDM_DFSDM1_FCR_IOSR                              (0xff << 0)    // Integrator oversampling ratio (averaging length)
#define  _DFSDM_DFSDM1_FCR_FOSR                              (0x3ff << 16)    // Sinc filter oversampling ratio (decimation rate)
#define  _DFSDM_DFSDM1_FCR_FORD                              (0x7 << 29)    // Sinc filter order
#define  _DFSDM_DFSDM2_FCR_IOSR                              (0xff << 0)    // Integrator oversampling ratio (averaging length)
#define  _DFSDM_DFSDM2_FCR_FOSR                              (0x3ff << 16)    // Sinc filter oversampling ratio (decimation rate)
#define  _DFSDM_DFSDM2_FCR_FORD                              (0x7 << 29)    // Sinc filter order
#define  _DFSDM_DFSDM3_FCR_IOSR                              (0xff << 0)    // Integrator oversampling ratio (averaging length)
#define  _DFSDM_DFSDM3_FCR_FOSR                              (0x3ff << 16)    // Sinc filter oversampling ratio (decimation rate)
#define  _DFSDM_DFSDM3_FCR_FORD                              (0x7 << 29)    // Sinc filter order
#define  _DFSDM_DFSDM0_JDATAR_JDATACH                        (0x7 << 0)    // Injected channel most recently converted
#define  _DFSDM_DFSDM0_JDATAR_JDATA                          (0xffffff << 8)    // Injected group conversion data
#define  _DFSDM_DFSDM1_JDATAR_JDATACH                        (0x7 << 0)    // Injected channel most recently converted
#define  _DFSDM_DFSDM1_JDATAR_JDATA                          (0xffffff << 8)    // Injected group conversion data
#define  _DFSDM_DFSDM2_JDATAR_JDATACH                        (0x7 << 0)    // Injected channel most recently converted
#define  _DFSDM_DFSDM2_JDATAR_JDATA                          (0xffffff << 8)    // Injected group conversion data
#define  _DFSDM_DFSDM3_JDATAR_JDATACH                        (0x7 << 0)    // Injected channel most recently converted
#define  _DFSDM_DFSDM3_JDATAR_JDATA                          (0xffffff << 8)    // Injected group conversion data
#define  _DFSDM_DFSDM0_RDATAR_RDATACH                        (0x7 << 0)    // Regular channel most recently converted
#define  _DFSDM_DFSDM0_RDATAR_RPEND                          (0x1 << 4)    // Regular channel pending data
#define  _DFSDM_DFSDM0_RDATAR_RDATA                          (0xffffff << 8)    // Regular channel conversion data
#define  _DFSDM_DFSDM1_RDATAR_RDATACH                        (0x7 << 0)    // Regular channel most recently converted
#define  _DFSDM_DFSDM1_RDATAR_RPEND                          (0x1 << 4)    // Regular channel pending data
#define  _DFSDM_DFSDM1_RDATAR_RDATA                          (0xffffff << 8)    // Regular channel conversion data
#define  _DFSDM_DFSDM2_RDATAR_RDATACH                        (0x7 << 0)    // Regular channel most recently converted
#define  _DFSDM_DFSDM2_RDATAR_RPEND                          (0x1 << 4)    // Regular channel pending data
#define  _DFSDM_DFSDM2_RDATAR_RDATA                          (0xffffff << 8)    // Regular channel conversion data
#define  _DFSDM_DFSDM3_RDATAR_RDATACH                        (0x7 << 0)    // Regular channel most recently converted
#define  _DFSDM_DFSDM3_RDATAR_RPEND                          (0x1 << 4)    // Regular channel pending data
#define  _DFSDM_DFSDM3_RDATAR_RDATA                          (0xffffff << 8)    // Regular channel conversion data
#define  _DFSDM_DFSDM0_AWHTR_BKAWH                           (0xf << 0)    // Break signal assignment to analog watchdog high threshold event
#define  _DFSDM_DFSDM0_AWHTR_AWHT                            (0xffffff << 8)    // Analog watchdog high threshold
#define  _DFSDM_DFSDM1_AWHTR_BKAWH                           (0xf << 0)    // Break signal assignment to analog watchdog high threshold event
#define  _DFSDM_DFSDM1_AWHTR_AWHT                            (0xffffff << 8)    // Analog watchdog high threshold
#define  _DFSDM_DFSDM2_AWHTR_BKAWH                           (0xf << 0)    // Break signal assignment to analog watchdog high threshold event
#define  _DFSDM_DFSDM2_AWHTR_AWHT                            (0xffffff << 8)    // Analog watchdog high threshold
#define  _DFSDM_DFSDM3_AWHTR_BKAWH                           (0xf << 0)    // Break signal assignment to analog watchdog high threshold event
#define  _DFSDM_DFSDM3_AWHTR_AWHT                            (0xffffff << 8)    // Analog watchdog high threshold
#define  _DFSDM_DFSDM0_AWLTR_BKAWL                           (0xf << 0)    // Break signal assignment to analog watchdog low threshold event
#define  _DFSDM_DFSDM0_AWLTR_AWLT                            (0xffffff << 8)    // Analog watchdog low threshold
#define  _DFSDM_DFSDM1_AWLTR_BKAWL                           (0xf << 0)    // Break signal assignment to analog watchdog low threshold event
#define  _DFSDM_DFSDM1_AWLTR_AWLT                            (0xffffff << 8)    // Analog watchdog low threshold
#define  _DFSDM_DFSDM2_AWLTR_BKAWL                           (0xf << 0)    // Break signal assignment to analog watchdog low threshold event
#define  _DFSDM_DFSDM2_AWLTR_AWLT                            (0xffffff << 8)    // Analog watchdog low threshold
#define  _DFSDM_DFSDM3_AWLTR_BKAWL                           (0xf << 0)    // Break signal assignment to analog watchdog low threshold event
#define  _DFSDM_DFSDM3_AWLTR_AWLT                            (0xffffff << 8)    // Analog watchdog low threshold
#define  _DFSDM_DFSDM0_AWSR_AWLTF                            (0xff << 0)    // Analog watchdog low threshold flag
#define  _DFSDM_DFSDM0_AWSR_AWHTF                            (0xff << 8)    // Analog watchdog high threshold flag
#define  _DFSDM_DFSDM1_AWSR_AWLTF                            (0xff << 0)    // Analog watchdog low threshold flag
#define  _DFSDM_DFSDM1_AWSR_AWHTF                            (0xff << 8)    // Analog watchdog high threshold flag
#define  _DFSDM_DFSDM2_AWSR_AWLTF                            (0xff << 0)    // Analog watchdog low threshold flag
#define  _DFSDM_DFSDM2_AWSR_AWHTF                            (0xff << 8)    // Analog watchdog high threshold flag
#define  _DFSDM_DFSDM3_AWSR_AWLTF                            (0xff << 0)    // Analog watchdog low threshold flag
#define  _DFSDM_DFSDM3_AWSR_AWHTF                            (0xff << 8)    // Analog watchdog high threshold flag
#define  _DFSDM_DFSDM0_AWCFR_CLRAWLTF                        (0xff << 0)    // Clear the analog watchdog low threshold flag
#define  _DFSDM_DFSDM0_AWCFR_CLRAWHTF                        (0xff << 8)    // Clear the analog watchdog high threshold flag
#define  _DFSDM_DFSDM1_AWCFR_CLRAWLTF                        (0xff << 0)    // Clear the analog watchdog low threshold flag
#define  _DFSDM_DFSDM1_AWCFR_CLRAWHTF                        (0xff << 8)    // Clear the analog watchdog high threshold flag
#define  _DFSDM_DFSDM2_AWCFR_CLRAWLTF                        (0xff << 0)    // Clear the analog watchdog low threshold flag
#define  _DFSDM_DFSDM2_AWCFR_CLRAWHTF                        (0xff << 8)    // Clear the analog watchdog high threshold flag
#define  _DFSDM_DFSDM3_AWCFR_CLRAWLTF                        (0xff << 0)    // Clear the analog watchdog low threshold flag
#define  _DFSDM_DFSDM3_AWCFR_CLRAWHTF                        (0xff << 8)    // Clear the analog watchdog high threshold flag
#define  _DFSDM_DFSDM0_EXMAX_EXMAXCH                         (0x7 << 0)    // Extremes detector maximum data channel
#define  _DFSDM_DFSDM0_EXMAX_EXMAX                           (0xffffff << 8)    // Extremes detector maximum value
#define  _DFSDM_DFSDM1_EXMAX_EXMAXCH                         (0x7 << 0)    // Extremes detector maximum data channel
#define  _DFSDM_DFSDM1_EXMAX_EXMAX                           (0xffffff << 8)    // Extremes detector maximum value
#define  _DFSDM_DFSDM2_EXMAX_EXMAXCH                         (0x7 << 0)    // Extremes detector maximum data channel
#define  _DFSDM_DFSDM2_EXMAX_EXMAX                           (0xffffff << 8)    // Extremes detector maximum value
#define  _DFSDM_DFSDM3_EXMAX_EXMAXCH                         (0x7 << 0)    // Extremes detector maximum data channel
#define  _DFSDM_DFSDM3_EXMAX_EXMAX                           (0xffffff << 8)    // Extremes detector maximum value
#define  _DFSDM_DFSDM0_EXMIN_EXMINCH                         (0x7 << 0)    // Extremes detector minimum data channel
#define  _DFSDM_DFSDM0_EXMIN_EXMIN                           (0xffffff << 8)    // Extremes detector minimum value
#define  _DFSDM_DFSDM1_EXMIN_EXMINCH                         (0x7 << 0)    // Extremes detector minimum data channel
#define  _DFSDM_DFSDM1_EXMIN_EXMIN                           (0xffffff << 8)    // Extremes detector minimum value
#define  _DFSDM_DFSDM2_EXMIN_EXMINCH                         (0x7 << 0)    // Extremes detector minimum data channel
#define  _DFSDM_DFSDM2_EXMIN_EXMIN                           (0xffffff << 8)    // Extremes detector minimum value
#define  _DFSDM_DFSDM3_EXMIN_EXMINCH                         (0x7 << 0)    // Extremes detector minimum data channel
#define  _DFSDM_DFSDM3_EXMIN_EXMIN                           (0xffffff << 8)    // Extremes detector minimum value
#define  _DFSDM_DFSDM0_CNVTIMR_CNVCNT                        (0xfffffff << 4)    // 28-bit timer counting conversion time
#define  _DFSDM_DFSDM1_CNVTIMR_CNVCNT                        (0xfffffff << 4)    // 28-bit timer counting conversion time
#define  _DFSDM_DFSDM2_CNVTIMR_CNVCNT                        (0xfffffff << 4)    // 28-bit timer counting conversion time
#define  _DFSDM_DFSDM3_CNVTIMR_CNVCNT                        (0xfffffff << 4)    // 28-bit timer counting conversion time
