+ RTL_Synthesis - Contains Synthesis of Verilog RTL Designs using YOSYS
+ STA - Contains Advance Synthesis and STA with OpenSTA
+ Circuit_Design - Contains ngspice CMOS Simulations
+ Physical_Design - Physical synthesis using openlane
+ RTL2GDS - RTL to GDS for a Serial Adder Design
  
