

================================================================
== Synthesis Summary Report of 'matrixmul'
================================================================
+ General Information: 
    * Date:           Sat Jul 19 17:12:29 2025
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        MM_ProductPipeline
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |             Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |           |     |
    |             & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ matrixmul                      |     -|  5.28|      106|  1.060e+03|         -|      107|     -|        no|     -|  1 (~0%)|  114 (~0%)|  241 (~0%)|    -|
    | o Row                           |     -|  7.30|      105|  1.050e+03|        35|        -|     3|        no|     -|        -|          -|          -|    -|
    |  o Col                          |     -|  7.30|       33|    330.000|        11|        -|     3|        no|     -|        -|          -|          -|    -|
    |   + matrixmul_Pipeline_Product  |     -|  5.40|        8|     80.000|         -|        8|     -|        no|     -|  1 (~0%)|   92 (~0%)|  132 (~0%)|    -|
    |    o Product                    |     -|  7.30|        6|     60.000|         5|        1|     3|       yes|     -|        -|          -|          -|    -|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+-----------+----------+
| Port         | Direction | Bitwidth |
+--------------+-----------+----------+
| a_address0   | out       | 4        |
| a_q0         | in        | 8        |
| b_address0   | out       | 4        |
| b_q0         | in        | 8        |
| res_address0 | out       | 4        |
| res_d0       | out       | 16       |
+--------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | char*    |
| b        | in        | char*    |
| res      | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| a        | a_address0   | port    | offset   |
| a        | a_ce0        | port    |          |
| a        | a_q0         | port    |          |
| b        | b_address0   | port    | offset   |
| b        | b_ce0        | port    |          |
| b        | b_q0         | port    |          |
| res      | res_address0 | port    | offset   |
| res      | res_ce0      | port    |          |
| res      | res_we0      | port    |          |
| res      | res_d0       | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+-----------+-------+-----------+---------+
| Name                               | DSP | Pragma | Variable  | Op    | Impl      | Latency |
+------------------------------------+-----+--------+-----------+-------+-----------+---------+
| + matrixmul                        | 1   |        |           |       |           |         |
|   icmp_ln19_fu_101_p2              |     |        | icmp_ln19 | seteq | auto      | 0       |
|   add_ln19_fu_107_p2               |     |        | add_ln19  | add   | fabric    | 0       |
|   sub_ln26_fu_125_p2               |     |        | sub_ln26  | sub   | fabric    | 0       |
|   icmp_ln21_fu_131_p2              |     |        | icmp_ln21 | seteq | auto      | 0       |
|   add_ln21_fu_137_p2               |     |        | add_ln21  | add   | fabric    | 0       |
|   add_ln28_fu_147_p2               |     |        | add_ln28  | add   | fabric    | 0       |
|  + matrixmul_Pipeline_Product      | 1   |        |           |       |           |         |
|    icmp_ln24_fu_120_p2             |     |        | icmp_ln24 | seteq | auto      | 0       |
|    add_ln24_fu_126_p2              |     |        | add_ln24  | add   | fabric    | 0       |
|    add_ln26_fu_136_p2              |     |        | add_ln26  | add   | fabric    | 0       |
|    mac_muladd_8s_8s_16ns_16_4_1_U1 | 1   |        | mul_ln26  | mul   | dsp_slice | 3       |
|    mac_muladd_8s_8s_16ns_16_4_1_U1 | 1   |        | tmp_1     | add   | dsp_slice | 3       |
+------------------------------------+-----+--------+-----------+-------+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------------+----------+--------------------------------+
| Type         | Options  | Location                       |
+--------------+----------+--------------------------------+
| loop_flatten |          | hls_config.cfg:16 in matrixmul |
| loop_flatten | off=true | hls_config.cfg:17 in matrixmul |
| pipeline     |          | hls_config.cfg:15 in matrixmul |
+--------------+----------+--------------------------------+


