

================================================================
== Vivado HLS Report for 'scurve_adder36'
================================================================
* Date:           Mon Mar 22 19:55:16 2021

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        scurve_adder_36
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z035ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.43|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+----------+----------------+-----------+-----------+--------------+----------+
        |             |     Latency    |    Iteration   |  Initiation Interval  |     Trip     |          |
        |  Loop Name  | min |    max   |     Latency    |  achieved |   target  |     Count    | Pipelined|
        +-------------+-----+----------+----------------+-----------+-----------+--------------+----------+
        |- Loop 1     |    ?|         ?| 369 ~ 11796672 |          -|          -|             ?|    no    |
        | + Loop 1.1  |  180|       180|               1|          1|          1|           180|    yes   |
        | + Loop 1.2  |    0|  11796303|               5|          1|          1| 0 ~ 11796300 |    yes   |
        | + Loop 1.3  |  182|       182|               4|          1|          1|           180|    yes   |
        +-------------+-----+----------+----------------+-----------+-----------+--------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 5
  * Pipeline-2: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 6 }
  Pipeline-1 : II = 1, D = 5, States = { 8 9 10 11 12 }
  Pipeline-2 : II = 1, D = 4, States = { 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!exitcond1)
6 --> 
	7  / (exitcond2)
	6  / (!exitcond2)
7 --> 
	8  / true
8 --> 
	13  / (exitcond_flatten)
	9  / (!exitcond_flatten)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	8  / true
13 --> 
	14  / true
14 --> 
	18  / (exitcond5)
	15  / (!exitcond5)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	14  / true
18 --> 
	5  / true

* FSM state operations: 

 <State 1> : 3.14ns
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%K_TLAST_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %K_TLAST)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%TEST_MODE_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %TEST_MODE)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%N_ADDS_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %N_ADDS)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (2.77ns)   --->   "%sum_pix_ch0_0 = alloca [180 x i32], align 16" [scurve_adder.cpp:38]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_1 : Operation 23 [1/1] (2.77ns)   --->   "%sum_pix_ch0_1 = alloca [180 x i32], align 16" [scurve_adder.cpp:38]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_1 : Operation 24 [1/1] (2.77ns)   --->   "%sum_pix_ch0_2 = alloca [180 x i32], align 16" [scurve_adder.cpp:38]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_1 : Operation 25 [1/1] (2.77ns)   --->   "%sum_pix_ch0_3 = alloca [180 x i32], align 16" [scurve_adder.cpp:38]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_1 : Operation 26 [1/1] (2.77ns)   --->   "%sum_pix_ch0_4 = alloca [180 x i32], align 16" [scurve_adder.cpp:38]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_1 : Operation 27 [1/1] (2.77ns)   --->   "%sum_pix_ch0_5 = alloca [180 x i32], align 16" [scurve_adder.cpp:38]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_1 : Operation 28 [1/1] (2.77ns)   --->   "%sum_pix_ch0_6 = alloca [180 x i32], align 16" [scurve_adder.cpp:38]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_1 : Operation 29 [1/1] (2.77ns)   --->   "%sum_pix_ch0_7 = alloca [180 x i32], align 16" [scurve_adder.cpp:38]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_1 : Operation 30 [1/1] (2.77ns)   --->   "%sum_pix_ch0_8 = alloca [180 x i32], align 16" [scurve_adder.cpp:38]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_1 : Operation 31 [1/1] (2.77ns)   --->   "%sum_pix_ch0_9 = alloca [180 x i32], align 16" [scurve_adder.cpp:38]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_1 : Operation 32 [1/1] (2.77ns)   --->   "%sum_pix_ch0_10 = alloca [180 x i32], align 16" [scurve_adder.cpp:38]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_1 : Operation 33 [1/1] (2.77ns)   --->   "%sum_pix_ch0_11 = alloca [180 x i32], align 16" [scurve_adder.cpp:38]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_1 : Operation 34 [1/1] (2.77ns)   --->   "%sum_pix_ch0_12 = alloca [180 x i32], align 16" [scurve_adder.cpp:38]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_1 : Operation 35 [1/1] (2.77ns)   --->   "%sum_pix_ch0_13 = alloca [180 x i32], align 16" [scurve_adder.cpp:38]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_1 : Operation 36 [1/1] (2.77ns)   --->   "%sum_pix_ch0_14 = alloca [180 x i32], align 16" [scurve_adder.cpp:38]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_1 : Operation 37 [1/1] (2.77ns)   --->   "%sum_pix_ch0_15 = alloca [180 x i32], align 16" [scurve_adder.cpp:38]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_1 : Operation 38 [1/1] (2.14ns)   --->   "%tmp_3 = icmp eq i32 %TEST_MODE_read, 0" [scurve_adder.cpp:109]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 2> : 3.36ns
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%cast = zext i16 %N_ADDS_read to i24"
ST_2 : Operation 40 [3/3] (3.36ns)   --->   "%bound = mul i24 %cast, 180"   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.36> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 3> : 3.36ns
ST_3 : Operation 41 [2/3] (3.36ns)   --->   "%bound = mul i24 %cast, 180"   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.36> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 4> : 1.73ns
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %in_stream0_V_data_V), !map !69"
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_stream0_V_keep_V), !map !73"
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_stream0_V_strb_V), !map !77"
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_stream0_V_user_V), !map !81"
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream0_V_last_V), !map !85"
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %in_stream0_V_id_V), !map !89"
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %in_stream0_V_dest_V), !map !93"
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %out_stream_V_data_V), !map !97"
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %out_stream_V_keep_V), !map !101"
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %out_stream_V_strb_V), !map !105"
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_stream_V_user_V), !map !109"
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_V_last_V), !map !113"
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_stream_V_id_V), !map !117"
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %out_stream_V_dest_V), !map !121"
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %N_ADDS), !map !125"
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %TEST_MODE), !map !131"
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %K_TLAST), !map !135"
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @scurve_adder36_str) nounwind"
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %in_stream0_V_data_V, i16* %in_stream0_V_keep_V, i16* %in_stream0_V_strb_V, i8* %in_stream0_V_user_V, i1* %in_stream0_V_last_V, i5* %in_stream0_V_id_V, i6* %in_stream0_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [scurve_adder.cpp:26]
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %out_stream_V_data_V, i64* %out_stream_V_keep_V, i64* %out_stream_V_strb_V, i8* %out_stream_V_user_V, i1* %out_stream_V_last_V, i5* %out_stream_V_id_V, i6* %out_stream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [scurve_adder.cpp:27]
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %N_ADDS, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [scurve_adder.cpp:28]
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %TEST_MODE, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [scurve_adder.cpp:29]
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i16 %K_TLAST_read to i17" [scurve_adder.cpp:30]
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %K_TLAST, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [scurve_adder.cpp:30]
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [scurve_adder.cpp:32]
ST_4 : Operation 67 [1/1] (1.72ns)   --->   "%tmp_2 = add i17 %tmp_1_cast, -1" [scurve_adder.cpp:96]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/3] (0.00ns)   --->   "%bound = mul i24 %cast, 180"   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.36> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (1.30ns)   --->   "br label %.loopexit" [scurve_adder.cpp:49]

 <State 5> : 2.73ns
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%k_tlast_cnt = phi i16 [ 0, %0 ], [ %k_tlast_cnt_1, %.loopexit.loopexit ]"
ST_5 : Operation 71 [1/1] (1.93ns)   --->   "%exitcond1 = icmp eq i16 %k_tlast_cnt, %K_TLAST_read" [scurve_adder.cpp:49]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (1.72ns)   --->   "%k_tlast_cnt_1 = add i16 %k_tlast_cnt, 1" [scurve_adder.cpp:49]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %2, label %.preheader167.preheader" [scurve_adder.cpp:49]
ST_5 : Operation 74 [1/1] (1.30ns)   --->   "br label %.preheader167" [scurve_adder.cpp:52]
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "ret void" [scurve_adder.cpp:126]

 <State 6> : 2.77ns
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%i = phi i8 [ %i_3, %1 ], [ 0, %.preheader167.preheader ]"
ST_6 : Operation 77 [1/1] (1.28ns)   --->   "%exitcond2 = icmp eq i8 %i, -76" [scurve_adder.cpp:52]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180)"
ST_6 : Operation 79 [1/1] (1.69ns)   --->   "%i_3 = add i8 %i, 1" [scurve_adder.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader165.preheader, label %1" [scurve_adder.cpp:52]
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [scurve_adder.cpp:52]
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [scurve_adder.cpp:53]
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_4 = zext i8 %i to i64" [scurve_adder.cpp:55]
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%sum_pix_ch0_0_addr = getelementptr [180 x i32]* %sum_pix_ch0_0, i64 0, i64 %tmp_4" [scurve_adder.cpp:55]
ST_6 : Operation 85 [1/1] (2.77ns)   --->   "store i32 0, i32* %sum_pix_ch0_0_addr, align 4" [scurve_adder.cpp:55]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%sum_pix_ch0_1_addr = getelementptr [180 x i32]* %sum_pix_ch0_1, i64 0, i64 %tmp_4" [scurve_adder.cpp:55]
ST_6 : Operation 87 [1/1] (2.77ns)   --->   "store i32 0, i32* %sum_pix_ch0_1_addr, align 4" [scurve_adder.cpp:55]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%sum_pix_ch0_2_addr = getelementptr [180 x i32]* %sum_pix_ch0_2, i64 0, i64 %tmp_4" [scurve_adder.cpp:55]
ST_6 : Operation 89 [1/1] (2.77ns)   --->   "store i32 0, i32* %sum_pix_ch0_2_addr, align 4" [scurve_adder.cpp:55]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%sum_pix_ch0_3_addr = getelementptr [180 x i32]* %sum_pix_ch0_3, i64 0, i64 %tmp_4" [scurve_adder.cpp:55]
ST_6 : Operation 91 [1/1] (2.77ns)   --->   "store i32 0, i32* %sum_pix_ch0_3_addr, align 4" [scurve_adder.cpp:55]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%sum_pix_ch0_4_addr = getelementptr [180 x i32]* %sum_pix_ch0_4, i64 0, i64 %tmp_4" [scurve_adder.cpp:55]
ST_6 : Operation 93 [1/1] (2.77ns)   --->   "store i32 0, i32* %sum_pix_ch0_4_addr, align 4" [scurve_adder.cpp:55]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%sum_pix_ch0_5_addr = getelementptr [180 x i32]* %sum_pix_ch0_5, i64 0, i64 %tmp_4" [scurve_adder.cpp:55]
ST_6 : Operation 95 [1/1] (2.77ns)   --->   "store i32 0, i32* %sum_pix_ch0_5_addr, align 4" [scurve_adder.cpp:55]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%sum_pix_ch0_6_addr = getelementptr [180 x i32]* %sum_pix_ch0_6, i64 0, i64 %tmp_4" [scurve_adder.cpp:55]
ST_6 : Operation 97 [1/1] (2.77ns)   --->   "store i32 0, i32* %sum_pix_ch0_6_addr, align 4" [scurve_adder.cpp:55]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%sum_pix_ch0_7_addr = getelementptr [180 x i32]* %sum_pix_ch0_7, i64 0, i64 %tmp_4" [scurve_adder.cpp:55]
ST_6 : Operation 99 [1/1] (2.77ns)   --->   "store i32 0, i32* %sum_pix_ch0_7_addr, align 4" [scurve_adder.cpp:55]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%sum_pix_ch0_8_addr = getelementptr [180 x i32]* %sum_pix_ch0_8, i64 0, i64 %tmp_4" [scurve_adder.cpp:55]
ST_6 : Operation 101 [1/1] (2.77ns)   --->   "store i32 0, i32* %sum_pix_ch0_8_addr, align 4" [scurve_adder.cpp:55]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%sum_pix_ch0_9_addr = getelementptr [180 x i32]* %sum_pix_ch0_9, i64 0, i64 %tmp_4" [scurve_adder.cpp:55]
ST_6 : Operation 103 [1/1] (2.77ns)   --->   "store i32 0, i32* %sum_pix_ch0_9_addr, align 4" [scurve_adder.cpp:55]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%sum_pix_ch0_10_addr = getelementptr [180 x i32]* %sum_pix_ch0_10, i64 0, i64 %tmp_4" [scurve_adder.cpp:55]
ST_6 : Operation 105 [1/1] (2.77ns)   --->   "store i32 0, i32* %sum_pix_ch0_10_addr, align 4" [scurve_adder.cpp:55]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%sum_pix_ch0_11_addr = getelementptr [180 x i32]* %sum_pix_ch0_11, i64 0, i64 %tmp_4" [scurve_adder.cpp:55]
ST_6 : Operation 107 [1/1] (2.77ns)   --->   "store i32 0, i32* %sum_pix_ch0_11_addr, align 4" [scurve_adder.cpp:55]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%sum_pix_ch0_12_addr = getelementptr [180 x i32]* %sum_pix_ch0_12, i64 0, i64 %tmp_4" [scurve_adder.cpp:55]
ST_6 : Operation 109 [1/1] (2.77ns)   --->   "store i32 0, i32* %sum_pix_ch0_12_addr, align 4" [scurve_adder.cpp:55]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%sum_pix_ch0_13_addr = getelementptr [180 x i32]* %sum_pix_ch0_13, i64 0, i64 %tmp_4" [scurve_adder.cpp:55]
ST_6 : Operation 111 [1/1] (2.77ns)   --->   "store i32 0, i32* %sum_pix_ch0_13_addr, align 4" [scurve_adder.cpp:55]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%sum_pix_ch0_14_addr = getelementptr [180 x i32]* %sum_pix_ch0_14, i64 0, i64 %tmp_4" [scurve_adder.cpp:55]
ST_6 : Operation 113 [1/1] (2.77ns)   --->   "store i32 0, i32* %sum_pix_ch0_14_addr, align 4" [scurve_adder.cpp:55]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%sum_pix_ch0_15_addr = getelementptr [180 x i32]* %sum_pix_ch0_15, i64 0, i64 %tmp_4" [scurve_adder.cpp:55]
ST_6 : Operation 115 [1/1] (2.77ns)   --->   "store i32 0, i32* %sum_pix_ch0_15_addr, align 4" [scurve_adder.cpp:55]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_8)" [scurve_adder.cpp:57]
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "br label %.preheader167" [scurve_adder.cpp:52]

 <State 7> : 1.30ns
ST_7 : Operation 118 [1/1] (1.30ns)   --->   "br label %.preheader165"

 <State 8> : 3.43ns
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i24 [ %indvar_flatten_next, %.preheader166 ], [ 0, %.preheader165.preheader ]"
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%i_1 = phi i8 [ %i_4, %.preheader166 ], [ 0, %.preheader165.preheader ]"
ST_8 : Operation 121 [1/1] (2.03ns)   --->   "%exitcond_flatten = icmp eq i24 %indvar_flatten, %bound"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (1.98ns)   --->   "%indvar_flatten_next = add i24 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader164.preheader, label %.preheader166"
ST_8 : Operation 124 [1/1] (1.28ns)   --->   "%exitcond = icmp eq i8 %i_1, -76" [scurve_adder.cpp:63]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.44ns)   --->   "%i_1_mid2 = select i1 %exitcond, i8 0, i8 %i_1" [scurve_adder.cpp:63]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 126 [2/2] (0.00ns)   --->   "%empty_6 = call { i128, i16, i16, i8, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i128P.i16P.i16P.i8P.i1P.i5P.i6P(i128* %in_stream0_V_data_V, i16* %in_stream0_V_keep_V, i16* %in_stream0_V_strb_V, i8* %in_stream0_V_user_V, i1* %in_stream0_V_last_V, i5* %in_stream0_V_id_V, i6* %in_stream0_V_dest_V)" [scurve_adder.cpp:72]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 127 [1/1] (1.69ns)   --->   "%i_4 = add i8 1, %i_1_mid2" [scurve_adder.cpp:63]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 2.77ns
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_7 = zext i8 %i_1_mid2 to i64" [scurve_adder.cpp:72]
ST_9 : Operation 129 [1/2] (0.00ns)   --->   "%empty_6 = call { i128, i16, i16, i8, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i128P.i16P.i16P.i8P.i1P.i5P.i6P(i128* %in_stream0_V_data_V, i16* %in_stream0_V_keep_V, i16* %in_stream0_V_strb_V, i8* %in_stream0_V_user_V, i1* %in_stream0_V_last_V, i5* %in_stream0_V_id_V, i6* %in_stream0_V_dest_V)" [scurve_adder.cpp:72]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i128, i16, i16, i8, i1, i5, i6 } %empty_6, 0" [scurve_adder.cpp:72]
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i128 %tmp_data_V to i8" [scurve_adder.cpp:74]
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%sum_pix_ch0_0_addr_1 = getelementptr [180 x i32]* %sum_pix_ch0_0, i64 0, i64 %tmp_7" [scurve_adder.cpp:75]
ST_9 : Operation 133 [2/2] (2.77ns)   --->   "%sum_pix_ch0_0_load = load i32* %sum_pix_ch0_0_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%phitmp_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 8, i32 15)" [scurve_adder.cpp:74]
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%sum_pix_ch0_1_addr_1 = getelementptr [180 x i32]* %sum_pix_ch0_1, i64 0, i64 %tmp_7" [scurve_adder.cpp:75]
ST_9 : Operation 136 [2/2] (2.77ns)   --->   "%sum_pix_ch0_1_load = load i32* %sum_pix_ch0_1_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%phitmp_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 16, i32 23)" [scurve_adder.cpp:74]
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%sum_pix_ch0_2_addr_1 = getelementptr [180 x i32]* %sum_pix_ch0_2, i64 0, i64 %tmp_7" [scurve_adder.cpp:75]
ST_9 : Operation 139 [2/2] (2.77ns)   --->   "%sum_pix_ch0_2_load = load i32* %sum_pix_ch0_2_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%phitmp_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 24, i32 31)" [scurve_adder.cpp:74]
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%sum_pix_ch0_3_addr_1 = getelementptr [180 x i32]* %sum_pix_ch0_3, i64 0, i64 %tmp_7" [scurve_adder.cpp:75]
ST_9 : Operation 142 [2/2] (2.77ns)   --->   "%sum_pix_ch0_3_load = load i32* %sum_pix_ch0_3_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%phitmp_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 32, i32 39)" [scurve_adder.cpp:74]
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%sum_pix_ch0_4_addr_1 = getelementptr [180 x i32]* %sum_pix_ch0_4, i64 0, i64 %tmp_7" [scurve_adder.cpp:75]
ST_9 : Operation 145 [2/2] (2.77ns)   --->   "%sum_pix_ch0_4_load = load i32* %sum_pix_ch0_4_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%phitmp_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 40, i32 47)" [scurve_adder.cpp:74]
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%sum_pix_ch0_5_addr_1 = getelementptr [180 x i32]* %sum_pix_ch0_5, i64 0, i64 %tmp_7" [scurve_adder.cpp:75]
ST_9 : Operation 148 [2/2] (2.77ns)   --->   "%sum_pix_ch0_5_load = load i32* %sum_pix_ch0_5_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%phitmp_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 48, i32 55)" [scurve_adder.cpp:74]
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%sum_pix_ch0_6_addr_1 = getelementptr [180 x i32]* %sum_pix_ch0_6, i64 0, i64 %tmp_7" [scurve_adder.cpp:75]
ST_9 : Operation 151 [2/2] (2.77ns)   --->   "%sum_pix_ch0_6_load = load i32* %sum_pix_ch0_6_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%phitmp_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 56, i32 63)" [scurve_adder.cpp:74]
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%sum_pix_ch0_7_addr_1 = getelementptr [180 x i32]* %sum_pix_ch0_7, i64 0, i64 %tmp_7" [scurve_adder.cpp:75]
ST_9 : Operation 154 [2/2] (2.77ns)   --->   "%sum_pix_ch0_7_load = load i32* %sum_pix_ch0_7_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%phitmp_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 64, i32 71)" [scurve_adder.cpp:74]
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%sum_pix_ch0_8_addr_1 = getelementptr [180 x i32]* %sum_pix_ch0_8, i64 0, i64 %tmp_7" [scurve_adder.cpp:75]
ST_9 : Operation 157 [2/2] (2.77ns)   --->   "%sum_pix_ch0_8_load = load i32* %sum_pix_ch0_8_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%phitmp_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 72, i32 79)" [scurve_adder.cpp:74]
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%sum_pix_ch0_9_addr_1 = getelementptr [180 x i32]* %sum_pix_ch0_9, i64 0, i64 %tmp_7" [scurve_adder.cpp:75]
ST_9 : Operation 160 [2/2] (2.77ns)   --->   "%sum_pix_ch0_9_load = load i32* %sum_pix_ch0_9_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%phitmp_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 80, i32 87)" [scurve_adder.cpp:74]
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%sum_pix_ch0_10_addr_1 = getelementptr [180 x i32]* %sum_pix_ch0_10, i64 0, i64 %tmp_7" [scurve_adder.cpp:75]
ST_9 : Operation 163 [2/2] (2.77ns)   --->   "%sum_pix_ch0_10_load = load i32* %sum_pix_ch0_10_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%phitmp_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 88, i32 95)" [scurve_adder.cpp:74]
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%sum_pix_ch0_11_addr_1 = getelementptr [180 x i32]* %sum_pix_ch0_11, i64 0, i64 %tmp_7" [scurve_adder.cpp:75]
ST_9 : Operation 166 [2/2] (2.77ns)   --->   "%sum_pix_ch0_11_load = load i32* %sum_pix_ch0_11_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%phitmp_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 96, i32 103)" [scurve_adder.cpp:74]
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%sum_pix_ch0_12_addr_1 = getelementptr [180 x i32]* %sum_pix_ch0_12, i64 0, i64 %tmp_7" [scurve_adder.cpp:75]
ST_9 : Operation 169 [2/2] (2.77ns)   --->   "%sum_pix_ch0_12_load = load i32* %sum_pix_ch0_12_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%phitmp_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 104, i32 111)" [scurve_adder.cpp:74]
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%sum_pix_ch0_13_addr_1 = getelementptr [180 x i32]* %sum_pix_ch0_13, i64 0, i64 %tmp_7" [scurve_adder.cpp:75]
ST_9 : Operation 172 [2/2] (2.77ns)   --->   "%sum_pix_ch0_13_load = load i32* %sum_pix_ch0_13_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%phitmp_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 112, i32 119)" [scurve_adder.cpp:74]
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%sum_pix_ch0_14_addr_1 = getelementptr [180 x i32]* %sum_pix_ch0_14, i64 0, i64 %tmp_7" [scurve_adder.cpp:75]
ST_9 : Operation 175 [2/2] (2.77ns)   --->   "%sum_pix_ch0_14_load = load i32* %sum_pix_ch0_14_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%phitmp_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 120, i32 127)" [scurve_adder.cpp:74]
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%sum_pix_ch0_15_addr_1 = getelementptr [180 x i32]* %sum_pix_ch0_15, i64 0, i64 %tmp_7" [scurve_adder.cpp:75]
ST_9 : Operation 178 [2/2] (2.77ns)   --->   "%sum_pix_ch0_15_load = load i32* %sum_pix_ch0_15_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>

 <State 10> : 2.77ns
ST_10 : Operation 179 [1/2] (2.77ns)   --->   "%sum_pix_ch0_0_load = load i32* %sum_pix_ch0_0_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_10 : Operation 180 [1/2] (2.77ns)   --->   "%sum_pix_ch0_1_load = load i32* %sum_pix_ch0_1_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_10 : Operation 181 [1/2] (2.77ns)   --->   "%sum_pix_ch0_2_load = load i32* %sum_pix_ch0_2_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_10 : Operation 182 [1/2] (2.77ns)   --->   "%sum_pix_ch0_3_load = load i32* %sum_pix_ch0_3_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_10 : Operation 183 [1/2] (2.77ns)   --->   "%sum_pix_ch0_4_load = load i32* %sum_pix_ch0_4_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_10 : Operation 184 [1/2] (2.77ns)   --->   "%sum_pix_ch0_5_load = load i32* %sum_pix_ch0_5_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_10 : Operation 185 [1/2] (2.77ns)   --->   "%sum_pix_ch0_6_load = load i32* %sum_pix_ch0_6_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_10 : Operation 186 [1/2] (2.77ns)   --->   "%sum_pix_ch0_7_load = load i32* %sum_pix_ch0_7_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_10 : Operation 187 [1/2] (2.77ns)   --->   "%sum_pix_ch0_8_load = load i32* %sum_pix_ch0_8_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_10 : Operation 188 [1/2] (2.77ns)   --->   "%sum_pix_ch0_9_load = load i32* %sum_pix_ch0_9_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_10 : Operation 189 [1/2] (2.77ns)   --->   "%sum_pix_ch0_10_load = load i32* %sum_pix_ch0_10_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_10 : Operation 190 [1/2] (2.77ns)   --->   "%sum_pix_ch0_11_load = load i32* %sum_pix_ch0_11_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_10 : Operation 191 [1/2] (2.77ns)   --->   "%sum_pix_ch0_12_load = load i32* %sum_pix_ch0_12_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_10 : Operation 192 [1/2] (2.77ns)   --->   "%sum_pix_ch0_13_load = load i32* %sum_pix_ch0_13_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_10 : Operation 193 [1/2] (2.77ns)   --->   "%sum_pix_ch0_14_load = load i32* %sum_pix_ch0_14_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_10 : Operation 194 [1/2] (2.77ns)   --->   "%sum_pix_ch0_15_load = load i32* %sum_pix_ch0_15_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>

 <State 11> : 2.25ns
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_11 = zext i8 %tmp_13 to i32" [scurve_adder.cpp:75]
ST_11 : Operation 196 [1/1] (2.24ns)   --->   "%tmp_12 = add i32 %sum_pix_ch0_0_load, %tmp_11" [scurve_adder.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_32_1 = zext i8 %phitmp_1 to i32" [scurve_adder.cpp:75]
ST_11 : Operation 198 [1/1] (2.24ns)   --->   "%tmp_33_1 = add i32 %sum_pix_ch0_1_load, %tmp_32_1" [scurve_adder.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_32_2 = zext i8 %phitmp_2 to i32" [scurve_adder.cpp:75]
ST_11 : Operation 200 [1/1] (2.24ns)   --->   "%tmp_33_2 = add i32 %sum_pix_ch0_2_load, %tmp_32_2" [scurve_adder.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_32_3 = zext i8 %phitmp_3 to i32" [scurve_adder.cpp:75]
ST_11 : Operation 202 [1/1] (2.24ns)   --->   "%tmp_33_3 = add i32 %sum_pix_ch0_3_load, %tmp_32_3" [scurve_adder.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_32_4 = zext i8 %phitmp_4 to i32" [scurve_adder.cpp:75]
ST_11 : Operation 204 [1/1] (2.24ns)   --->   "%tmp_33_4 = add i32 %sum_pix_ch0_4_load, %tmp_32_4" [scurve_adder.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_32_5 = zext i8 %phitmp_5 to i32" [scurve_adder.cpp:75]
ST_11 : Operation 206 [1/1] (2.24ns)   --->   "%tmp_33_5 = add i32 %sum_pix_ch0_5_load, %tmp_32_5" [scurve_adder.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_32_6 = zext i8 %phitmp_6 to i32" [scurve_adder.cpp:75]
ST_11 : Operation 208 [1/1] (2.24ns)   --->   "%tmp_33_6 = add i32 %sum_pix_ch0_6_load, %tmp_32_6" [scurve_adder.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_32_7 = zext i8 %phitmp_7 to i32" [scurve_adder.cpp:75]
ST_11 : Operation 210 [1/1] (2.24ns)   --->   "%tmp_33_7 = add i32 %sum_pix_ch0_7_load, %tmp_32_7" [scurve_adder.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_32_8 = zext i8 %phitmp_8 to i32" [scurve_adder.cpp:75]
ST_11 : Operation 212 [1/1] (2.24ns)   --->   "%tmp_33_8 = add i32 %sum_pix_ch0_8_load, %tmp_32_8" [scurve_adder.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_32_9 = zext i8 %phitmp_9 to i32" [scurve_adder.cpp:75]
ST_11 : Operation 214 [1/1] (2.24ns)   --->   "%tmp_33_9 = add i32 %sum_pix_ch0_9_load, %tmp_32_9" [scurve_adder.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_32_s = zext i8 %phitmp_s to i32" [scurve_adder.cpp:75]
ST_11 : Operation 216 [1/1] (2.24ns)   --->   "%tmp_33_s = add i32 %sum_pix_ch0_10_load, %tmp_32_s" [scurve_adder.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_32_10 = zext i8 %phitmp_10 to i32" [scurve_adder.cpp:75]
ST_11 : Operation 218 [1/1] (2.24ns)   --->   "%tmp_33_10 = add i32 %sum_pix_ch0_11_load, %tmp_32_10" [scurve_adder.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_32_11 = zext i8 %phitmp_11 to i32" [scurve_adder.cpp:75]
ST_11 : Operation 220 [1/1] (2.24ns)   --->   "%tmp_33_11 = add i32 %sum_pix_ch0_12_load, %tmp_32_11" [scurve_adder.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_32_12 = zext i8 %phitmp_12 to i32" [scurve_adder.cpp:75]
ST_11 : Operation 222 [1/1] (2.24ns)   --->   "%tmp_33_12 = add i32 %sum_pix_ch0_13_load, %tmp_32_12" [scurve_adder.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_32_13 = zext i8 %phitmp_13 to i32" [scurve_adder.cpp:75]
ST_11 : Operation 224 [1/1] (2.24ns)   --->   "%tmp_33_13 = add i32 %sum_pix_ch0_14_load, %tmp_32_13" [scurve_adder.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_32_14 = zext i8 %phitmp_14 to i32" [scurve_adder.cpp:75]
ST_11 : Operation 226 [1/1] (2.24ns)   --->   "%tmp_33_14 = add i32 %sum_pix_ch0_15_load, %tmp_32_14" [scurve_adder.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 2.77ns
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [scurve_adder.cpp:63]
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [scurve_adder.cpp:64]
ST_12 : Operation 229 [1/1] (2.77ns)   --->   "store i32 %tmp_12, i32* %sum_pix_ch0_0_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_12 : Operation 230 [1/1] (2.77ns)   --->   "store i32 %tmp_33_1, i32* %sum_pix_ch0_1_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_12 : Operation 231 [1/1] (2.77ns)   --->   "store i32 %tmp_33_2, i32* %sum_pix_ch0_2_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_12 : Operation 232 [1/1] (2.77ns)   --->   "store i32 %tmp_33_3, i32* %sum_pix_ch0_3_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_12 : Operation 233 [1/1] (2.77ns)   --->   "store i32 %tmp_33_4, i32* %sum_pix_ch0_4_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_12 : Operation 234 [1/1] (2.77ns)   --->   "store i32 %tmp_33_5, i32* %sum_pix_ch0_5_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_12 : Operation 235 [1/1] (2.77ns)   --->   "store i32 %tmp_33_6, i32* %sum_pix_ch0_6_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_12 : Operation 236 [1/1] (2.77ns)   --->   "store i32 %tmp_33_7, i32* %sum_pix_ch0_7_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_12 : Operation 237 [1/1] (2.77ns)   --->   "store i32 %tmp_33_8, i32* %sum_pix_ch0_8_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_12 : Operation 238 [1/1] (2.77ns)   --->   "store i32 %tmp_33_9, i32* %sum_pix_ch0_9_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_12 : Operation 239 [1/1] (2.77ns)   --->   "store i32 %tmp_33_s, i32* %sum_pix_ch0_10_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_12 : Operation 240 [1/1] (2.77ns)   --->   "store i32 %tmp_33_10, i32* %sum_pix_ch0_11_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_12 : Operation 241 [1/1] (2.77ns)   --->   "store i32 %tmp_33_11, i32* %sum_pix_ch0_12_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_12 : Operation 242 [1/1] (2.77ns)   --->   "store i32 %tmp_33_12, i32* %sum_pix_ch0_13_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_12 : Operation 243 [1/1] (2.77ns)   --->   "store i32 %tmp_33_13, i32* %sum_pix_ch0_14_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_12 : Operation 244 [1/1] (2.77ns)   --->   "store i32 %tmp_33_14, i32* %sum_pix_ch0_15_addr_1, align 4" [scurve_adder.cpp:75]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_12 : Operation 245 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_10)" [scurve_adder.cpp:81]
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "br label %.preheader165" [scurve_adder.cpp:63]

 <State 13> : 1.95ns
ST_13 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i16 %k_tlast_cnt to i17" [scurve_adder.cpp:96]
ST_13 : Operation 248 [1/1] (1.94ns)   --->   "%tmp_6 = icmp eq i17 %tmp_5_cast, %tmp_2" [scurve_adder.cpp:96]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 249 [1/1] (1.30ns)   --->   "br label %.preheader164" [scurve_adder.cpp:86]

 <State 14> : 2.77ns
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%i_2 = phi i8 [ %i_5, %_ifconv ], [ 0, %.preheader164.preheader ]"
ST_14 : Operation 251 [1/1] (1.28ns)   --->   "%exitcond5 = icmp eq i8 %i_2, -76" [scurve_adder.cpp:86]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180)"
ST_14 : Operation 253 [1/1] (1.69ns)   --->   "%i_5 = add i8 %i_2, 1" [scurve_adder.cpp:86]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.loopexit.loopexit, label %_ifconv" [scurve_adder.cpp:86]
ST_14 : Operation 255 [1/1] (1.28ns)   --->   "%tmp_s = icmp eq i8 %i_2, -77" [scurve_adder.cpp:95]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 256 [1/1] (0.80ns)   --->   "%tmp_last_V = and i1 %tmp_s, %tmp_6" [scurve_adder.cpp:95]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_9 = zext i8 %i_2 to i64" [scurve_adder.cpp:112]
ST_14 : Operation 258 [1/1] (0.00ns)   --->   "%sum_pix_ch0_0_addr_2 = getelementptr [180 x i32]* %sum_pix_ch0_0, i64 0, i64 %tmp_9" [scurve_adder.cpp:112]
ST_14 : Operation 259 [2/2] (2.77ns)   --->   "%sum_pix_ch0_0_load_1 = load i32* %sum_pix_ch0_0_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%sum_pix_ch0_1_addr_2 = getelementptr [180 x i32]* %sum_pix_ch0_1, i64 0, i64 %tmp_9" [scurve_adder.cpp:112]
ST_14 : Operation 261 [2/2] (2.77ns)   --->   "%sum_pix_ch0_1_load_1 = load i32* %sum_pix_ch0_1_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_14 : Operation 262 [1/1] (0.00ns)   --->   "%sum_pix_ch0_2_addr_2 = getelementptr [180 x i32]* %sum_pix_ch0_2, i64 0, i64 %tmp_9" [scurve_adder.cpp:112]
ST_14 : Operation 263 [2/2] (2.77ns)   --->   "%sum_pix_ch0_2_load_1 = load i32* %sum_pix_ch0_2_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "%sum_pix_ch0_3_addr_2 = getelementptr [180 x i32]* %sum_pix_ch0_3, i64 0, i64 %tmp_9" [scurve_adder.cpp:112]
ST_14 : Operation 265 [2/2] (2.77ns)   --->   "%sum_pix_ch0_3_load_1 = load i32* %sum_pix_ch0_3_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_14 : Operation 266 [1/1] (0.00ns)   --->   "%sum_pix_ch0_4_addr_2 = getelementptr [180 x i32]* %sum_pix_ch0_4, i64 0, i64 %tmp_9" [scurve_adder.cpp:112]
ST_14 : Operation 267 [2/2] (2.77ns)   --->   "%sum_pix_ch0_4_load_1 = load i32* %sum_pix_ch0_4_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_14 : Operation 268 [1/1] (0.00ns)   --->   "%sum_pix_ch0_5_addr_2 = getelementptr [180 x i32]* %sum_pix_ch0_5, i64 0, i64 %tmp_9" [scurve_adder.cpp:112]
ST_14 : Operation 269 [2/2] (2.77ns)   --->   "%sum_pix_ch0_5_load_1 = load i32* %sum_pix_ch0_5_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_14 : Operation 270 [1/1] (0.00ns)   --->   "%sum_pix_ch0_6_addr_2 = getelementptr [180 x i32]* %sum_pix_ch0_6, i64 0, i64 %tmp_9" [scurve_adder.cpp:112]
ST_14 : Operation 271 [2/2] (2.77ns)   --->   "%sum_pix_ch0_6_load_1 = load i32* %sum_pix_ch0_6_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%sum_pix_ch0_7_addr_2 = getelementptr [180 x i32]* %sum_pix_ch0_7, i64 0, i64 %tmp_9" [scurve_adder.cpp:112]
ST_14 : Operation 273 [2/2] (2.77ns)   --->   "%sum_pix_ch0_7_load_1 = load i32* %sum_pix_ch0_7_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_14 : Operation 274 [1/1] (0.00ns)   --->   "%sum_pix_ch0_8_addr_2 = getelementptr [180 x i32]* %sum_pix_ch0_8, i64 0, i64 %tmp_9" [scurve_adder.cpp:112]
ST_14 : Operation 275 [2/2] (2.77ns)   --->   "%sum_pix_ch0_8_load_1 = load i32* %sum_pix_ch0_8_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_14 : Operation 276 [1/1] (0.00ns)   --->   "%sum_pix_ch0_9_addr_2 = getelementptr [180 x i32]* %sum_pix_ch0_9, i64 0, i64 %tmp_9" [scurve_adder.cpp:112]
ST_14 : Operation 277 [2/2] (2.77ns)   --->   "%sum_pix_ch0_9_load_1 = load i32* %sum_pix_ch0_9_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_14 : Operation 278 [1/1] (0.00ns)   --->   "%sum_pix_ch0_10_addr_2 = getelementptr [180 x i32]* %sum_pix_ch0_10, i64 0, i64 %tmp_9" [scurve_adder.cpp:112]
ST_14 : Operation 279 [2/2] (2.77ns)   --->   "%sum_pix_ch0_10_load_1 = load i32* %sum_pix_ch0_10_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_14 : Operation 280 [1/1] (0.00ns)   --->   "%sum_pix_ch0_11_addr_2 = getelementptr [180 x i32]* %sum_pix_ch0_11, i64 0, i64 %tmp_9" [scurve_adder.cpp:112]
ST_14 : Operation 281 [2/2] (2.77ns)   --->   "%sum_pix_ch0_11_load_1 = load i32* %sum_pix_ch0_11_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_14 : Operation 282 [1/1] (0.00ns)   --->   "%sum_pix_ch0_12_addr_2 = getelementptr [180 x i32]* %sum_pix_ch0_12, i64 0, i64 %tmp_9" [scurve_adder.cpp:112]
ST_14 : Operation 283 [2/2] (2.77ns)   --->   "%sum_pix_ch0_12_load_1 = load i32* %sum_pix_ch0_12_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_14 : Operation 284 [1/1] (0.00ns)   --->   "%sum_pix_ch0_13_addr_2 = getelementptr [180 x i32]* %sum_pix_ch0_13, i64 0, i64 %tmp_9" [scurve_adder.cpp:112]
ST_14 : Operation 285 [2/2] (2.77ns)   --->   "%sum_pix_ch0_13_load_1 = load i32* %sum_pix_ch0_13_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_14 : Operation 286 [1/1] (0.00ns)   --->   "%sum_pix_ch0_14_addr_2 = getelementptr [180 x i32]* %sum_pix_ch0_14, i64 0, i64 %tmp_9" [scurve_adder.cpp:112]
ST_14 : Operation 287 [2/2] (2.77ns)   --->   "%sum_pix_ch0_14_load_1 = load i32* %sum_pix_ch0_14_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_14 : Operation 288 [1/1] (0.00ns)   --->   "%sum_pix_ch0_15_addr_2 = getelementptr [180 x i32]* %sum_pix_ch0_15, i64 0, i64 %tmp_9" [scurve_adder.cpp:112]
ST_14 : Operation 289 [2/2] (2.77ns)   --->   "%sum_pix_ch0_15_load_1 = load i32* %sum_pix_ch0_15_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_14 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_5 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %i_2, i4 0)" [scurve_adder.cpp:118]

 <State 15> : 2.77ns
ST_15 : Operation 291 [1/2] (2.77ns)   --->   "%sum_pix_ch0_0_load_1 = load i32* %sum_pix_ch0_0_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_15 : Operation 292 [1/2] (2.77ns)   --->   "%sum_pix_ch0_1_load_1 = load i32* %sum_pix_ch0_1_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_15 : Operation 293 [1/2] (2.77ns)   --->   "%sum_pix_ch0_2_load_1 = load i32* %sum_pix_ch0_2_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_15 : Operation 294 [1/2] (2.77ns)   --->   "%sum_pix_ch0_3_load_1 = load i32* %sum_pix_ch0_3_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_15 : Operation 295 [1/2] (2.77ns)   --->   "%sum_pix_ch0_4_load_1 = load i32* %sum_pix_ch0_4_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_15 : Operation 296 [1/2] (2.77ns)   --->   "%sum_pix_ch0_5_load_1 = load i32* %sum_pix_ch0_5_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_15 : Operation 297 [1/2] (2.77ns)   --->   "%sum_pix_ch0_6_load_1 = load i32* %sum_pix_ch0_6_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_15 : Operation 298 [1/2] (2.77ns)   --->   "%sum_pix_ch0_7_load_1 = load i32* %sum_pix_ch0_7_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_15 : Operation 299 [1/2] (2.77ns)   --->   "%sum_pix_ch0_8_load_1 = load i32* %sum_pix_ch0_8_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_15 : Operation 300 [1/2] (2.77ns)   --->   "%sum_pix_ch0_9_load_1 = load i32* %sum_pix_ch0_9_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_15 : Operation 301 [1/2] (2.77ns)   --->   "%sum_pix_ch0_10_load_1 = load i32* %sum_pix_ch0_10_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_15 : Operation 302 [1/2] (2.77ns)   --->   "%sum_pix_ch0_11_load_1 = load i32* %sum_pix_ch0_11_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_15 : Operation 303 [1/2] (2.77ns)   --->   "%sum_pix_ch0_12_load_1 = load i32* %sum_pix_ch0_12_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_15 : Operation 304 [1/2] (2.77ns)   --->   "%sum_pix_ch0_13_load_1 = load i32* %sum_pix_ch0_13_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_15 : Operation 305 [1/2] (2.77ns)   --->   "%sum_pix_ch0_14_load_1 = load i32* %sum_pix_ch0_14_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>
ST_15 : Operation 306 [1/2] (2.77ns)   --->   "%sum_pix_ch0_15_load_1 = load i32* %sum_pix_ch0_15_addr_2, align 4" [scurve_adder.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180> <RAM>

 <State 16> : 1.46ns
ST_16 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%sum_pix_tot_data_V_s = call i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %sum_pix_ch0_15_load_1, i32 %sum_pix_ch0_14_load_1, i32 %sum_pix_ch0_13_load_1, i32 %sum_pix_ch0_12_load_1, i32 %sum_pix_ch0_11_load_1, i32 %sum_pix_ch0_10_load_1, i32 %sum_pix_ch0_9_load_1, i32 %sum_pix_ch0_8_load_1, i32 %sum_pix_ch0_7_load_1, i32 %sum_pix_ch0_6_load_1, i32 %sum_pix_ch0_5_load_1, i32 %sum_pix_ch0_4_load_1, i32 %sum_pix_ch0_3_load_1, i32 %sum_pix_ch0_2_load_1, i32 %sum_pix_ch0_1_load_1, i32 %sum_pix_ch0_0_load_1)" [scurve_adder.cpp:112]
ST_16 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%tmp_10_cast = zext i12 %tmp_5 to i32" [scurve_adder.cpp:118]
ST_16 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_s = or i12 %tmp_5, 1" [scurve_adder.cpp:118]
ST_16 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_cast = zext i12 %val_assign_1_s to i32" [scurve_adder.cpp:118]
ST_16 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_1 = or i12 %tmp_5, 2" [scurve_adder.cpp:118]
ST_16 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_1_cast = zext i12 %val_assign_1_1 to i32" [scurve_adder.cpp:118]
ST_16 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_2 = or i12 %tmp_5, 3" [scurve_adder.cpp:118]
ST_16 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_2_cast = zext i12 %val_assign_1_2 to i32" [scurve_adder.cpp:118]
ST_16 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_3 = or i12 %tmp_5, 4" [scurve_adder.cpp:118]
ST_16 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_3_cast = zext i12 %val_assign_1_3 to i32" [scurve_adder.cpp:118]
ST_16 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_4 = or i12 %tmp_5, 5" [scurve_adder.cpp:118]
ST_16 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_4_cast = zext i12 %val_assign_1_4 to i32" [scurve_adder.cpp:118]
ST_16 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_5 = or i12 %tmp_5, 6" [scurve_adder.cpp:118]
ST_16 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_5_cast = zext i12 %val_assign_1_5 to i32" [scurve_adder.cpp:118]
ST_16 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_6 = or i12 %tmp_5, 7" [scurve_adder.cpp:118]
ST_16 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_6_cast = zext i12 %val_assign_1_6 to i32" [scurve_adder.cpp:118]
ST_16 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_7 = or i12 %tmp_5, 8" [scurve_adder.cpp:118]
ST_16 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_7_cast = zext i12 %val_assign_1_7 to i32" [scurve_adder.cpp:118]
ST_16 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_8 = or i12 %tmp_5, 9" [scurve_adder.cpp:118]
ST_16 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_8_cast = zext i12 %val_assign_1_8 to i32" [scurve_adder.cpp:118]
ST_16 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_9 = or i12 %tmp_5, 10" [scurve_adder.cpp:118]
ST_16 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_9_cast = zext i12 %val_assign_1_9 to i32" [scurve_adder.cpp:118]
ST_16 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_10 = or i12 %tmp_5, 11" [scurve_adder.cpp:118]
ST_16 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_10_cast = zext i12 %val_assign_1_10 to i32" [scurve_adder.cpp:118]
ST_16 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_11 = or i12 %tmp_5, 12" [scurve_adder.cpp:118]
ST_16 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_11_cast = zext i12 %val_assign_1_11 to i32" [scurve_adder.cpp:118]
ST_16 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_12 = or i12 %tmp_5, 13" [scurve_adder.cpp:118]
ST_16 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_12_cast = zext i12 %val_assign_1_12 to i32" [scurve_adder.cpp:118]
ST_16 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_13 = or i12 %tmp_5, 14" [scurve_adder.cpp:118]
ST_16 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_13_cast = zext i12 %val_assign_1_13 to i32" [scurve_adder.cpp:118]
ST_16 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%val_assign_1_14 = or i12 %tmp_5, 15" [scurve_adder.cpp:118]
ST_16 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%tmp = call i492 @_ssdm_op_BitConcatenate.i492.i12.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i12 %val_assign_1_14, i32 %val_assign_1_13_cast, i32 %val_assign_1_12_cast, i32 %val_assign_1_11_cast, i32 %val_assign_1_10_cast, i32 %val_assign_1_9_cast, i32 %val_assign_1_8_cast, i32 %val_assign_1_7_cast, i32 %val_assign_1_6_cast, i32 %val_assign_1_5_cast, i32 %val_assign_1_4_cast, i32 %val_assign_1_3_cast, i32 %val_assign_1_2_cast, i32 %val_assign_1_1_cast, i32 %val_assign_1_cast, i32 %tmp_10_cast)" [scurve_adder.cpp:118]
ST_16 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%sum_pix_tot_data_V_1 = zext i492 %tmp to i512" [scurve_adder.cpp:118]
ST_16 : Operation 340 [1/1] (1.46ns) (out node of the LUT)   --->   "%tmp_data_V_1 = select i1 %tmp_3, i512 %sum_pix_tot_data_V_s, i512 %sum_pix_tot_data_V_1" [scurve_adder.cpp:123]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 341 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i64P.i8P.i1P.i5P.i6P(i512* %out_stream_V_data_V, i64* %out_stream_V_keep_V, i64* %out_stream_V_strb_V, i8* %out_stream_V_user_V, i1* %out_stream_V_last_V, i5* %out_stream_V_id_V, i6* %out_stream_V_dest_V, i512 %tmp_data_V_1, i64 -1, i64 -1, i8 0, i1 %tmp_last_V, i5 0, i6 0)" [scurve_adder.cpp:123]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 17> : 0.00ns
ST_17 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [scurve_adder.cpp:86]
ST_17 : Operation 343 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [scurve_adder.cpp:87]
ST_17 : Operation 344 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i64P.i8P.i1P.i5P.i6P(i512* %out_stream_V_data_V, i64* %out_stream_V_keep_V, i64* %out_stream_V_strb_V, i8* %out_stream_V_user_V, i1* %out_stream_V_last_V, i5* %out_stream_V_id_V, i6* %out_stream_V_dest_V, i512 %tmp_data_V_1, i64 -1, i64 -1, i8 0, i1 %tmp_last_V, i5 0, i6 0)" [scurve_adder.cpp:123]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 345 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_1)" [scurve_adder.cpp:124]
ST_17 : Operation 346 [1/1] (0.00ns)   --->   "br label %.preheader164" [scurve_adder.cpp:86]

 <State 18> : 0.00ns
ST_18 : Operation 347 [1/1] (0.00ns)   --->   "br label %.loopexit"


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream0_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream0_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream0_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream0_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream0_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ N_ADDS]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ TEST_MODE]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K_TLAST]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
K_TLAST_read          (read             ) [ 0011111111111111111]
TEST_MODE_read        (read             ) [ 0000000000000000000]
N_ADDS_read           (read             ) [ 0010000000000000000]
sum_pix_ch0_0         (alloca           ) [ 0011111111111111111]
sum_pix_ch0_1         (alloca           ) [ 0011111111111111111]
sum_pix_ch0_2         (alloca           ) [ 0011111111111111111]
sum_pix_ch0_3         (alloca           ) [ 0011111111111111111]
sum_pix_ch0_4         (alloca           ) [ 0011111111111111111]
sum_pix_ch0_5         (alloca           ) [ 0011111111111111111]
sum_pix_ch0_6         (alloca           ) [ 0011111111111111111]
sum_pix_ch0_7         (alloca           ) [ 0011111111111111111]
sum_pix_ch0_8         (alloca           ) [ 0011111111111111111]
sum_pix_ch0_9         (alloca           ) [ 0011111111111111111]
sum_pix_ch0_10        (alloca           ) [ 0011111111111111111]
sum_pix_ch0_11        (alloca           ) [ 0011111111111111111]
sum_pix_ch0_12        (alloca           ) [ 0011111111111111111]
sum_pix_ch0_13        (alloca           ) [ 0011111111111111111]
sum_pix_ch0_14        (alloca           ) [ 0011111111111111111]
sum_pix_ch0_15        (alloca           ) [ 0011111111111111111]
tmp_3                 (icmp             ) [ 0011111111111111111]
cast                  (zext             ) [ 0001100000000000000]
StgValue_42           (specbitsmap      ) [ 0000000000000000000]
StgValue_43           (specbitsmap      ) [ 0000000000000000000]
StgValue_44           (specbitsmap      ) [ 0000000000000000000]
StgValue_45           (specbitsmap      ) [ 0000000000000000000]
StgValue_46           (specbitsmap      ) [ 0000000000000000000]
StgValue_47           (specbitsmap      ) [ 0000000000000000000]
StgValue_48           (specbitsmap      ) [ 0000000000000000000]
StgValue_49           (specbitsmap      ) [ 0000000000000000000]
StgValue_50           (specbitsmap      ) [ 0000000000000000000]
StgValue_51           (specbitsmap      ) [ 0000000000000000000]
StgValue_52           (specbitsmap      ) [ 0000000000000000000]
StgValue_53           (specbitsmap      ) [ 0000000000000000000]
StgValue_54           (specbitsmap      ) [ 0000000000000000000]
StgValue_55           (specbitsmap      ) [ 0000000000000000000]
StgValue_56           (specbitsmap      ) [ 0000000000000000000]
StgValue_57           (specbitsmap      ) [ 0000000000000000000]
StgValue_58           (specbitsmap      ) [ 0000000000000000000]
StgValue_59           (spectopmodule    ) [ 0000000000000000000]
StgValue_60           (specinterface    ) [ 0000000000000000000]
StgValue_61           (specinterface    ) [ 0000000000000000000]
StgValue_62           (specinterface    ) [ 0000000000000000000]
StgValue_63           (specinterface    ) [ 0000000000000000000]
tmp_1_cast            (zext             ) [ 0000000000000000000]
StgValue_65           (specinterface    ) [ 0000000000000000000]
StgValue_66           (specinterface    ) [ 0000000000000000000]
tmp_2                 (add              ) [ 0000011111111111111]
bound                 (mul              ) [ 0000011111111111111]
StgValue_69           (br               ) [ 0000111111111111111]
k_tlast_cnt           (phi              ) [ 0000011111111100000]
exitcond1             (icmp             ) [ 0000011111111111111]
k_tlast_cnt_1         (add              ) [ 0000111111111111111]
StgValue_73           (br               ) [ 0000000000000000000]
StgValue_74           (br               ) [ 0000011111111111111]
StgValue_75           (ret              ) [ 0000000000000000000]
i                     (phi              ) [ 0000001000000000000]
exitcond2             (icmp             ) [ 0000011111111111111]
empty                 (speclooptripcount) [ 0000000000000000000]
i_3                   (add              ) [ 0000011111111111111]
StgValue_80           (br               ) [ 0000000000000000000]
tmp_8                 (specregionbegin  ) [ 0000000000000000000]
StgValue_82           (specpipeline     ) [ 0000000000000000000]
tmp_4                 (zext             ) [ 0000000000000000000]
sum_pix_ch0_0_addr    (getelementptr    ) [ 0000000000000000000]
StgValue_85           (store            ) [ 0000000000000000000]
sum_pix_ch0_1_addr    (getelementptr    ) [ 0000000000000000000]
StgValue_87           (store            ) [ 0000000000000000000]
sum_pix_ch0_2_addr    (getelementptr    ) [ 0000000000000000000]
StgValue_89           (store            ) [ 0000000000000000000]
sum_pix_ch0_3_addr    (getelementptr    ) [ 0000000000000000000]
StgValue_91           (store            ) [ 0000000000000000000]
sum_pix_ch0_4_addr    (getelementptr    ) [ 0000000000000000000]
StgValue_93           (store            ) [ 0000000000000000000]
sum_pix_ch0_5_addr    (getelementptr    ) [ 0000000000000000000]
StgValue_95           (store            ) [ 0000000000000000000]
sum_pix_ch0_6_addr    (getelementptr    ) [ 0000000000000000000]
StgValue_97           (store            ) [ 0000000000000000000]
sum_pix_ch0_7_addr    (getelementptr    ) [ 0000000000000000000]
StgValue_99           (store            ) [ 0000000000000000000]
sum_pix_ch0_8_addr    (getelementptr    ) [ 0000000000000000000]
StgValue_101          (store            ) [ 0000000000000000000]
sum_pix_ch0_9_addr    (getelementptr    ) [ 0000000000000000000]
StgValue_103          (store            ) [ 0000000000000000000]
sum_pix_ch0_10_addr   (getelementptr    ) [ 0000000000000000000]
StgValue_105          (store            ) [ 0000000000000000000]
sum_pix_ch0_11_addr   (getelementptr    ) [ 0000000000000000000]
StgValue_107          (store            ) [ 0000000000000000000]
sum_pix_ch0_12_addr   (getelementptr    ) [ 0000000000000000000]
StgValue_109          (store            ) [ 0000000000000000000]
sum_pix_ch0_13_addr   (getelementptr    ) [ 0000000000000000000]
StgValue_111          (store            ) [ 0000000000000000000]
sum_pix_ch0_14_addr   (getelementptr    ) [ 0000000000000000000]
StgValue_113          (store            ) [ 0000000000000000000]
sum_pix_ch0_15_addr   (getelementptr    ) [ 0000000000000000000]
StgValue_115          (store            ) [ 0000000000000000000]
empty_5               (specregionend    ) [ 0000000000000000000]
StgValue_117          (br               ) [ 0000011111111111111]
StgValue_118          (br               ) [ 0000011111111111111]
indvar_flatten        (phi              ) [ 0000000010000000000]
i_1                   (phi              ) [ 0000000010000000000]
exitcond_flatten      (icmp             ) [ 0000011111111111111]
indvar_flatten_next   (add              ) [ 0000011111111111111]
StgValue_123          (br               ) [ 0000000000000000000]
exitcond              (icmp             ) [ 0000000000000000000]
i_1_mid2              (select           ) [ 0000000011000000000]
i_4                   (add              ) [ 0000011111111111111]
tmp_7                 (zext             ) [ 0000000000000000000]
empty_6               (read             ) [ 0000000000000000000]
tmp_data_V            (extractvalue     ) [ 0000000000000000000]
tmp_13                (trunc            ) [ 0000000010110000000]
sum_pix_ch0_0_addr_1  (getelementptr    ) [ 0000000010111000000]
phitmp_1              (partselect       ) [ 0000000010110000000]
sum_pix_ch0_1_addr_1  (getelementptr    ) [ 0000000010111000000]
phitmp_2              (partselect       ) [ 0000000010110000000]
sum_pix_ch0_2_addr_1  (getelementptr    ) [ 0000000010111000000]
phitmp_3              (partselect       ) [ 0000000010110000000]
sum_pix_ch0_3_addr_1  (getelementptr    ) [ 0000000010111000000]
phitmp_4              (partselect       ) [ 0000000010110000000]
sum_pix_ch0_4_addr_1  (getelementptr    ) [ 0000000010111000000]
phitmp_5              (partselect       ) [ 0000000010110000000]
sum_pix_ch0_5_addr_1  (getelementptr    ) [ 0000000010111000000]
phitmp_6              (partselect       ) [ 0000000010110000000]
sum_pix_ch0_6_addr_1  (getelementptr    ) [ 0000000010111000000]
phitmp_7              (partselect       ) [ 0000000010110000000]
sum_pix_ch0_7_addr_1  (getelementptr    ) [ 0000000010111000000]
phitmp_8              (partselect       ) [ 0000000010110000000]
sum_pix_ch0_8_addr_1  (getelementptr    ) [ 0000000010111000000]
phitmp_9              (partselect       ) [ 0000000010110000000]
sum_pix_ch0_9_addr_1  (getelementptr    ) [ 0000000010111000000]
phitmp_s              (partselect       ) [ 0000000010110000000]
sum_pix_ch0_10_addr_1 (getelementptr    ) [ 0000000010111000000]
phitmp_10             (partselect       ) [ 0000000010110000000]
sum_pix_ch0_11_addr_1 (getelementptr    ) [ 0000000010111000000]
phitmp_11             (partselect       ) [ 0000000010110000000]
sum_pix_ch0_12_addr_1 (getelementptr    ) [ 0000000010111000000]
phitmp_12             (partselect       ) [ 0000000010110000000]
sum_pix_ch0_13_addr_1 (getelementptr    ) [ 0000000010111000000]
phitmp_13             (partselect       ) [ 0000000010110000000]
sum_pix_ch0_14_addr_1 (getelementptr    ) [ 0000000010111000000]
phitmp_14             (partselect       ) [ 0000000010110000000]
sum_pix_ch0_15_addr_1 (getelementptr    ) [ 0000000010111000000]
sum_pix_ch0_0_load    (load             ) [ 0000000010010000000]
sum_pix_ch0_1_load    (load             ) [ 0000000010010000000]
sum_pix_ch0_2_load    (load             ) [ 0000000010010000000]
sum_pix_ch0_3_load    (load             ) [ 0000000010010000000]
sum_pix_ch0_4_load    (load             ) [ 0000000010010000000]
sum_pix_ch0_5_load    (load             ) [ 0000000010010000000]
sum_pix_ch0_6_load    (load             ) [ 0000000010010000000]
sum_pix_ch0_7_load    (load             ) [ 0000000010010000000]
sum_pix_ch0_8_load    (load             ) [ 0000000010010000000]
sum_pix_ch0_9_load    (load             ) [ 0000000010010000000]
sum_pix_ch0_10_load   (load             ) [ 0000000010010000000]
sum_pix_ch0_11_load   (load             ) [ 0000000010010000000]
sum_pix_ch0_12_load   (load             ) [ 0000000010010000000]
sum_pix_ch0_13_load   (load             ) [ 0000000010010000000]
sum_pix_ch0_14_load   (load             ) [ 0000000010010000000]
sum_pix_ch0_15_load   (load             ) [ 0000000010010000000]
tmp_11                (zext             ) [ 0000000000000000000]
tmp_12                (add              ) [ 0000000010001000000]
tmp_32_1              (zext             ) [ 0000000000000000000]
tmp_33_1              (add              ) [ 0000000010001000000]
tmp_32_2              (zext             ) [ 0000000000000000000]
tmp_33_2              (add              ) [ 0000000010001000000]
tmp_32_3              (zext             ) [ 0000000000000000000]
tmp_33_3              (add              ) [ 0000000010001000000]
tmp_32_4              (zext             ) [ 0000000000000000000]
tmp_33_4              (add              ) [ 0000000010001000000]
tmp_32_5              (zext             ) [ 0000000000000000000]
tmp_33_5              (add              ) [ 0000000010001000000]
tmp_32_6              (zext             ) [ 0000000000000000000]
tmp_33_6              (add              ) [ 0000000010001000000]
tmp_32_7              (zext             ) [ 0000000000000000000]
tmp_33_7              (add              ) [ 0000000010001000000]
tmp_32_8              (zext             ) [ 0000000000000000000]
tmp_33_8              (add              ) [ 0000000010001000000]
tmp_32_9              (zext             ) [ 0000000000000000000]
tmp_33_9              (add              ) [ 0000000010001000000]
tmp_32_s              (zext             ) [ 0000000000000000000]
tmp_33_s              (add              ) [ 0000000010001000000]
tmp_32_10             (zext             ) [ 0000000000000000000]
tmp_33_10             (add              ) [ 0000000010001000000]
tmp_32_11             (zext             ) [ 0000000000000000000]
tmp_33_11             (add              ) [ 0000000010001000000]
tmp_32_12             (zext             ) [ 0000000000000000000]
tmp_33_12             (add              ) [ 0000000010001000000]
tmp_32_13             (zext             ) [ 0000000000000000000]
tmp_33_13             (add              ) [ 0000000010001000000]
tmp_32_14             (zext             ) [ 0000000000000000000]
tmp_33_14             (add              ) [ 0000000010001000000]
tmp_10                (specregionbegin  ) [ 0000000000000000000]
StgValue_228          (specpipeline     ) [ 0000000000000000000]
StgValue_229          (store            ) [ 0000000000000000000]
StgValue_230          (store            ) [ 0000000000000000000]
StgValue_231          (store            ) [ 0000000000000000000]
StgValue_232          (store            ) [ 0000000000000000000]
StgValue_233          (store            ) [ 0000000000000000000]
StgValue_234          (store            ) [ 0000000000000000000]
StgValue_235          (store            ) [ 0000000000000000000]
StgValue_236          (store            ) [ 0000000000000000000]
StgValue_237          (store            ) [ 0000000000000000000]
StgValue_238          (store            ) [ 0000000000000000000]
StgValue_239          (store            ) [ 0000000000000000000]
StgValue_240          (store            ) [ 0000000000000000000]
StgValue_241          (store            ) [ 0000000000000000000]
StgValue_242          (store            ) [ 0000000000000000000]
StgValue_243          (store            ) [ 0000000000000000000]
StgValue_244          (store            ) [ 0000000000000000000]
empty_7               (specregionend    ) [ 0000000000000000000]
StgValue_246          (br               ) [ 0000011111111111111]
tmp_5_cast            (zext             ) [ 0000000000000000000]
tmp_6                 (icmp             ) [ 0000000000000011110]
StgValue_249          (br               ) [ 0000011111111111111]
i_2                   (phi              ) [ 0000000000000010000]
exitcond5             (icmp             ) [ 0000011111111111111]
empty_8               (speclooptripcount) [ 0000000000000000000]
i_5                   (add              ) [ 0000011111111111111]
StgValue_254          (br               ) [ 0000000000000000000]
tmp_s                 (icmp             ) [ 0000000000000000000]
tmp_last_V            (and              ) [ 0000000000000011110]
tmp_9                 (zext             ) [ 0000000000000000000]
sum_pix_ch0_0_addr_2  (getelementptr    ) [ 0000000000000011000]
sum_pix_ch0_1_addr_2  (getelementptr    ) [ 0000000000000011000]
sum_pix_ch0_2_addr_2  (getelementptr    ) [ 0000000000000011000]
sum_pix_ch0_3_addr_2  (getelementptr    ) [ 0000000000000011000]
sum_pix_ch0_4_addr_2  (getelementptr    ) [ 0000000000000011000]
sum_pix_ch0_5_addr_2  (getelementptr    ) [ 0000000000000011000]
sum_pix_ch0_6_addr_2  (getelementptr    ) [ 0000000000000011000]
sum_pix_ch0_7_addr_2  (getelementptr    ) [ 0000000000000011000]
sum_pix_ch0_8_addr_2  (getelementptr    ) [ 0000000000000011000]
sum_pix_ch0_9_addr_2  (getelementptr    ) [ 0000000000000011000]
sum_pix_ch0_10_addr_2 (getelementptr    ) [ 0000000000000011000]
sum_pix_ch0_11_addr_2 (getelementptr    ) [ 0000000000000011000]
sum_pix_ch0_12_addr_2 (getelementptr    ) [ 0000000000000011000]
sum_pix_ch0_13_addr_2 (getelementptr    ) [ 0000000000000011000]
sum_pix_ch0_14_addr_2 (getelementptr    ) [ 0000000000000011000]
sum_pix_ch0_15_addr_2 (getelementptr    ) [ 0000000000000011000]
tmp_5                 (bitconcatenate   ) [ 0000000000000011100]
sum_pix_ch0_0_load_1  (load             ) [ 0000000000000010100]
sum_pix_ch0_1_load_1  (load             ) [ 0000000000000010100]
sum_pix_ch0_2_load_1  (load             ) [ 0000000000000010100]
sum_pix_ch0_3_load_1  (load             ) [ 0000000000000010100]
sum_pix_ch0_4_load_1  (load             ) [ 0000000000000010100]
sum_pix_ch0_5_load_1  (load             ) [ 0000000000000010100]
sum_pix_ch0_6_load_1  (load             ) [ 0000000000000010100]
sum_pix_ch0_7_load_1  (load             ) [ 0000000000000010100]
sum_pix_ch0_8_load_1  (load             ) [ 0000000000000010100]
sum_pix_ch0_9_load_1  (load             ) [ 0000000000000010100]
sum_pix_ch0_10_load_1 (load             ) [ 0000000000000010100]
sum_pix_ch0_11_load_1 (load             ) [ 0000000000000010100]
sum_pix_ch0_12_load_1 (load             ) [ 0000000000000010100]
sum_pix_ch0_13_load_1 (load             ) [ 0000000000000010100]
sum_pix_ch0_14_load_1 (load             ) [ 0000000000000010100]
sum_pix_ch0_15_load_1 (load             ) [ 0000000000000010100]
sum_pix_tot_data_V_s  (bitconcatenate   ) [ 0000000000000000000]
tmp_10_cast           (zext             ) [ 0000000000000000000]
val_assign_1_s        (or               ) [ 0000000000000000000]
val_assign_1_cast     (zext             ) [ 0000000000000000000]
val_assign_1_1        (or               ) [ 0000000000000000000]
val_assign_1_1_cast   (zext             ) [ 0000000000000000000]
val_assign_1_2        (or               ) [ 0000000000000000000]
val_assign_1_2_cast   (zext             ) [ 0000000000000000000]
val_assign_1_3        (or               ) [ 0000000000000000000]
val_assign_1_3_cast   (zext             ) [ 0000000000000000000]
val_assign_1_4        (or               ) [ 0000000000000000000]
val_assign_1_4_cast   (zext             ) [ 0000000000000000000]
val_assign_1_5        (or               ) [ 0000000000000000000]
val_assign_1_5_cast   (zext             ) [ 0000000000000000000]
val_assign_1_6        (or               ) [ 0000000000000000000]
val_assign_1_6_cast   (zext             ) [ 0000000000000000000]
val_assign_1_7        (or               ) [ 0000000000000000000]
val_assign_1_7_cast   (zext             ) [ 0000000000000000000]
val_assign_1_8        (or               ) [ 0000000000000000000]
val_assign_1_8_cast   (zext             ) [ 0000000000000000000]
val_assign_1_9        (or               ) [ 0000000000000000000]
val_assign_1_9_cast   (zext             ) [ 0000000000000000000]
val_assign_1_10       (or               ) [ 0000000000000000000]
val_assign_1_10_cast  (zext             ) [ 0000000000000000000]
val_assign_1_11       (or               ) [ 0000000000000000000]
val_assign_1_11_cast  (zext             ) [ 0000000000000000000]
val_assign_1_12       (or               ) [ 0000000000000000000]
val_assign_1_12_cast  (zext             ) [ 0000000000000000000]
val_assign_1_13       (or               ) [ 0000000000000000000]
val_assign_1_13_cast  (zext             ) [ 0000000000000000000]
val_assign_1_14       (or               ) [ 0000000000000000000]
tmp                   (bitconcatenate   ) [ 0000000000000000000]
sum_pix_tot_data_V_1  (zext             ) [ 0000000000000000000]
tmp_data_V_1          (select           ) [ 0000000000000010010]
tmp_1                 (specregionbegin  ) [ 0000000000000000000]
StgValue_343          (specpipeline     ) [ 0000000000000000000]
StgValue_344          (write            ) [ 0000000000000000000]
empty_9               (specregionend    ) [ 0000000000000000000]
StgValue_346          (br               ) [ 0000011111111111111]
StgValue_347          (br               ) [ 0000111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream0_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream0_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream0_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream0_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream0_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream0_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream0_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream0_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_stream0_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream0_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_stream0_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream0_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_stream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_stream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_stream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="N_ADDS">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N_ADDS"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="TEST_MODE">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TEST_MODE"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="K_TLAST">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K_TLAST"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="scurve_adder36_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P.i16P.i16P.i8P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i492.i12.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i512P.i64P.i64P.i8P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="212" class="1004" name="sum_pix_ch0_0_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_pix_ch0_0/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sum_pix_ch0_1_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_pix_ch0_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sum_pix_ch0_2_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_pix_ch0_2/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sum_pix_ch0_3_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_pix_ch0_3/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="sum_pix_ch0_4_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_pix_ch0_4/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="sum_pix_ch0_5_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_pix_ch0_5/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sum_pix_ch0_6_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_pix_ch0_6/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sum_pix_ch0_7_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_pix_ch0_7/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sum_pix_ch0_8_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_pix_ch0_8/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sum_pix_ch0_9_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_pix_ch0_9/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sum_pix_ch0_10_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_pix_ch0_10/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sum_pix_ch0_11_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_pix_ch0_11/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sum_pix_ch0_12_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_pix_ch0_12/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sum_pix_ch0_13_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_pix_ch0_13/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sum_pix_ch0_14_alloca_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_pix_ch0_14/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sum_pix_ch0_15_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_pix_ch0_15/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="K_TLAST_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_TLAST_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="TEST_MODE_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TEST_MODE_read/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="N_ADDS_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="0"/>
<pin id="291" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_ADDS_read/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="180" slack="0"/>
<pin id="296" dir="0" index="1" bw="128" slack="0"/>
<pin id="297" dir="0" index="2" bw="16" slack="0"/>
<pin id="298" dir="0" index="3" bw="16" slack="0"/>
<pin id="299" dir="0" index="4" bw="8" slack="0"/>
<pin id="300" dir="0" index="5" bw="1" slack="0"/>
<pin id="301" dir="0" index="6" bw="5" slack="0"/>
<pin id="302" dir="0" index="7" bw="6" slack="0"/>
<pin id="303" dir="1" index="8" bw="180" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_6/8 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_write_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="0" slack="0"/>
<pin id="314" dir="0" index="1" bw="512" slack="0"/>
<pin id="315" dir="0" index="2" bw="64" slack="0"/>
<pin id="316" dir="0" index="3" bw="64" slack="0"/>
<pin id="317" dir="0" index="4" bw="8" slack="0"/>
<pin id="318" dir="0" index="5" bw="1" slack="0"/>
<pin id="319" dir="0" index="6" bw="5" slack="0"/>
<pin id="320" dir="0" index="7" bw="6" slack="0"/>
<pin id="321" dir="0" index="8" bw="512" slack="0"/>
<pin id="322" dir="0" index="9" bw="1" slack="0"/>
<pin id="323" dir="0" index="10" bw="1" slack="0"/>
<pin id="324" dir="0" index="11" bw="1" slack="0"/>
<pin id="325" dir="0" index="12" bw="1" slack="2"/>
<pin id="326" dir="0" index="13" bw="1" slack="0"/>
<pin id="327" dir="0" index="14" bw="1" slack="0"/>
<pin id="328" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_341/16 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sum_pix_ch0_0_addr_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="8" slack="0"/>
<pin id="346" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_0_addr/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="646" dir="0" index="3" bw="8" slack="0"/>
<pin id="647" dir="0" index="4" bw="32" slack="1"/>
<pin id="351" dir="1" index="2" bw="32" slack="1"/>
<pin id="648" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_85/6 sum_pix_ch0_0_load/9 StgValue_229/12 sum_pix_ch0_0_load_1/14 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sum_pix_ch0_1_addr_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="8" slack="0"/>
<pin id="358" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_1_addr/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="649" dir="0" index="3" bw="8" slack="0"/>
<pin id="650" dir="0" index="4" bw="32" slack="1"/>
<pin id="363" dir="1" index="2" bw="32" slack="1"/>
<pin id="651" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_87/6 sum_pix_ch0_1_load/9 StgValue_230/12 sum_pix_ch0_1_load_1/14 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sum_pix_ch0_2_addr_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="8" slack="0"/>
<pin id="370" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_2_addr/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="652" dir="0" index="3" bw="8" slack="0"/>
<pin id="653" dir="0" index="4" bw="32" slack="1"/>
<pin id="375" dir="1" index="2" bw="32" slack="1"/>
<pin id="654" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_89/6 sum_pix_ch0_2_load/9 StgValue_231/12 sum_pix_ch0_2_load_1/14 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sum_pix_ch0_3_addr_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="8" slack="0"/>
<pin id="382" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_3_addr/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="655" dir="0" index="3" bw="8" slack="0"/>
<pin id="656" dir="0" index="4" bw="32" slack="1"/>
<pin id="387" dir="1" index="2" bw="32" slack="1"/>
<pin id="657" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_91/6 sum_pix_ch0_3_load/9 StgValue_232/12 sum_pix_ch0_3_load_1/14 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sum_pix_ch0_4_addr_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="8" slack="0"/>
<pin id="394" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_4_addr/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_access_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="658" dir="0" index="3" bw="8" slack="0"/>
<pin id="659" dir="0" index="4" bw="32" slack="1"/>
<pin id="399" dir="1" index="2" bw="32" slack="1"/>
<pin id="660" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_93/6 sum_pix_ch0_4_load/9 StgValue_233/12 sum_pix_ch0_4_load_1/14 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sum_pix_ch0_5_addr_gep_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="8" slack="0"/>
<pin id="406" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_5_addr/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_access_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="0" index="3" bw="8" slack="0"/>
<pin id="662" dir="0" index="4" bw="32" slack="1"/>
<pin id="411" dir="1" index="2" bw="32" slack="1"/>
<pin id="663" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_95/6 sum_pix_ch0_5_load/9 StgValue_234/12 sum_pix_ch0_5_load_1/14 "/>
</bind>
</comp>

<comp id="414" class="1004" name="sum_pix_ch0_6_addr_gep_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="8" slack="0"/>
<pin id="418" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_6_addr/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_access_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="664" dir="0" index="3" bw="8" slack="0"/>
<pin id="665" dir="0" index="4" bw="32" slack="1"/>
<pin id="423" dir="1" index="2" bw="32" slack="1"/>
<pin id="666" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_97/6 sum_pix_ch0_6_load/9 StgValue_235/12 sum_pix_ch0_6_load_1/14 "/>
</bind>
</comp>

<comp id="426" class="1004" name="sum_pix_ch0_7_addr_gep_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="0" index="2" bw="8" slack="0"/>
<pin id="430" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_7_addr/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_access_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="0" index="3" bw="8" slack="0"/>
<pin id="668" dir="0" index="4" bw="32" slack="1"/>
<pin id="435" dir="1" index="2" bw="32" slack="1"/>
<pin id="669" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_99/6 sum_pix_ch0_7_load/9 StgValue_236/12 sum_pix_ch0_7_load_1/14 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sum_pix_ch0_8_addr_gep_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="8" slack="0"/>
<pin id="442" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_8_addr/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_access_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="0" index="3" bw="8" slack="0"/>
<pin id="671" dir="0" index="4" bw="32" slack="1"/>
<pin id="447" dir="1" index="2" bw="32" slack="1"/>
<pin id="672" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_101/6 sum_pix_ch0_8_load/9 StgValue_237/12 sum_pix_ch0_8_load_1/14 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sum_pix_ch0_9_addr_gep_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="0" index="2" bw="8" slack="0"/>
<pin id="454" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_9_addr/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_access_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="673" dir="0" index="3" bw="8" slack="0"/>
<pin id="674" dir="0" index="4" bw="32" slack="1"/>
<pin id="459" dir="1" index="2" bw="32" slack="1"/>
<pin id="675" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_103/6 sum_pix_ch0_9_load/9 StgValue_238/12 sum_pix_ch0_9_load_1/14 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sum_pix_ch0_10_addr_gep_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="8" slack="0"/>
<pin id="466" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_10_addr/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="grp_access_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="676" dir="0" index="3" bw="8" slack="0"/>
<pin id="677" dir="0" index="4" bw="32" slack="1"/>
<pin id="471" dir="1" index="2" bw="32" slack="1"/>
<pin id="678" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_105/6 sum_pix_ch0_10_load/9 StgValue_239/12 sum_pix_ch0_10_load_1/14 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sum_pix_ch0_11_addr_gep_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="8" slack="0"/>
<pin id="478" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_11_addr/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_access_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="679" dir="0" index="3" bw="8" slack="0"/>
<pin id="680" dir="0" index="4" bw="32" slack="1"/>
<pin id="483" dir="1" index="2" bw="32" slack="1"/>
<pin id="681" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_107/6 sum_pix_ch0_11_load/9 StgValue_240/12 sum_pix_ch0_11_load_1/14 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sum_pix_ch0_12_addr_gep_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="8" slack="0"/>
<pin id="490" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_12_addr/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="grp_access_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="682" dir="0" index="3" bw="8" slack="0"/>
<pin id="683" dir="0" index="4" bw="32" slack="1"/>
<pin id="495" dir="1" index="2" bw="32" slack="1"/>
<pin id="684" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_109/6 sum_pix_ch0_12_load/9 StgValue_241/12 sum_pix_ch0_12_load_1/14 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sum_pix_ch0_13_addr_gep_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="0" index="2" bw="8" slack="0"/>
<pin id="502" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_13_addr/6 "/>
</bind>
</comp>

<comp id="504" class="1004" name="grp_access_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="685" dir="0" index="3" bw="8" slack="0"/>
<pin id="686" dir="0" index="4" bw="32" slack="1"/>
<pin id="507" dir="1" index="2" bw="32" slack="1"/>
<pin id="687" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_111/6 sum_pix_ch0_13_load/9 StgValue_242/12 sum_pix_ch0_13_load_1/14 "/>
</bind>
</comp>

<comp id="510" class="1004" name="sum_pix_ch0_14_addr_gep_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="0" index="2" bw="8" slack="0"/>
<pin id="514" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_14_addr/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="grp_access_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="688" dir="0" index="3" bw="8" slack="0"/>
<pin id="689" dir="0" index="4" bw="32" slack="1"/>
<pin id="519" dir="1" index="2" bw="32" slack="1"/>
<pin id="690" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_113/6 sum_pix_ch0_14_load/9 StgValue_243/12 sum_pix_ch0_14_load_1/14 "/>
</bind>
</comp>

<comp id="522" class="1004" name="sum_pix_ch0_15_addr_gep_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="0" index="2" bw="8" slack="0"/>
<pin id="526" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_15_addr/6 "/>
</bind>
</comp>

<comp id="528" class="1004" name="grp_access_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="691" dir="0" index="3" bw="8" slack="0"/>
<pin id="692" dir="0" index="4" bw="32" slack="1"/>
<pin id="531" dir="1" index="2" bw="32" slack="1"/>
<pin id="693" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_115/6 sum_pix_ch0_15_load/9 StgValue_244/12 sum_pix_ch0_15_load_1/14 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sum_pix_ch0_0_addr_1_gep_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="0" index="2" bw="8" slack="0"/>
<pin id="538" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_0_addr_1/9 "/>
</bind>
</comp>

<comp id="541" class="1004" name="sum_pix_ch0_1_addr_1_gep_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="0" index="2" bw="8" slack="0"/>
<pin id="545" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_1_addr_1/9 "/>
</bind>
</comp>

<comp id="548" class="1004" name="sum_pix_ch0_2_addr_1_gep_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="0" index="2" bw="8" slack="0"/>
<pin id="552" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_2_addr_1/9 "/>
</bind>
</comp>

<comp id="555" class="1004" name="sum_pix_ch0_3_addr_1_gep_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="0" index="2" bw="8" slack="0"/>
<pin id="559" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_3_addr_1/9 "/>
</bind>
</comp>

<comp id="562" class="1004" name="sum_pix_ch0_4_addr_1_gep_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="0" index="2" bw="8" slack="0"/>
<pin id="566" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_4_addr_1/9 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sum_pix_ch0_5_addr_1_gep_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="0" index="2" bw="8" slack="0"/>
<pin id="573" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_5_addr_1/9 "/>
</bind>
</comp>

<comp id="576" class="1004" name="sum_pix_ch0_6_addr_1_gep_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="0" index="2" bw="8" slack="0"/>
<pin id="580" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_6_addr_1/9 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sum_pix_ch0_7_addr_1_gep_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="0" index="2" bw="8" slack="0"/>
<pin id="587" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_7_addr_1/9 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sum_pix_ch0_8_addr_1_gep_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="0" index="2" bw="8" slack="0"/>
<pin id="594" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_8_addr_1/9 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sum_pix_ch0_9_addr_1_gep_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="0" index="2" bw="8" slack="0"/>
<pin id="601" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_9_addr_1/9 "/>
</bind>
</comp>

<comp id="604" class="1004" name="sum_pix_ch0_10_addr_1_gep_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="0" index="2" bw="8" slack="0"/>
<pin id="608" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_10_addr_1/9 "/>
</bind>
</comp>

<comp id="611" class="1004" name="sum_pix_ch0_11_addr_1_gep_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="0" index="2" bw="8" slack="0"/>
<pin id="615" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_11_addr_1/9 "/>
</bind>
</comp>

<comp id="618" class="1004" name="sum_pix_ch0_12_addr_1_gep_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="0" index="2" bw="8" slack="0"/>
<pin id="622" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_12_addr_1/9 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sum_pix_ch0_13_addr_1_gep_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="0" index="2" bw="8" slack="0"/>
<pin id="629" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_13_addr_1/9 "/>
</bind>
</comp>

<comp id="632" class="1004" name="sum_pix_ch0_14_addr_1_gep_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="0" index="2" bw="8" slack="0"/>
<pin id="636" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_14_addr_1/9 "/>
</bind>
</comp>

<comp id="639" class="1004" name="sum_pix_ch0_15_addr_1_gep_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="0" index="2" bw="8" slack="0"/>
<pin id="643" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_15_addr_1/9 "/>
</bind>
</comp>

<comp id="694" class="1004" name="sum_pix_ch0_0_addr_2_gep_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="0" index="2" bw="8" slack="0"/>
<pin id="698" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_0_addr_2/14 "/>
</bind>
</comp>

<comp id="701" class="1004" name="sum_pix_ch0_1_addr_2_gep_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="0" index="2" bw="8" slack="0"/>
<pin id="705" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_1_addr_2/14 "/>
</bind>
</comp>

<comp id="708" class="1004" name="sum_pix_ch0_2_addr_2_gep_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="0" index="2" bw="8" slack="0"/>
<pin id="712" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_2_addr_2/14 "/>
</bind>
</comp>

<comp id="715" class="1004" name="sum_pix_ch0_3_addr_2_gep_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="0" index="2" bw="8" slack="0"/>
<pin id="719" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_3_addr_2/14 "/>
</bind>
</comp>

<comp id="722" class="1004" name="sum_pix_ch0_4_addr_2_gep_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="0" index="2" bw="8" slack="0"/>
<pin id="726" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_4_addr_2/14 "/>
</bind>
</comp>

<comp id="729" class="1004" name="sum_pix_ch0_5_addr_2_gep_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="731" dir="0" index="1" bw="1" slack="0"/>
<pin id="732" dir="0" index="2" bw="8" slack="0"/>
<pin id="733" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_5_addr_2/14 "/>
</bind>
</comp>

<comp id="736" class="1004" name="sum_pix_ch0_6_addr_2_gep_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="0" index="2" bw="8" slack="0"/>
<pin id="740" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_6_addr_2/14 "/>
</bind>
</comp>

<comp id="743" class="1004" name="sum_pix_ch0_7_addr_2_gep_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="0" index="2" bw="8" slack="0"/>
<pin id="747" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_7_addr_2/14 "/>
</bind>
</comp>

<comp id="750" class="1004" name="sum_pix_ch0_8_addr_2_gep_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="0" index="2" bw="8" slack="0"/>
<pin id="754" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_8_addr_2/14 "/>
</bind>
</comp>

<comp id="757" class="1004" name="sum_pix_ch0_9_addr_2_gep_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="0" index="2" bw="8" slack="0"/>
<pin id="761" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_9_addr_2/14 "/>
</bind>
</comp>

<comp id="764" class="1004" name="sum_pix_ch0_10_addr_2_gep_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="0" index="2" bw="8" slack="0"/>
<pin id="768" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_10_addr_2/14 "/>
</bind>
</comp>

<comp id="771" class="1004" name="sum_pix_ch0_11_addr_2_gep_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="773" dir="0" index="1" bw="1" slack="0"/>
<pin id="774" dir="0" index="2" bw="8" slack="0"/>
<pin id="775" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_11_addr_2/14 "/>
</bind>
</comp>

<comp id="778" class="1004" name="sum_pix_ch0_12_addr_2_gep_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="0" index="2" bw="8" slack="0"/>
<pin id="782" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_12_addr_2/14 "/>
</bind>
</comp>

<comp id="785" class="1004" name="sum_pix_ch0_13_addr_2_gep_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="0" index="2" bw="8" slack="0"/>
<pin id="789" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_13_addr_2/14 "/>
</bind>
</comp>

<comp id="792" class="1004" name="sum_pix_ch0_14_addr_2_gep_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="0" index="2" bw="8" slack="0"/>
<pin id="796" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_14_addr_2/14 "/>
</bind>
</comp>

<comp id="799" class="1004" name="sum_pix_ch0_15_addr_2_gep_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="0" index="2" bw="8" slack="0"/>
<pin id="803" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix_ch0_15_addr_2/14 "/>
</bind>
</comp>

<comp id="806" class="1005" name="k_tlast_cnt_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="16" slack="1"/>
<pin id="808" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="k_tlast_cnt (phireg) "/>
</bind>
</comp>

<comp id="810" class="1004" name="k_tlast_cnt_phi_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="1"/>
<pin id="812" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="813" dir="0" index="2" bw="16" slack="0"/>
<pin id="814" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="815" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_tlast_cnt/5 "/>
</bind>
</comp>

<comp id="818" class="1005" name="i_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="1"/>
<pin id="820" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="822" class="1004" name="i_phi_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="8" slack="0"/>
<pin id="824" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="825" dir="0" index="2" bw="1" slack="1"/>
<pin id="826" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="827" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="829" class="1005" name="indvar_flatten_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="24" slack="1"/>
<pin id="831" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="833" class="1004" name="indvar_flatten_phi_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="24" slack="0"/>
<pin id="835" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="836" dir="0" index="2" bw="1" slack="1"/>
<pin id="837" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="838" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/8 "/>
</bind>
</comp>

<comp id="840" class="1005" name="i_1_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="1"/>
<pin id="842" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="844" class="1004" name="i_1_phi_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="0"/>
<pin id="846" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="847" dir="0" index="2" bw="1" slack="1"/>
<pin id="848" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="849" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/8 "/>
</bind>
</comp>

<comp id="851" class="1005" name="i_2_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="1"/>
<pin id="853" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="855" class="1004" name="i_2_phi_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="0"/>
<pin id="857" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="858" dir="0" index="2" bw="1" slack="1"/>
<pin id="859" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="860" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/14 "/>
</bind>
</comp>

<comp id="862" class="1005" name="reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="1"/>
<pin id="864" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_0_load sum_pix_ch0_0_load_1 "/>
</bind>
</comp>

<comp id="867" class="1005" name="reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="1"/>
<pin id="869" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_1_load sum_pix_ch0_1_load_1 "/>
</bind>
</comp>

<comp id="872" class="1005" name="reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="1"/>
<pin id="874" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_2_load sum_pix_ch0_2_load_1 "/>
</bind>
</comp>

<comp id="877" class="1005" name="reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="1"/>
<pin id="879" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_3_load sum_pix_ch0_3_load_1 "/>
</bind>
</comp>

<comp id="882" class="1005" name="reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="1"/>
<pin id="884" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_4_load sum_pix_ch0_4_load_1 "/>
</bind>
</comp>

<comp id="887" class="1005" name="reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="1"/>
<pin id="889" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_5_load sum_pix_ch0_5_load_1 "/>
</bind>
</comp>

<comp id="892" class="1005" name="reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="1"/>
<pin id="894" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_6_load sum_pix_ch0_6_load_1 "/>
</bind>
</comp>

<comp id="897" class="1005" name="reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="1"/>
<pin id="899" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_7_load sum_pix_ch0_7_load_1 "/>
</bind>
</comp>

<comp id="902" class="1005" name="reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="1"/>
<pin id="904" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_8_load sum_pix_ch0_8_load_1 "/>
</bind>
</comp>

<comp id="907" class="1005" name="reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="1"/>
<pin id="909" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_9_load sum_pix_ch0_9_load_1 "/>
</bind>
</comp>

<comp id="912" class="1005" name="reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_10_load sum_pix_ch0_10_load_1 "/>
</bind>
</comp>

<comp id="917" class="1005" name="reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="1"/>
<pin id="919" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_11_load sum_pix_ch0_11_load_1 "/>
</bind>
</comp>

<comp id="922" class="1005" name="reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="1"/>
<pin id="924" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_12_load sum_pix_ch0_12_load_1 "/>
</bind>
</comp>

<comp id="927" class="1005" name="reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="1"/>
<pin id="929" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_13_load sum_pix_ch0_13_load_1 "/>
</bind>
</comp>

<comp id="932" class="1005" name="reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="1"/>
<pin id="934" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_14_load sum_pix_ch0_14_load_1 "/>
</bind>
</comp>

<comp id="937" class="1005" name="reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="1"/>
<pin id="939" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_15_load sum_pix_ch0_15_load_1 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_3_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="0"/>
<pin id="944" dir="0" index="1" bw="1" slack="0"/>
<pin id="945" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="948" class="1004" name="cast_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="16" slack="1"/>
<pin id="950" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="951" class="1004" name="tmp_1_cast_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="16" slack="3"/>
<pin id="953" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/4 "/>
</bind>
</comp>

<comp id="954" class="1004" name="tmp_2_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="16" slack="0"/>
<pin id="956" dir="0" index="1" bw="1" slack="0"/>
<pin id="957" dir="1" index="2" bw="17" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="960" class="1004" name="exitcond1_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="16" slack="0"/>
<pin id="962" dir="0" index="1" bw="16" slack="4"/>
<pin id="963" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="965" class="1004" name="k_tlast_cnt_1_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="16" slack="0"/>
<pin id="967" dir="0" index="1" bw="1" slack="0"/>
<pin id="968" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_tlast_cnt_1/5 "/>
</bind>
</comp>

<comp id="971" class="1004" name="exitcond2_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="8" slack="0"/>
<pin id="973" dir="0" index="1" bw="8" slack="0"/>
<pin id="974" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/6 "/>
</bind>
</comp>

<comp id="977" class="1004" name="i_3_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="8" slack="0"/>
<pin id="979" dir="0" index="1" bw="1" slack="0"/>
<pin id="980" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/6 "/>
</bind>
</comp>

<comp id="983" class="1004" name="tmp_4_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="8" slack="0"/>
<pin id="985" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="exitcond_flatten_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="24" slack="0"/>
<pin id="1005" dir="0" index="1" bw="24" slack="4"/>
<pin id="1006" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/8 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="indvar_flatten_next_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="24" slack="0"/>
<pin id="1010" dir="0" index="1" bw="1" slack="0"/>
<pin id="1011" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/8 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="exitcond_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="8" slack="0"/>
<pin id="1016" dir="0" index="1" bw="8" slack="0"/>
<pin id="1017" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="i_1_mid2_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="0"/>
<pin id="1022" dir="0" index="1" bw="1" slack="0"/>
<pin id="1023" dir="0" index="2" bw="8" slack="0"/>
<pin id="1024" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1_mid2/8 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="i_4_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="0"/>
<pin id="1030" dir="0" index="1" bw="8" slack="0"/>
<pin id="1031" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/8 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="tmp_7_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="8" slack="1"/>
<pin id="1036" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="tmp_data_V_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="180" slack="0"/>
<pin id="1055" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/9 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="tmp_13_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="128" slack="0"/>
<pin id="1059" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/9 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="phitmp_1_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="8" slack="0"/>
<pin id="1063" dir="0" index="1" bw="128" slack="0"/>
<pin id="1064" dir="0" index="2" bw="5" slack="0"/>
<pin id="1065" dir="0" index="3" bw="5" slack="0"/>
<pin id="1066" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp_1/9 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="phitmp_2_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="8" slack="0"/>
<pin id="1073" dir="0" index="1" bw="128" slack="0"/>
<pin id="1074" dir="0" index="2" bw="6" slack="0"/>
<pin id="1075" dir="0" index="3" bw="6" slack="0"/>
<pin id="1076" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp_2/9 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="phitmp_3_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="8" slack="0"/>
<pin id="1083" dir="0" index="1" bw="128" slack="0"/>
<pin id="1084" dir="0" index="2" bw="6" slack="0"/>
<pin id="1085" dir="0" index="3" bw="6" slack="0"/>
<pin id="1086" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp_3/9 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="phitmp_4_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="8" slack="0"/>
<pin id="1093" dir="0" index="1" bw="128" slack="0"/>
<pin id="1094" dir="0" index="2" bw="7" slack="0"/>
<pin id="1095" dir="0" index="3" bw="7" slack="0"/>
<pin id="1096" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp_4/9 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="phitmp_5_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="8" slack="0"/>
<pin id="1103" dir="0" index="1" bw="128" slack="0"/>
<pin id="1104" dir="0" index="2" bw="7" slack="0"/>
<pin id="1105" dir="0" index="3" bw="7" slack="0"/>
<pin id="1106" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp_5/9 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="phitmp_6_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="8" slack="0"/>
<pin id="1113" dir="0" index="1" bw="128" slack="0"/>
<pin id="1114" dir="0" index="2" bw="7" slack="0"/>
<pin id="1115" dir="0" index="3" bw="7" slack="0"/>
<pin id="1116" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp_6/9 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="phitmp_7_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="8" slack="0"/>
<pin id="1123" dir="0" index="1" bw="128" slack="0"/>
<pin id="1124" dir="0" index="2" bw="7" slack="0"/>
<pin id="1125" dir="0" index="3" bw="7" slack="0"/>
<pin id="1126" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp_7/9 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="phitmp_8_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="8" slack="0"/>
<pin id="1133" dir="0" index="1" bw="128" slack="0"/>
<pin id="1134" dir="0" index="2" bw="8" slack="0"/>
<pin id="1135" dir="0" index="3" bw="8" slack="0"/>
<pin id="1136" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp_8/9 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="phitmp_9_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="8" slack="0"/>
<pin id="1143" dir="0" index="1" bw="128" slack="0"/>
<pin id="1144" dir="0" index="2" bw="8" slack="0"/>
<pin id="1145" dir="0" index="3" bw="8" slack="0"/>
<pin id="1146" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp_9/9 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="phitmp_s_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="8" slack="0"/>
<pin id="1153" dir="0" index="1" bw="128" slack="0"/>
<pin id="1154" dir="0" index="2" bw="8" slack="0"/>
<pin id="1155" dir="0" index="3" bw="8" slack="0"/>
<pin id="1156" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp_s/9 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="phitmp_10_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="8" slack="0"/>
<pin id="1163" dir="0" index="1" bw="128" slack="0"/>
<pin id="1164" dir="0" index="2" bw="8" slack="0"/>
<pin id="1165" dir="0" index="3" bw="8" slack="0"/>
<pin id="1166" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp_10/9 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="phitmp_11_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="8" slack="0"/>
<pin id="1173" dir="0" index="1" bw="128" slack="0"/>
<pin id="1174" dir="0" index="2" bw="8" slack="0"/>
<pin id="1175" dir="0" index="3" bw="8" slack="0"/>
<pin id="1176" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp_11/9 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="phitmp_12_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="8" slack="0"/>
<pin id="1183" dir="0" index="1" bw="128" slack="0"/>
<pin id="1184" dir="0" index="2" bw="8" slack="0"/>
<pin id="1185" dir="0" index="3" bw="8" slack="0"/>
<pin id="1186" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp_12/9 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="phitmp_13_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="8" slack="0"/>
<pin id="1193" dir="0" index="1" bw="128" slack="0"/>
<pin id="1194" dir="0" index="2" bw="8" slack="0"/>
<pin id="1195" dir="0" index="3" bw="8" slack="0"/>
<pin id="1196" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp_13/9 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="phitmp_14_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="8" slack="0"/>
<pin id="1203" dir="0" index="1" bw="128" slack="0"/>
<pin id="1204" dir="0" index="2" bw="8" slack="0"/>
<pin id="1205" dir="0" index="3" bw="8" slack="0"/>
<pin id="1206" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp_14/9 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="tmp_11_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="8" slack="2"/>
<pin id="1213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/11 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="tmp_12_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="32" slack="1"/>
<pin id="1216" dir="0" index="1" bw="8" slack="0"/>
<pin id="1217" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="tmp_32_1_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="8" slack="2"/>
<pin id="1222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_1/11 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="tmp_33_1_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="32" slack="1"/>
<pin id="1225" dir="0" index="1" bw="8" slack="0"/>
<pin id="1226" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33_1/11 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="tmp_32_2_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="8" slack="2"/>
<pin id="1231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_2/11 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="tmp_33_2_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="32" slack="1"/>
<pin id="1234" dir="0" index="1" bw="8" slack="0"/>
<pin id="1235" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33_2/11 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="tmp_32_3_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="8" slack="2"/>
<pin id="1240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_3/11 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="tmp_33_3_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="32" slack="1"/>
<pin id="1243" dir="0" index="1" bw="8" slack="0"/>
<pin id="1244" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33_3/11 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="tmp_32_4_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="8" slack="2"/>
<pin id="1249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_4/11 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="tmp_33_4_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="32" slack="1"/>
<pin id="1252" dir="0" index="1" bw="8" slack="0"/>
<pin id="1253" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33_4/11 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="tmp_32_5_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="8" slack="2"/>
<pin id="1258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_5/11 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="tmp_33_5_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="32" slack="1"/>
<pin id="1261" dir="0" index="1" bw="8" slack="0"/>
<pin id="1262" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33_5/11 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="tmp_32_6_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="8" slack="2"/>
<pin id="1267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_6/11 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="tmp_33_6_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="32" slack="1"/>
<pin id="1270" dir="0" index="1" bw="8" slack="0"/>
<pin id="1271" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33_6/11 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="tmp_32_7_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="8" slack="2"/>
<pin id="1276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_7/11 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="tmp_33_7_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="32" slack="1"/>
<pin id="1279" dir="0" index="1" bw="8" slack="0"/>
<pin id="1280" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33_7/11 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="tmp_32_8_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="8" slack="2"/>
<pin id="1285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_8/11 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="tmp_33_8_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="32" slack="1"/>
<pin id="1288" dir="0" index="1" bw="8" slack="0"/>
<pin id="1289" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33_8/11 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="tmp_32_9_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="8" slack="2"/>
<pin id="1294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_9/11 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="tmp_33_9_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="32" slack="1"/>
<pin id="1297" dir="0" index="1" bw="8" slack="0"/>
<pin id="1298" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33_9/11 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="tmp_32_s_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="8" slack="2"/>
<pin id="1303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_s/11 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="tmp_33_s_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="32" slack="1"/>
<pin id="1306" dir="0" index="1" bw="8" slack="0"/>
<pin id="1307" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33_s/11 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="tmp_32_10_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="8" slack="2"/>
<pin id="1312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_10/11 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="tmp_33_10_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="32" slack="1"/>
<pin id="1315" dir="0" index="1" bw="8" slack="0"/>
<pin id="1316" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33_10/11 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="tmp_32_11_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="8" slack="2"/>
<pin id="1321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_11/11 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="tmp_33_11_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="1"/>
<pin id="1324" dir="0" index="1" bw="8" slack="0"/>
<pin id="1325" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33_11/11 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="tmp_32_12_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="8" slack="2"/>
<pin id="1330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_12/11 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="tmp_33_12_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="32" slack="1"/>
<pin id="1333" dir="0" index="1" bw="8" slack="0"/>
<pin id="1334" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33_12/11 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="tmp_32_13_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="8" slack="2"/>
<pin id="1339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_13/11 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="tmp_33_13_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="32" slack="1"/>
<pin id="1342" dir="0" index="1" bw="8" slack="0"/>
<pin id="1343" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33_13/11 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="tmp_32_14_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="8" slack="2"/>
<pin id="1348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_14/11 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="tmp_33_14_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="32" slack="1"/>
<pin id="1351" dir="0" index="1" bw="8" slack="0"/>
<pin id="1352" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33_14/11 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="tmp_5_cast_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="16" slack="4"/>
<pin id="1357" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/13 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="tmp_6_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="16" slack="0"/>
<pin id="1361" dir="0" index="1" bw="17" slack="5"/>
<pin id="1362" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="exitcond5_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="8" slack="0"/>
<pin id="1366" dir="0" index="1" bw="8" slack="0"/>
<pin id="1367" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/14 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="i_5_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="8" slack="0"/>
<pin id="1372" dir="0" index="1" bw="1" slack="0"/>
<pin id="1373" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/14 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="tmp_s_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="8" slack="0"/>
<pin id="1378" dir="0" index="1" bw="8" slack="0"/>
<pin id="1379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/14 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="tmp_last_V_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="1" slack="0"/>
<pin id="1384" dir="0" index="1" bw="1" slack="1"/>
<pin id="1385" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_last_V/14 "/>
</bind>
</comp>

<comp id="1387" class="1004" name="tmp_9_fu_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="8" slack="0"/>
<pin id="1389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/14 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="tmp_5_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="12" slack="0"/>
<pin id="1409" dir="0" index="1" bw="8" slack="0"/>
<pin id="1410" dir="0" index="2" bw="1" slack="0"/>
<pin id="1411" dir="1" index="3" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/14 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="sum_pix_tot_data_V_s_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="512" slack="0"/>
<pin id="1417" dir="0" index="1" bw="32" slack="1"/>
<pin id="1418" dir="0" index="2" bw="32" slack="1"/>
<pin id="1419" dir="0" index="3" bw="32" slack="1"/>
<pin id="1420" dir="0" index="4" bw="32" slack="1"/>
<pin id="1421" dir="0" index="5" bw="32" slack="1"/>
<pin id="1422" dir="0" index="6" bw="32" slack="1"/>
<pin id="1423" dir="0" index="7" bw="32" slack="1"/>
<pin id="1424" dir="0" index="8" bw="32" slack="1"/>
<pin id="1425" dir="0" index="9" bw="32" slack="1"/>
<pin id="1426" dir="0" index="10" bw="32" slack="1"/>
<pin id="1427" dir="0" index="11" bw="32" slack="1"/>
<pin id="1428" dir="0" index="12" bw="32" slack="1"/>
<pin id="1429" dir="0" index="13" bw="32" slack="1"/>
<pin id="1430" dir="0" index="14" bw="32" slack="1"/>
<pin id="1431" dir="0" index="15" bw="32" slack="1"/>
<pin id="1432" dir="0" index="16" bw="32" slack="1"/>
<pin id="1433" dir="1" index="17" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum_pix_tot_data_V_s/16 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="tmp_10_cast_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="12" slack="2"/>
<pin id="1453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/16 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="val_assign_1_s_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="12" slack="2"/>
<pin id="1456" dir="0" index="1" bw="1" slack="0"/>
<pin id="1457" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="val_assign_1_s/16 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="val_assign_1_cast_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="12" slack="0"/>
<pin id="1461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign_1_cast/16 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="val_assign_1_1_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="12" slack="2"/>
<pin id="1465" dir="0" index="1" bw="3" slack="0"/>
<pin id="1466" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="val_assign_1_1/16 "/>
</bind>
</comp>

<comp id="1468" class="1004" name="val_assign_1_1_cast_fu_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="12" slack="0"/>
<pin id="1470" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign_1_1_cast/16 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="val_assign_1_2_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="12" slack="2"/>
<pin id="1474" dir="0" index="1" bw="3" slack="0"/>
<pin id="1475" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="val_assign_1_2/16 "/>
</bind>
</comp>

<comp id="1477" class="1004" name="val_assign_1_2_cast_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="12" slack="0"/>
<pin id="1479" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign_1_2_cast/16 "/>
</bind>
</comp>

<comp id="1481" class="1004" name="val_assign_1_3_fu_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="12" slack="2"/>
<pin id="1483" dir="0" index="1" bw="4" slack="0"/>
<pin id="1484" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="val_assign_1_3/16 "/>
</bind>
</comp>

<comp id="1486" class="1004" name="val_assign_1_3_cast_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="12" slack="0"/>
<pin id="1488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign_1_3_cast/16 "/>
</bind>
</comp>

<comp id="1490" class="1004" name="val_assign_1_4_fu_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="12" slack="2"/>
<pin id="1492" dir="0" index="1" bw="4" slack="0"/>
<pin id="1493" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="val_assign_1_4/16 "/>
</bind>
</comp>

<comp id="1495" class="1004" name="val_assign_1_4_cast_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="12" slack="0"/>
<pin id="1497" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign_1_4_cast/16 "/>
</bind>
</comp>

<comp id="1499" class="1004" name="val_assign_1_5_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="12" slack="2"/>
<pin id="1501" dir="0" index="1" bw="4" slack="0"/>
<pin id="1502" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="val_assign_1_5/16 "/>
</bind>
</comp>

<comp id="1504" class="1004" name="val_assign_1_5_cast_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="12" slack="0"/>
<pin id="1506" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign_1_5_cast/16 "/>
</bind>
</comp>

<comp id="1508" class="1004" name="val_assign_1_6_fu_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="12" slack="2"/>
<pin id="1510" dir="0" index="1" bw="4" slack="0"/>
<pin id="1511" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="val_assign_1_6/16 "/>
</bind>
</comp>

<comp id="1513" class="1004" name="val_assign_1_6_cast_fu_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="12" slack="0"/>
<pin id="1515" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign_1_6_cast/16 "/>
</bind>
</comp>

<comp id="1517" class="1004" name="val_assign_1_7_fu_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="12" slack="2"/>
<pin id="1519" dir="0" index="1" bw="5" slack="0"/>
<pin id="1520" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="val_assign_1_7/16 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="val_assign_1_7_cast_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="12" slack="0"/>
<pin id="1524" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign_1_7_cast/16 "/>
</bind>
</comp>

<comp id="1526" class="1004" name="val_assign_1_8_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="12" slack="2"/>
<pin id="1528" dir="0" index="1" bw="5" slack="0"/>
<pin id="1529" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="val_assign_1_8/16 "/>
</bind>
</comp>

<comp id="1531" class="1004" name="val_assign_1_8_cast_fu_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="12" slack="0"/>
<pin id="1533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign_1_8_cast/16 "/>
</bind>
</comp>

<comp id="1535" class="1004" name="val_assign_1_9_fu_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="12" slack="2"/>
<pin id="1537" dir="0" index="1" bw="5" slack="0"/>
<pin id="1538" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="val_assign_1_9/16 "/>
</bind>
</comp>

<comp id="1540" class="1004" name="val_assign_1_9_cast_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="12" slack="0"/>
<pin id="1542" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign_1_9_cast/16 "/>
</bind>
</comp>

<comp id="1544" class="1004" name="val_assign_1_10_fu_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="12" slack="2"/>
<pin id="1546" dir="0" index="1" bw="5" slack="0"/>
<pin id="1547" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="val_assign_1_10/16 "/>
</bind>
</comp>

<comp id="1549" class="1004" name="val_assign_1_10_cast_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="12" slack="0"/>
<pin id="1551" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign_1_10_cast/16 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="val_assign_1_11_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="12" slack="2"/>
<pin id="1555" dir="0" index="1" bw="5" slack="0"/>
<pin id="1556" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="val_assign_1_11/16 "/>
</bind>
</comp>

<comp id="1558" class="1004" name="val_assign_1_11_cast_fu_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="12" slack="0"/>
<pin id="1560" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign_1_11_cast/16 "/>
</bind>
</comp>

<comp id="1562" class="1004" name="val_assign_1_12_fu_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="12" slack="2"/>
<pin id="1564" dir="0" index="1" bw="5" slack="0"/>
<pin id="1565" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="val_assign_1_12/16 "/>
</bind>
</comp>

<comp id="1567" class="1004" name="val_assign_1_12_cast_fu_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="12" slack="0"/>
<pin id="1569" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign_1_12_cast/16 "/>
</bind>
</comp>

<comp id="1571" class="1004" name="val_assign_1_13_fu_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="12" slack="2"/>
<pin id="1573" dir="0" index="1" bw="5" slack="0"/>
<pin id="1574" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="val_assign_1_13/16 "/>
</bind>
</comp>

<comp id="1576" class="1004" name="val_assign_1_13_cast_fu_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="12" slack="0"/>
<pin id="1578" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign_1_13_cast/16 "/>
</bind>
</comp>

<comp id="1580" class="1004" name="val_assign_1_14_fu_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="12" slack="2"/>
<pin id="1582" dir="0" index="1" bw="5" slack="0"/>
<pin id="1583" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="val_assign_1_14/16 "/>
</bind>
</comp>

<comp id="1585" class="1004" name="tmp_fu_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="492" slack="0"/>
<pin id="1587" dir="0" index="1" bw="12" slack="0"/>
<pin id="1588" dir="0" index="2" bw="12" slack="0"/>
<pin id="1589" dir="0" index="3" bw="12" slack="0"/>
<pin id="1590" dir="0" index="4" bw="12" slack="0"/>
<pin id="1591" dir="0" index="5" bw="12" slack="0"/>
<pin id="1592" dir="0" index="6" bw="12" slack="0"/>
<pin id="1593" dir="0" index="7" bw="12" slack="0"/>
<pin id="1594" dir="0" index="8" bw="12" slack="0"/>
<pin id="1595" dir="0" index="9" bw="12" slack="0"/>
<pin id="1596" dir="0" index="10" bw="12" slack="0"/>
<pin id="1597" dir="0" index="11" bw="12" slack="0"/>
<pin id="1598" dir="0" index="12" bw="12" slack="0"/>
<pin id="1599" dir="0" index="13" bw="12" slack="0"/>
<pin id="1600" dir="0" index="14" bw="12" slack="0"/>
<pin id="1601" dir="0" index="15" bw="12" slack="0"/>
<pin id="1602" dir="0" index="16" bw="12" slack="0"/>
<pin id="1603" dir="1" index="17" bw="492" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/16 "/>
</bind>
</comp>

<comp id="1621" class="1004" name="sum_pix_tot_data_V_1_fu_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="492" slack="0"/>
<pin id="1623" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_pix_tot_data_V_1/16 "/>
</bind>
</comp>

<comp id="1625" class="1004" name="tmp_data_V_1_fu_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="1" slack="11"/>
<pin id="1627" dir="0" index="1" bw="512" slack="0"/>
<pin id="1628" dir="0" index="2" bw="492" slack="0"/>
<pin id="1629" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_V_1/16 "/>
</bind>
</comp>

<comp id="1633" class="1007" name="grp_fu_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="16" slack="0"/>
<pin id="1635" dir="0" index="1" bw="24" slack="0"/>
<pin id="1636" dir="1" index="2" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="1639" class="1005" name="K_TLAST_read_reg_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="16" slack="3"/>
<pin id="1641" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="K_TLAST_read "/>
</bind>
</comp>

<comp id="1645" class="1005" name="N_ADDS_read_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="16" slack="1"/>
<pin id="1647" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="N_ADDS_read "/>
</bind>
</comp>

<comp id="1650" class="1005" name="tmp_3_reg_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="1" slack="9"/>
<pin id="1652" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1655" class="1005" name="cast_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="24" slack="1"/>
<pin id="1657" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="1660" class="1005" name="tmp_2_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="17" slack="5"/>
<pin id="1662" dir="1" index="1" bw="17" slack="5"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="bound_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="24" slack="4"/>
<pin id="1667" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="1670" class="1005" name="exitcond1_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="1" slack="1"/>
<pin id="1672" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="1674" class="1005" name="k_tlast_cnt_1_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="16" slack="0"/>
<pin id="1676" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="k_tlast_cnt_1 "/>
</bind>
</comp>

<comp id="1682" class="1005" name="i_3_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="8" slack="0"/>
<pin id="1684" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1687" class="1005" name="exitcond_flatten_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="1" slack="1"/>
<pin id="1689" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1691" class="1005" name="indvar_flatten_next_reg_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="24" slack="0"/>
<pin id="1693" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1696" class="1005" name="i_1_mid2_reg_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="8" slack="1"/>
<pin id="1698" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_1_mid2 "/>
</bind>
</comp>

<comp id="1701" class="1005" name="i_4_reg_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="8" slack="0"/>
<pin id="1703" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1706" class="1005" name="tmp_13_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="8" slack="2"/>
<pin id="1708" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1711" class="1005" name="sum_pix_ch0_0_addr_1_reg_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="8" slack="1"/>
<pin id="1713" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_0_addr_1 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="phitmp_1_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="8" slack="2"/>
<pin id="1719" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="phitmp_1 "/>
</bind>
</comp>

<comp id="1722" class="1005" name="sum_pix_ch0_1_addr_1_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="8" slack="1"/>
<pin id="1724" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_1_addr_1 "/>
</bind>
</comp>

<comp id="1728" class="1005" name="phitmp_2_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="8" slack="2"/>
<pin id="1730" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="phitmp_2 "/>
</bind>
</comp>

<comp id="1733" class="1005" name="sum_pix_ch0_2_addr_1_reg_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="8" slack="1"/>
<pin id="1735" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_2_addr_1 "/>
</bind>
</comp>

<comp id="1739" class="1005" name="phitmp_3_reg_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="8" slack="2"/>
<pin id="1741" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="phitmp_3 "/>
</bind>
</comp>

<comp id="1744" class="1005" name="sum_pix_ch0_3_addr_1_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="8" slack="1"/>
<pin id="1746" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_3_addr_1 "/>
</bind>
</comp>

<comp id="1750" class="1005" name="phitmp_4_reg_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="8" slack="2"/>
<pin id="1752" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="phitmp_4 "/>
</bind>
</comp>

<comp id="1755" class="1005" name="sum_pix_ch0_4_addr_1_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="8" slack="1"/>
<pin id="1757" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_4_addr_1 "/>
</bind>
</comp>

<comp id="1761" class="1005" name="phitmp_5_reg_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="8" slack="2"/>
<pin id="1763" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="phitmp_5 "/>
</bind>
</comp>

<comp id="1766" class="1005" name="sum_pix_ch0_5_addr_1_reg_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="8" slack="1"/>
<pin id="1768" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_5_addr_1 "/>
</bind>
</comp>

<comp id="1772" class="1005" name="phitmp_6_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="8" slack="2"/>
<pin id="1774" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="phitmp_6 "/>
</bind>
</comp>

<comp id="1777" class="1005" name="sum_pix_ch0_6_addr_1_reg_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="8" slack="1"/>
<pin id="1779" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_6_addr_1 "/>
</bind>
</comp>

<comp id="1783" class="1005" name="phitmp_7_reg_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="8" slack="2"/>
<pin id="1785" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="phitmp_7 "/>
</bind>
</comp>

<comp id="1788" class="1005" name="sum_pix_ch0_7_addr_1_reg_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="8" slack="1"/>
<pin id="1790" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_7_addr_1 "/>
</bind>
</comp>

<comp id="1794" class="1005" name="phitmp_8_reg_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="8" slack="2"/>
<pin id="1796" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="phitmp_8 "/>
</bind>
</comp>

<comp id="1799" class="1005" name="sum_pix_ch0_8_addr_1_reg_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="8" slack="1"/>
<pin id="1801" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_8_addr_1 "/>
</bind>
</comp>

<comp id="1805" class="1005" name="phitmp_9_reg_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="8" slack="2"/>
<pin id="1807" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="phitmp_9 "/>
</bind>
</comp>

<comp id="1810" class="1005" name="sum_pix_ch0_9_addr_1_reg_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="8" slack="1"/>
<pin id="1812" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_9_addr_1 "/>
</bind>
</comp>

<comp id="1816" class="1005" name="phitmp_s_reg_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="8" slack="2"/>
<pin id="1818" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="phitmp_s "/>
</bind>
</comp>

<comp id="1821" class="1005" name="sum_pix_ch0_10_addr_1_reg_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="8" slack="1"/>
<pin id="1823" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_10_addr_1 "/>
</bind>
</comp>

<comp id="1827" class="1005" name="phitmp_10_reg_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="8" slack="2"/>
<pin id="1829" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="phitmp_10 "/>
</bind>
</comp>

<comp id="1832" class="1005" name="sum_pix_ch0_11_addr_1_reg_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="8" slack="1"/>
<pin id="1834" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_11_addr_1 "/>
</bind>
</comp>

<comp id="1838" class="1005" name="phitmp_11_reg_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="8" slack="2"/>
<pin id="1840" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="phitmp_11 "/>
</bind>
</comp>

<comp id="1843" class="1005" name="sum_pix_ch0_12_addr_1_reg_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="8" slack="1"/>
<pin id="1845" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_12_addr_1 "/>
</bind>
</comp>

<comp id="1849" class="1005" name="phitmp_12_reg_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="8" slack="2"/>
<pin id="1851" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="phitmp_12 "/>
</bind>
</comp>

<comp id="1854" class="1005" name="sum_pix_ch0_13_addr_1_reg_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="8" slack="1"/>
<pin id="1856" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_13_addr_1 "/>
</bind>
</comp>

<comp id="1860" class="1005" name="phitmp_13_reg_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="8" slack="2"/>
<pin id="1862" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="phitmp_13 "/>
</bind>
</comp>

<comp id="1865" class="1005" name="sum_pix_ch0_14_addr_1_reg_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="8" slack="1"/>
<pin id="1867" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_14_addr_1 "/>
</bind>
</comp>

<comp id="1871" class="1005" name="phitmp_14_reg_1871">
<pin_list>
<pin id="1872" dir="0" index="0" bw="8" slack="2"/>
<pin id="1873" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="phitmp_14 "/>
</bind>
</comp>

<comp id="1876" class="1005" name="sum_pix_ch0_15_addr_1_reg_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="8" slack="1"/>
<pin id="1878" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_15_addr_1 "/>
</bind>
</comp>

<comp id="1882" class="1005" name="tmp_12_reg_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="32" slack="1"/>
<pin id="1884" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1887" class="1005" name="tmp_33_1_reg_1887">
<pin_list>
<pin id="1888" dir="0" index="0" bw="32" slack="1"/>
<pin id="1889" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_1 "/>
</bind>
</comp>

<comp id="1892" class="1005" name="tmp_33_2_reg_1892">
<pin_list>
<pin id="1893" dir="0" index="0" bw="32" slack="1"/>
<pin id="1894" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_2 "/>
</bind>
</comp>

<comp id="1897" class="1005" name="tmp_33_3_reg_1897">
<pin_list>
<pin id="1898" dir="0" index="0" bw="32" slack="1"/>
<pin id="1899" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_3 "/>
</bind>
</comp>

<comp id="1902" class="1005" name="tmp_33_4_reg_1902">
<pin_list>
<pin id="1903" dir="0" index="0" bw="32" slack="1"/>
<pin id="1904" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_4 "/>
</bind>
</comp>

<comp id="1907" class="1005" name="tmp_33_5_reg_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="32" slack="1"/>
<pin id="1909" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_5 "/>
</bind>
</comp>

<comp id="1912" class="1005" name="tmp_33_6_reg_1912">
<pin_list>
<pin id="1913" dir="0" index="0" bw="32" slack="1"/>
<pin id="1914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_6 "/>
</bind>
</comp>

<comp id="1917" class="1005" name="tmp_33_7_reg_1917">
<pin_list>
<pin id="1918" dir="0" index="0" bw="32" slack="1"/>
<pin id="1919" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_7 "/>
</bind>
</comp>

<comp id="1922" class="1005" name="tmp_33_8_reg_1922">
<pin_list>
<pin id="1923" dir="0" index="0" bw="32" slack="1"/>
<pin id="1924" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_8 "/>
</bind>
</comp>

<comp id="1927" class="1005" name="tmp_33_9_reg_1927">
<pin_list>
<pin id="1928" dir="0" index="0" bw="32" slack="1"/>
<pin id="1929" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_9 "/>
</bind>
</comp>

<comp id="1932" class="1005" name="tmp_33_s_reg_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="32" slack="1"/>
<pin id="1934" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_s "/>
</bind>
</comp>

<comp id="1937" class="1005" name="tmp_33_10_reg_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="32" slack="1"/>
<pin id="1939" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_10 "/>
</bind>
</comp>

<comp id="1942" class="1005" name="tmp_33_11_reg_1942">
<pin_list>
<pin id="1943" dir="0" index="0" bw="32" slack="1"/>
<pin id="1944" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_11 "/>
</bind>
</comp>

<comp id="1947" class="1005" name="tmp_33_12_reg_1947">
<pin_list>
<pin id="1948" dir="0" index="0" bw="32" slack="1"/>
<pin id="1949" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_12 "/>
</bind>
</comp>

<comp id="1952" class="1005" name="tmp_33_13_reg_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="32" slack="1"/>
<pin id="1954" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_13 "/>
</bind>
</comp>

<comp id="1957" class="1005" name="tmp_33_14_reg_1957">
<pin_list>
<pin id="1958" dir="0" index="0" bw="32" slack="1"/>
<pin id="1959" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_14 "/>
</bind>
</comp>

<comp id="1962" class="1005" name="tmp_6_reg_1962">
<pin_list>
<pin id="1963" dir="0" index="0" bw="1" slack="1"/>
<pin id="1964" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1967" class="1005" name="exitcond5_reg_1967">
<pin_list>
<pin id="1968" dir="0" index="0" bw="1" slack="1"/>
<pin id="1969" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5 "/>
</bind>
</comp>

<comp id="1971" class="1005" name="i_5_reg_1971">
<pin_list>
<pin id="1972" dir="0" index="0" bw="8" slack="0"/>
<pin id="1973" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="1976" class="1005" name="tmp_last_V_reg_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="1" slack="2"/>
<pin id="1978" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="1981" class="1005" name="sum_pix_ch0_0_addr_2_reg_1981">
<pin_list>
<pin id="1982" dir="0" index="0" bw="8" slack="1"/>
<pin id="1983" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_0_addr_2 "/>
</bind>
</comp>

<comp id="1986" class="1005" name="sum_pix_ch0_1_addr_2_reg_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="8" slack="1"/>
<pin id="1988" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_1_addr_2 "/>
</bind>
</comp>

<comp id="1991" class="1005" name="sum_pix_ch0_2_addr_2_reg_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="8" slack="1"/>
<pin id="1993" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_2_addr_2 "/>
</bind>
</comp>

<comp id="1996" class="1005" name="sum_pix_ch0_3_addr_2_reg_1996">
<pin_list>
<pin id="1997" dir="0" index="0" bw="8" slack="1"/>
<pin id="1998" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_3_addr_2 "/>
</bind>
</comp>

<comp id="2001" class="1005" name="sum_pix_ch0_4_addr_2_reg_2001">
<pin_list>
<pin id="2002" dir="0" index="0" bw="8" slack="1"/>
<pin id="2003" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_4_addr_2 "/>
</bind>
</comp>

<comp id="2006" class="1005" name="sum_pix_ch0_5_addr_2_reg_2006">
<pin_list>
<pin id="2007" dir="0" index="0" bw="8" slack="1"/>
<pin id="2008" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_5_addr_2 "/>
</bind>
</comp>

<comp id="2011" class="1005" name="sum_pix_ch0_6_addr_2_reg_2011">
<pin_list>
<pin id="2012" dir="0" index="0" bw="8" slack="1"/>
<pin id="2013" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_6_addr_2 "/>
</bind>
</comp>

<comp id="2016" class="1005" name="sum_pix_ch0_7_addr_2_reg_2016">
<pin_list>
<pin id="2017" dir="0" index="0" bw="8" slack="1"/>
<pin id="2018" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_7_addr_2 "/>
</bind>
</comp>

<comp id="2021" class="1005" name="sum_pix_ch0_8_addr_2_reg_2021">
<pin_list>
<pin id="2022" dir="0" index="0" bw="8" slack="1"/>
<pin id="2023" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_8_addr_2 "/>
</bind>
</comp>

<comp id="2026" class="1005" name="sum_pix_ch0_9_addr_2_reg_2026">
<pin_list>
<pin id="2027" dir="0" index="0" bw="8" slack="1"/>
<pin id="2028" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_9_addr_2 "/>
</bind>
</comp>

<comp id="2031" class="1005" name="sum_pix_ch0_10_addr_2_reg_2031">
<pin_list>
<pin id="2032" dir="0" index="0" bw="8" slack="1"/>
<pin id="2033" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_10_addr_2 "/>
</bind>
</comp>

<comp id="2036" class="1005" name="sum_pix_ch0_11_addr_2_reg_2036">
<pin_list>
<pin id="2037" dir="0" index="0" bw="8" slack="1"/>
<pin id="2038" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_11_addr_2 "/>
</bind>
</comp>

<comp id="2041" class="1005" name="sum_pix_ch0_12_addr_2_reg_2041">
<pin_list>
<pin id="2042" dir="0" index="0" bw="8" slack="1"/>
<pin id="2043" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_12_addr_2 "/>
</bind>
</comp>

<comp id="2046" class="1005" name="sum_pix_ch0_13_addr_2_reg_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="8" slack="1"/>
<pin id="2048" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_13_addr_2 "/>
</bind>
</comp>

<comp id="2051" class="1005" name="sum_pix_ch0_14_addr_2_reg_2051">
<pin_list>
<pin id="2052" dir="0" index="0" bw="8" slack="1"/>
<pin id="2053" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_14_addr_2 "/>
</bind>
</comp>

<comp id="2056" class="1005" name="sum_pix_ch0_15_addr_2_reg_2056">
<pin_list>
<pin id="2057" dir="0" index="0" bw="8" slack="1"/>
<pin id="2058" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix_ch0_15_addr_2 "/>
</bind>
</comp>

<comp id="2061" class="1005" name="tmp_5_reg_2061">
<pin_list>
<pin id="2062" dir="0" index="0" bw="12" slack="2"/>
<pin id="2063" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="2081" class="1005" name="tmp_data_V_1_reg_2081">
<pin_list>
<pin id="2082" dir="0" index="0" bw="512" slack="1"/>
<pin id="2083" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="215"><net_src comp="38" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="38" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="38" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="38" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="38" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="38" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="38" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="38" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="38" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="38" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="38" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="34" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="32" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="36" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="30" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="34" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="28" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="304"><net_src comp="96" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="0" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="2" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="307"><net_src comp="4" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="308"><net_src comp="6" pin="0"/><net_sink comp="294" pin=4"/></net>

<net id="309"><net_src comp="8" pin="0"/><net_sink comp="294" pin=5"/></net>

<net id="310"><net_src comp="10" pin="0"/><net_sink comp="294" pin=6"/></net>

<net id="311"><net_src comp="12" pin="0"/><net_sink comp="294" pin=7"/></net>

<net id="329"><net_src comp="202" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="330"><net_src comp="14" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="331"><net_src comp="16" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="332"><net_src comp="18" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="333"><net_src comp="20" pin="0"/><net_sink comp="312" pin=4"/></net>

<net id="334"><net_src comp="22" pin="0"/><net_sink comp="312" pin=5"/></net>

<net id="335"><net_src comp="24" pin="0"/><net_sink comp="312" pin=6"/></net>

<net id="336"><net_src comp="26" pin="0"/><net_sink comp="312" pin=7"/></net>

<net id="337"><net_src comp="204" pin="0"/><net_sink comp="312" pin=9"/></net>

<net id="338"><net_src comp="204" pin="0"/><net_sink comp="312" pin=10"/></net>

<net id="339"><net_src comp="70" pin="0"/><net_sink comp="312" pin=11"/></net>

<net id="340"><net_src comp="206" pin="0"/><net_sink comp="312" pin=13"/></net>

<net id="341"><net_src comp="208" pin="0"/><net_sink comp="312" pin=14"/></net>

<net id="347"><net_src comp="88" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="40" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="353"><net_src comp="342" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="359"><net_src comp="88" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="40" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="365"><net_src comp="354" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="371"><net_src comp="88" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="40" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="377"><net_src comp="366" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="383"><net_src comp="88" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="40" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="389"><net_src comp="378" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="395"><net_src comp="88" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="40" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="401"><net_src comp="390" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="407"><net_src comp="88" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="40" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="413"><net_src comp="402" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="419"><net_src comp="88" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="40" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="425"><net_src comp="414" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="431"><net_src comp="88" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="40" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="437"><net_src comp="426" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="443"><net_src comp="88" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="40" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="449"><net_src comp="438" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="455"><net_src comp="88" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="40" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="461"><net_src comp="450" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="467"><net_src comp="88" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="40" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="473"><net_src comp="462" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="479"><net_src comp="88" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="40" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="485"><net_src comp="474" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="491"><net_src comp="88" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="40" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="497"><net_src comp="486" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="503"><net_src comp="88" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="40" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="509"><net_src comp="498" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="515"><net_src comp="88" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="40" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="521"><net_src comp="510" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="527"><net_src comp="88" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="40" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="533"><net_src comp="522" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="539"><net_src comp="88" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="540"><net_src comp="534" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="546"><net_src comp="88" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="547"><net_src comp="541" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="553"><net_src comp="88" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="554"><net_src comp="548" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="560"><net_src comp="88" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="561"><net_src comp="555" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="567"><net_src comp="88" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="568"><net_src comp="562" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="574"><net_src comp="88" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="575"><net_src comp="569" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="581"><net_src comp="88" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="582"><net_src comp="576" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="588"><net_src comp="88" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="589"><net_src comp="583" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="595"><net_src comp="88" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="596"><net_src comp="590" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="602"><net_src comp="88" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="603"><net_src comp="597" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="609"><net_src comp="88" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="610"><net_src comp="604" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="616"><net_src comp="88" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="617"><net_src comp="611" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="623"><net_src comp="88" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="624"><net_src comp="618" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="630"><net_src comp="88" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="631"><net_src comp="625" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="637"><net_src comp="88" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="638"><net_src comp="632" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="644"><net_src comp="88" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="645"><net_src comp="639" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="699"><net_src comp="88" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="700"><net_src comp="694" pin="3"/><net_sink comp="348" pin=3"/></net>

<net id="706"><net_src comp="88" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="707"><net_src comp="701" pin="3"/><net_sink comp="360" pin=3"/></net>

<net id="713"><net_src comp="88" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="714"><net_src comp="708" pin="3"/><net_sink comp="372" pin=3"/></net>

<net id="720"><net_src comp="88" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="721"><net_src comp="715" pin="3"/><net_sink comp="384" pin=3"/></net>

<net id="727"><net_src comp="88" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="728"><net_src comp="722" pin="3"/><net_sink comp="396" pin=3"/></net>

<net id="734"><net_src comp="88" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="735"><net_src comp="729" pin="3"/><net_sink comp="408" pin=3"/></net>

<net id="741"><net_src comp="88" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="742"><net_src comp="736" pin="3"/><net_sink comp="420" pin=3"/></net>

<net id="748"><net_src comp="88" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="749"><net_src comp="743" pin="3"/><net_sink comp="432" pin=3"/></net>

<net id="755"><net_src comp="88" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="756"><net_src comp="750" pin="3"/><net_sink comp="444" pin=3"/></net>

<net id="762"><net_src comp="88" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="763"><net_src comp="757" pin="3"/><net_sink comp="456" pin=3"/></net>

<net id="769"><net_src comp="88" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="770"><net_src comp="764" pin="3"/><net_sink comp="468" pin=3"/></net>

<net id="776"><net_src comp="88" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="777"><net_src comp="771" pin="3"/><net_sink comp="480" pin=3"/></net>

<net id="783"><net_src comp="88" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="784"><net_src comp="778" pin="3"/><net_sink comp="492" pin=3"/></net>

<net id="790"><net_src comp="88" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="791"><net_src comp="785" pin="3"/><net_sink comp="504" pin=3"/></net>

<net id="797"><net_src comp="88" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="798"><net_src comp="792" pin="3"/><net_sink comp="516" pin=3"/></net>

<net id="804"><net_src comp="88" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="805"><net_src comp="799" pin="3"/><net_sink comp="528" pin=3"/></net>

<net id="809"><net_src comp="66" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="816"><net_src comp="806" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="810" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="821"><net_src comp="70" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="828"><net_src comp="818" pin="1"/><net_sink comp="822" pin=2"/></net>

<net id="832"><net_src comp="92" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="839"><net_src comp="829" pin="1"/><net_sink comp="833" pin=2"/></net>

<net id="843"><net_src comp="70" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="850"><net_src comp="840" pin="1"/><net_sink comp="844" pin=2"/></net>

<net id="854"><net_src comp="70" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="861"><net_src comp="851" pin="1"/><net_sink comp="855" pin=2"/></net>

<net id="865"><net_src comp="348" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="348" pin="5"/><net_sink comp="862" pin=0"/></net>

<net id="870"><net_src comp="360" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="360" pin="5"/><net_sink comp="867" pin=0"/></net>

<net id="875"><net_src comp="372" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="372" pin="5"/><net_sink comp="872" pin=0"/></net>

<net id="880"><net_src comp="384" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="384" pin="5"/><net_sink comp="877" pin=0"/></net>

<net id="885"><net_src comp="396" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="396" pin="5"/><net_sink comp="882" pin=0"/></net>

<net id="890"><net_src comp="408" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="408" pin="5"/><net_sink comp="887" pin=0"/></net>

<net id="895"><net_src comp="420" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="420" pin="5"/><net_sink comp="892" pin=0"/></net>

<net id="900"><net_src comp="432" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="432" pin="5"/><net_sink comp="897" pin=0"/></net>

<net id="905"><net_src comp="444" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="444" pin="5"/><net_sink comp="902" pin=0"/></net>

<net id="910"><net_src comp="456" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="456" pin="5"/><net_sink comp="907" pin=0"/></net>

<net id="915"><net_src comp="468" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="468" pin="5"/><net_sink comp="912" pin=0"/></net>

<net id="920"><net_src comp="480" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="480" pin="5"/><net_sink comp="917" pin=0"/></net>

<net id="925"><net_src comp="492" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="492" pin="5"/><net_sink comp="922" pin=0"/></net>

<net id="930"><net_src comp="504" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="504" pin="5"/><net_sink comp="927" pin=0"/></net>

<net id="935"><net_src comp="516" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="516" pin="5"/><net_sink comp="932" pin=0"/></net>

<net id="940"><net_src comp="528" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="528" pin="5"/><net_sink comp="937" pin=0"/></net>

<net id="946"><net_src comp="282" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="40" pin="0"/><net_sink comp="942" pin=1"/></net>

<net id="958"><net_src comp="951" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="64" pin="0"/><net_sink comp="954" pin=1"/></net>

<net id="964"><net_src comp="810" pin="4"/><net_sink comp="960" pin=0"/></net>

<net id="969"><net_src comp="810" pin="4"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="68" pin="0"/><net_sink comp="965" pin=1"/></net>

<net id="975"><net_src comp="822" pin="4"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="72" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="981"><net_src comp="822" pin="4"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="78" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="986"><net_src comp="822" pin="4"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="989"><net_src comp="983" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="990"><net_src comp="983" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="991"><net_src comp="983" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="992"><net_src comp="983" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="993"><net_src comp="983" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="994"><net_src comp="983" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="995"><net_src comp="983" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="996"><net_src comp="983" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="997"><net_src comp="983" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="998"><net_src comp="983" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="999"><net_src comp="983" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1000"><net_src comp="983" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="1001"><net_src comp="983" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="1002"><net_src comp="983" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="1007"><net_src comp="833" pin="4"/><net_sink comp="1003" pin=0"/></net>

<net id="1012"><net_src comp="833" pin="4"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="94" pin="0"/><net_sink comp="1008" pin=1"/></net>

<net id="1018"><net_src comp="844" pin="4"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="72" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1025"><net_src comp="1014" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1026"><net_src comp="70" pin="0"/><net_sink comp="1020" pin=1"/></net>

<net id="1027"><net_src comp="844" pin="4"/><net_sink comp="1020" pin=2"/></net>

<net id="1032"><net_src comp="78" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="1020" pin="3"/><net_sink comp="1028" pin=1"/></net>

<net id="1037"><net_src comp="1034" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="1039"><net_src comp="1034" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="1040"><net_src comp="1034" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="1041"><net_src comp="1034" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="1042"><net_src comp="1034" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="1043"><net_src comp="1034" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="1044"><net_src comp="1034" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="1045"><net_src comp="1034" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="1046"><net_src comp="1034" pin="1"/><net_sink comp="597" pin=2"/></net>

<net id="1047"><net_src comp="1034" pin="1"/><net_sink comp="604" pin=2"/></net>

<net id="1048"><net_src comp="1034" pin="1"/><net_sink comp="611" pin=2"/></net>

<net id="1049"><net_src comp="1034" pin="1"/><net_sink comp="618" pin=2"/></net>

<net id="1050"><net_src comp="1034" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="1051"><net_src comp="1034" pin="1"/><net_sink comp="632" pin=2"/></net>

<net id="1052"><net_src comp="1034" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="1056"><net_src comp="294" pin="8"/><net_sink comp="1053" pin=0"/></net>

<net id="1060"><net_src comp="1053" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1067"><net_src comp="98" pin="0"/><net_sink comp="1061" pin=0"/></net>

<net id="1068"><net_src comp="1053" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1069"><net_src comp="100" pin="0"/><net_sink comp="1061" pin=2"/></net>

<net id="1070"><net_src comp="102" pin="0"/><net_sink comp="1061" pin=3"/></net>

<net id="1077"><net_src comp="98" pin="0"/><net_sink comp="1071" pin=0"/></net>

<net id="1078"><net_src comp="1053" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1079"><net_src comp="104" pin="0"/><net_sink comp="1071" pin=2"/></net>

<net id="1080"><net_src comp="106" pin="0"/><net_sink comp="1071" pin=3"/></net>

<net id="1087"><net_src comp="98" pin="0"/><net_sink comp="1081" pin=0"/></net>

<net id="1088"><net_src comp="1053" pin="1"/><net_sink comp="1081" pin=1"/></net>

<net id="1089"><net_src comp="108" pin="0"/><net_sink comp="1081" pin=2"/></net>

<net id="1090"><net_src comp="110" pin="0"/><net_sink comp="1081" pin=3"/></net>

<net id="1097"><net_src comp="98" pin="0"/><net_sink comp="1091" pin=0"/></net>

<net id="1098"><net_src comp="1053" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1099"><net_src comp="112" pin="0"/><net_sink comp="1091" pin=2"/></net>

<net id="1100"><net_src comp="114" pin="0"/><net_sink comp="1091" pin=3"/></net>

<net id="1107"><net_src comp="98" pin="0"/><net_sink comp="1101" pin=0"/></net>

<net id="1108"><net_src comp="1053" pin="1"/><net_sink comp="1101" pin=1"/></net>

<net id="1109"><net_src comp="116" pin="0"/><net_sink comp="1101" pin=2"/></net>

<net id="1110"><net_src comp="118" pin="0"/><net_sink comp="1101" pin=3"/></net>

<net id="1117"><net_src comp="98" pin="0"/><net_sink comp="1111" pin=0"/></net>

<net id="1118"><net_src comp="1053" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="1119"><net_src comp="120" pin="0"/><net_sink comp="1111" pin=2"/></net>

<net id="1120"><net_src comp="122" pin="0"/><net_sink comp="1111" pin=3"/></net>

<net id="1127"><net_src comp="98" pin="0"/><net_sink comp="1121" pin=0"/></net>

<net id="1128"><net_src comp="1053" pin="1"/><net_sink comp="1121" pin=1"/></net>

<net id="1129"><net_src comp="124" pin="0"/><net_sink comp="1121" pin=2"/></net>

<net id="1130"><net_src comp="126" pin="0"/><net_sink comp="1121" pin=3"/></net>

<net id="1137"><net_src comp="98" pin="0"/><net_sink comp="1131" pin=0"/></net>

<net id="1138"><net_src comp="1053" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="1139"><net_src comp="128" pin="0"/><net_sink comp="1131" pin=2"/></net>

<net id="1140"><net_src comp="130" pin="0"/><net_sink comp="1131" pin=3"/></net>

<net id="1147"><net_src comp="98" pin="0"/><net_sink comp="1141" pin=0"/></net>

<net id="1148"><net_src comp="1053" pin="1"/><net_sink comp="1141" pin=1"/></net>

<net id="1149"><net_src comp="132" pin="0"/><net_sink comp="1141" pin=2"/></net>

<net id="1150"><net_src comp="134" pin="0"/><net_sink comp="1141" pin=3"/></net>

<net id="1157"><net_src comp="98" pin="0"/><net_sink comp="1151" pin=0"/></net>

<net id="1158"><net_src comp="1053" pin="1"/><net_sink comp="1151" pin=1"/></net>

<net id="1159"><net_src comp="136" pin="0"/><net_sink comp="1151" pin=2"/></net>

<net id="1160"><net_src comp="138" pin="0"/><net_sink comp="1151" pin=3"/></net>

<net id="1167"><net_src comp="98" pin="0"/><net_sink comp="1161" pin=0"/></net>

<net id="1168"><net_src comp="1053" pin="1"/><net_sink comp="1161" pin=1"/></net>

<net id="1169"><net_src comp="140" pin="0"/><net_sink comp="1161" pin=2"/></net>

<net id="1170"><net_src comp="142" pin="0"/><net_sink comp="1161" pin=3"/></net>

<net id="1177"><net_src comp="98" pin="0"/><net_sink comp="1171" pin=0"/></net>

<net id="1178"><net_src comp="1053" pin="1"/><net_sink comp="1171" pin=1"/></net>

<net id="1179"><net_src comp="144" pin="0"/><net_sink comp="1171" pin=2"/></net>

<net id="1180"><net_src comp="146" pin="0"/><net_sink comp="1171" pin=3"/></net>

<net id="1187"><net_src comp="98" pin="0"/><net_sink comp="1181" pin=0"/></net>

<net id="1188"><net_src comp="1053" pin="1"/><net_sink comp="1181" pin=1"/></net>

<net id="1189"><net_src comp="148" pin="0"/><net_sink comp="1181" pin=2"/></net>

<net id="1190"><net_src comp="150" pin="0"/><net_sink comp="1181" pin=3"/></net>

<net id="1197"><net_src comp="98" pin="0"/><net_sink comp="1191" pin=0"/></net>

<net id="1198"><net_src comp="1053" pin="1"/><net_sink comp="1191" pin=1"/></net>

<net id="1199"><net_src comp="152" pin="0"/><net_sink comp="1191" pin=2"/></net>

<net id="1200"><net_src comp="154" pin="0"/><net_sink comp="1191" pin=3"/></net>

<net id="1207"><net_src comp="98" pin="0"/><net_sink comp="1201" pin=0"/></net>

<net id="1208"><net_src comp="1053" pin="1"/><net_sink comp="1201" pin=1"/></net>

<net id="1209"><net_src comp="156" pin="0"/><net_sink comp="1201" pin=2"/></net>

<net id="1210"><net_src comp="158" pin="0"/><net_sink comp="1201" pin=3"/></net>

<net id="1218"><net_src comp="862" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1219"><net_src comp="1211" pin="1"/><net_sink comp="1214" pin=1"/></net>

<net id="1227"><net_src comp="867" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1228"><net_src comp="1220" pin="1"/><net_sink comp="1223" pin=1"/></net>

<net id="1236"><net_src comp="872" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1237"><net_src comp="1229" pin="1"/><net_sink comp="1232" pin=1"/></net>

<net id="1245"><net_src comp="877" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1246"><net_src comp="1238" pin="1"/><net_sink comp="1241" pin=1"/></net>

<net id="1254"><net_src comp="882" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1255"><net_src comp="1247" pin="1"/><net_sink comp="1250" pin=1"/></net>

<net id="1263"><net_src comp="887" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1264"><net_src comp="1256" pin="1"/><net_sink comp="1259" pin=1"/></net>

<net id="1272"><net_src comp="892" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1273"><net_src comp="1265" pin="1"/><net_sink comp="1268" pin=1"/></net>

<net id="1281"><net_src comp="897" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1282"><net_src comp="1274" pin="1"/><net_sink comp="1277" pin=1"/></net>

<net id="1290"><net_src comp="902" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1291"><net_src comp="1283" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1299"><net_src comp="907" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1300"><net_src comp="1292" pin="1"/><net_sink comp="1295" pin=1"/></net>

<net id="1308"><net_src comp="912" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="1309"><net_src comp="1301" pin="1"/><net_sink comp="1304" pin=1"/></net>

<net id="1317"><net_src comp="917" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1318"><net_src comp="1310" pin="1"/><net_sink comp="1313" pin=1"/></net>

<net id="1326"><net_src comp="922" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1327"><net_src comp="1319" pin="1"/><net_sink comp="1322" pin=1"/></net>

<net id="1335"><net_src comp="927" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1336"><net_src comp="1328" pin="1"/><net_sink comp="1331" pin=1"/></net>

<net id="1344"><net_src comp="932" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1345"><net_src comp="1337" pin="1"/><net_sink comp="1340" pin=1"/></net>

<net id="1353"><net_src comp="937" pin="1"/><net_sink comp="1349" pin=0"/></net>

<net id="1354"><net_src comp="1346" pin="1"/><net_sink comp="1349" pin=1"/></net>

<net id="1358"><net_src comp="806" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1363"><net_src comp="1355" pin="1"/><net_sink comp="1359" pin=0"/></net>

<net id="1368"><net_src comp="855" pin="4"/><net_sink comp="1364" pin=0"/></net>

<net id="1369"><net_src comp="72" pin="0"/><net_sink comp="1364" pin=1"/></net>

<net id="1374"><net_src comp="855" pin="4"/><net_sink comp="1370" pin=0"/></net>

<net id="1375"><net_src comp="78" pin="0"/><net_sink comp="1370" pin=1"/></net>

<net id="1380"><net_src comp="855" pin="4"/><net_sink comp="1376" pin=0"/></net>

<net id="1381"><net_src comp="162" pin="0"/><net_sink comp="1376" pin=1"/></net>

<net id="1386"><net_src comp="1376" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1390"><net_src comp="855" pin="4"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="694" pin=2"/></net>

<net id="1392"><net_src comp="1387" pin="1"/><net_sink comp="701" pin=2"/></net>

<net id="1393"><net_src comp="1387" pin="1"/><net_sink comp="708" pin=2"/></net>

<net id="1394"><net_src comp="1387" pin="1"/><net_sink comp="715" pin=2"/></net>

<net id="1395"><net_src comp="1387" pin="1"/><net_sink comp="722" pin=2"/></net>

<net id="1396"><net_src comp="1387" pin="1"/><net_sink comp="729" pin=2"/></net>

<net id="1397"><net_src comp="1387" pin="1"/><net_sink comp="736" pin=2"/></net>

<net id="1398"><net_src comp="1387" pin="1"/><net_sink comp="743" pin=2"/></net>

<net id="1399"><net_src comp="1387" pin="1"/><net_sink comp="750" pin=2"/></net>

<net id="1400"><net_src comp="1387" pin="1"/><net_sink comp="757" pin=2"/></net>

<net id="1401"><net_src comp="1387" pin="1"/><net_sink comp="764" pin=2"/></net>

<net id="1402"><net_src comp="1387" pin="1"/><net_sink comp="771" pin=2"/></net>

<net id="1403"><net_src comp="1387" pin="1"/><net_sink comp="778" pin=2"/></net>

<net id="1404"><net_src comp="1387" pin="1"/><net_sink comp="785" pin=2"/></net>

<net id="1405"><net_src comp="1387" pin="1"/><net_sink comp="792" pin=2"/></net>

<net id="1406"><net_src comp="1387" pin="1"/><net_sink comp="799" pin=2"/></net>

<net id="1412"><net_src comp="164" pin="0"/><net_sink comp="1407" pin=0"/></net>

<net id="1413"><net_src comp="855" pin="4"/><net_sink comp="1407" pin=1"/></net>

<net id="1414"><net_src comp="166" pin="0"/><net_sink comp="1407" pin=2"/></net>

<net id="1434"><net_src comp="168" pin="0"/><net_sink comp="1415" pin=0"/></net>

<net id="1435"><net_src comp="937" pin="1"/><net_sink comp="1415" pin=1"/></net>

<net id="1436"><net_src comp="932" pin="1"/><net_sink comp="1415" pin=2"/></net>

<net id="1437"><net_src comp="927" pin="1"/><net_sink comp="1415" pin=3"/></net>

<net id="1438"><net_src comp="922" pin="1"/><net_sink comp="1415" pin=4"/></net>

<net id="1439"><net_src comp="917" pin="1"/><net_sink comp="1415" pin=5"/></net>

<net id="1440"><net_src comp="912" pin="1"/><net_sink comp="1415" pin=6"/></net>

<net id="1441"><net_src comp="907" pin="1"/><net_sink comp="1415" pin=7"/></net>

<net id="1442"><net_src comp="902" pin="1"/><net_sink comp="1415" pin=8"/></net>

<net id="1443"><net_src comp="897" pin="1"/><net_sink comp="1415" pin=9"/></net>

<net id="1444"><net_src comp="892" pin="1"/><net_sink comp="1415" pin=10"/></net>

<net id="1445"><net_src comp="887" pin="1"/><net_sink comp="1415" pin=11"/></net>

<net id="1446"><net_src comp="882" pin="1"/><net_sink comp="1415" pin=12"/></net>

<net id="1447"><net_src comp="877" pin="1"/><net_sink comp="1415" pin=13"/></net>

<net id="1448"><net_src comp="872" pin="1"/><net_sink comp="1415" pin=14"/></net>

<net id="1449"><net_src comp="867" pin="1"/><net_sink comp="1415" pin=15"/></net>

<net id="1450"><net_src comp="862" pin="1"/><net_sink comp="1415" pin=16"/></net>

<net id="1458"><net_src comp="170" pin="0"/><net_sink comp="1454" pin=1"/></net>

<net id="1462"><net_src comp="1454" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1467"><net_src comp="172" pin="0"/><net_sink comp="1463" pin=1"/></net>

<net id="1471"><net_src comp="1463" pin="2"/><net_sink comp="1468" pin=0"/></net>

<net id="1476"><net_src comp="174" pin="0"/><net_sink comp="1472" pin=1"/></net>

<net id="1480"><net_src comp="1472" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1485"><net_src comp="176" pin="0"/><net_sink comp="1481" pin=1"/></net>

<net id="1489"><net_src comp="1481" pin="2"/><net_sink comp="1486" pin=0"/></net>

<net id="1494"><net_src comp="178" pin="0"/><net_sink comp="1490" pin=1"/></net>

<net id="1498"><net_src comp="1490" pin="2"/><net_sink comp="1495" pin=0"/></net>

<net id="1503"><net_src comp="180" pin="0"/><net_sink comp="1499" pin=1"/></net>

<net id="1507"><net_src comp="1499" pin="2"/><net_sink comp="1504" pin=0"/></net>

<net id="1512"><net_src comp="182" pin="0"/><net_sink comp="1508" pin=1"/></net>

<net id="1516"><net_src comp="1508" pin="2"/><net_sink comp="1513" pin=0"/></net>

<net id="1521"><net_src comp="184" pin="0"/><net_sink comp="1517" pin=1"/></net>

<net id="1525"><net_src comp="1517" pin="2"/><net_sink comp="1522" pin=0"/></net>

<net id="1530"><net_src comp="186" pin="0"/><net_sink comp="1526" pin=1"/></net>

<net id="1534"><net_src comp="1526" pin="2"/><net_sink comp="1531" pin=0"/></net>

<net id="1539"><net_src comp="188" pin="0"/><net_sink comp="1535" pin=1"/></net>

<net id="1543"><net_src comp="1535" pin="2"/><net_sink comp="1540" pin=0"/></net>

<net id="1548"><net_src comp="190" pin="0"/><net_sink comp="1544" pin=1"/></net>

<net id="1552"><net_src comp="1544" pin="2"/><net_sink comp="1549" pin=0"/></net>

<net id="1557"><net_src comp="192" pin="0"/><net_sink comp="1553" pin=1"/></net>

<net id="1561"><net_src comp="1553" pin="2"/><net_sink comp="1558" pin=0"/></net>

<net id="1566"><net_src comp="194" pin="0"/><net_sink comp="1562" pin=1"/></net>

<net id="1570"><net_src comp="1562" pin="2"/><net_sink comp="1567" pin=0"/></net>

<net id="1575"><net_src comp="196" pin="0"/><net_sink comp="1571" pin=1"/></net>

<net id="1579"><net_src comp="1571" pin="2"/><net_sink comp="1576" pin=0"/></net>

<net id="1584"><net_src comp="198" pin="0"/><net_sink comp="1580" pin=1"/></net>

<net id="1604"><net_src comp="200" pin="0"/><net_sink comp="1585" pin=0"/></net>

<net id="1605"><net_src comp="1580" pin="2"/><net_sink comp="1585" pin=1"/></net>

<net id="1606"><net_src comp="1576" pin="1"/><net_sink comp="1585" pin=2"/></net>

<net id="1607"><net_src comp="1567" pin="1"/><net_sink comp="1585" pin=3"/></net>

<net id="1608"><net_src comp="1558" pin="1"/><net_sink comp="1585" pin=4"/></net>

<net id="1609"><net_src comp="1549" pin="1"/><net_sink comp="1585" pin=5"/></net>

<net id="1610"><net_src comp="1540" pin="1"/><net_sink comp="1585" pin=6"/></net>

<net id="1611"><net_src comp="1531" pin="1"/><net_sink comp="1585" pin=7"/></net>

<net id="1612"><net_src comp="1522" pin="1"/><net_sink comp="1585" pin=8"/></net>

<net id="1613"><net_src comp="1513" pin="1"/><net_sink comp="1585" pin=9"/></net>

<net id="1614"><net_src comp="1504" pin="1"/><net_sink comp="1585" pin=10"/></net>

<net id="1615"><net_src comp="1495" pin="1"/><net_sink comp="1585" pin=11"/></net>

<net id="1616"><net_src comp="1486" pin="1"/><net_sink comp="1585" pin=12"/></net>

<net id="1617"><net_src comp="1477" pin="1"/><net_sink comp="1585" pin=13"/></net>

<net id="1618"><net_src comp="1468" pin="1"/><net_sink comp="1585" pin=14"/></net>

<net id="1619"><net_src comp="1459" pin="1"/><net_sink comp="1585" pin=15"/></net>

<net id="1620"><net_src comp="1451" pin="1"/><net_sink comp="1585" pin=16"/></net>

<net id="1624"><net_src comp="1585" pin="17"/><net_sink comp="1621" pin=0"/></net>

<net id="1630"><net_src comp="1415" pin="17"/><net_sink comp="1625" pin=1"/></net>

<net id="1631"><net_src comp="1621" pin="1"/><net_sink comp="1625" pin=2"/></net>

<net id="1632"><net_src comp="1625" pin="3"/><net_sink comp="312" pin=8"/></net>

<net id="1637"><net_src comp="948" pin="1"/><net_sink comp="1633" pin=0"/></net>

<net id="1638"><net_src comp="42" pin="0"/><net_sink comp="1633" pin=1"/></net>

<net id="1642"><net_src comp="276" pin="2"/><net_sink comp="1639" pin=0"/></net>

<net id="1643"><net_src comp="1639" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1644"><net_src comp="1639" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="1648"><net_src comp="288" pin="2"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1653"><net_src comp="942" pin="2"/><net_sink comp="1650" pin=0"/></net>

<net id="1654"><net_src comp="1650" pin="1"/><net_sink comp="1625" pin=0"/></net>

<net id="1658"><net_src comp="948" pin="1"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="1633" pin=0"/></net>

<net id="1663"><net_src comp="954" pin="2"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="1359" pin=1"/></net>

<net id="1668"><net_src comp="1633" pin="2"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1673"><net_src comp="960" pin="2"/><net_sink comp="1670" pin=0"/></net>

<net id="1677"><net_src comp="965" pin="2"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="810" pin=2"/></net>

<net id="1685"><net_src comp="977" pin="2"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1690"><net_src comp="1003" pin="2"/><net_sink comp="1687" pin=0"/></net>

<net id="1694"><net_src comp="1008" pin="2"/><net_sink comp="1691" pin=0"/></net>

<net id="1695"><net_src comp="1691" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1699"><net_src comp="1020" pin="3"/><net_sink comp="1696" pin=0"/></net>

<net id="1700"><net_src comp="1696" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1704"><net_src comp="1028" pin="2"/><net_sink comp="1701" pin=0"/></net>

<net id="1705"><net_src comp="1701" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1709"><net_src comp="1057" pin="1"/><net_sink comp="1706" pin=0"/></net>

<net id="1710"><net_src comp="1706" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1714"><net_src comp="534" pin="3"/><net_sink comp="1711" pin=0"/></net>

<net id="1715"><net_src comp="1711" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1716"><net_src comp="1711" pin="1"/><net_sink comp="348" pin=3"/></net>

<net id="1720"><net_src comp="1061" pin="4"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1725"><net_src comp="541" pin="3"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1727"><net_src comp="1722" pin="1"/><net_sink comp="360" pin=3"/></net>

<net id="1731"><net_src comp="1071" pin="4"/><net_sink comp="1728" pin=0"/></net>

<net id="1732"><net_src comp="1728" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1736"><net_src comp="548" pin="3"/><net_sink comp="1733" pin=0"/></net>

<net id="1737"><net_src comp="1733" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1738"><net_src comp="1733" pin="1"/><net_sink comp="372" pin=3"/></net>

<net id="1742"><net_src comp="1081" pin="4"/><net_sink comp="1739" pin=0"/></net>

<net id="1743"><net_src comp="1739" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1747"><net_src comp="555" pin="3"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1749"><net_src comp="1744" pin="1"/><net_sink comp="384" pin=3"/></net>

<net id="1753"><net_src comp="1091" pin="4"/><net_sink comp="1750" pin=0"/></net>

<net id="1754"><net_src comp="1750" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1758"><net_src comp="562" pin="3"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1760"><net_src comp="1755" pin="1"/><net_sink comp="396" pin=3"/></net>

<net id="1764"><net_src comp="1101" pin="4"/><net_sink comp="1761" pin=0"/></net>

<net id="1765"><net_src comp="1761" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1769"><net_src comp="569" pin="3"/><net_sink comp="1766" pin=0"/></net>

<net id="1770"><net_src comp="1766" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="1771"><net_src comp="1766" pin="1"/><net_sink comp="408" pin=3"/></net>

<net id="1775"><net_src comp="1111" pin="4"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1780"><net_src comp="576" pin="3"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="1782"><net_src comp="1777" pin="1"/><net_sink comp="420" pin=3"/></net>

<net id="1786"><net_src comp="1121" pin="4"/><net_sink comp="1783" pin=0"/></net>

<net id="1787"><net_src comp="1783" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1791"><net_src comp="583" pin="3"/><net_sink comp="1788" pin=0"/></net>

<net id="1792"><net_src comp="1788" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="1793"><net_src comp="1788" pin="1"/><net_sink comp="432" pin=3"/></net>

<net id="1797"><net_src comp="1131" pin="4"/><net_sink comp="1794" pin=0"/></net>

<net id="1798"><net_src comp="1794" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1802"><net_src comp="590" pin="3"/><net_sink comp="1799" pin=0"/></net>

<net id="1803"><net_src comp="1799" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="1804"><net_src comp="1799" pin="1"/><net_sink comp="444" pin=3"/></net>

<net id="1808"><net_src comp="1141" pin="4"/><net_sink comp="1805" pin=0"/></net>

<net id="1809"><net_src comp="1805" pin="1"/><net_sink comp="1292" pin=0"/></net>

<net id="1813"><net_src comp="597" pin="3"/><net_sink comp="1810" pin=0"/></net>

<net id="1814"><net_src comp="1810" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="1815"><net_src comp="1810" pin="1"/><net_sink comp="456" pin=3"/></net>

<net id="1819"><net_src comp="1151" pin="4"/><net_sink comp="1816" pin=0"/></net>

<net id="1820"><net_src comp="1816" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1824"><net_src comp="604" pin="3"/><net_sink comp="1821" pin=0"/></net>

<net id="1825"><net_src comp="1821" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1826"><net_src comp="1821" pin="1"/><net_sink comp="468" pin=3"/></net>

<net id="1830"><net_src comp="1161" pin="4"/><net_sink comp="1827" pin=0"/></net>

<net id="1831"><net_src comp="1827" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="1835"><net_src comp="611" pin="3"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1837"><net_src comp="1832" pin="1"/><net_sink comp="480" pin=3"/></net>

<net id="1841"><net_src comp="1171" pin="4"/><net_sink comp="1838" pin=0"/></net>

<net id="1842"><net_src comp="1838" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1846"><net_src comp="618" pin="3"/><net_sink comp="1843" pin=0"/></net>

<net id="1847"><net_src comp="1843" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1848"><net_src comp="1843" pin="1"/><net_sink comp="492" pin=3"/></net>

<net id="1852"><net_src comp="1181" pin="4"/><net_sink comp="1849" pin=0"/></net>

<net id="1853"><net_src comp="1849" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1857"><net_src comp="625" pin="3"/><net_sink comp="1854" pin=0"/></net>

<net id="1858"><net_src comp="1854" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1859"><net_src comp="1854" pin="1"/><net_sink comp="504" pin=3"/></net>

<net id="1863"><net_src comp="1191" pin="4"/><net_sink comp="1860" pin=0"/></net>

<net id="1864"><net_src comp="1860" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1868"><net_src comp="632" pin="3"/><net_sink comp="1865" pin=0"/></net>

<net id="1869"><net_src comp="1865" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1870"><net_src comp="1865" pin="1"/><net_sink comp="516" pin=3"/></net>

<net id="1874"><net_src comp="1201" pin="4"/><net_sink comp="1871" pin=0"/></net>

<net id="1875"><net_src comp="1871" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1879"><net_src comp="639" pin="3"/><net_sink comp="1876" pin=0"/></net>

<net id="1880"><net_src comp="1876" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="1881"><net_src comp="1876" pin="1"/><net_sink comp="528" pin=3"/></net>

<net id="1885"><net_src comp="1214" pin="2"/><net_sink comp="1882" pin=0"/></net>

<net id="1886"><net_src comp="1882" pin="1"/><net_sink comp="348" pin=4"/></net>

<net id="1890"><net_src comp="1223" pin="2"/><net_sink comp="1887" pin=0"/></net>

<net id="1891"><net_src comp="1887" pin="1"/><net_sink comp="360" pin=4"/></net>

<net id="1895"><net_src comp="1232" pin="2"/><net_sink comp="1892" pin=0"/></net>

<net id="1896"><net_src comp="1892" pin="1"/><net_sink comp="372" pin=4"/></net>

<net id="1900"><net_src comp="1241" pin="2"/><net_sink comp="1897" pin=0"/></net>

<net id="1901"><net_src comp="1897" pin="1"/><net_sink comp="384" pin=4"/></net>

<net id="1905"><net_src comp="1250" pin="2"/><net_sink comp="1902" pin=0"/></net>

<net id="1906"><net_src comp="1902" pin="1"/><net_sink comp="396" pin=4"/></net>

<net id="1910"><net_src comp="1259" pin="2"/><net_sink comp="1907" pin=0"/></net>

<net id="1911"><net_src comp="1907" pin="1"/><net_sink comp="408" pin=4"/></net>

<net id="1915"><net_src comp="1268" pin="2"/><net_sink comp="1912" pin=0"/></net>

<net id="1916"><net_src comp="1912" pin="1"/><net_sink comp="420" pin=4"/></net>

<net id="1920"><net_src comp="1277" pin="2"/><net_sink comp="1917" pin=0"/></net>

<net id="1921"><net_src comp="1917" pin="1"/><net_sink comp="432" pin=4"/></net>

<net id="1925"><net_src comp="1286" pin="2"/><net_sink comp="1922" pin=0"/></net>

<net id="1926"><net_src comp="1922" pin="1"/><net_sink comp="444" pin=4"/></net>

<net id="1930"><net_src comp="1295" pin="2"/><net_sink comp="1927" pin=0"/></net>

<net id="1931"><net_src comp="1927" pin="1"/><net_sink comp="456" pin=4"/></net>

<net id="1935"><net_src comp="1304" pin="2"/><net_sink comp="1932" pin=0"/></net>

<net id="1936"><net_src comp="1932" pin="1"/><net_sink comp="468" pin=4"/></net>

<net id="1940"><net_src comp="1313" pin="2"/><net_sink comp="1937" pin=0"/></net>

<net id="1941"><net_src comp="1937" pin="1"/><net_sink comp="480" pin=4"/></net>

<net id="1945"><net_src comp="1322" pin="2"/><net_sink comp="1942" pin=0"/></net>

<net id="1946"><net_src comp="1942" pin="1"/><net_sink comp="492" pin=4"/></net>

<net id="1950"><net_src comp="1331" pin="2"/><net_sink comp="1947" pin=0"/></net>

<net id="1951"><net_src comp="1947" pin="1"/><net_sink comp="504" pin=4"/></net>

<net id="1955"><net_src comp="1340" pin="2"/><net_sink comp="1952" pin=0"/></net>

<net id="1956"><net_src comp="1952" pin="1"/><net_sink comp="516" pin=4"/></net>

<net id="1960"><net_src comp="1349" pin="2"/><net_sink comp="1957" pin=0"/></net>

<net id="1961"><net_src comp="1957" pin="1"/><net_sink comp="528" pin=4"/></net>

<net id="1965"><net_src comp="1359" pin="2"/><net_sink comp="1962" pin=0"/></net>

<net id="1966"><net_src comp="1962" pin="1"/><net_sink comp="1382" pin=1"/></net>

<net id="1970"><net_src comp="1364" pin="2"/><net_sink comp="1967" pin=0"/></net>

<net id="1974"><net_src comp="1370" pin="2"/><net_sink comp="1971" pin=0"/></net>

<net id="1975"><net_src comp="1971" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1979"><net_src comp="1382" pin="2"/><net_sink comp="1976" pin=0"/></net>

<net id="1980"><net_src comp="1976" pin="1"/><net_sink comp="312" pin=12"/></net>

<net id="1984"><net_src comp="694" pin="3"/><net_sink comp="1981" pin=0"/></net>

<net id="1985"><net_src comp="1981" pin="1"/><net_sink comp="348" pin=3"/></net>

<net id="1989"><net_src comp="701" pin="3"/><net_sink comp="1986" pin=0"/></net>

<net id="1990"><net_src comp="1986" pin="1"/><net_sink comp="360" pin=3"/></net>

<net id="1994"><net_src comp="708" pin="3"/><net_sink comp="1991" pin=0"/></net>

<net id="1995"><net_src comp="1991" pin="1"/><net_sink comp="372" pin=3"/></net>

<net id="1999"><net_src comp="715" pin="3"/><net_sink comp="1996" pin=0"/></net>

<net id="2000"><net_src comp="1996" pin="1"/><net_sink comp="384" pin=3"/></net>

<net id="2004"><net_src comp="722" pin="3"/><net_sink comp="2001" pin=0"/></net>

<net id="2005"><net_src comp="2001" pin="1"/><net_sink comp="396" pin=3"/></net>

<net id="2009"><net_src comp="729" pin="3"/><net_sink comp="2006" pin=0"/></net>

<net id="2010"><net_src comp="2006" pin="1"/><net_sink comp="408" pin=3"/></net>

<net id="2014"><net_src comp="736" pin="3"/><net_sink comp="2011" pin=0"/></net>

<net id="2015"><net_src comp="2011" pin="1"/><net_sink comp="420" pin=3"/></net>

<net id="2019"><net_src comp="743" pin="3"/><net_sink comp="2016" pin=0"/></net>

<net id="2020"><net_src comp="2016" pin="1"/><net_sink comp="432" pin=3"/></net>

<net id="2024"><net_src comp="750" pin="3"/><net_sink comp="2021" pin=0"/></net>

<net id="2025"><net_src comp="2021" pin="1"/><net_sink comp="444" pin=3"/></net>

<net id="2029"><net_src comp="757" pin="3"/><net_sink comp="2026" pin=0"/></net>

<net id="2030"><net_src comp="2026" pin="1"/><net_sink comp="456" pin=3"/></net>

<net id="2034"><net_src comp="764" pin="3"/><net_sink comp="2031" pin=0"/></net>

<net id="2035"><net_src comp="2031" pin="1"/><net_sink comp="468" pin=3"/></net>

<net id="2039"><net_src comp="771" pin="3"/><net_sink comp="2036" pin=0"/></net>

<net id="2040"><net_src comp="2036" pin="1"/><net_sink comp="480" pin=3"/></net>

<net id="2044"><net_src comp="778" pin="3"/><net_sink comp="2041" pin=0"/></net>

<net id="2045"><net_src comp="2041" pin="1"/><net_sink comp="492" pin=3"/></net>

<net id="2049"><net_src comp="785" pin="3"/><net_sink comp="2046" pin=0"/></net>

<net id="2050"><net_src comp="2046" pin="1"/><net_sink comp="504" pin=3"/></net>

<net id="2054"><net_src comp="792" pin="3"/><net_sink comp="2051" pin=0"/></net>

<net id="2055"><net_src comp="2051" pin="1"/><net_sink comp="516" pin=3"/></net>

<net id="2059"><net_src comp="799" pin="3"/><net_sink comp="2056" pin=0"/></net>

<net id="2060"><net_src comp="2056" pin="1"/><net_sink comp="528" pin=3"/></net>

<net id="2064"><net_src comp="1407" pin="3"/><net_sink comp="2061" pin=0"/></net>

<net id="2065"><net_src comp="2061" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="2066"><net_src comp="2061" pin="1"/><net_sink comp="1454" pin=0"/></net>

<net id="2067"><net_src comp="2061" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="2068"><net_src comp="2061" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="2069"><net_src comp="2061" pin="1"/><net_sink comp="1481" pin=0"/></net>

<net id="2070"><net_src comp="2061" pin="1"/><net_sink comp="1490" pin=0"/></net>

<net id="2071"><net_src comp="2061" pin="1"/><net_sink comp="1499" pin=0"/></net>

<net id="2072"><net_src comp="2061" pin="1"/><net_sink comp="1508" pin=0"/></net>

<net id="2073"><net_src comp="2061" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="2074"><net_src comp="2061" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="2075"><net_src comp="2061" pin="1"/><net_sink comp="1535" pin=0"/></net>

<net id="2076"><net_src comp="2061" pin="1"/><net_sink comp="1544" pin=0"/></net>

<net id="2077"><net_src comp="2061" pin="1"/><net_sink comp="1553" pin=0"/></net>

<net id="2078"><net_src comp="2061" pin="1"/><net_sink comp="1562" pin=0"/></net>

<net id="2079"><net_src comp="2061" pin="1"/><net_sink comp="1571" pin=0"/></net>

<net id="2080"><net_src comp="2061" pin="1"/><net_sink comp="1580" pin=0"/></net>

<net id="2084"><net_src comp="1625" pin="3"/><net_sink comp="2081" pin=0"/></net>

<net id="2085"><net_src comp="2081" pin="1"/><net_sink comp="312" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {17 }
	Port: out_stream_V_keep_V | {17 }
	Port: out_stream_V_strb_V | {17 }
	Port: out_stream_V_user_V | {17 }
	Port: out_stream_V_last_V | {17 }
	Port: out_stream_V_id_V | {17 }
	Port: out_stream_V_dest_V | {17 }
 - Input state : 
	Port: scurve_adder36 : in_stream0_V_data_V | {8 }
	Port: scurve_adder36 : in_stream0_V_keep_V | {8 }
	Port: scurve_adder36 : in_stream0_V_strb_V | {8 }
	Port: scurve_adder36 : in_stream0_V_user_V | {8 }
	Port: scurve_adder36 : in_stream0_V_last_V | {8 }
	Port: scurve_adder36 : in_stream0_V_id_V | {8 }
	Port: scurve_adder36 : in_stream0_V_dest_V | {8 }
	Port: scurve_adder36 : N_ADDS | {1 }
	Port: scurve_adder36 : TEST_MODE | {1 }
	Port: scurve_adder36 : K_TLAST | {1 }
  - Chain level:
	State 1
	State 2
		bound : 1
	State 3
	State 4
		tmp_2 : 1
	State 5
		exitcond1 : 1
		k_tlast_cnt_1 : 1
		StgValue_73 : 2
	State 6
		exitcond2 : 1
		i_3 : 1
		StgValue_80 : 2
		tmp_4 : 1
		sum_pix_ch0_0_addr : 2
		StgValue_85 : 3
		sum_pix_ch0_1_addr : 2
		StgValue_87 : 3
		sum_pix_ch0_2_addr : 2
		StgValue_89 : 3
		sum_pix_ch0_3_addr : 2
		StgValue_91 : 3
		sum_pix_ch0_4_addr : 2
		StgValue_93 : 3
		sum_pix_ch0_5_addr : 2
		StgValue_95 : 3
		sum_pix_ch0_6_addr : 2
		StgValue_97 : 3
		sum_pix_ch0_7_addr : 2
		StgValue_99 : 3
		sum_pix_ch0_8_addr : 2
		StgValue_101 : 3
		sum_pix_ch0_9_addr : 2
		StgValue_103 : 3
		sum_pix_ch0_10_addr : 2
		StgValue_105 : 3
		sum_pix_ch0_11_addr : 2
		StgValue_107 : 3
		sum_pix_ch0_12_addr : 2
		StgValue_109 : 3
		sum_pix_ch0_13_addr : 2
		StgValue_111 : 3
		sum_pix_ch0_14_addr : 2
		StgValue_113 : 3
		sum_pix_ch0_15_addr : 2
		StgValue_115 : 3
		empty_5 : 1
	State 7
	State 8
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_123 : 2
		exitcond : 1
		i_1_mid2 : 2
		i_4 : 3
	State 9
		tmp_13 : 1
		sum_pix_ch0_0_addr_1 : 1
		sum_pix_ch0_0_load : 2
		phitmp_1 : 1
		sum_pix_ch0_1_addr_1 : 1
		sum_pix_ch0_1_load : 2
		phitmp_2 : 1
		sum_pix_ch0_2_addr_1 : 1
		sum_pix_ch0_2_load : 2
		phitmp_3 : 1
		sum_pix_ch0_3_addr_1 : 1
		sum_pix_ch0_3_load : 2
		phitmp_4 : 1
		sum_pix_ch0_4_addr_1 : 1
		sum_pix_ch0_4_load : 2
		phitmp_5 : 1
		sum_pix_ch0_5_addr_1 : 1
		sum_pix_ch0_5_load : 2
		phitmp_6 : 1
		sum_pix_ch0_6_addr_1 : 1
		sum_pix_ch0_6_load : 2
		phitmp_7 : 1
		sum_pix_ch0_7_addr_1 : 1
		sum_pix_ch0_7_load : 2
		phitmp_8 : 1
		sum_pix_ch0_8_addr_1 : 1
		sum_pix_ch0_8_load : 2
		phitmp_9 : 1
		sum_pix_ch0_9_addr_1 : 1
		sum_pix_ch0_9_load : 2
		phitmp_s : 1
		sum_pix_ch0_10_addr_1 : 1
		sum_pix_ch0_10_load : 2
		phitmp_10 : 1
		sum_pix_ch0_11_addr_1 : 1
		sum_pix_ch0_11_load : 2
		phitmp_11 : 1
		sum_pix_ch0_12_addr_1 : 1
		sum_pix_ch0_12_load : 2
		phitmp_12 : 1
		sum_pix_ch0_13_addr_1 : 1
		sum_pix_ch0_13_load : 2
		phitmp_13 : 1
		sum_pix_ch0_14_addr_1 : 1
		sum_pix_ch0_14_load : 2
		phitmp_14 : 1
		sum_pix_ch0_15_addr_1 : 1
		sum_pix_ch0_15_load : 2
	State 10
	State 11
		tmp_12 : 1
		tmp_33_1 : 1
		tmp_33_2 : 1
		tmp_33_3 : 1
		tmp_33_4 : 1
		tmp_33_5 : 1
		tmp_33_6 : 1
		tmp_33_7 : 1
		tmp_33_8 : 1
		tmp_33_9 : 1
		tmp_33_s : 1
		tmp_33_10 : 1
		tmp_33_11 : 1
		tmp_33_12 : 1
		tmp_33_13 : 1
		tmp_33_14 : 1
	State 12
		empty_7 : 1
	State 13
		tmp_6 : 1
	State 14
		exitcond5 : 1
		i_5 : 1
		StgValue_254 : 2
		tmp_s : 1
		tmp_last_V : 2
		tmp_9 : 1
		sum_pix_ch0_0_addr_2 : 2
		sum_pix_ch0_0_load_1 : 3
		sum_pix_ch0_1_addr_2 : 2
		sum_pix_ch0_1_load_1 : 3
		sum_pix_ch0_2_addr_2 : 2
		sum_pix_ch0_2_load_1 : 3
		sum_pix_ch0_3_addr_2 : 2
		sum_pix_ch0_3_load_1 : 3
		sum_pix_ch0_4_addr_2 : 2
		sum_pix_ch0_4_load_1 : 3
		sum_pix_ch0_5_addr_2 : 2
		sum_pix_ch0_5_load_1 : 3
		sum_pix_ch0_6_addr_2 : 2
		sum_pix_ch0_6_load_1 : 3
		sum_pix_ch0_7_addr_2 : 2
		sum_pix_ch0_7_load_1 : 3
		sum_pix_ch0_8_addr_2 : 2
		sum_pix_ch0_8_load_1 : 3
		sum_pix_ch0_9_addr_2 : 2
		sum_pix_ch0_9_load_1 : 3
		sum_pix_ch0_10_addr_2 : 2
		sum_pix_ch0_10_load_1 : 3
		sum_pix_ch0_11_addr_2 : 2
		sum_pix_ch0_11_load_1 : 3
		sum_pix_ch0_12_addr_2 : 2
		sum_pix_ch0_12_load_1 : 3
		sum_pix_ch0_13_addr_2 : 2
		sum_pix_ch0_13_load_1 : 3
		sum_pix_ch0_14_addr_2 : 2
		sum_pix_ch0_14_load_1 : 3
		sum_pix_ch0_15_addr_2 : 2
		sum_pix_ch0_15_load_1 : 3
		tmp_5 : 1
	State 15
	State 16
		tmp : 1
		sum_pix_tot_data_V_1 : 2
		tmp_data_V_1 : 3
		StgValue_341 : 4
	State 17
		empty_9 : 1
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_2_fu_954         |    0    |    0    |    23   |
|          |     k_tlast_cnt_1_fu_965     |    0    |    0    |    23   |
|          |          i_3_fu_977          |    0    |    0    |    15   |
|          |  indvar_flatten_next_fu_1008 |    0    |    0    |    31   |
|          |          i_4_fu_1028         |    0    |    0    |    15   |
|          |        tmp_12_fu_1214        |    0    |    0    |    39   |
|          |       tmp_33_1_fu_1223       |    0    |    0    |    39   |
|          |       tmp_33_2_fu_1232       |    0    |    0    |    39   |
|          |       tmp_33_3_fu_1241       |    0    |    0    |    39   |
|          |       tmp_33_4_fu_1250       |    0    |    0    |    39   |
|    add   |       tmp_33_5_fu_1259       |    0    |    0    |    39   |
|          |       tmp_33_6_fu_1268       |    0    |    0    |    39   |
|          |       tmp_33_7_fu_1277       |    0    |    0    |    39   |
|          |       tmp_33_8_fu_1286       |    0    |    0    |    39   |
|          |       tmp_33_9_fu_1295       |    0    |    0    |    39   |
|          |       tmp_33_s_fu_1304       |    0    |    0    |    39   |
|          |       tmp_33_10_fu_1313      |    0    |    0    |    39   |
|          |       tmp_33_11_fu_1322      |    0    |    0    |    39   |
|          |       tmp_33_12_fu_1331      |    0    |    0    |    39   |
|          |       tmp_33_13_fu_1340      |    0    |    0    |    39   |
|          |       tmp_33_14_fu_1349      |    0    |    0    |    39   |
|          |          i_5_fu_1370         |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|  select  |       i_1_mid2_fu_1020       |    0    |    0    |    8    |
|          |     tmp_data_V_1_fu_1625     |    0    |    0    |   512   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_3_fu_942         |    0    |    0    |    18   |
|          |       exitcond1_fu_960       |    0    |    0    |    13   |
|          |       exitcond2_fu_971       |    0    |    0    |    11   |
|   icmp   |   exitcond_flatten_fu_1003   |    0    |    0    |    18   |
|          |       exitcond_fu_1014       |    0    |    0    |    11   |
|          |         tmp_6_fu_1359        |    0    |    0    |    18   |
|          |       exitcond5_fu_1364      |    0    |    0    |    11   |
|          |         tmp_s_fu_1376        |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|    and   |      tmp_last_V_fu_1382      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    mul   |          grp_fu_1633         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |   K_TLAST_read_read_fu_276   |    0    |    0    |    0    |
|   read   |  TEST_MODE_read_read_fu_282  |    0    |    0    |    0    |
|          |    N_ADDS_read_read_fu_288   |    0    |    0    |    0    |
|          |        grp_read_fu_294       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |       grp_write_fu_312       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          cast_fu_948         |    0    |    0    |    0    |
|          |       tmp_1_cast_fu_951      |    0    |    0    |    0    |
|          |         tmp_4_fu_983         |    0    |    0    |    0    |
|          |         tmp_7_fu_1034        |    0    |    0    |    0    |
|          |        tmp_11_fu_1211        |    0    |    0    |    0    |
|          |       tmp_32_1_fu_1220       |    0    |    0    |    0    |
|          |       tmp_32_2_fu_1229       |    0    |    0    |    0    |
|          |       tmp_32_3_fu_1238       |    0    |    0    |    0    |
|          |       tmp_32_4_fu_1247       |    0    |    0    |    0    |
|          |       tmp_32_5_fu_1256       |    0    |    0    |    0    |
|          |       tmp_32_6_fu_1265       |    0    |    0    |    0    |
|          |       tmp_32_7_fu_1274       |    0    |    0    |    0    |
|          |       tmp_32_8_fu_1283       |    0    |    0    |    0    |
|          |       tmp_32_9_fu_1292       |    0    |    0    |    0    |
|          |       tmp_32_s_fu_1301       |    0    |    0    |    0    |
|          |       tmp_32_10_fu_1310      |    0    |    0    |    0    |
|          |       tmp_32_11_fu_1319      |    0    |    0    |    0    |
|          |       tmp_32_12_fu_1328      |    0    |    0    |    0    |
|   zext   |       tmp_32_13_fu_1337      |    0    |    0    |    0    |
|          |       tmp_32_14_fu_1346      |    0    |    0    |    0    |
|          |      tmp_5_cast_fu_1355      |    0    |    0    |    0    |
|          |         tmp_9_fu_1387        |    0    |    0    |    0    |
|          |      tmp_10_cast_fu_1451     |    0    |    0    |    0    |
|          |   val_assign_1_cast_fu_1459  |    0    |    0    |    0    |
|          |  val_assign_1_1_cast_fu_1468 |    0    |    0    |    0    |
|          |  val_assign_1_2_cast_fu_1477 |    0    |    0    |    0    |
|          |  val_assign_1_3_cast_fu_1486 |    0    |    0    |    0    |
|          |  val_assign_1_4_cast_fu_1495 |    0    |    0    |    0    |
|          |  val_assign_1_5_cast_fu_1504 |    0    |    0    |    0    |
|          |  val_assign_1_6_cast_fu_1513 |    0    |    0    |    0    |
|          |  val_assign_1_7_cast_fu_1522 |    0    |    0    |    0    |
|          |  val_assign_1_8_cast_fu_1531 |    0    |    0    |    0    |
|          |  val_assign_1_9_cast_fu_1540 |    0    |    0    |    0    |
|          | val_assign_1_10_cast_fu_1549 |    0    |    0    |    0    |
|          | val_assign_1_11_cast_fu_1558 |    0    |    0    |    0    |
|          | val_assign_1_12_cast_fu_1567 |    0    |    0    |    0    |
|          | val_assign_1_13_cast_fu_1576 |    0    |    0    |    0    |
|          | sum_pix_tot_data_V_1_fu_1621 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|extractvalue|      tmp_data_V_fu_1053      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |        tmp_13_fu_1057        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       phitmp_1_fu_1061       |    0    |    0    |    0    |
|          |       phitmp_2_fu_1071       |    0    |    0    |    0    |
|          |       phitmp_3_fu_1081       |    0    |    0    |    0    |
|          |       phitmp_4_fu_1091       |    0    |    0    |    0    |
|          |       phitmp_5_fu_1101       |    0    |    0    |    0    |
|          |       phitmp_6_fu_1111       |    0    |    0    |    0    |
|          |       phitmp_7_fu_1121       |    0    |    0    |    0    |
|partselect|       phitmp_8_fu_1131       |    0    |    0    |    0    |
|          |       phitmp_9_fu_1141       |    0    |    0    |    0    |
|          |       phitmp_s_fu_1151       |    0    |    0    |    0    |
|          |       phitmp_10_fu_1161      |    0    |    0    |    0    |
|          |       phitmp_11_fu_1171      |    0    |    0    |    0    |
|          |       phitmp_12_fu_1181      |    0    |    0    |    0    |
|          |       phitmp_13_fu_1191      |    0    |    0    |    0    |
|          |       phitmp_14_fu_1201      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_5_fu_1407        |    0    |    0    |    0    |
|bitconcatenate| sum_pix_tot_data_V_s_fu_1415 |    0    |    0    |    0    |
|          |          tmp_fu_1585         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    val_assign_1_s_fu_1454    |    0    |    0    |    0    |
|          |    val_assign_1_1_fu_1463    |    0    |    0    |    0    |
|          |    val_assign_1_2_fu_1472    |    0    |    0    |    0    |
|          |    val_assign_1_3_fu_1481    |    0    |    0    |    0    |
|          |    val_assign_1_4_fu_1490    |    0    |    0    |    0    |
|          |    val_assign_1_5_fu_1499    |    0    |    0    |    0    |
|          |    val_assign_1_6_fu_1508    |    0    |    0    |    0    |
|    or    |    val_assign_1_7_fu_1517    |    0    |    0    |    0    |
|          |    val_assign_1_8_fu_1526    |    0    |    0    |    0    |
|          |    val_assign_1_9_fu_1535    |    0    |    0    |    0    |
|          |    val_assign_1_10_fu_1544   |    0    |    0    |    0    |
|          |    val_assign_1_11_fu_1553   |    0    |    0    |    0    |
|          |    val_assign_1_12_fu_1562   |    0    |    0    |    0    |
|          |    val_assign_1_13_fu_1571   |    0    |    0    |    0    |
|          |    val_assign_1_14_fu_1580   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |    0    |   1379  |
|----------|------------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
| sum_pix_ch0_0|    2   |    0   |    0   |
| sum_pix_ch0_1|    2   |    0   |    0   |
|sum_pix_ch0_10|    2   |    0   |    0   |
|sum_pix_ch0_11|    2   |    0   |    0   |
|sum_pix_ch0_12|    2   |    0   |    0   |
|sum_pix_ch0_13|    2   |    0   |    0   |
|sum_pix_ch0_14|    2   |    0   |    0   |
|sum_pix_ch0_15|    2   |    0   |    0   |
| sum_pix_ch0_2|    2   |    0   |    0   |
| sum_pix_ch0_3|    2   |    0   |    0   |
| sum_pix_ch0_4|    2   |    0   |    0   |
| sum_pix_ch0_5|    2   |    0   |    0   |
| sum_pix_ch0_6|    2   |    0   |    0   |
| sum_pix_ch0_7|    2   |    0   |    0   |
| sum_pix_ch0_8|    2   |    0   |    0   |
| sum_pix_ch0_9|    2   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |   32   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     K_TLAST_read_reg_1639    |   16   |
|     N_ADDS_read_reg_1645     |   16   |
|        bound_reg_1665        |   24   |
|         cast_reg_1655        |   24   |
|      exitcond1_reg_1670      |    1   |
|      exitcond5_reg_1967      |    1   |
|   exitcond_flatten_reg_1687  |    1   |
|       i_1_mid2_reg_1696      |    8   |
|          i_1_reg_840         |    8   |
|          i_2_reg_851         |    8   |
|         i_3_reg_1682         |    8   |
|         i_4_reg_1701         |    8   |
|         i_5_reg_1971         |    8   |
|           i_reg_818          |    8   |
| indvar_flatten_next_reg_1691 |   24   |
|    indvar_flatten_reg_829    |   24   |
|    k_tlast_cnt_1_reg_1674    |   16   |
|      k_tlast_cnt_reg_806     |   16   |
|      phitmp_10_reg_1827      |    8   |
|      phitmp_11_reg_1838      |    8   |
|      phitmp_12_reg_1849      |    8   |
|      phitmp_13_reg_1860      |    8   |
|      phitmp_14_reg_1871      |    8   |
|       phitmp_1_reg_1717      |    8   |
|       phitmp_2_reg_1728      |    8   |
|       phitmp_3_reg_1739      |    8   |
|       phitmp_4_reg_1750      |    8   |
|       phitmp_5_reg_1761      |    8   |
|       phitmp_6_reg_1772      |    8   |
|       phitmp_7_reg_1783      |    8   |
|       phitmp_8_reg_1794      |    8   |
|       phitmp_9_reg_1805      |    8   |
|       phitmp_s_reg_1816      |    8   |
|            reg_862           |   32   |
|            reg_867           |   32   |
|            reg_872           |   32   |
|            reg_877           |   32   |
|            reg_882           |   32   |
|            reg_887           |   32   |
|            reg_892           |   32   |
|            reg_897           |   32   |
|            reg_902           |   32   |
|            reg_907           |   32   |
|            reg_912           |   32   |
|            reg_917           |   32   |
|            reg_922           |   32   |
|            reg_927           |   32   |
|            reg_932           |   32   |
|            reg_937           |   32   |
| sum_pix_ch0_0_addr_1_reg_1711|    8   |
| sum_pix_ch0_0_addr_2_reg_1981|    8   |
|sum_pix_ch0_10_addr_1_reg_1821|    8   |
|sum_pix_ch0_10_addr_2_reg_2031|    8   |
|sum_pix_ch0_11_addr_1_reg_1832|    8   |
|sum_pix_ch0_11_addr_2_reg_2036|    8   |
|sum_pix_ch0_12_addr_1_reg_1843|    8   |
|sum_pix_ch0_12_addr_2_reg_2041|    8   |
|sum_pix_ch0_13_addr_1_reg_1854|    8   |
|sum_pix_ch0_13_addr_2_reg_2046|    8   |
|sum_pix_ch0_14_addr_1_reg_1865|    8   |
|sum_pix_ch0_14_addr_2_reg_2051|    8   |
|sum_pix_ch0_15_addr_1_reg_1876|    8   |
|sum_pix_ch0_15_addr_2_reg_2056|    8   |
| sum_pix_ch0_1_addr_1_reg_1722|    8   |
| sum_pix_ch0_1_addr_2_reg_1986|    8   |
| sum_pix_ch0_2_addr_1_reg_1733|    8   |
| sum_pix_ch0_2_addr_2_reg_1991|    8   |
| sum_pix_ch0_3_addr_1_reg_1744|    8   |
| sum_pix_ch0_3_addr_2_reg_1996|    8   |
| sum_pix_ch0_4_addr_1_reg_1755|    8   |
| sum_pix_ch0_4_addr_2_reg_2001|    8   |
| sum_pix_ch0_5_addr_1_reg_1766|    8   |
| sum_pix_ch0_5_addr_2_reg_2006|    8   |
| sum_pix_ch0_6_addr_1_reg_1777|    8   |
| sum_pix_ch0_6_addr_2_reg_2011|    8   |
| sum_pix_ch0_7_addr_1_reg_1788|    8   |
| sum_pix_ch0_7_addr_2_reg_2016|    8   |
| sum_pix_ch0_8_addr_1_reg_1799|    8   |
| sum_pix_ch0_8_addr_2_reg_2021|    8   |
| sum_pix_ch0_9_addr_1_reg_1810|    8   |
| sum_pix_ch0_9_addr_2_reg_2026|    8   |
|        tmp_12_reg_1882       |   32   |
|        tmp_13_reg_1706       |    8   |
|        tmp_2_reg_1660        |   17   |
|      tmp_33_10_reg_1937      |   32   |
|      tmp_33_11_reg_1942      |   32   |
|      tmp_33_12_reg_1947      |   32   |
|      tmp_33_13_reg_1952      |   32   |
|      tmp_33_14_reg_1957      |   32   |
|       tmp_33_1_reg_1887      |   32   |
|       tmp_33_2_reg_1892      |   32   |
|       tmp_33_3_reg_1897      |   32   |
|       tmp_33_4_reg_1902      |   32   |
|       tmp_33_5_reg_1907      |   32   |
|       tmp_33_6_reg_1912      |   32   |
|       tmp_33_7_reg_1917      |   32   |
|       tmp_33_8_reg_1922      |   32   |
|       tmp_33_9_reg_1927      |   32   |
|       tmp_33_s_reg_1932      |   32   |
|        tmp_3_reg_1650        |    1   |
|        tmp_5_reg_2061        |   12   |
|        tmp_6_reg_1962        |    1   |
|     tmp_data_V_1_reg_2081    |   512  |
|      tmp_last_V_reg_1976     |    1   |
+------------------------------+--------+
|             Total            |  2171  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_312  |  p8  |   2  |  512 |  1024  ||    9    |
|  grp_access_fu_348  |  p0  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_348  |  p3  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_360  |  p0  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_360  |  p3  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_372  |  p0  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_372  |  p3  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_384  |  p0  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_384  |  p3  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_396  |  p0  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_396  |  p3  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_408  |  p0  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_408  |  p3  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_420  |  p0  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_420  |  p3  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_432  |  p0  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_432  |  p3  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_444  |  p0  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_444  |  p3  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_456  |  p0  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_456  |  p3  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_468  |  p0  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_468  |  p3  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_480  |  p0  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_480  |  p3  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_492  |  p0  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_492  |  p3  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_504  |  p0  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_504  |  p3  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_516  |  p0  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_516  |  p3  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_528  |  p0  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_528  |  p3  |   3  |   8  |   24   ||    15   |
| k_tlast_cnt_reg_806 |  p0  |   2  |  16  |   32   ||    9    |
|       reg_862       |  p0  |   2  |  32  |   64   ||    9    |
|       reg_867       |  p0  |   2  |  32  |   64   ||    9    |
|       reg_872       |  p0  |   2  |  32  |   64   ||    9    |
|       reg_877       |  p0  |   2  |  32  |   64   ||    9    |
|       reg_882       |  p0  |   2  |  32  |   64   ||    9    |
|       reg_887       |  p0  |   2  |  32  |   64   ||    9    |
|       reg_892       |  p0  |   2  |  32  |   64   ||    9    |
|       reg_897       |  p0  |   2  |  32  |   64   ||    9    |
|       reg_902       |  p0  |   2  |  32  |   64   ||    9    |
|       reg_907       |  p0  |   2  |  32  |   64   ||    9    |
|       reg_912       |  p0  |   2  |  32  |   64   ||    9    |
|       reg_917       |  p0  |   2  |  32  |   64   ||    9    |
|       reg_922       |  p0  |   2  |  32  |   64   ||    9    |
|       reg_927       |  p0  |   2  |  32  |   64   ||    9    |
|       reg_932       |  p0  |   2  |  32  |   64   ||    9    |
|       reg_937       |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1633     |  p0  |   2  |  16  |   32   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |  2880  ||  69.552 ||   651   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |  1379  |
|   Memory  |   32   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   69   |    -   |   651  |
|  Register |    -   |    -   |    -   |  2171  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   32   |    1   |   69   |  2171  |  2030  |
+-----------+--------+--------+--------+--------+--------+
