

================================================================
== Vitis HLS Report for 'xFSobel3x3_1_1_0_0_s'
================================================================
* Date:           Mon Feb 26 05:31:46 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        thresholded_sobel_edge_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.135 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_xFGradientX3x3_0_0_s_fu_72  |xFGradientX3x3_0_0_s  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |grp_xFGradientY3x3_0_0_s_fu_88  |xFGradientY3x3_0_0_s  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        +--------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      72|    188|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|      17|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      89|    206|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+----+----+----+-----+
    |            Instance            |        Module        | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------------------+----------------------+---------+----+----+----+-----+
    |grp_xFGradientX3x3_0_0_s_fu_72  |xFGradientX3x3_0_0_s  |        0|   0|  36|  94|    0|
    |grp_xFGradientY3x3_0_0_s_fu_88  |xFGradientY3x3_0_0_s  |        0|   0|  36|  94|    0|
    +--------------------------------+----------------------+---------+----+----+----+-----+
    |Total                           |                      |        0|   0|  72| 188|    0|
    +--------------------------------+----------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |   9|          2|    8|         16|
    |ap_return_1  |   9|          2|    8|         16|
    +-------------+----+-----------+-----+-----------+
    |Total        |  18|          4|   16|         32|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |ap_ce_reg            |  1|   0|    1|          0|
    |ap_return_0_int_reg  |  8|   0|    8|          0|
    |ap_return_1_int_reg  |  8|   0|    8|          0|
    +---------------------+---+----+-----+-----------+
    |Total                | 17|   0|   17|          0|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------+-----+-----+------------+------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  xFSobel3x3<1, 1, 0, 0>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  xFSobel3x3<1, 1, 0, 0>|  return value|
|ap_return_0  |  out|    8|  ap_ctrl_hs|  xFSobel3x3<1, 1, 0, 0>|  return value|
|ap_return_1  |  out|    8|  ap_ctrl_hs|  xFSobel3x3<1, 1, 0, 0>|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|  xFSobel3x3<1, 1, 0, 0>|  return value|
|p_read2      |   in|    8|     ap_none|                 p_read2|        scalar|
|p_read5      |   in|    8|     ap_none|                 p_read5|        scalar|
|p_read6      |   in|    8|     ap_none|                 p_read6|        scalar|
|p_read7      |   in|    8|     ap_none|                 p_read7|        scalar|
|p_read8      |   in|    8|     ap_none|                 p_read8|        scalar|
|p_read9      |   in|    8|     ap_none|                 p_read9|        scalar|
|p_read10     |   in|    8|     ap_none|                p_read10|        scalar|
|p_read11     |   in|    8|     ap_none|                p_read11|        scalar|
+-------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.91>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:136]   --->   Operation 3 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:136]   --->   Operation 4 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:136]   --->   Operation 5 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:136]   --->   Operation 6 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:136]   --->   Operation 7 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read63 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:136]   --->   Operation 8 'read' 'p_read63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read52 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:136]   --->   Operation 9 'read' 'p_read52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read21 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:136]   --->   Operation 10 'read' 'p_read21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (1.91ns)   --->   "%tmp_V = call i8 @xFGradientX3x3<0, 0>, i8 %p_read21, i8 %p_read63, i8 %p_read_4, i8 %p_read_3, i8 %p_read_2, i8 %p_read" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:159]   --->   Operation 11 'call' 'tmp_V' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [2/2] (1.91ns)   --->   "%tmp_V_6 = call i8 @xFGradientY3x3<0, 0>, i8 %p_read21, i8 %p_read52, i8 %p_read63, i8 %p_read_2, i8 %p_read_1, i8 %p_read" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:166]   --->   Operation 12 'call' 'tmp_V_6' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 6.13>
ST_2 : Operation 13 [1/2] (6.13ns)   --->   "%tmp_V = call i8 @xFGradientX3x3<0, 0>, i8 %p_read21, i8 %p_read63, i8 %p_read_4, i8 %p_read_3, i8 %p_read_2, i8 %p_read" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:159]   --->   Operation 13 'call' 'tmp_V' <Predicate = true> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 14 [1/2] (6.13ns)   --->   "%tmp_V_6 = call i8 @xFGradientY3x3<0, 0>, i8 %p_read21, i8 %p_read52, i8 %p_read63, i8 %p_read_2, i8 %p_read_1, i8 %p_read" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:166]   --->   Operation 14 'call' 'tmp_V_6' <Predicate = true> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%mrv = insertvalue i16 <undef>, i8 %tmp_V" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:175]   --->   Operation 15 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i16 %mrv, i8 %tmp_V_6" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:175]   --->   Operation 16 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln175 = ret i16 %mrv_1" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:175]   --->   Operation 17 'ret' 'ret_ln175' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read    (read       ) [ 000]
p_read_1  (read       ) [ 000]
p_read_2  (read       ) [ 000]
p_read_3  (read       ) [ 000]
p_read_4  (read       ) [ 000]
p_read63  (read       ) [ 000]
p_read52  (read       ) [ 000]
p_read21  (read       ) [ 000]
tmp_V     (call       ) [ 000]
tmp_V_6   (call       ) [ 000]
mrv       (insertvalue) [ 000]
mrv_1     (insertvalue) [ 000]
ret_ln175 (ret        ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read9">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read10">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read11">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFGradientX3x3<0, 0>"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFGradientY3x3<0, 0>"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="p_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="8" slack="0"/>
<pin id="26" dir="0" index="1" bw="8" slack="0"/>
<pin id="27" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="p_read_1_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="8" slack="0"/>
<pin id="32" dir="0" index="1" bw="8" slack="0"/>
<pin id="33" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="p_read_2_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="8" slack="0"/>
<pin id="39" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="p_read_3_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="0" index="1" bw="8" slack="0"/>
<pin id="45" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_read_4_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_read63_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read63/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_read52_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read52/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_read21_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read21/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_xFGradientX3x3_0_0_s_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="0" index="2" bw="8" slack="0"/>
<pin id="76" dir="0" index="3" bw="8" slack="0"/>
<pin id="77" dir="0" index="4" bw="8" slack="0"/>
<pin id="78" dir="0" index="5" bw="8" slack="0"/>
<pin id="79" dir="0" index="6" bw="8" slack="0"/>
<pin id="80" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_xFGradientY3x3_0_0_s_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="0" index="3" bw="8" slack="0"/>
<pin id="93" dir="0" index="4" bw="8" slack="0"/>
<pin id="94" dir="0" index="5" bw="8" slack="0"/>
<pin id="95" dir="0" index="6" bw="8" slack="0"/>
<pin id="96" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_V_6/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="mrv_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="mrv_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="16" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="14" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="16" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="12" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="16" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="10" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="16" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="66" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="54" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="84"><net_src comp="48" pin="2"/><net_sink comp="72" pin=3"/></net>

<net id="85"><net_src comp="42" pin="2"/><net_sink comp="72" pin=4"/></net>

<net id="86"><net_src comp="36" pin="2"/><net_sink comp="72" pin=5"/></net>

<net id="87"><net_src comp="24" pin="2"/><net_sink comp="72" pin=6"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="66" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="60" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="54" pin="2"/><net_sink comp="88" pin=3"/></net>

<net id="101"><net_src comp="36" pin="2"/><net_sink comp="88" pin=4"/></net>

<net id="102"><net_src comp="30" pin="2"/><net_sink comp="88" pin=5"/></net>

<net id="103"><net_src comp="24" pin="2"/><net_sink comp="88" pin=6"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="72" pin="7"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="104" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="88" pin="7"/><net_sink comp="110" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read2 | {}
	Port: p_read5 | {}
	Port: p_read6 | {}
	Port: p_read7 | {}
	Port: p_read8 | {}
	Port: p_read9 | {}
	Port: p_read10 | {}
	Port: p_read11 | {}
 - Input state : 
	Port: xFSobel3x3<1, 1, 0, 0> : p_read2 | {1 }
	Port: xFSobel3x3<1, 1, 0, 0> : p_read5 | {1 }
	Port: xFSobel3x3<1, 1, 0, 0> : p_read6 | {1 }
	Port: xFSobel3x3<1, 1, 0, 0> : p_read7 | {1 }
	Port: xFSobel3x3<1, 1, 0, 0> : p_read8 | {1 }
	Port: xFSobel3x3<1, 1, 0, 0> : p_read9 | {1 }
	Port: xFSobel3x3<1, 1, 0, 0> : p_read10 | {1 }
	Port: xFSobel3x3<1, 1, 0, 0> : p_read11 | {1 }
  - Chain level:
	State 1
	State 2
		mrv : 1
		mrv_1 : 2
		ret_ln175 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|   call   | grp_xFGradientX3x3_0_0_s_fu_72 |    28   |    94   |
|          | grp_xFGradientY3x3_0_0_s_fu_88 |    28   |    94   |
|----------|--------------------------------|---------|---------|
|          |        p_read_read_fu_24       |    0    |    0    |
|          |       p_read_1_read_fu_30      |    0    |    0    |
|          |       p_read_2_read_fu_36      |    0    |    0    |
|   read   |       p_read_3_read_fu_42      |    0    |    0    |
|          |       p_read_4_read_fu_48      |    0    |    0    |
|          |       p_read63_read_fu_54      |    0    |    0    |
|          |       p_read52_read_fu_60      |    0    |    0    |
|          |       p_read21_read_fu_66      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|insertvalue|           mrv_fu_104           |    0    |    0    |
|          |          mrv_1_fu_110          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    56   |   188   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   56   |   188  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |   56   |   188  |
+-----------+--------+--------+
