 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 14:02:21 2021
****************************************

Operating Conditions: ss0p7v125c   Library: saed32rvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[59]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p7v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX2_LVT)       0.00       0.00 r
  Delay2_out1_reg[2]/QN (DFFX2_LVT)        0.18       0.18 f
  U1096/Y (INVX4_LVT)                      0.09       0.28 r
  U1421/Y (XOR2X2_LVT)                     0.15       0.42 f
  U1057/Y (OR2X1_LVT)                      0.08       0.50 f
  U1022/Y (AND2X1_LVT)                     0.07       0.58 f
  U1021/Y (NAND2X0_LVT)                    0.06       0.64 r
  U951/Y (NAND4X0_LVT)                     0.08       0.71 f
  U979/Y (INVX1_LVT)                       0.06       0.77 r
  U1376/Y (OA21X1_LVT)                     0.09       0.86 r
  U1403/Y (OA21X1_LVT)                     0.08       0.94 r
  U1400/Y (OA21X1_LVT)                     0.10       1.04 r
  U1392/Y (INVX4_LVT)                      0.04       1.08 f
  U1044/Y (AO21X1_LVT)                     0.12       1.21 f
  U1043/Y (XNOR2X2_LVT)                    0.12       1.32 r
  U1042/Y (NAND2X0_LVT)                    0.04       1.36 f
  U1041/Y (NAND2X0_LVT)                    0.08       1.44 r
  Delay3_out1_reg[59]/D (DFFX1_LVT)        0.00       1.44 r
  data arrival time                                   1.44

  clock clk (rise edge)                    1.32       1.32
  clock network delay (ideal)              0.00       1.32
  Delay3_out1_reg[59]/CLK (DFFX1_LVT)      0.00       1.32 r
  library setup time                      -0.08       1.24
  data required time                                  1.24
  -----------------------------------------------------------
  data required time                                  1.24
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.19


1
