#source:examples/prob_examples/public_examples/EventBPrologPackages/Deploy/SignalControl-110527.zip_unpacked/SignalControl-110527/s1_mch2_signals.bcm
1.3043413766666667E8,1.35605098E9,-1.0,5.8537891E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)
5.2802175333333336E7,1.0589246966666667E8,-1.0,1.7968427866666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ent_pnt/:OCC)
5.6746787666666664E7,1.85147357E8,-1.0,6.4675962E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) => (ent_pnt/:OCC)
5.5581602666666664E7,1.49555727E8,-1.0,7.680394733333333E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & not((ent_pnt/:OCC))
5.6104550666666664E7,1.63525008E8,-1.0,1.6314046166666666E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) => not((ent_pnt/:OCC))
7.937801733333333E7,1.2100265466666667E8,-1.0,1.72159114E8:not((ent_pnt/:OCC)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)
4.9721499666666664E7,7.505004666666667E7,-1.0,5.9264752333333336E7:not(not((ent_pnt/:OCC))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)
1.99627434E8,6.849374266666667E7,-1.0,1.0577453066666667E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) & (ent_pnt/:OCC)
1.38600819E8,1.68590689E8,-1.0,1.36410154E8:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))) => (ent_pnt/:OCC)
8.588804E7,1.1097184E8,-1.0,1.46297375E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) & not((ent_pnt/:OCC))
7.271767366666667E7,1.2377209433333333E8,-1.0,2.4411868266666666E8:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))) => not((ent_pnt/:OCC))
1.7362561733333334E8,1.6094090366666666E8,-1.0,2.23329843E8:not(not((ent_pnt/:OCC))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))
1.1639943866666667E8,6.2212776333333336E7,-1.0,1.2126339533333333E8:not((ent_pnt/:OCC)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))
8.161089E7,7.1197508E7,-1.0,7.7569082E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ENTRY_SIGNAL=forbidden)
5.7723634333333336E7,7.4150933E7,-1.0,5.9979508E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) => (ENTRY_SIGNAL=forbidden)
5.5628140333333336E7,6.3181358E7,-1.0,6.834290866666667E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & not((ENTRY_SIGNAL=forbidden))
4.8475368666666664E7,6.5037157333333336E7,-1.0,6.0462111333333336E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) => not((ENTRY_SIGNAL=forbidden))
9.187935166666667E7,1.5310117266666666E8,-1.0,6.1917021666666664E7:not((ENTRY_SIGNAL=forbidden)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)
4.9382094333333336E7,7.085051333333333E7,-1.0,6.0556839333333336E7:not(not((ENTRY_SIGNAL=forbidden))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)
1.2018714066666667E8,1.13702378E8,-1.0,6.7794515E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) & (ENTRY_SIGNAL=forbidden)
8.9039884E7,7.106904666666667E7,-1.0,5.8834623333333336E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))) => (ENTRY_SIGNAL=forbidden)
4.8823248E7,7.1126945E7,-1.0,1.0104317933333333E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) & not((ENTRY_SIGNAL=forbidden))
1.1486151E8,1.0587815233333333E8,-1.0,6.0291023666666664E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))) => not((ENTRY_SIGNAL=forbidden))
4.9199436333333336E7,8.134363066666667E7,-1.0,5.9531383E7:not(not((ENTRY_SIGNAL=forbidden))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))
7.648183966666667E7,5.8377209666666664E7,-1.0,1.5111276833333334E8:not((ENTRY_SIGNAL=forbidden)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))
5.4457227666666664E7,6.7548115E7,-1.0,1.2082425666666667E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ext_pnt:OCC)
4.9948181333333336E7,6.3518039666666664E7,-1.0,1.43891529E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) => (ext_pnt:OCC)
1.7130439566666666E8,1.3754372466666666E8,-1.0,1.9999309966666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & not((ext_pnt:OCC))
8.866558133333333E7,1.0388062166666667E8,-1.0,8.717153666666667E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) => not((ext_pnt:OCC))
4.8893741E7,6.8011931E7,-1.0,6.6693420666666664E7:not((ext_pnt:OCC)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)
4.7916684666666664E7,8.0752657E7,-1.0,6.790830966666667E7:not(not((ext_pnt:OCC))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)
4.7997584E7,6.935812133333333E7,-1.0,1.03255053E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) & (ext_pnt:OCC)
4.9426001333333336E7,7.0097531E7,-1.0,6.0034636E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))) => (ext_pnt:OCC)
4.9197247666666664E7,1.1865782666666667E8,-1.0,7.274540066666667E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) & not((ext_pnt:OCC))
4.8572261666666664E7,6.887235266666667E7,-1.0,5.0482420333333336E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))) => not((ext_pnt:OCC))
4.7747808666666664E7,6.6533856333333336E7,-1.0,6.2819836666666664E7:not(not((ext_pnt:OCC))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))
5.3994365666666664E7,6.939083033333333E7,-1.0,5.8341380666666664E7:not((ext_pnt:OCC)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))
4.8997921E7,6.909386533333333E7,-1.0,7.847795E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed)
9.156671866666667E7,1.0814883133333333E8,-1.0,6.0928185666666664E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) => (OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed)
7.4372656E7,9.7858324E7,-1.0,1.09843484E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & not((OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed))
1.236583E8,1.6216191566666666E8,-1.0,1.16555534E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) => not((OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed))
1.45038276E8,1.9925815966666666E8,-1.0,2.57876997E8:not((OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)
1.16280639E8,7.230956766666667E7,-1.0,2.3507419033333334E8:not(not((OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)
3.8956117666666664E7,1.07881573E8,-1.0,1.7959362466666666E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) & (OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed)
3.57036324E8,1.02595542E8,-1.0,1.0286484966666667E8:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))) => (OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed)
4.7820024E7,6.5853649E7,-1.0,7.0759277E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) & not((OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed))
4.8927404333333336E7,6.6814292666666664E7,-1.0,5.9906035E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))) => not((OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed))
4.9029838333333336E7,1.3103523833333333E8,-1.0,5.8859463666666664E7:not(not((OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))
4.9669607666666664E7,6.948977233333333E7,-1.0,5.9089450666666664E7:not((OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))
8.9442659E7,7.027660466666667E7,-1.0,7.4256789E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ext_pnt/:OCC)
5.6080408666666664E7,6.4506969666666664E7,-1.0,6.0812551333333336E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) => (ext_pnt/:OCC)
1.1888394933333333E8,9.994629933333333E7,-1.0,6.4576135333333336E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & not((ext_pnt/:OCC))
1.49354584E8,8.132838233333333E7,-1.0,6.1127116666666664E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) => not((ext_pnt/:OCC))
4.8885709E7,1.1986342666666667E8,-1.0,6.4864137666666664E7:not((ext_pnt/:OCC)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)
4.8047427666666664E7,1.15127001E8,-1.0,9.5097498E7:not(not((ext_pnt/:OCC))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)
4.7654174333333336E7,1.1086137433333333E8,-1.0,6.6059983333333336E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) & (ext_pnt/:OCC)
7.442443166666667E7,7.164833333333333E7,-1.0,6.0379838E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))) => (ext_pnt/:OCC)
4.8999992333333336E7,6.5215183333333336E7,-1.0,1.6799301066666666E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) & not((ext_pnt/:OCC))
1.2696349133333333E8,1.6719309533333334E8,-1.0,1.1842974833333333E8:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))) => not((ext_pnt/:OCC))
4.8846435333333336E7,1.5253559833333334E8,-1.0,5.8534236E7:not(not((ext_pnt/:OCC))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))
1.8776545033333334E8,1.78116575E8,-1.0,7.5503177E7:not((ext_pnt/:OCC)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))
5.1160858666666664E7,6.6360557E7,-1.0,7.501733766666667E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (EXIT_SIGNAL=forbidden)
4.880169E7,9.581248666666667E7,-1.0,5.9969962666666664E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) => (EXIT_SIGNAL=forbidden)
7.853759433333333E7,9.191236333333333E7,-1.0,8.714993266666667E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & not((EXIT_SIGNAL=forbidden))
3.9981248E7,9.578455E7,-1.0,6.8472348E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) => not((EXIT_SIGNAL=forbidden))
4.7896756333333336E7,1.0792627066666667E8,-1.0,6.0097330333333336E7:not((EXIT_SIGNAL=forbidden)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)
5.1764311E7,6.5566182333333336E7,-1.0,6.0453195E7:not(not((EXIT_SIGNAL=forbidden))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)
1.3318588433333333E8,1.5887308966666666E8,-1.0,6.7876462E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) & (EXIT_SIGNAL=forbidden)
8.6304504E7,6.551734E7,-1.0,1.0078493E8:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))) => (EXIT_SIGNAL=forbidden)
8.2305508E7,6.6536603666666664E7,-1.0,7.9436312E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) & not((EXIT_SIGNAL=forbidden))
1.39406857E8,9.941345733333333E7,-1.0,5.9062189333333336E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))) => not((EXIT_SIGNAL=forbidden))
1.2859086333333333E8,1.4870387233333334E8,-1.0,1.2764186E8:not(not((EXIT_SIGNAL=forbidden))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))
5.4043627666666664E7,1.36713987E8,-1.0,1.07529689E8:not((EXIT_SIGNAL=forbidden)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))
-1.0,6.9302062E7,-1.0,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ent_pnt:OCC) & (ENTRY_SIGNAL=allowed)
4.7431636666666664E7,5.8358631666666664E7,-1.0,5.9869647666666664E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) => (ent_pnt:OCC) & (ENTRY_SIGNAL=allowed)
7.548746266666667E7,6.862990966666667E7,-1.0,7.5883672E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & not((ent_pnt:OCC) & (ENTRY_SIGNAL=allowed))
4.8184293333333336E7,6.6815153333333336E7,-1.0,5.6642724333333336E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) => not((ent_pnt:OCC) & (ENTRY_SIGNAL=allowed))
9.047638E7,6.853373833333333E7,-1.0,8.762638933333333E7:not((ent_pnt:OCC) & (ENTRY_SIGNAL=allowed)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)
4.7718614666666664E7,1.24680194E8,-1.0,6.0277684333333336E7:not(not((ent_pnt:OCC) & (ENTRY_SIGNAL=allowed))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)
6.2685881E7,6.925450033333333E7,-1.0,7.074786966666667E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) & (ent_pnt:OCC) & (ENTRY_SIGNAL=allowed)
4.7564893333333336E7,5.9108261333333336E7,-1.0,1.1999167866666667E8:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))) => (ent_pnt:OCC) & (ENTRY_SIGNAL=allowed)
1.19117941E8,6.6151126333333336E7,-1.0,5.9214955666666664E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) & not((ent_pnt:OCC) & (ENTRY_SIGNAL=allowed))
9.508969866666667E7,1.0963060766666667E8,-1.0,7.9725129E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))) => not((ent_pnt:OCC) & (ENTRY_SIGNAL=allowed))
4.5609151666666664E7,1.9098669366666666E8,-1.0,5.7529894666666664E7:not(not((ent_pnt:OCC) & (ENTRY_SIGNAL=allowed))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))
3.6179461E7,6.5382546E7,-1.0,5.9308985E7:not((ent_pnt:OCC) & (ENTRY_SIGNAL=allowed)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))
1.57677034E8,6.911020833333333E7,-1.0,1.8061945333333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (IN_SWITCH/:OCC)
8.3064078E7,1.52063215E8,-1.0,1.5835563566666666E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) => (IN_SWITCH/:OCC)
4.7661904E7,6.6734929666666664E7,-1.0,1.0057175066666667E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & not((IN_SWITCH/:OCC))
4.7808268E7,1.0015438E8,-1.0,5.9850441333333336E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) => not((IN_SWITCH/:OCC))
4.7927603E7,6.6634079E7,-1.0,6.1329912333333336E7:not((IN_SWITCH/:OCC)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)
6.796399633333333E7,1.5413780366666666E8,-1.0,5.9954644666666664E7:not(not((IN_SWITCH/:OCC))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)
4.7847774666666664E7,5.9893952333333336E7,-1.0,6.5234995333333336E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) & (IN_SWITCH/:OCC)
4.8593819333333336E7,1.1525373933333333E8,-1.0,9.903126166666667E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))) => (IN_SWITCH/:OCC)
6.4662971333333336E7,6.4506037666666664E7,-1.0,6.0727136E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC)) & not((IN_SWITCH/:OCC))
8.662924266666667E7,5.0931546666666664E7,-1.0,5.9502282666666664E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))) => not((IN_SWITCH/:OCC))
4.9726109E7,6.6650701333333336E7,-1.0,5.8044509E7:not(not((IN_SWITCH/:OCC))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))
7.4529752E7,5.5784747666666664E7,-1.0,1.11914255E8:not((IN_SWITCH/:OCC)) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC))
9.091617E7,6.856449166666667E7,-1.0,7.792685566666667E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ent_pnt/:OCC) & (ENTRY_SIGNAL=forbidden)
8.130875666666667E7,9.820073266666667E7,-1.0,7.127347233333333E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((ent_pnt/:OCC)) => (ENTRY_SIGNAL=forbidden))
5.0115381333333336E7,6.6015377666666664E7,-1.0,5.9410581E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ent_pnt/:OCC) & not((ENTRY_SIGNAL=forbidden))
9.180124533333333E7,6.4229164E7,7.114664033333333E7,7.255831933333333E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((ent_pnt/:OCC) => not((ENTRY_SIGNAL=forbidden)))
1.0153493166666667E8,6.3382199E7,-1.0,8.766030933333333E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ent_pnt/:OCC) & (ext_pnt:OCC)
5.0158683E7,8.463050133333333E7,-1.0,6.2135648333333336E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((ent_pnt/:OCC)) => (ext_pnt:OCC))
1.06399983E8,6.7109558E7,-1.0,7.248598666666667E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ent_pnt/:OCC) & not((ext_pnt:OCC))
4.8881705333333336E7,7.176869333333333E7,-1.0,7.416681033333333E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((ent_pnt/:OCC) => not((ext_pnt:OCC)))
5.2885682333333336E7,7.632148366666667E7,-1.0,7.037307833333333E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ent_pnt/:OCC) & (OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed)
4.9027254E7,6.954822966666667E7,-1.0,7.609715366666667E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((ent_pnt/:OCC)) => (OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed))
7.746203866666667E7,6.5562713666666664E7,-1.0,5.5552478333333336E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ent_pnt/:OCC) & not((OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed))
1.9540012766666666E8,1.2361099366666667E8,-1.0,1.0784390466666667E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((ent_pnt/:OCC) => not((OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed)))
5.2125367333333336E7,1.45037019E8,-1.0,1.6703923533333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ent_pnt/:OCC) & (ext_pnt/:OCC)
8.9502746E7,1.46421669E8,-1.0,8.1989267E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((ent_pnt/:OCC)) => (ext_pnt/:OCC))
4.9537887E7,6.6775786666666664E7,-1.0,5.8281573333333336E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ent_pnt/:OCC) & not((ext_pnt/:OCC))
5.0423660666666664E7,7.8493781E7,-1.0,7.525735866666667E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((ent_pnt/:OCC) => not((ext_pnt/:OCC)))
1.73760644E8,1.13955902E8,-1.0,5.6279665666666664E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ent_pnt/:OCC) & (EXIT_SIGNAL=forbidden)
4.8015230333333336E7,6.6136622666666664E7,-1.0,7.300490766666667E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((ent_pnt/:OCC)) => (EXIT_SIGNAL=forbidden))
5.0586134666666664E7,6.7104017333333336E7,-1.0,7.173987233333333E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ent_pnt/:OCC) & not((EXIT_SIGNAL=forbidden))
4.9752090333333336E7,1.0608597666666667E8,-1.0,7.476071733333333E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((ent_pnt/:OCC) => not((EXIT_SIGNAL=forbidden)))
-1.0,-1.0,1.27894569E8,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ent_pnt/:OCC) & (ent_pnt:OCC) & (ENTRY_SIGNAL=allowed)
8.643689966666667E7,7.3102057E7,-1.0,6.1909199666666664E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((ent_pnt/:OCC)) => (ent_pnt:OCC) & (ENTRY_SIGNAL=allowed))
4.9902481666666664E7,1.30307818E8,-1.0,1.0884242566666667E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ent_pnt/:OCC) & not((ent_pnt:OCC) & (ENTRY_SIGNAL=allowed))
1.1301565233333333E8,6.6485991666666664E7,-1.0,2.6052533166666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((ent_pnt/:OCC) => not((ent_pnt:OCC) & (ENTRY_SIGNAL=allowed)))
1.6553711166666666E8,7.370176066666667E7,-1.0,6.4039731333333336E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ent_pnt/:OCC) & (IN_SWITCH/:OCC)
6.950821033333333E7,7.217833633333333E7,-1.0,1.1378055333333333E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((ent_pnt/:OCC)) => (IN_SWITCH/:OCC))
1.1616083766666667E8,3.320582643333333E8,-1.0,2.0955702566666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ent_pnt/:OCC) & not((IN_SWITCH/:OCC))
4.9035542333333336E7,2.12746118E8,-1.0,7.9306873E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((ent_pnt/:OCC) => not((IN_SWITCH/:OCC)))
5.0888524666666664E7,6.5254433666666664E7,1.0093425066666667E8,6.876633333333333E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ENTRY_SIGNAL=forbidden) & (ext_pnt:OCC)
4.8350725E7,6.9265861E7,-1.0,7.864587166666667E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((ENTRY_SIGNAL=forbidden)) => (ext_pnt:OCC))
5.0055341333333336E7,6.6499378333333336E7,-1.0,5.9016722666666664E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ENTRY_SIGNAL=forbidden) & not((ext_pnt:OCC))
5.0711919E7,6.5616607333333336E7,-1.0,7.4042865E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((ENTRY_SIGNAL=forbidden) => not((ext_pnt:OCC)))
5.0240653333333336E7,6.7536358E7,7.1373322E7,6.8462058E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ENTRY_SIGNAL=forbidden) & (OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed)
4.9913819666666664E7,6.6979187666666664E7,-1.0,9.798895033333333E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((ENTRY_SIGNAL=forbidden)) => (OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed))
5.0583410666666664E7,1.24675468E8,-1.0,1.19712523E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ENTRY_SIGNAL=forbidden) & not((OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed))
8.7003056E7,7.352485233333333E7,-1.0,1.0866733366666667E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((ENTRY_SIGNAL=forbidden) => not((OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed)))
4.1037061666666664E7,6.3327978666666664E7,-1.0,1.1096280733333333E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ENTRY_SIGNAL=forbidden) & (ext_pnt/:OCC)
8.801154066666667E7,5.1610473333333336E7,-1.0,1.0158789466666667E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((ENTRY_SIGNAL=forbidden)) => (ext_pnt/:OCC))
4.9032469E7,1.5104206566666666E8,2.38256159E8,8.587197666666667E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ENTRY_SIGNAL=forbidden) & not((ext_pnt/:OCC))
1.2816005933333333E8,6.4613896333333336E7,-1.0,7.393621733333333E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((ENTRY_SIGNAL=forbidden) => not((ext_pnt/:OCC)))
5.1069902E7,1.2020893166666667E8,7.9496445E7,6.7090258666666664E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ENTRY_SIGNAL=forbidden) & (EXIT_SIGNAL=forbidden)
4.8428155666666664E7,6.4134715E7,-1.0,7.202629133333333E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((ENTRY_SIGNAL=forbidden)) => (EXIT_SIGNAL=forbidden))
5.2724931333333336E7,6.5554589E7,7.002322E7,1.1453961166666667E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ENTRY_SIGNAL=forbidden) & not((EXIT_SIGNAL=forbidden))
1.62401215E8,5.3863111333333336E7,-1.0,7.689937366666667E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((ENTRY_SIGNAL=forbidden) => not((EXIT_SIGNAL=forbidden)))
-1.0,-1.0,6.794346333333333E7,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ENTRY_SIGNAL=forbidden) & (ent_pnt:OCC) & (ENTRY_SIGNAL=allowed)
5.1573923666666664E7,1.0141562E8,-1.0,7.466992333333333E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((ENTRY_SIGNAL=forbidden)) => (ent_pnt:OCC) & (ENTRY_SIGNAL=allowed))
5.029627E7,1.10029332E8,-1.0,9.623633E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ENTRY_SIGNAL=forbidden) & not((ent_pnt:OCC) & (ENTRY_SIGNAL=allowed))
5.1223133666666664E7,7.4174958E7,-1.0,1.48509248E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((ENTRY_SIGNAL=forbidden) => not((ent_pnt:OCC) & (ENTRY_SIGNAL=allowed)))
5.0128278666666664E7,6.3082672666666664E7,-1.0,1.0823939233333333E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ENTRY_SIGNAL=forbidden) & (IN_SWITCH/:OCC)
5.0652205E7,1.09356318E8,-1.0,7.481263266666667E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((ENTRY_SIGNAL=forbidden)) => (IN_SWITCH/:OCC))
7.7206373E7,5.6615533E7,-1.0,7.1984573E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ENTRY_SIGNAL=forbidden) & not((IN_SWITCH/:OCC))
5.2133608E7,9.110716333333333E7,-1.0,8.620404866666667E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((ENTRY_SIGNAL=forbidden) => not((IN_SWITCH/:OCC)))
-1.0,-1.0,6.8851423E7,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ext_pnt:OCC) & (OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed)
5.17851E7,6.6717143E7,-1.0,7.608851666666667E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((ext_pnt:OCC)) => (OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed))
5.0615887666666664E7,6.787068866666667E7,-1.0,6.8465806E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ext_pnt:OCC) & not((OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed))
1.24173495E8,6.927405633333333E7,-1.0,7.080006466666667E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((ext_pnt:OCC) => not((OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed)))
-1.0,-1.0,6.6771759333333336E7,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ext_pnt:OCC) & (ext_pnt/:OCC)
5.1843138E7,6.6706992666666664E7,-1.0,7.599879366666667E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((ext_pnt:OCC)) => (ext_pnt/:OCC))
5.0553519E7,1.0164916933333333E8,-1.0,6.2723688333333336E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ext_pnt:OCC) & not((ext_pnt/:OCC))
1.6335305833333334E8,7.415903466666667E7,-1.0,1.14900016E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((ext_pnt:OCC) => not((ext_pnt/:OCC)))
4.5128690666666664E7,6.742742933333333E7,-1.0,1.0326841633333333E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ext_pnt:OCC) & (EXIT_SIGNAL=forbidden)
8.712755966666667E7,8.563719366666667E7,-1.0,7.673764466666667E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((ext_pnt:OCC)) => (EXIT_SIGNAL=forbidden))
-1.0,-1.0,1.4349541233333334E8,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ext_pnt:OCC) & not((EXIT_SIGNAL=forbidden))
5.1114694E7,1.8826800566666666E8,7.5782123E7,7.3217155E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((ext_pnt:OCC) => not((EXIT_SIGNAL=forbidden)))
-1.0,8.906963633333333E7,-1.0,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ext_pnt:OCC) & (ent_pnt:OCC) & (ENTRY_SIGNAL=allowed)
4.9221017E7,6.6649304333333336E7,-1.0,7.6341621E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((ext_pnt:OCC)) => (ent_pnt:OCC) & (ENTRY_SIGNAL=allowed))
4.9749901666666664E7,3.755164913333333E8,-1.0,6.958552466666667E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ext_pnt:OCC) & not((ent_pnt:OCC) & (ENTRY_SIGNAL=allowed))
4.7595275E7,6.720943133333333E7,-1.0,6.206956203333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((ext_pnt:OCC) => not((ent_pnt:OCC) & (ENTRY_SIGNAL=allowed)))
4.9562191666666664E7,6.3772355333333336E7,-1.0,6.857177833333333E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ext_pnt:OCC) & (IN_SWITCH/:OCC)
5.0768257333333336E7,6.6560373E7,-1.0,8.3075858E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((ext_pnt:OCC)) => (IN_SWITCH/:OCC))
5.0984811666666664E7,6.5000933666666664E7,1.4877597233333334E8,6.4157553E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ext_pnt:OCC) & not((IN_SWITCH/:OCC))
1.32190995E8,6.0584310333333336E7,-1.0,7.556838533333333E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((ext_pnt:OCC) => not((IN_SWITCH/:OCC)))
4.9970903E7,1.09410864E8,-1.0,7.720178666666667E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed) & (ext_pnt/:OCC)
5.2500275E7,1.51733285E8,-1.0,6.5708099333333336E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed)) => (ext_pnt/:OCC))
-1.0,-1.0,6.762363666666667E7,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed) & not((ext_pnt/:OCC))
7.6023215E7,1.5515946533333334E8,-1.0,7.483307266666667E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed) => not((ext_pnt/:OCC)))
-1.0,-1.0,2.1054053E8,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed) & (EXIT_SIGNAL=forbidden)
5.1764310666666664E7,6.6793875666666664E7,-1.0,7.606595766666667E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed)) => (EXIT_SIGNAL=forbidden))
5.0099178E7,6.4773228E7,-1.0,6.3406573333333336E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed) & not((EXIT_SIGNAL=forbidden))
1.1587183433333333E8,6.3947307333333336E7,-1.0,1.2049109066666667E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed) => not((EXIT_SIGNAL=forbidden)))
9.864797266666667E7,6.3624571E7,-1.0,8.5504658E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed) & (ent_pnt:OCC) & (ENTRY_SIGNAL=allowed)
5.1803701333333336E7,6.917769833333333E7,-1.0,1.01272096E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed)) => (ent_pnt:OCC) & (ENTRY_SIGNAL=allowed))
5.058383E7,6.917800066666667E7,-1.0,7.641441866666667E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed) & not((ent_pnt:OCC) & (ENTRY_SIGNAL=allowed))
5.1173989E7,6.4200249666666664E7,-1.0,7.4584461E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed) => not((ent_pnt:OCC) & (ENTRY_SIGNAL=allowed)))
5.0686613333333336E7,6.4729506666666664E7,-1.0,7.435419466666667E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed) & (IN_SWITCH/:OCC)
5.0621451333333336E7,6.4003739666666664E7,-1.0,7.662124233333333E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed)) => (IN_SWITCH/:OCC))
5.1133248E7,1.8162910233333334E8,9.489733266666667E7,5.4175627666666664E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed) & not((IN_SWITCH/:OCC))
1.6927054766666666E8,5.0781551E7,-1.0,7.415978E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((OUT_SWITCH:OCC) & (EXIT_SIGNAL=allowed) => not((IN_SWITCH/:OCC)))
2.1766464433333334E8,1.6081288433333334E8,-1.0,1.17617587E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ext_pnt/:OCC) & (EXIT_SIGNAL=forbidden)
5.0602757E7,6.3041862333333336E7,-1.0,7.420391933333333E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((ext_pnt/:OCC)) => (EXIT_SIGNAL=forbidden))
4.8035112E7,6.5465913333333336E7,-1.0,1.1445955033333333E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ext_pnt/:OCC) & not((EXIT_SIGNAL=forbidden))
1.2086697633333333E8,6.6188584333333336E7,7.2976575E7,2.1885620633333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((ext_pnt/:OCC) => not((EXIT_SIGNAL=forbidden)))
-1.0,1.00514551E8,-1.0,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ext_pnt/:OCC) & (ent_pnt:OCC) & (ENTRY_SIGNAL=allowed)
5.0345066E7,8.283013266666667E7,-1.0,7.353309366666667E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((ext_pnt/:OCC)) => (ent_pnt:OCC) & (ENTRY_SIGNAL=allowed))
5.0104230333333336E7,1.2145497E8,-1.0,5.5684152666666664E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ext_pnt/:OCC) & not((ent_pnt:OCC) & (ENTRY_SIGNAL=allowed))
4.9576556E7,2.2751878366666666E8,-1.0,7.4271875E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((ext_pnt/:OCC) => not((ent_pnt:OCC) & (ENTRY_SIGNAL=allowed)))
4.8400242666666664E7,6.2788640666666664E7,-1.0,7.7172453E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ext_pnt/:OCC) & (IN_SWITCH/:OCC)
4.8610325E7,6.1668154333333336E7,-1.0,1.37530315E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((ext_pnt/:OCC)) => (IN_SWITCH/:OCC))
4.8439865333333336E7,6.9523971E7,-1.0,6.0021203333333336E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ext_pnt/:OCC) & not((IN_SWITCH/:OCC))
4.9209307333333336E7,3.017940503E9,-1.0,1.4947326733333334E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((ext_pnt/:OCC) => not((IN_SWITCH/:OCC)))
-1.0,6.4372688E7,7.275915933333333E7,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (EXIT_SIGNAL=forbidden) & (ent_pnt:OCC) & (ENTRY_SIGNAL=allowed)
9.647600233333333E7,1.3791500066666666E8,-1.0,8.0898765E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((EXIT_SIGNAL=forbidden)) => (ent_pnt:OCC) & (ENTRY_SIGNAL=allowed))
5.9228621666666664E7,5.8540521666666664E7,-1.0,1.0962546266666667E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (EXIT_SIGNAL=forbidden) & not((ent_pnt:OCC) & (ENTRY_SIGNAL=allowed))
4.935325E7,6.5204195E7,-1.0,1.7768876893333333E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((EXIT_SIGNAL=forbidden) => not((ent_pnt:OCC) & (ENTRY_SIGNAL=allowed)))
5.0665567333333336E7,1.2239575533333333E8,-1.0,1.529022953E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (EXIT_SIGNAL=forbidden) & (IN_SWITCH/:OCC)
1.2098235366666667E8,6.3710871666666664E7,-1.0,7.429957866666667E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((EXIT_SIGNAL=forbidden)) => (IN_SWITCH/:OCC))
5.0269707333333336E7,6.3261233666666664E7,2.09542079E8,3.616861473333333E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (EXIT_SIGNAL=forbidden) & not((IN_SWITCH/:OCC))
5.0235508333333336E7,1.1274732166666667E8,7.388758533333333E7,2.6982164886666665E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((EXIT_SIGNAL=forbidden) => not((IN_SWITCH/:OCC)))
5.4369717E7,3.0506457093333335E9,-1.0,7.932121366666667E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ent_pnt:OCC) & (ENTRY_SIGNAL=allowed) & (IN_SWITCH/:OCC)
4.8430926E7,1.48716421E8,-1.0,6.8917167E7:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (not((ent_pnt:OCC) & (ENTRY_SIGNAL=allowed)) => (IN_SWITCH/:OCC))
-1.0,-1.0,1.7799211766666666E8,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (ent_pnt:OCC) & (ENTRY_SIGNAL=allowed) & not((IN_SWITCH/:OCC))
5.2357263333333336E7,6.5095870666666664E7,-1.0,1.1145565366666667E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & ((ent_pnt:OCC) & (ENTRY_SIGNAL=allowed) => not((IN_SWITCH/:OCC)))
