INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junye/segment/segment.srcs/sources_1/new/segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSeg_CTRL
INFO: [VRFC 10-311] analyzing module segment
INFO: [VRFC 10-311] analyzing module BCD_to_7segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junye/match_timer/match_timer.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
