# FPGA-Profiling
Project for establishing the existence of high difference between latency numbers of actual HW run and HLS Csynth and Cosim.
