# 📌 8×8 Dadda Multiplier - Delay & Power Analysis

## 🔬 Overview
This project presents the design and analysis of an **8×8 Dadda multiplier**, implemented using a **hybrid logic approach** for improved speed, power, and area efficiency. The design integrates **transmission gate logic** for AND/XOR gates and **CMOS logic** for OR gates, making it suitable for **high-speed arithmetic circuits in RISC architectures**.

## 🛠 Features
✅ Designed using **45nm CMOS technology**  
✅ **Static logic implementation** for low power dissipation  
✅ **4:2 compressor-based partial product reduction**  
✅ **Critical path delay: 0.204 ns @ 2 GHz**  
✅ **Power dissipation: 62.47 µW**  
✅ **Compared against Wallace Tree & Booth multipliers**  

## 📖 Design Approach
### 🔹 Logic Implementation
- **AND/XOR Gates** → Transmission gate logic for power optimization  
- **OR Gates** → CMOS logic for robustness  
- **4:2 Compressor** → Efficient reduction of partial products  

### 🔹 Performance Trade-offs
- **Delay**: 0.204 ns (optimized for speed)  
- **Power Dissipation**: 62.47 µW  
- **Area Efficiency**: Reduced transistor count with static logic  

## ⚙️ Tools & Technologies Used
📟 **Simulation & Verification**: Cadence Virtuoso  
💾 **Schematic & Layout**: Custom VLSI Design Flow  
📡 **Power & Performance Analysis**: Pre & Post Layout Simulations  

## 📖 Open the Report
Check out **8x8_Dadda_Multiplier_Report.pdf** for a full breakdown of the design.

## 📢 Contributions & Feedback
🚀 Contributions are welcome! Feel free to fork the repository and submit a pull request.  

📩 For discussions, open an issue or reach out!  

---

📌 **Star ⭐ this repository if you find it helpful!**  
