$date
   Tue Dec 23 08:26:04 2025
$end
$version
  2020.1
$end
$timescale
  1ps
$end
$scope module testbench $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var wire 32 # writedata [31:0] $end
$var wire 32 $ dataadr [31:0] $end
$var wire 1 % memwrite $end
$scope module dut $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var wire 32 # writedata [31:0] $end
$var wire 32 $ dataadr [31:0] $end
$var wire 1 % memwrite $end
$var wire 5 ( sw_dbg [4:0] $end
$var wire 4 ) ans [3:0] $end
$var wire 7 * seg [6:0] $end
$var wire 16 + debug_reg_data [15:0] $end
$var wire 32 , pc [31:0] $end
$var wire 32 - instr [31:0] $end
$var wire 32 . readdata [31:0] $end
$scope module mips $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var wire 32 , pc [31:0] $end
$var wire 32 - instr [31:0] $end
$var wire 1 % memwrite $end
$var wire 32 $ aluout [31:0] $end
$var wire 32 # writedata [31:0] $end
$var wire 32 . readdata [31:0] $end
$var wire 5 ( debug_reg_addr [4:0] $end
$var wire 32 / debug_reg_data [31:0] $end
$var wire 1 0 memtoreg $end
$var wire 1 1 alusrc $end
$var wire 1 2 regdst $end
$var wire 1 3 regwrite $end
$var wire 1 4 jump $end
$var wire 1 5 pcsrc $end
$var wire 1 6 zero $end
$var wire 1 7 overflow $end
$var wire 3 8 alucontrol [2:0] $end
$scope module c $end
$var wire 6 9 op [5:0] $end
$var wire 6 : funct [5:0] $end
$var wire 1 6 zero $end
$var wire 1 0 memtoreg $end
$var wire 1 % memwrite $end
$var wire 1 5 pcsrc $end
$var wire 1 1 alusrc $end
$var wire 1 2 regdst $end
$var wire 1 3 regwrite $end
$var wire 1 4 jump $end
$var wire 3 8 alucontrol [2:0] $end
$var wire 2 ; aluop [1:0] $end
$var wire 1 < branch $end
$scope module md $end
$var wire 6 9 op [5:0] $end
$var reg 1 = memtoreg $end
$var reg 1 > memwrite $end
$var reg 1 ? branch $end
$var reg 1 @ alusrc $end
$var reg 1 A regdst $end
$var reg 1 B regwrite $end
$var reg 1 C jump $end
$var reg 2 D aluop [1:0] $end
$upscope $end
$scope module ad $end
$var wire 6 : funct [5:0] $end
$var wire 2 ; aluop [1:0] $end
$var reg 3 E alucontrol [2:0] $end
$upscope $end
$upscope $end
$scope module dp $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var wire 1 0 memtoreg $end
$var wire 1 5 pcsrc $end
$var wire 1 1 alusrc $end
$var wire 1 2 regdst $end
$var wire 1 3 regwrite $end
$var wire 1 4 jump $end
$var wire 3 8 alucontrol [2:0] $end
$var wire 1 7 overflow $end
$var wire 1 6 zero $end
$var wire 32 , pc [31:0] $end
$var wire 32 - instr [31:0] $end
$var wire 32 $ aluout [31:0] $end
$var wire 32 # writedata [31:0] $end
$var wire 32 . readdata [31:0] $end
$var wire 5 ( debug_reg_addr [4:0] $end
$var wire 32 / debug_reg_data [31:0] $end
$var wire 32 F pcnext [31:0] $end
$var wire 32 G pcnextbr [31:0] $end
$var wire 32 H pcplus4 [31:0] $end
$var wire 32 I pcbranch [31:0] $end
$var wire 32 J signimm [31:0] $end
$var wire 32 K signimmsh [31:0] $end
$var wire 32 L srca [31:0] $end
$var wire 32 M srcb [31:0] $end
$var wire 32 N result [31:0] $end
$var wire 5 O writereg [4:0] $end
$var wire 32 P pcjump [31:0] $end
$scope module pcreg $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var wire 32 F pcnext [31:0] $end
$var reg 32 Q pc [31:0] $end
$upscope $end
$scope module pcadd1 $end
$var wire 32 , a [31:0] $end
$var wire 32 R b [31:0] $end
$var wire 32 H y [31:0] $end
$upscope $end
$scope module pcadd2 $end
$var wire 32 H a [31:0] $end
$var wire 32 K b [31:0] $end
$var wire 32 I y [31:0] $end
$upscope $end
$scope module pcmux $end
$var wire 32 H d0 [31:0] $end
$var wire 32 I d1 [31:0] $end
$var wire 1 5 s $end
$var wire 32 G y [31:0] $end
$var parameter 32 S WIDTH [31:0] $end
$upscope $end
$scope module pcmux2 $end
$var wire 32 G d0 [31:0] $end
$var wire 32 P d1 [31:0] $end
$var wire 1 4 s $end
$var wire 32 F y [31:0] $end
$var parameter 32 T WIDTH [31:0] $end
$upscope $end
$scope module rf $end
$var wire 1 & clk $end
$var wire 1 3 we3 $end
$var wire 5 U ra1 [4:0] $end
$var wire 5 V ra2 [4:0] $end
$var wire 5 O wa3 [4:0] $end
$var wire 32 N wd3 [31:0] $end
$var wire 32 L rd1 [31:0] $end
$var wire 32 # rd2 [31:0] $end
$var wire 5 ( ra_dbg [4:0] $end
$var wire 32 / rd_dbg [31:0] $end
$upscope $end
$scope module se $end
$var wire 16 W a [15:0] $end
$var wire 32 J y [31:0] $end
$upscope $end
$scope module immsh $end
$var wire 32 J a [31:0] $end
$var wire 32 K y [31:0] $end
$upscope $end
$scope module wrmux $end
$var wire 5 V d0 [4:0] $end
$var wire 5 X d1 [4:0] $end
$var wire 1 2 s $end
$var wire 5 O y [4:0] $end
$var parameter 32 Y WIDTH [31:0] $end
$upscope $end
$scope module srcbmux $end
$var wire 32 # d0 [31:0] $end
$var wire 32 J d1 [31:0] $end
$var wire 1 1 s $end
$var wire 32 M y [31:0] $end
$var parameter 32 Z WIDTH [31:0] $end
$upscope $end
$scope module alu $end
$var wire 32 L a [31:0] $end
$var wire 32 M b [31:0] $end
$var wire 3 8 op [2:0] $end
$var reg 32 [ y [31:0] $end
$var reg 1 \ overflow $end
$var wire 1 6 zero $end
$var wire 32 ] s [31:0] $end
$var wire 32 ^ bout [31:0] $end
$upscope $end
$scope module resmux $end
$var wire 32 $ d0 [31:0] $end
$var wire 32 . d1 [31:0] $end
$var wire 1 0 s $end
$var wire 32 N y [31:0] $end
$var parameter 32 _ WIDTH [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module imem_inst $end
$var wire 1 & clka $end
$var wire 6 ` addra [5:0] $end
$var wire 32 - douta [31:0] $end
$scope module inst $end
$var wire 1 & clka $end
$var wire 1 a rsta $end
$var wire 1 b ena $end
$var wire 1 c regcea $end
$var wire 1 d wea [0:0] $end
$var wire 6 ` addra [5:0] $end
$var wire 32 e dina [31:0] $end
$var wire 32 - douta [31:0] $end
$var wire 1 f clkb $end
$var wire 1 g rstb $end
$var wire 1 h enb $end
$var wire 1 i regceb $end
$var wire 1 j web [0:0] $end
$var wire 6 k addrb [5:0] $end
$var wire 32 l dinb [31:0] $end
$var wire 32 m doutb [31:0] $end
$var wire 1 n injectsbiterr $end
$var wire 1 o injectdbiterr $end
$var wire 1 p sbiterr $end
$var wire 1 q dbiterr $end
$var wire 6 r rdaddrecc [5:0] $end
$var wire 1 s eccpipece $end
$var wire 1 t sleep $end
$var wire 1 u deepsleep $end
$var wire 1 v shutdown $end
$var wire 1 w rsta_busy $end
$var wire 1 x rstb_busy $end
$var wire 1 y s_aclk $end
$var wire 1 z s_aresetn $end
$var wire 4 { s_axi_awid [3:0] $end
$var wire 32 | s_axi_awaddr [31:0] $end
$var wire 8 } s_axi_awlen [7:0] $end
$var wire 3 ~ s_axi_awsize [2:0] $end
$var wire 2 !! s_axi_awburst [1:0] $end
$var wire 1 "! s_axi_awvalid $end
$var wire 1 #! s_axi_awready $end
$var wire 32 $! s_axi_wdata [31:0] $end
$var wire 1 %! s_axi_wstrb [0:0] $end
$var wire 1 &! s_axi_wlast $end
$var wire 1 '! s_axi_wvalid $end
$var wire 1 (! s_axi_wready $end
$var wire 4 )! s_axi_bid [3:0] $end
$var wire 2 *! s_axi_bresp [1:0] $end
$var wire 1 +! s_axi_bvalid $end
$var wire 1 ,! s_axi_bready $end
$var wire 4 -! s_axi_arid [3:0] $end
$var wire 32 .! s_axi_araddr [31:0] $end
$var wire 8 /! s_axi_arlen [7:0] $end
$var wire 3 0! s_axi_arsize [2:0] $end
$var wire 2 1! s_axi_arburst [1:0] $end
$var wire 1 2! s_axi_arvalid $end
$var wire 1 3! s_axi_arready $end
$var wire 4 4! s_axi_rid [3:0] $end
$var wire 32 5! s_axi_rdata [31:0] $end
$var wire 2 6! s_axi_rresp [1:0] $end
$var wire 1 7! s_axi_rlast $end
$var wire 1 8! s_axi_rvalid $end
$var wire 1 9! s_axi_rready $end
$var wire 1 :! s_axi_injectsbiterr $end
$var wire 1 ;! s_axi_injectdbiterr $end
$var wire 1 <! s_axi_sbiterr $end
$var wire 1 =! s_axi_dbiterr $end
$var wire 6 >! s_axi_rdaddrecc [5:0] $end
$var wire 1 ?! SBITERR $end
$var wire 1 @! DBITERR $end
$var wire 1 A! S_AXI_AWREADY $end
$var wire 1 B! S_AXI_WREADY $end
$var wire 1 C! S_AXI_BVALID $end
$var wire 1 D! S_AXI_ARREADY $end
$var wire 1 E! S_AXI_RLAST $end
$var wire 1 F! S_AXI_RVALID $end
$var wire 1 G! S_AXI_SBITERR $end
$var wire 1 H! S_AXI_DBITERR $end
$var wire 1 I! WEA [0:0] $end
$var wire 6 J! ADDRA [5:0] $end
$var wire 32 K! DINA [31:0] $end
$var wire 32 L! DOUTA [31:0] $end
$var wire 1 M! WEB [0:0] $end
$var wire 6 N! ADDRB [5:0] $end
$var wire 32 O! DINB [31:0] $end
$var wire 32 P! DOUTB [31:0] $end
$var wire 6 Q! RDADDRECC [5:0] $end
$var wire 4 R! S_AXI_AWID [3:0] $end
$var wire 32 S! S_AXI_AWADDR [31:0] $end
$var wire 8 T! S_AXI_AWLEN [7:0] $end
$var wire 3 U! S_AXI_AWSIZE [2:0] $end
$var wire 2 V! S_AXI_AWBURST [1:0] $end
$var wire 32 W! S_AXI_WDATA [31:0] $end
$var wire 1 X! S_AXI_WSTRB [0:0] $end
$var wire 4 Y! S_AXI_BID [3:0] $end
$var wire 2 Z! S_AXI_BRESP [1:0] $end
$var wire 4 [! S_AXI_ARID [3:0] $end
$var wire 32 \! S_AXI_ARADDR [31:0] $end
$var wire 8 ]! S_AXI_ARLEN [7:0] $end
$var wire 3 ^! S_AXI_ARSIZE [2:0] $end
$var wire 2 _! S_AXI_ARBURST [1:0] $end
$var wire 4 `! S_AXI_RID [3:0] $end
$var wire 32 a! S_AXI_RDATA [31:0] $end
$var wire 2 b! S_AXI_RRESP [1:0] $end
$var wire 6 c! S_AXI_RDADDRECC [5:0] $end
$var wire 1 d! WEB_parameterized [0:0] $end
$var wire 1 e! ECCPIPECE $end
$var wire 1 f! SLEEP $end
$var reg 1 g! RSTA_BUSY $end
$var reg 1 h! RSTB_BUSY $end
$var wire 1 i! CLKA $end
$var wire 1 j! RSTA $end
$var wire 1 k! ENA $end
$var wire 1 l! REGCEA $end
$var wire 1 m! CLKB $end
$var wire 1 n! RSTB $end
$var wire 1 o! ENB $end
$var wire 1 p! REGCEB $end
$var wire 1 q! INJECTSBITERR $end
$var wire 1 r! INJECTDBITERR $end
$var wire 1 s! S_ACLK $end
$var wire 1 t! S_ARESETN $end
$var wire 1 u! S_AXI_AWVALID $end
$var wire 1 v! S_AXI_WLAST $end
$var wire 1 w! S_AXI_WVALID $end
$var wire 1 x! S_AXI_BREADY $end
$var wire 1 y! S_AXI_ARVALID $end
$var wire 1 z! S_AXI_RREADY $end
$var wire 1 {! S_AXI_INJECTSBITERR $end
$var wire 1 |! S_AXI_INJECTDBITERR $end
$var reg 1 }! injectsbiterr_in $end
$var reg 1 ~! injectdbiterr_in $end
$var reg 1 !" rsta_in $end
$var reg 1 "" ena_in $end
$var reg 1 #" regcea_in $end
$var reg 1 $" wea_in [0:0] $end
$var reg 6 %" addra_in [5:0] $end
$var reg 32 &" dina_in [31:0] $end
$var wire 6 '" s_axi_awaddr_out_c [5:0] $end
$var wire 6 (" s_axi_araddr_out_c [5:0] $end
$var wire 1 )" s_axi_wr_en_c $end
$var wire 1 *" s_axi_rd_en_c $end
$var wire 1 +" s_aresetn_a_c $end
$var wire 8 ," s_axi_arlen_c [7:0] $end
$var wire 4 -" s_axi_rid_c [3:0] $end
$var wire 32 ." s_axi_rdata_c [31:0] $end
$var wire 2 /" s_axi_rresp_c [1:0] $end
$var wire 1 0" s_axi_rlast_c $end
$var wire 1 1" s_axi_rvalid_c $end
$var wire 1 2" s_axi_rready_c $end
$var wire 1 3" regceb_c $end
$var wire 7 4" s_axi_payload_c [6:0] $end
$var wire 7 5" m_axi_payload_c [6:0] $end
$var reg 5 6" RSTA_SHFT_REG [4:0] $end
$var reg 1 7" POR_A $end
$var reg 5 8" RSTB_SHFT_REG [4:0] $end
$var reg 1 9" POR_B $end
$var reg 1 :" ENA_dly $end
$var reg 1 ;" ENA_dly_D $end
$var reg 1 <" ENB_dly $end
$var reg 1 =" ENB_dly_D $end
$var wire 1 >" RSTA_I_SAFE $end
$var wire 1 ?" RSTB_I_SAFE $end
$var wire 1 @" ENA_I_SAFE $end
$var wire 1 A" ENB_I_SAFE $end
$var reg 1 B" ram_rstram_a_busy $end
$var reg 1 C" ram_rstreg_a_busy $end
$var reg 1 D" ram_rstram_b_busy $end
$var reg 1 E" ram_rstreg_b_busy $end
$var reg 1 F" ENA_dly_reg $end
$var reg 1 G" ENB_dly_reg $end
$var reg 1 H" ENA_dly_reg_D $end
$var reg 1 I" ENB_dly_reg_D $end
$var parameter 144 J" C_CORENAME [143:0] $end
$var parameter 48 K" C_FAMILY [47:0] $end
$var parameter 48 L" C_XDEVICEFAMILY [47:0] $end
$var parameter 16 M" C_ELABORATION_DIR [15:0] $end
$var parameter 32 N" C_INTERFACE_TYPE [31:0] $end
$var parameter 32 O" C_USE_BRAM_BLOCK [31:0] $end
$var parameter 32 P" C_CTRL_ECC_ALGO [31:0] $end
$var parameter 32 Q" C_ENABLE_32BIT_ADDRESS [31:0] $end
$var parameter 32 R" C_AXI_TYPE [31:0] $end
$var parameter 32 S" C_AXI_SLAVE_TYPE [31:0] $end
$var parameter 32 T" C_HAS_AXI_ID [31:0] $end
$var parameter 32 U" C_AXI_ID_WIDTH [31:0] $end
$var parameter 32 V" C_MEM_TYPE [31:0] $end
$var parameter 32 W" C_BYTE_SIZE [31:0] $end
$var parameter 32 X" C_ALGORITHM [31:0] $end
$var parameter 32 Y" C_PRIM_TYPE [31:0] $end
$var parameter 32 Z" C_LOAD_INIT_FILE [31:0] $end
$var parameter 64 [" C_INIT_FILE_NAME [63:0] $end
$var parameter 64 \" C_INIT_FILE [63:0] $end
$var parameter 32 ]" C_USE_DEFAULT_DATA [31:0] $end
$var parameter 8 ^" C_DEFAULT_DATA [7:0] $end
$var parameter 32 _" C_HAS_RSTA [31:0] $end
$var parameter 16 `" C_RST_PRIORITY_A [15:0] $end
$var parameter 32 a" C_RSTRAM_A [31:0] $end
$var parameter 8 b" C_INITA_VAL [7:0] $end
$var parameter 32 c" C_HAS_ENA [31:0] $end
$var parameter 32 d" C_HAS_REGCEA [31:0] $end
$var parameter 32 e" C_USE_BYTE_WEA [31:0] $end
$var parameter 32 f" C_WEA_WIDTH [31:0] $end
$var parameter 88 g" C_WRITE_MODE_A [87:0] $end
$var parameter 32 h" C_WRITE_WIDTH_A [31:0] $end
$var parameter 32 i" C_READ_WIDTH_A [31:0] $end
$var parameter 32 j" C_WRITE_DEPTH_A [31:0] $end
$var parameter 32 k" C_READ_DEPTH_A [31:0] $end
$var parameter 32 l" C_ADDRA_WIDTH [31:0] $end
$var parameter 32 m" C_HAS_RSTB [31:0] $end
$var parameter 16 n" C_RST_PRIORITY_B [15:0] $end
$var parameter 32 o" C_RSTRAM_B [31:0] $end
$var parameter 8 p" C_INITB_VAL [7:0] $end
$var parameter 32 q" C_HAS_ENB [31:0] $end
$var parameter 32 r" C_HAS_REGCEB [31:0] $end
$var parameter 32 s" C_USE_BYTE_WEB [31:0] $end
$var parameter 32 t" C_WEB_WIDTH [31:0] $end
$var parameter 88 u" C_WRITE_MODE_B [87:0] $end
$var parameter 32 v" C_WRITE_WIDTH_B [31:0] $end
$var parameter 32 w" C_READ_WIDTH_B [31:0] $end
$var parameter 32 x" C_WRITE_DEPTH_B [31:0] $end
$var parameter 32 y" C_READ_DEPTH_B [31:0] $end
$var parameter 32 z" C_ADDRB_WIDTH [31:0] $end
$var parameter 32 {" C_HAS_MEM_OUTPUT_REGS_A [31:0] $end
$var parameter 32 |" C_HAS_MEM_OUTPUT_REGS_B [31:0] $end
$var parameter 32 }" C_HAS_MUX_OUTPUT_REGS_A [31:0] $end
$var parameter 32 ~" C_HAS_MUX_OUTPUT_REGS_B [31:0] $end
$var parameter 32 !# C_HAS_SOFTECC_INPUT_REGS_A [31:0] $end
$var parameter 32 "# C_HAS_SOFTECC_OUTPUT_REGS_B [31:0] $end
$var parameter 32 ## C_MUX_PIPELINE_STAGES [31:0] $end
$var parameter 32 $# C_USE_SOFTECC [31:0] $end
$var parameter 32 %# C_READ_LATENCY_A [31:0] $end
$var parameter 32 &# C_READ_LATENCY_B [31:0] $end
$var parameter 32 '# C_USE_ECC [31:0] $end
$var parameter 32 (# C_EN_ECC_PIPE [31:0] $end
$var parameter 32 )# C_HAS_INJECTERR [31:0] $end
$var parameter 24 *# C_SIM_COLLISION_CHECK [23:0] $end
$var parameter 32 +# C_COMMON_CLK [31:0] $end
$var parameter 32 ,# C_DISABLE_WARN_BHV_COLL [31:0] $end
$var parameter 32 -# C_EN_SLEEP_PIN [31:0] $end
$var parameter 32 .# C_USE_URAM [31:0] $end
$var parameter 32 /# C_EN_RDADDRA_CHG [31:0] $end
$var parameter 32 0# C_EN_RDADDRB_CHG [31:0] $end
$var parameter 32 1# C_EN_DEEPSLEEP_PIN [31:0] $end
$var parameter 32 2# C_EN_SHUTDOWN_PIN [31:0] $end
$var parameter 32 3# C_EN_SAFETY_CKT [31:0] $end
$var parameter 8 4# C_COUNT_36K_BRAM [7:0] $end
$var parameter 8 5# C_COUNT_18K_BRAM [7:0] $end
$var parameter 352 6# C_EST_POWER_SUMMARY [351:0] $end
$var parameter 32 7# C_DISABLE_WARN_BHV_RANGE [31:0] $end
$var parameter 32 8# FLOP_DELAY [31:0] $end
$var parameter 32 9# C_AXI_PAYLOAD [31:0] $end
$var parameter 32 :# AXI_FULL_MEMORY_SLAVE [31:0] $end
$var parameter 32 ;# C_AXI_ADDR_WIDTH_MSB [31:0] $end
$var parameter 32 <# C_AXI_ADDR_WIDTH [31:0] $end
$var parameter 32 =# LOWER_BOUND_VAL [31:0] $end
$var parameter 32 ># C_AXI_ADDR_WIDTH_LSB [31:0] $end
$var parameter 32 ?# C_AXI_OS_WR [31:0] $end
$scope module native_mem_module.blk_mem_gen_v8_4_4_inst $end
$var wire 1 i! CLKA $end
$var wire 1 >" RSTA $end
$var wire 1 @" ENA $end
$var wire 1 @# REGCEA $end
$var wire 1 A# WEA [0:0] $end
$var wire 6 B# ADDRA [5:0] $end
$var wire 32 C# DINA [31:0] $end
$var wire 32 L! DOUTA [31:0] $end
$var wire 1 m! CLKB $end
$var wire 1 ?" RSTB $end
$var wire 1 A" ENB $end
$var wire 1 p! REGCEB $end
$var wire 1 M! WEB [0:0] $end
$var wire 6 N! ADDRB [5:0] $end
$var wire 32 O! DINB [31:0] $end
$var wire 32 P! DOUTB [31:0] $end
$var wire 1 D# INJECTSBITERR $end
$var wire 1 E# INJECTDBITERR $end
$var wire 1 e! ECCPIPECE $end
$var wire 1 f! SLEEP $end
$var wire 1 ?! SBITERR $end
$var wire 1 @! DBITERR $end
$var wire 6 Q! RDADDRECC [5:0] $end
$var reg 39 F# doublebit_error [38:0] $end
$var reg 32 G# memory_out_a [31:0] $end
$var reg 32 H# memory_out_b [31:0] $end
$var reg 1 I# sbiterr_in $end
$var wire 1 J# sbiterr_sdp $end
$var reg 1 K# dbiterr_in $end
$var wire 1 L# dbiterr_sdp $end
$var wire 32 M# dout_i [31:0] $end
$var wire 1 N# dbiterr_i $end
$var wire 1 O# sbiterr_i $end
$var wire 6 P# rdaddrecc_i [5:0] $end
$var reg 6 Q# rdaddrecc_in [5:0] $end
$var wire 6 R# rdaddrecc_sdp [5:0] $end
$var reg 32 S# inita_val [31:0] $end
$var reg 32 T# initb_val [31:0] $end
$var reg 1 U# is_collision $end
$var reg 1 V# is_collision_a $end
$var reg 1 W# is_collision_delay_a $end
$var reg 1 X# is_collision_b $end
$var reg 1 Y# is_collision_delay_b $end
$var integer 32 Z# status $end
$var integer 32 [# initfile $end
$var integer 32 \# meminitfile $end
$var reg 32 ]# mif_data [31:0] $end
$var reg 32 ^# mem_data [31:0] $end
$var reg 256 _# inita_str [255:0] $end
$var reg 256 `# initb_str [255:0] $end
$var reg 256 a# default_data_str [255:0] $end
$var reg 8184 b# init_file_str [8183:0] $end
$var reg 8184 c# mem_init_file_str [8183:0] $end
$var integer 32 d# cnt $end
$var integer 32 e# write_addr_a_width $end
$var integer 32 f# read_addr_a_width $end
$var integer 32 g# write_addr_b_width $end
$var integer 32 h# read_addr_b_width $end
$var wire 1 i# ena_i $end
$var wire 1 j# enb_i $end
$var wire 1 k# reseta_i $end
$var wire 1 l# resetb_i $end
$var wire 1 m# wea_i [0:0] $end
$var wire 1 n# web_i [0:0] $end
$var wire 1 o# rea_i $end
$var wire 1 p# reb_i $end
$var wire 1 q# rsta_outp_stage $end
$var wire 1 r# rstb_outp_stage $end
$var wire 6 s# \async_coll.addra_delay  [5:0] $end
$var wire 1 t# \async_coll.wea_delay  [0:0] $end
$var wire 1 u# \async_coll.ena_delay  $end
$var wire 6 v# \async_coll.addrb_delay  [5:0] $end
$var wire 1 w# \async_coll.web_delay  [0:0] $end
$var wire 1 x# \async_coll.enb_delay  $end
$var parameter 144 y# C_CORENAME [143:0] $end
$var parameter 48 z# C_FAMILY [47:0] $end
$var parameter 48 {# C_XDEVICEFAMILY [47:0] $end
$var parameter 32 |# C_MEM_TYPE [31:0] $end
$var parameter 32 }# C_BYTE_SIZE [31:0] $end
$var parameter 32 ~# C_USE_BRAM_BLOCK [31:0] $end
$var parameter 32 !$ C_ALGORITHM [31:0] $end
$var parameter 32 "$ C_PRIM_TYPE [31:0] $end
$var parameter 32 #$ C_LOAD_INIT_FILE [31:0] $end
$var parameter 64 $$ C_INIT_FILE_NAME [63:0] $end
$var parameter 64 %$ C_INIT_FILE [63:0] $end
$var parameter 32 &$ C_USE_DEFAULT_DATA [31:0] $end
$var parameter 8 '$ C_DEFAULT_DATA [7:0] $end
$var parameter 32 ($ C_RST_TYPE [31:0] $end
$var parameter 32 )$ C_HAS_RSTA [31:0] $end
$var parameter 16 *$ C_RST_PRIORITY_A [15:0] $end
$var parameter 32 +$ C_RSTRAM_A [31:0] $end
$var parameter 8 ,$ C_INITA_VAL [7:0] $end
$var parameter 32 -$ C_HAS_ENA [31:0] $end
$var parameter 32 .$ C_HAS_REGCEA [31:0] $end
$var parameter 32 /$ C_USE_BYTE_WEA [31:0] $end
$var parameter 32 0$ C_WEA_WIDTH [31:0] $end
$var parameter 88 1$ C_WRITE_MODE_A [87:0] $end
$var parameter 32 2$ C_WRITE_WIDTH_A [31:0] $end
$var parameter 32 3$ C_READ_WIDTH_A [31:0] $end
$var parameter 32 4$ C_WRITE_DEPTH_A [31:0] $end
$var parameter 32 5$ C_READ_DEPTH_A [31:0] $end
$var parameter 32 6$ C_ADDRA_WIDTH [31:0] $end
$var parameter 32 7$ C_HAS_RSTB [31:0] $end
$var parameter 16 8$ C_RST_PRIORITY_B [15:0] $end
$var parameter 32 9$ C_RSTRAM_B [31:0] $end
$var parameter 8 :$ C_INITB_VAL [7:0] $end
$var parameter 32 ;$ C_HAS_ENB [31:0] $end
$var parameter 32 <$ C_HAS_REGCEB [31:0] $end
$var parameter 32 =$ C_USE_BYTE_WEB [31:0] $end
$var parameter 32 >$ C_WEB_WIDTH [31:0] $end
$var parameter 88 ?$ C_WRITE_MODE_B [87:0] $end
$var parameter 32 @$ C_WRITE_WIDTH_B [31:0] $end
$var parameter 32 A$ C_READ_WIDTH_B [31:0] $end
$var parameter 32 B$ C_WRITE_DEPTH_B [31:0] $end
$var parameter 32 C$ C_READ_DEPTH_B [31:0] $end
$var parameter 32 D$ C_ADDRB_WIDTH [31:0] $end
$var parameter 32 E$ C_HAS_MEM_OUTPUT_REGS_A [31:0] $end
$var parameter 32 F$ C_HAS_MEM_OUTPUT_REGS_B [31:0] $end
$var parameter 32 G$ C_HAS_MUX_OUTPUT_REGS_A [31:0] $end
$var parameter 32 H$ C_HAS_MUX_OUTPUT_REGS_B [31:0] $end
$var parameter 32 I$ C_HAS_SOFTECC_INPUT_REGS_A [31:0] $end
$var parameter 32 J$ C_HAS_SOFTECC_OUTPUT_REGS_B [31:0] $end
$var parameter 32 K$ C_MUX_PIPELINE_STAGES [31:0] $end
$var parameter 32 L$ C_USE_SOFTECC [31:0] $end
$var parameter 32 M$ C_USE_ECC [31:0] $end
$var parameter 32 N$ C_HAS_INJECTERR [31:0] $end
$var parameter 24 O$ C_SIM_COLLISION_CHECK [23:0] $end
$var parameter 32 P$ C_COMMON_CLK [31:0] $end
$var parameter 32 Q$ FLOP_DELAY [31:0] $end
$var parameter 32 R$ C_DISABLE_WARN_BHV_COLL [31:0] $end
$var parameter 32 S$ C_EN_ECC_PIPE [31:0] $end
$var parameter 32 T$ C_DISABLE_WARN_BHV_RANGE [31:0] $end
$var parameter 32 U$ ADDRFILE [31:0] $end
$var parameter 32 V$ COLLFILE [31:0] $end
$var parameter 32 W$ ERRFILE [31:0] $end
$var parameter 32 X$ COLL_DELAY [31:0] $end
$var parameter 32 Y$ CHKBIT_WIDTH [31:0] $end
$var parameter 32 Z$ MIN_WIDTH_A [31:0] $end
$var parameter 32 [$ MIN_WIDTH_B [31:0] $end
$var parameter 32 \$ MIN_WIDTH [31:0] $end
$var parameter 32 ]$ MAX_DEPTH_A [31:0] $end
$var parameter 32 ^$ MAX_DEPTH_B [31:0] $end
$var parameter 32 _$ MAX_DEPTH [31:0] $end
$var parameter 32 `$ WRITE_WIDTH_RATIO_A [31:0] $end
$var parameter 32 a$ READ_WIDTH_RATIO_A [31:0] $end
$var parameter 32 b$ WRITE_WIDTH_RATIO_B [31:0] $end
$var parameter 32 c$ READ_WIDTH_RATIO_B [31:0] $end
$var parameter 32 d$ WRITE_ADDR_A_DIV [31:0] $end
$var parameter 32 e$ READ_ADDR_A_DIV [31:0] $end
$var parameter 32 f$ WRITE_ADDR_B_DIV [31:0] $end
$var parameter 32 g$ READ_ADDR_B_DIV [31:0] $end
$var parameter 32 h$ BYTE_SIZE [31:0] $end
$var parameter 56 i$ C_FAMILY_LOCALPARAM [55:0] $end
$var parameter 0 j$ SINGLE_PORT $end
$var parameter 0 k$ IS_ROM $end
$var parameter 0 l$ HAS_A_WRITE $end
$var parameter 0 m$ HAS_B_WRITE $end
$var parameter 0 n$ HAS_A_READ $end
$var parameter 0 o$ HAS_B_READ $end
$var parameter 0 p$ HAS_B_PORT $end
$var parameter 32 q$ MUX_PIPELINE_STAGES_A [31:0] $end
$var parameter 32 r$ MUX_PIPELINE_STAGES_B [31:0] $end
$var parameter 32 s$ NUM_OUTPUT_STAGES_A [31:0] $end
$var parameter 32 t$ NUM_OUTPUT_STAGES_B [31:0] $end
$scope module reg_a $end
$var wire 1 i! CLK $end
$var wire 1 q# RST $end
$var wire 1 @" EN $end
$var wire 1 @# REGCE $end
$var wire 32 u$ DIN_I [31:0] $end
$var reg 32 v$ DOUT [31:0] $end
$var wire 1 w$ SBITERR_IN_I $end
$var wire 1 x$ DBITERR_IN_I $end
$var reg 1 y$ SBITERR $end
$var reg 1 z$ DBITERR $end
$var wire 6 {$ RDADDRECC_IN_I [5:0] $end
$var wire 1 |$ ECCPIPECE $end
$var reg 6 }$ RDADDRECC [5:0] $end
$var reg 32 ~$ out_regs [31:0] $end
$var reg 6 !% rdaddrecc_regs [5:0] $end
$var reg 1 "% sbiterr_regs [0:0] $end
$var reg 1 #% dbiterr_regs [0:0] $end
$var reg 256 $% init_str [255:0] $end
$var reg 32 %% init_val [31:0] $end
$var wire 1 &% en_i $end
$var wire 1 '% regce_i $end
$var wire 1 (% rst_i $end
$var reg 32 )% DIN [31:0] $end
$var reg 6 *% RDADDRECC_IN [5:0] $end
$var reg 1 +% SBITERR_IN $end
$var reg 1 ,% DBITERR_IN $end
$var parameter 48 -% C_FAMILY [47:0] $end
$var parameter 48 .% C_XDEVICEFAMILY [47:0] $end
$var parameter 32 /% C_RST_TYPE [31:0] $end
$var parameter 32 0% C_HAS_RST [31:0] $end
$var parameter 32 1% C_RSTRAM [31:0] $end
$var parameter 16 2% C_RST_PRIORITY [15:0] $end
$var parameter 8 3% C_INIT_VAL [7:0] $end
$var parameter 32 4% C_HAS_EN [31:0] $end
$var parameter 32 5% C_HAS_REGCE [31:0] $end
$var parameter 32 6% C_DATA_WIDTH [31:0] $end
$var parameter 32 7% C_ADDRB_WIDTH [31:0] $end
$var parameter 32 8% C_HAS_MEM_OUTPUT_REGS [31:0] $end
$var parameter 32 9% C_USE_SOFTECC [31:0] $end
$var parameter 32 :% C_USE_ECC [31:0] $end
$var parameter 32 ;% NUM_STAGES [31:0] $end
$var parameter 32 <% C_EN_ECC_PIPE [31:0] $end
$var parameter 32 =% FLOP_DELAY [31:0] $end
$var parameter 32 >% REG_STAGES [31:0] $end
$upscope $end
$scope module reg_b $end
$var wire 1 m! CLK $end
$var wire 1 r# RST $end
$var wire 1 A" EN $end
$var wire 1 p! REGCE $end
$var wire 32 ?% DIN_I [31:0] $end
$var reg 32 @% DOUT [31:0] $end
$var wire 1 A% SBITERR_IN_I $end
$var wire 1 B% DBITERR_IN_I $end
$var reg 1 C% SBITERR $end
$var reg 1 D% DBITERR $end
$var wire 6 E% RDADDRECC_IN_I [5:0] $end
$var wire 1 e! ECCPIPECE $end
$var reg 6 F% RDADDRECC [5:0] $end
$var reg 32 G% out_regs [31:0] $end
$var reg 6 H% rdaddrecc_regs [5:0] $end
$var reg 1 I% sbiterr_regs [0:0] $end
$var reg 1 J% dbiterr_regs [0:0] $end
$var reg 256 K% init_str [255:0] $end
$var reg 32 L% init_val [31:0] $end
$var wire 1 M% en_i $end
$var wire 1 N% regce_i $end
$var wire 1 O% rst_i $end
$var reg 32 P% DIN [31:0] $end
$var reg 6 Q% RDADDRECC_IN [5:0] $end
$var reg 1 R% SBITERR_IN $end
$var reg 1 S% DBITERR_IN $end
$var parameter 48 T% C_FAMILY [47:0] $end
$var parameter 48 U% C_XDEVICEFAMILY [47:0] $end
$var parameter 32 V% C_RST_TYPE [31:0] $end
$var parameter 32 W% C_HAS_RST [31:0] $end
$var parameter 32 X% C_RSTRAM [31:0] $end
$var parameter 16 Y% C_RST_PRIORITY [15:0] $end
$var parameter 8 Z% C_INIT_VAL [7:0] $end
$var parameter 32 [% C_HAS_EN [31:0] $end
$var parameter 32 \% C_HAS_REGCE [31:0] $end
$var parameter 32 ]% C_DATA_WIDTH [31:0] $end
$var parameter 32 ^% C_ADDRB_WIDTH [31:0] $end
$var parameter 32 _% C_HAS_MEM_OUTPUT_REGS [31:0] $end
$var parameter 32 `% C_USE_SOFTECC [31:0] $end
$var parameter 32 a% C_USE_ECC [31:0] $end
$var parameter 32 b% NUM_STAGES [31:0] $end
$var parameter 32 c% C_EN_ECC_PIPE [31:0] $end
$var parameter 32 d% FLOP_DELAY [31:0] $end
$var parameter 32 e% REG_STAGES [31:0] $end
$upscope $end
$scope module has_softecc_output_reg_stage $end
$var wire 1 m! CLK $end
$var wire 32 M# DIN [31:0] $end
$var reg 32 f% DOUT [31:0] $end
$var wire 1 O# SBITERR_IN $end
$var wire 1 N# DBITERR_IN $end
$var reg 1 g% SBITERR $end
$var reg 1 h% DBITERR $end
$var wire 6 P# RDADDRECC_IN [5:0] $end
$var reg 6 i% RDADDRECC [5:0] $end
$var reg 32 j% dout_i [31:0] $end
$var reg 1 k% sbiterr_i $end
$var reg 1 l% dbiterr_i $end
$var reg 6 m% rdaddrecc_i [5:0] $end
$var parameter 32 n% C_DATA_WIDTH [31:0] $end
$var parameter 32 o% C_ADDRB_WIDTH [31:0] $end
$var parameter 32 p% C_HAS_SOFTECC_OUTPUT_REGS_B [31:0] $end
$var parameter 32 q% C_USE_SOFTECC [31:0] $end
$var parameter 32 r% FLOP_DELAY [31:0] $end
$upscope $end
$scope task write_a $end
$var reg 6 s% addr [5:0] $end
$var reg 1 t% byte_en [0:0] $end
$var reg 32 u% data [31:0] $end
$var reg 1 v% inj_sbiterr $end
$var reg 1 w% inj_dbiterr $end
$var reg 32 x% current_contents [31:0] $end
$var reg 6 y% address [5:0] $end
$var integer 32 z% i $end
$upscope $end
$scope task write_b $end
$var reg 6 {% addr [5:0] $end
$var reg 1 |% byte_en [0:0] $end
$var reg 32 }% data [31:0] $end
$var reg 32 ~% current_contents [31:0] $end
$var reg 6 !& address [5:0] $end
$var integer 32 "& i $end
$upscope $end
$scope task read_a $end
$var reg 6 #& addr [5:0] $end
$var reg 1 $& reset $end
$var reg 6 %& address [5:0] $end
$var integer 32 && i $end
$upscope $end
$scope task read_b $end
$var reg 6 '& addr [5:0] $end
$var reg 1 (& reset $end
$var reg 6 )& address [5:0] $end
$var integer 32 *& i $end
$upscope $end
$scope task init_memory $end
$var integer 32 +& i $end
$var integer 32 ,& j $end
$var integer 32 -& addr_step $end
$var integer 32 .& status $end
$var reg 32 /& default_data [31:0] $end
$upscope $end
$scope function log2roundup $end
$var integer 32 0& log2roundup $end
$var integer 32 1& data_value $end
$var integer 32 2& width $end
$var integer 32 3& cnt $end
$upscope $end
$scope function collision_check $end
$var integer 32 4& collision_check $end
$var reg 6 5& addr_a [5:0] $end
$var integer 32 6& iswrite_a $end
$var reg 6 7& addr_b [5:0] $end
$var integer 32 8& iswrite_b $end
$var reg 1 9& c_aw_bw $end
$var reg 1 :& c_aw_br $end
$var reg 1 ;& c_ar_bw $end
$var integer 32 <& scaled_addra_to_waddrb_width $end
$var integer 32 =& scaled_addrb_to_waddrb_width $end
$var integer 32 >& scaled_addra_to_waddra_width $end
$var integer 32 ?& scaled_addrb_to_waddra_width $end
$var integer 32 @& scaled_addra_to_raddrb_width $end
$var integer 32 A& scaled_addrb_to_raddrb_width $end
$var integer 32 B& scaled_addra_to_raddra_width $end
$var integer 32 C& scaled_addrb_to_raddra_width $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module dmem_inst $end
$var wire 1 D& clka $end
$var wire 1 % wea [0:0] $end
$var wire 6 E& addra [5:0] $end
$var wire 32 # dina [31:0] $end
$var wire 32 . douta [31:0] $end
$scope module inst $end
$var wire 1 D& clka $end
$var wire 1 F& rsta $end
$var wire 1 G& ena $end
$var wire 1 H& regcea $end
$var wire 1 % wea [0:0] $end
$var wire 6 E& addra [5:0] $end
$var wire 32 # dina [31:0] $end
$var wire 32 . douta [31:0] $end
$var wire 1 I& clkb $end
$var wire 1 J& rstb $end
$var wire 1 K& enb $end
$var wire 1 L& regceb $end
$var wire 1 M& web [0:0] $end
$var wire 6 N& addrb [5:0] $end
$var wire 32 O& dinb [31:0] $end
$var wire 32 P& doutb [31:0] $end
$var wire 1 Q& injectsbiterr $end
$var wire 1 R& injectdbiterr $end
$var wire 1 S& sbiterr $end
$var wire 1 T& dbiterr $end
$var wire 6 U& rdaddrecc [5:0] $end
$var wire 1 V& eccpipece $end
$var wire 1 W& sleep $end
$var wire 1 X& deepsleep $end
$var wire 1 Y& shutdown $end
$var wire 1 Z& rsta_busy $end
$var wire 1 [& rstb_busy $end
$var wire 1 \& s_aclk $end
$var wire 1 ]& s_aresetn $end
$var wire 4 ^& s_axi_awid [3:0] $end
$var wire 32 _& s_axi_awaddr [31:0] $end
$var wire 8 `& s_axi_awlen [7:0] $end
$var wire 3 a& s_axi_awsize [2:0] $end
$var wire 2 b& s_axi_awburst [1:0] $end
$var wire 1 c& s_axi_awvalid $end
$var wire 1 d& s_axi_awready $end
$var wire 32 e& s_axi_wdata [31:0] $end
$var wire 1 f& s_axi_wstrb [0:0] $end
$var wire 1 g& s_axi_wlast $end
$var wire 1 h& s_axi_wvalid $end
$var wire 1 i& s_axi_wready $end
$var wire 4 j& s_axi_bid [3:0] $end
$var wire 2 k& s_axi_bresp [1:0] $end
$var wire 1 l& s_axi_bvalid $end
$var wire 1 m& s_axi_bready $end
$var wire 4 n& s_axi_arid [3:0] $end
$var wire 32 o& s_axi_araddr [31:0] $end
$var wire 8 p& s_axi_arlen [7:0] $end
$var wire 3 q& s_axi_arsize [2:0] $end
$var wire 2 r& s_axi_arburst [1:0] $end
$var wire 1 s& s_axi_arvalid $end
$var wire 1 t& s_axi_arready $end
$var wire 4 u& s_axi_rid [3:0] $end
$var wire 32 v& s_axi_rdata [31:0] $end
$var wire 2 w& s_axi_rresp [1:0] $end
$var wire 1 x& s_axi_rlast $end
$var wire 1 y& s_axi_rvalid $end
$var wire 1 z& s_axi_rready $end
$var wire 1 {& s_axi_injectsbiterr $end
$var wire 1 |& s_axi_injectdbiterr $end
$var wire 1 }& s_axi_sbiterr $end
$var wire 1 ~& s_axi_dbiterr $end
$var wire 6 !' s_axi_rdaddrecc [5:0] $end
$var wire 1 "' SBITERR $end
$var wire 1 #' DBITERR $end
$var wire 1 $' S_AXI_AWREADY $end
$var wire 1 %' S_AXI_WREADY $end
$var wire 1 &' S_AXI_BVALID $end
$var wire 1 '' S_AXI_ARREADY $end
$var wire 1 (' S_AXI_RLAST $end
$var wire 1 )' S_AXI_RVALID $end
$var wire 1 *' S_AXI_SBITERR $end
$var wire 1 +' S_AXI_DBITERR $end
$var wire 1 ,' WEA [0:0] $end
$var wire 6 -' ADDRA [5:0] $end
$var wire 32 .' DINA [31:0] $end
$var wire 32 /' DOUTA [31:0] $end
$var wire 1 0' WEB [0:0] $end
$var wire 6 1' ADDRB [5:0] $end
$var wire 32 2' DINB [31:0] $end
$var wire 32 3' DOUTB [31:0] $end
$var wire 6 4' RDADDRECC [5:0] $end
$var wire 4 5' S_AXI_AWID [3:0] $end
$var wire 32 6' S_AXI_AWADDR [31:0] $end
$var wire 8 7' S_AXI_AWLEN [7:0] $end
$var wire 3 8' S_AXI_AWSIZE [2:0] $end
$var wire 2 9' S_AXI_AWBURST [1:0] $end
$var wire 32 :' S_AXI_WDATA [31:0] $end
$var wire 1 ;' S_AXI_WSTRB [0:0] $end
$var wire 4 <' S_AXI_BID [3:0] $end
$var wire 2 =' S_AXI_BRESP [1:0] $end
$var wire 4 >' S_AXI_ARID [3:0] $end
$var wire 32 ?' S_AXI_ARADDR [31:0] $end
$var wire 8 @' S_AXI_ARLEN [7:0] $end
$var wire 3 A' S_AXI_ARSIZE [2:0] $end
$var wire 2 B' S_AXI_ARBURST [1:0] $end
$var wire 4 C' S_AXI_RID [3:0] $end
$var wire 32 D' S_AXI_RDATA [31:0] $end
$var wire 2 E' S_AXI_RRESP [1:0] $end
$var wire 6 F' S_AXI_RDADDRECC [5:0] $end
$var wire 1 G' WEB_parameterized [0:0] $end
$var wire 1 H' ECCPIPECE $end
$var wire 1 I' SLEEP $end
$var reg 1 J' RSTA_BUSY $end
$var reg 1 K' RSTB_BUSY $end
$var wire 1 L' CLKA $end
$var wire 1 M' RSTA $end
$var wire 1 N' ENA $end
$var wire 1 O' REGCEA $end
$var wire 1 P' CLKB $end
$var wire 1 Q' RSTB $end
$var wire 1 R' ENB $end
$var wire 1 S' REGCEB $end
$var wire 1 T' INJECTSBITERR $end
$var wire 1 U' INJECTDBITERR $end
$var wire 1 V' S_ACLK $end
$var wire 1 W' S_ARESETN $end
$var wire 1 X' S_AXI_AWVALID $end
$var wire 1 Y' S_AXI_WLAST $end
$var wire 1 Z' S_AXI_WVALID $end
$var wire 1 [' S_AXI_BREADY $end
$var wire 1 \' S_AXI_ARVALID $end
$var wire 1 ]' S_AXI_RREADY $end
$var wire 1 ^' S_AXI_INJECTSBITERR $end
$var wire 1 _' S_AXI_INJECTDBITERR $end
$var reg 1 `' injectsbiterr_in $end
$var reg 1 a' injectdbiterr_in $end
$var reg 1 b' rsta_in $end
$var reg 1 c' ena_in $end
$var reg 1 d' regcea_in $end
$var reg 1 e' wea_in [0:0] $end
$var reg 6 f' addra_in [5:0] $end
$var reg 32 g' dina_in [31:0] $end
$var wire 6 h' s_axi_awaddr_out_c [5:0] $end
$var wire 6 i' s_axi_araddr_out_c [5:0] $end
$var wire 1 j' s_axi_wr_en_c $end
$var wire 1 k' s_axi_rd_en_c $end
$var wire 1 l' s_aresetn_a_c $end
$var wire 8 m' s_axi_arlen_c [7:0] $end
$var wire 4 n' s_axi_rid_c [3:0] $end
$var wire 32 o' s_axi_rdata_c [31:0] $end
$var wire 2 p' s_axi_rresp_c [1:0] $end
$var wire 1 q' s_axi_rlast_c $end
$var wire 1 r' s_axi_rvalid_c $end
$var wire 1 s' s_axi_rready_c $end
$var wire 1 t' regceb_c $end
$var wire 7 u' s_axi_payload_c [6:0] $end
$var wire 7 v' m_axi_payload_c [6:0] $end
$var reg 5 w' RSTA_SHFT_REG [4:0] $end
$var reg 1 x' POR_A $end
$var reg 5 y' RSTB_SHFT_REG [4:0] $end
$var reg 1 z' POR_B $end
$var reg 1 {' ENA_dly $end
$var reg 1 |' ENA_dly_D $end
$var reg 1 }' ENB_dly $end
$var reg 1 ~' ENB_dly_D $end
$var wire 1 !( RSTA_I_SAFE $end
$var wire 1 "( RSTB_I_SAFE $end
$var wire 1 #( ENA_I_SAFE $end
$var wire 1 $( ENB_I_SAFE $end
$var reg 1 %( ram_rstram_a_busy $end
$var reg 1 &( ram_rstreg_a_busy $end
$var reg 1 '( ram_rstram_b_busy $end
$var reg 1 (( ram_rstreg_b_busy $end
$var reg 1 )( ENA_dly_reg $end
$var reg 1 *( ENB_dly_reg $end
$var reg 1 +( ENA_dly_reg_D $end
$var reg 1 ,( ENB_dly_reg_D $end
$var parameter 144 -( C_CORENAME [143:0] $end
$var parameter 48 .( C_FAMILY [47:0] $end
$var parameter 48 /( C_XDEVICEFAMILY [47:0] $end
$var parameter 16 0( C_ELABORATION_DIR [15:0] $end
$var parameter 32 1( C_INTERFACE_TYPE [31:0] $end
$var parameter 32 2( C_USE_BRAM_BLOCK [31:0] $end
$var parameter 32 3( C_CTRL_ECC_ALGO [31:0] $end
$var parameter 32 4( C_ENABLE_32BIT_ADDRESS [31:0] $end
$var parameter 32 5( C_AXI_TYPE [31:0] $end
$var parameter 32 6( C_AXI_SLAVE_TYPE [31:0] $end
$var parameter 32 7( C_HAS_AXI_ID [31:0] $end
$var parameter 32 8( C_AXI_ID_WIDTH [31:0] $end
$var parameter 32 9( C_MEM_TYPE [31:0] $end
$var parameter 32 :( C_BYTE_SIZE [31:0] $end
$var parameter 32 ;( C_ALGORITHM [31:0] $end
$var parameter 32 <( C_PRIM_TYPE [31:0] $end
$var parameter 32 =( C_LOAD_INIT_FILE [31:0] $end
$var parameter 96 >( C_INIT_FILE_NAME [95:0] $end
$var parameter 96 ?( C_INIT_FILE [95:0] $end
$var parameter 32 @( C_USE_DEFAULT_DATA [31:0] $end
$var parameter 8 A( C_DEFAULT_DATA [7:0] $end
$var parameter 32 B( C_HAS_RSTA [31:0] $end
$var parameter 16 C( C_RST_PRIORITY_A [15:0] $end
$var parameter 32 D( C_RSTRAM_A [31:0] $end
$var parameter 8 E( C_INITA_VAL [7:0] $end
$var parameter 32 F( C_HAS_ENA [31:0] $end
$var parameter 32 G( C_HAS_REGCEA [31:0] $end
$var parameter 32 H( C_USE_BYTE_WEA [31:0] $end
$var parameter 32 I( C_WEA_WIDTH [31:0] $end
$var parameter 88 J( C_WRITE_MODE_A [87:0] $end
$var parameter 32 K( C_WRITE_WIDTH_A [31:0] $end
$var parameter 32 L( C_READ_WIDTH_A [31:0] $end
$var parameter 32 M( C_WRITE_DEPTH_A [31:0] $end
$var parameter 32 N( C_READ_DEPTH_A [31:0] $end
$var parameter 32 O( C_ADDRA_WIDTH [31:0] $end
$var parameter 32 P( C_HAS_RSTB [31:0] $end
$var parameter 16 Q( C_RST_PRIORITY_B [15:0] $end
$var parameter 32 R( C_RSTRAM_B [31:0] $end
$var parameter 8 S( C_INITB_VAL [7:0] $end
$var parameter 32 T( C_HAS_ENB [31:0] $end
$var parameter 32 U( C_HAS_REGCEB [31:0] $end
$var parameter 32 V( C_USE_BYTE_WEB [31:0] $end
$var parameter 32 W( C_WEB_WIDTH [31:0] $end
$var parameter 88 X( C_WRITE_MODE_B [87:0] $end
$var parameter 32 Y( C_WRITE_WIDTH_B [31:0] $end
$var parameter 32 Z( C_READ_WIDTH_B [31:0] $end
$var parameter 32 [( C_WRITE_DEPTH_B [31:0] $end
$var parameter 32 \( C_READ_DEPTH_B [31:0] $end
$var parameter 32 ]( C_ADDRB_WIDTH [31:0] $end
$var parameter 32 ^( C_HAS_MEM_OUTPUT_REGS_A [31:0] $end
$var parameter 32 _( C_HAS_MEM_OUTPUT_REGS_B [31:0] $end
$var parameter 32 `( C_HAS_MUX_OUTPUT_REGS_A [31:0] $end
$var parameter 32 a( C_HAS_MUX_OUTPUT_REGS_B [31:0] $end
$var parameter 32 b( C_HAS_SOFTECC_INPUT_REGS_A [31:0] $end
$var parameter 32 c( C_HAS_SOFTECC_OUTPUT_REGS_B [31:0] $end
$var parameter 32 d( C_MUX_PIPELINE_STAGES [31:0] $end
$var parameter 32 e( C_USE_SOFTECC [31:0] $end
$var parameter 32 f( C_READ_LATENCY_A [31:0] $end
$var parameter 32 g( C_READ_LATENCY_B [31:0] $end
$var parameter 32 h( C_USE_ECC [31:0] $end
$var parameter 32 i( C_EN_ECC_PIPE [31:0] $end
$var parameter 32 j( C_HAS_INJECTERR [31:0] $end
$var parameter 24 k( C_SIM_COLLISION_CHECK [23:0] $end
$var parameter 32 l( C_COMMON_CLK [31:0] $end
$var parameter 32 m( C_DISABLE_WARN_BHV_COLL [31:0] $end
$var parameter 32 n( C_EN_SLEEP_PIN [31:0] $end
$var parameter 32 o( C_USE_URAM [31:0] $end
$var parameter 32 p( C_EN_RDADDRA_CHG [31:0] $end
$var parameter 32 q( C_EN_RDADDRB_CHG [31:0] $end
$var parameter 32 r( C_EN_DEEPSLEEP_PIN [31:0] $end
$var parameter 32 s( C_EN_SHUTDOWN_PIN [31:0] $end
$var parameter 32 t( C_EN_SAFETY_CKT [31:0] $end
$var parameter 8 u( C_COUNT_36K_BRAM [7:0] $end
$var parameter 8 v( C_COUNT_18K_BRAM [7:0] $end
$var parameter 344 w( C_EST_POWER_SUMMARY [343:0] $end
$var parameter 32 x( C_DISABLE_WARN_BHV_RANGE [31:0] $end
$var parameter 32 y( FLOP_DELAY [31:0] $end
$var parameter 32 z( C_AXI_PAYLOAD [31:0] $end
$var parameter 32 {( AXI_FULL_MEMORY_SLAVE [31:0] $end
$var parameter 32 |( C_AXI_ADDR_WIDTH_MSB [31:0] $end
$var parameter 32 }( C_AXI_ADDR_WIDTH [31:0] $end
$var parameter 32 ~( LOWER_BOUND_VAL [31:0] $end
$var parameter 32 !) C_AXI_ADDR_WIDTH_LSB [31:0] $end
$var parameter 32 ") C_AXI_OS_WR [31:0] $end
$scope module native_mem_module.blk_mem_gen_v8_4_4_inst $end
$var wire 1 L' CLKA $end
$var wire 1 !( RSTA $end
$var wire 1 #( ENA $end
$var wire 1 #) REGCEA $end
$var wire 1 $) WEA [0:0] $end
$var wire 6 %) ADDRA [5:0] $end
$var wire 32 &) DINA [31:0] $end
$var wire 32 /' DOUTA [31:0] $end
$var wire 1 P' CLKB $end
$var wire 1 "( RSTB $end
$var wire 1 $( ENB $end
$var wire 1 S' REGCEB $end
$var wire 1 0' WEB [0:0] $end
$var wire 6 1' ADDRB [5:0] $end
$var wire 32 2' DINB [31:0] $end
$var wire 32 3' DOUTB [31:0] $end
$var wire 1 ') INJECTSBITERR $end
$var wire 1 () INJECTDBITERR $end
$var wire 1 H' ECCPIPECE $end
$var wire 1 I' SLEEP $end
$var wire 1 "' SBITERR $end
$var wire 1 #' DBITERR $end
$var wire 6 4' RDADDRECC [5:0] $end
$var reg 39 )) doublebit_error [38:0] $end
$var reg 32 *) memory_out_a [31:0] $end
$var reg 32 +) memory_out_b [31:0] $end
$var reg 1 ,) sbiterr_in $end
$var wire 1 -) sbiterr_sdp $end
$var reg 1 .) dbiterr_in $end
$var wire 1 /) dbiterr_sdp $end
$var wire 32 0) dout_i [31:0] $end
$var wire 1 1) dbiterr_i $end
$var wire 1 2) sbiterr_i $end
$var wire 6 3) rdaddrecc_i [5:0] $end
$var reg 6 4) rdaddrecc_in [5:0] $end
$var wire 6 5) rdaddrecc_sdp [5:0] $end
$var reg 32 6) inita_val [31:0] $end
$var reg 32 7) initb_val [31:0] $end
$var reg 1 8) is_collision $end
$var reg 1 9) is_collision_a $end
$var reg 1 :) is_collision_delay_a $end
$var reg 1 ;) is_collision_b $end
$var reg 1 <) is_collision_delay_b $end
$var integer 32 =) status $end
$var integer 32 >) initfile $end
$var integer 32 ?) meminitfile $end
$var reg 32 @) mif_data [31:0] $end
$var reg 32 A) mem_data [31:0] $end
$var reg 256 B) inita_str [255:0] $end
$var reg 256 C) initb_str [255:0] $end
$var reg 256 D) default_data_str [255:0] $end
$var reg 8184 E) init_file_str [8183:0] $end
$var reg 8184 F) mem_init_file_str [8183:0] $end
$var integer 32 G) cnt $end
$var integer 32 H) write_addr_a_width $end
$var integer 32 I) read_addr_a_width $end
$var integer 32 J) write_addr_b_width $end
$var integer 32 K) read_addr_b_width $end
$var wire 1 L) ena_i $end
$var wire 1 M) enb_i $end
$var wire 1 N) reseta_i $end
$var wire 1 O) resetb_i $end
$var wire 1 P) wea_i [0:0] $end
$var wire 1 Q) web_i [0:0] $end
$var wire 1 R) rea_i $end
$var wire 1 S) reb_i $end
$var wire 1 T) rsta_outp_stage $end
$var wire 1 U) rstb_outp_stage $end
$var wire 6 V) \async_coll.addra_delay  [5:0] $end
$var wire 1 W) \async_coll.wea_delay  [0:0] $end
$var wire 1 X) \async_coll.ena_delay  $end
$var wire 6 Y) \async_coll.addrb_delay  [5:0] $end
$var wire 1 Z) \async_coll.web_delay  [0:0] $end
$var wire 1 [) \async_coll.enb_delay  $end
$var parameter 144 \) C_CORENAME [143:0] $end
$var parameter 48 ]) C_FAMILY [47:0] $end
$var parameter 48 ^) C_XDEVICEFAMILY [47:0] $end
$var parameter 32 _) C_MEM_TYPE [31:0] $end
$var parameter 32 `) C_BYTE_SIZE [31:0] $end
$var parameter 32 a) C_USE_BRAM_BLOCK [31:0] $end
$var parameter 32 b) C_ALGORITHM [31:0] $end
$var parameter 32 c) C_PRIM_TYPE [31:0] $end
$var parameter 32 d) C_LOAD_INIT_FILE [31:0] $end
$var parameter 96 e) C_INIT_FILE_NAME [95:0] $end
$var parameter 96 f) C_INIT_FILE [95:0] $end
$var parameter 32 g) C_USE_DEFAULT_DATA [31:0] $end
$var parameter 8 h) C_DEFAULT_DATA [7:0] $end
$var parameter 32 i) C_RST_TYPE [31:0] $end
$var parameter 32 j) C_HAS_RSTA [31:0] $end
$var parameter 16 k) C_RST_PRIORITY_A [15:0] $end
$var parameter 32 l) C_RSTRAM_A [31:0] $end
$var parameter 8 m) C_INITA_VAL [7:0] $end
$var parameter 32 n) C_HAS_ENA [31:0] $end
$var parameter 32 o) C_HAS_REGCEA [31:0] $end
$var parameter 32 p) C_USE_BYTE_WEA [31:0] $end
$var parameter 32 q) C_WEA_WIDTH [31:0] $end
$var parameter 88 r) C_WRITE_MODE_A [87:0] $end
$var parameter 32 s) C_WRITE_WIDTH_A [31:0] $end
$var parameter 32 t) C_READ_WIDTH_A [31:0] $end
$var parameter 32 u) C_WRITE_DEPTH_A [31:0] $end
$var parameter 32 v) C_READ_DEPTH_A [31:0] $end
$var parameter 32 w) C_ADDRA_WIDTH [31:0] $end
$var parameter 32 x) C_HAS_RSTB [31:0] $end
$var parameter 16 y) C_RST_PRIORITY_B [15:0] $end
$var parameter 32 z) C_RSTRAM_B [31:0] $end
$var parameter 8 {) C_INITB_VAL [7:0] $end
$var parameter 32 |) C_HAS_ENB [31:0] $end
$var parameter 32 }) C_HAS_REGCEB [31:0] $end
$var parameter 32 ~) C_USE_BYTE_WEB [31:0] $end
$var parameter 32 !* C_WEB_WIDTH [31:0] $end
$var parameter 88 "* C_WRITE_MODE_B [87:0] $end
$var parameter 32 #* C_WRITE_WIDTH_B [31:0] $end
$var parameter 32 $* C_READ_WIDTH_B [31:0] $end
$var parameter 32 %* C_WRITE_DEPTH_B [31:0] $end
$var parameter 32 &* C_READ_DEPTH_B [31:0] $end
$var parameter 32 '* C_ADDRB_WIDTH [31:0] $end
$var parameter 32 (* C_HAS_MEM_OUTPUT_REGS_A [31:0] $end
$var parameter 32 )* C_HAS_MEM_OUTPUT_REGS_B [31:0] $end
$var parameter 32 ** C_HAS_MUX_OUTPUT_REGS_A [31:0] $end
$var parameter 32 +* C_HAS_MUX_OUTPUT_REGS_B [31:0] $end
$var parameter 32 ,* C_HAS_SOFTECC_INPUT_REGS_A [31:0] $end
$var parameter 32 -* C_HAS_SOFTECC_OUTPUT_REGS_B [31:0] $end
$var parameter 32 .* C_MUX_PIPELINE_STAGES [31:0] $end
$var parameter 32 /* C_USE_SOFTECC [31:0] $end
$var parameter 32 0* C_USE_ECC [31:0] $end
$var parameter 32 1* C_HAS_INJECTERR [31:0] $end
$var parameter 24 2* C_SIM_COLLISION_CHECK [23:0] $end
$var parameter 32 3* C_COMMON_CLK [31:0] $end
$var parameter 32 4* FLOP_DELAY [31:0] $end
$var parameter 32 5* C_DISABLE_WARN_BHV_COLL [31:0] $end
$var parameter 32 6* C_EN_ECC_PIPE [31:0] $end
$var parameter 32 7* C_DISABLE_WARN_BHV_RANGE [31:0] $end
$var parameter 32 8* ADDRFILE [31:0] $end
$var parameter 32 9* COLLFILE [31:0] $end
$var parameter 32 :* ERRFILE [31:0] $end
$var parameter 32 ;* COLL_DELAY [31:0] $end
$var parameter 32 <* CHKBIT_WIDTH [31:0] $end
$var parameter 32 =* MIN_WIDTH_A [31:0] $end
$var parameter 32 >* MIN_WIDTH_B [31:0] $end
$var parameter 32 ?* MIN_WIDTH [31:0] $end
$var parameter 32 @* MAX_DEPTH_A [31:0] $end
$var parameter 32 A* MAX_DEPTH_B [31:0] $end
$var parameter 32 B* MAX_DEPTH [31:0] $end
$var parameter 32 C* WRITE_WIDTH_RATIO_A [31:0] $end
$var parameter 32 D* READ_WIDTH_RATIO_A [31:0] $end
$var parameter 32 E* WRITE_WIDTH_RATIO_B [31:0] $end
$var parameter 32 F* READ_WIDTH_RATIO_B [31:0] $end
$var parameter 32 G* WRITE_ADDR_A_DIV [31:0] $end
$var parameter 32 H* READ_ADDR_A_DIV [31:0] $end
$var parameter 32 I* WRITE_ADDR_B_DIV [31:0] $end
$var parameter 32 J* READ_ADDR_B_DIV [31:0] $end
$var parameter 32 K* BYTE_SIZE [31:0] $end
$var parameter 56 L* C_FAMILY_LOCALPARAM [55:0] $end
$var parameter 0 M* SINGLE_PORT $end
$var parameter 0 N* IS_ROM $end
$var parameter 0 O* HAS_A_WRITE $end
$var parameter 0 P* HAS_B_WRITE $end
$var parameter 0 Q* HAS_A_READ $end
$var parameter 0 R* HAS_B_READ $end
$var parameter 0 S* HAS_B_PORT $end
$var parameter 32 T* MUX_PIPELINE_STAGES_A [31:0] $end
$var parameter 32 U* MUX_PIPELINE_STAGES_B [31:0] $end
$var parameter 32 V* NUM_OUTPUT_STAGES_A [31:0] $end
$var parameter 32 W* NUM_OUTPUT_STAGES_B [31:0] $end
$scope module reg_a $end
$var wire 1 L' CLK $end
$var wire 1 T) RST $end
$var wire 1 #( EN $end
$var wire 1 #) REGCE $end
$var wire 32 X* DIN_I [31:0] $end
$var reg 32 Y* DOUT [31:0] $end
$var wire 1 Z* SBITERR_IN_I $end
$var wire 1 [* DBITERR_IN_I $end
$var reg 1 \* SBITERR $end
$var reg 1 ]* DBITERR $end
$var wire 6 ^* RDADDRECC_IN_I [5:0] $end
$var wire 1 _* ECCPIPECE $end
$var reg 6 `* RDADDRECC [5:0] $end
$var reg 32 a* out_regs [31:0] $end
$var reg 6 b* rdaddrecc_regs [5:0] $end
$var reg 1 c* sbiterr_regs [0:0] $end
$var reg 1 d* dbiterr_regs [0:0] $end
$var reg 256 e* init_str [255:0] $end
$var reg 32 f* init_val [31:0] $end
$var wire 1 g* en_i $end
$var wire 1 h* regce_i $end
$var wire 1 i* rst_i $end
$var reg 32 j* DIN [31:0] $end
$var reg 6 k* RDADDRECC_IN [5:0] $end
$var reg 1 l* SBITERR_IN $end
$var reg 1 m* DBITERR_IN $end
$var parameter 48 n* C_FAMILY [47:0] $end
$var parameter 48 o* C_XDEVICEFAMILY [47:0] $end
$var parameter 32 p* C_RST_TYPE [31:0] $end
$var parameter 32 q* C_HAS_RST [31:0] $end
$var parameter 32 r* C_RSTRAM [31:0] $end
$var parameter 16 s* C_RST_PRIORITY [15:0] $end
$var parameter 8 t* C_INIT_VAL [7:0] $end
$var parameter 32 u* C_HAS_EN [31:0] $end
$var parameter 32 v* C_HAS_REGCE [31:0] $end
$var parameter 32 w* C_DATA_WIDTH [31:0] $end
$var parameter 32 x* C_ADDRB_WIDTH [31:0] $end
$var parameter 32 y* C_HAS_MEM_OUTPUT_REGS [31:0] $end
$var parameter 32 z* C_USE_SOFTECC [31:0] $end
$var parameter 32 {* C_USE_ECC [31:0] $end
$var parameter 32 |* NUM_STAGES [31:0] $end
$var parameter 32 }* C_EN_ECC_PIPE [31:0] $end
$var parameter 32 ~* FLOP_DELAY [31:0] $end
$var parameter 32 !+ REG_STAGES [31:0] $end
$upscope $end
$scope module reg_b $end
$var wire 1 P' CLK $end
$var wire 1 U) RST $end
$var wire 1 $( EN $end
$var wire 1 S' REGCE $end
$var wire 32 "+ DIN_I [31:0] $end
$var reg 32 #+ DOUT [31:0] $end
$var wire 1 $+ SBITERR_IN_I $end
$var wire 1 %+ DBITERR_IN_I $end
$var reg 1 &+ SBITERR $end
$var reg 1 '+ DBITERR $end
$var wire 6 (+ RDADDRECC_IN_I [5:0] $end
$var wire 1 H' ECCPIPECE $end
$var reg 6 )+ RDADDRECC [5:0] $end
$var reg 32 *+ out_regs [31:0] $end
$var reg 6 ++ rdaddrecc_regs [5:0] $end
$var reg 1 ,+ sbiterr_regs [0:0] $end
$var reg 1 -+ dbiterr_regs [0:0] $end
$var reg 256 .+ init_str [255:0] $end
$var reg 32 /+ init_val [31:0] $end
$var wire 1 0+ en_i $end
$var wire 1 1+ regce_i $end
$var wire 1 2+ rst_i $end
$var reg 32 3+ DIN [31:0] $end
$var reg 6 4+ RDADDRECC_IN [5:0] $end
$var reg 1 5+ SBITERR_IN $end
$var reg 1 6+ DBITERR_IN $end
$var parameter 48 7+ C_FAMILY [47:0] $end
$var parameter 48 8+ C_XDEVICEFAMILY [47:0] $end
$var parameter 32 9+ C_RST_TYPE [31:0] $end
$var parameter 32 :+ C_HAS_RST [31:0] $end
$var parameter 32 ;+ C_RSTRAM [31:0] $end
$var parameter 16 <+ C_RST_PRIORITY [15:0] $end
$var parameter 8 =+ C_INIT_VAL [7:0] $end
$var parameter 32 >+ C_HAS_EN [31:0] $end
$var parameter 32 ?+ C_HAS_REGCE [31:0] $end
$var parameter 32 @+ C_DATA_WIDTH [31:0] $end
$var parameter 32 A+ C_ADDRB_WIDTH [31:0] $end
$var parameter 32 B+ C_HAS_MEM_OUTPUT_REGS [31:0] $end
$var parameter 32 C+ C_USE_SOFTECC [31:0] $end
$var parameter 32 D+ C_USE_ECC [31:0] $end
$var parameter 32 E+ NUM_STAGES [31:0] $end
$var parameter 32 F+ C_EN_ECC_PIPE [31:0] $end
$var parameter 32 G+ FLOP_DELAY [31:0] $end
$var parameter 32 H+ REG_STAGES [31:0] $end
$upscope $end
$scope module has_softecc_output_reg_stage $end
$var wire 1 P' CLK $end
$var wire 32 0) DIN [31:0] $end
$var reg 32 I+ DOUT [31:0] $end
$var wire 1 2) SBITERR_IN $end
$var wire 1 1) DBITERR_IN $end
$var reg 1 J+ SBITERR $end
$var reg 1 K+ DBITERR $end
$var wire 6 3) RDADDRECC_IN [5:0] $end
$var reg 6 L+ RDADDRECC [5:0] $end
$var reg 32 M+ dout_i [31:0] $end
$var reg 1 N+ sbiterr_i $end
$var reg 1 O+ dbiterr_i $end
$var reg 6 P+ rdaddrecc_i [5:0] $end
$var parameter 32 Q+ C_DATA_WIDTH [31:0] $end
$var parameter 32 R+ C_ADDRB_WIDTH [31:0] $end
$var parameter 32 S+ C_HAS_SOFTECC_OUTPUT_REGS_B [31:0] $end
$var parameter 32 T+ C_USE_SOFTECC [31:0] $end
$var parameter 32 U+ FLOP_DELAY [31:0] $end
$upscope $end
$scope task write_a $end
$var reg 6 V+ addr [5:0] $end
$var reg 1 W+ byte_en [0:0] $end
$var reg 32 X+ data [31:0] $end
$var reg 1 Y+ inj_sbiterr $end
$var reg 1 Z+ inj_dbiterr $end
$var reg 32 [+ current_contents [31:0] $end
$var reg 6 \+ address [5:0] $end
$var integer 32 ]+ i $end
$upscope $end
$scope task write_b $end
$var reg 6 ^+ addr [5:0] $end
$var reg 1 _+ byte_en [0:0] $end
$var reg 32 `+ data [31:0] $end
$var reg 32 a+ current_contents [31:0] $end
$var reg 6 b+ address [5:0] $end
$var integer 32 c+ i $end
$upscope $end
$scope task read_a $end
$var reg 6 d+ addr [5:0] $end
$var reg 1 e+ reset $end
$var reg 6 f+ address [5:0] $end
$var integer 32 g+ i $end
$upscope $end
$scope task read_b $end
$var reg 6 h+ addr [5:0] $end
$var reg 1 i+ reset $end
$var reg 6 j+ address [5:0] $end
$var integer 32 k+ i $end
$upscope $end
$scope task init_memory $end
$var integer 32 l+ i $end
$var integer 32 m+ j $end
$var integer 32 n+ addr_step $end
$var integer 32 o+ status $end
$var reg 32 p+ default_data [31:0] $end
$upscope $end
$scope function log2roundup $end
$var integer 32 q+ log2roundup $end
$var integer 32 r+ data_value $end
$var integer 32 s+ width $end
$var integer 32 t+ cnt $end
$upscope $end
$scope function collision_check $end
$var integer 32 u+ collision_check $end
$var reg 6 v+ addr_a [5:0] $end
$var integer 32 w+ iswrite_a $end
$var reg 6 x+ addr_b [5:0] $end
$var integer 32 y+ iswrite_b $end
$var reg 1 z+ c_aw_bw $end
$var reg 1 {+ c_aw_br $end
$var reg 1 |+ c_ar_bw $end
$var integer 32 }+ scaled_addra_to_waddrb_width $end
$var integer 32 ~+ scaled_addrb_to_waddrb_width $end
$var integer 32 !, scaled_addra_to_waddra_width $end
$var integer 32 ", scaled_addrb_to_waddra_width $end
$var integer 32 #, scaled_addra_to_raddrb_width $end
$var integer 32 $, scaled_addrb_to_raddrb_width $end
$var integer 32 %, scaled_addra_to_raddra_width $end
$var integer 32 &, scaled_addrb_to_raddra_width $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module u_display $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 16 + s [15:0] $end
$var wire 7 * seg [6:0] $end
$var reg 4 ', ans [3:0] $end
$var reg 21 (, count [20:0] $end
$var reg 4 ), digit [3:0] $end
$scope module U4 $end
$var wire 4 *, din [3:0] $end
$var reg 7 +, dout [6:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 !!
0!"
b0 !#
b1 !$
b0 !%
bx !&
bz !'
0!(
b0 !)
b1 !*
b1 !+
bx !,
1"
0"!
0""
b0 "#
b1 "$
0"%
bx "&
0"'
0"(
b10 ")
b101011101010010010010010101010001000101010111110100011001001001010100100101001101010100 "*
b0 "+
bx ",
b0 #
z#!
0#"
b0 ##
b1 #$
0#%
bx #&
0#'
0#(
0#)
b100000 #*
b0 #+
bx #,
b0 $
b0 $!
0$"
b0 $#
b110100101101101011001010110110100101110011011010110100101100110 $$
b110000 $%
x$&
z$'
0$(
0$)
b100000 $*
0$+
bx $,
0%
0%!
b0 %"
b1 %#
b110100101101101011001010110110100101110011011010110010101101101 %$
b0 %%
bx %&
z%'
0%(
b0 %)
b1000000 %*
0%+
bx %,
0&
0&!
b0 &"
b1 &#
b0 &$
1&%
bx &&
z&'
0&(
b0 &)
b1000000 &*
0&+
bx &,
1'
0'!
bz '"
b0 '#
b110000 '$
1'%
bx '&
z''
0'(
0')
b110 '*
0'+
bx ',
bz (
z(!
bz ("
b0 (#
b1010011010110010100111001000011 ($
0(%
x(&
z('
0((
0()
b1 (*
b0 (+
b0 (,
bx )
bz )!
z)"
b0 )#
b0 )$
b0 )%
bx )&
z)'
0)(
b11 ))
b0 )*
b0 )+
bx ),
bx *
bz *!
z*"
b10000010100110001001100 *#
b100001101000101 *$
b0 *%
bx *&
z*'
0*(
b0 *)
b0 **
b0 *+
bx *,
bx +
z+!
z+"
b0 +#
b0 +$
0+%
b1000000 +&
z+'
0+(
b0 +)
b0 +*
b0 ++
bx +,
b0 ,
0,!
bz ,"
b0 ,#
b110000 ,$
0,%
bx ,&
0,'
0,(
0,)
b0 ,*
0,+
b0 -
b0 -!
bz -"
b0 -#
b0 -$
b11000010111001001110100011010010111100000110111 -%
b1 -&
b0 -'
b11000100110110001101011010111110110110101100101011011010101111101100111011001010110111001011111011101100011100001011111001101000101111100110100 -(
0-)
b0 -*
0-+
b0 .
b0 .!
bz ."
b0 .#
b0 .$
b11000010111001001110100011010010111100000110111 .%
b11111111111111111111111111111111 .&
b0 .'
b11000010111001001110100011010010111100000110111 .(
0.)
b0 .*
b110000 .+
bx /
b0 /!
bz /"
b0 /#
b0 /$
b1010011010110010100111001000011 /%
b0 /&
b0 /'
b11000010111001001110100011010010111100000110111 /(
0/)
b0 /*
b0 /+
00
b0 0!
z0"
b0 0#
b1 0$
b0 0%
b0 0&
00'
b10111000101111 0(
b0 0)
b0 0*
10+
01
b0 1!
z1"
b0 1#
b101011101010010010010010101010001000101010111110100011001001001010100100101001101010100 1$
b0 1%
b1 1&
b0 1'
b0 1(
01)
b0 1*
11+
12
02!
02"
b0 2#
b100000 2$
b100001101000101 2%
b0 2&
b0 2'
b0 2(
02)
b10000010100110001001100 2*
02+
13
z3!
03"
b0 3#
b100000 3$
b110000 3%
bx 3&
b0 3'
b1001110010011110100111001000101 3(
b0 3)
b0 3*
b0 3+
04
bz 4!
bz 4"
b110000 4#
b1000000 4$
b0 4%
bx 4&
b0 4'
b0 4(
b0 4)
b1100100 4*
b0 4+
05
bz 5!
bz 5"
b110001 5#
b1000000 5$
b0 5%
bx 5&
b0 5'
b1 5(
b0 5)
b0 5*
05+
16
bz 6!
b0 6"
b100010101110011011101000110100101101101011000010111010001100101011001000010000001010000011011110111011101100101011100100010000001100110011011110111001000100000010010010101000000100000001000000010000000100000001000000011101000100000001000000010000000100000001000000011001100101110001100110011011100110101001100010011100100111001001000000110110101010111 6#
b110 6$
b100000 6%
bx 6&
b0 6'
b0 6(
b0 6)
b0 6*
06+
07
z7!
07"
b0 7#
b0 7$
b110 7%
bx 7&
b0 7'
b0 7(
b0 7)
b0 7*
b11000010111001001110100011010010111100000110111 7+
b10 8
z8!
b0 8"
b1100100 8#
b100001101000101 8$
b0 8%
bx 8&
b0 8'
b100 8(
x8)
b10000000000000000000000000000001 8*
b11000010111001001110100011010010111100000110111 8+
b0 9
09!
09"
b111 9#
b0 9$
b0 9%
x9&
b0 9'
b0 9(
09)
b10000000000000000000000000000001 9*
b1010011010110010100111001000011 9+
b0 :
0:!
0:"
b1 :#
b110000 :$
b0 :%
x:&
b0 :'
b1001 :(
0:)
b10000000000000000000000000000001 :*
b0 :+
b10 ;
0;!
0;"
b1000 ;#
b0 ;$
b0 ;%
x;&
0;'
b1 ;(
x;)
b1100100 ;*
b0 ;+
0<
z<!
0<"
b1000 <#
b0 <$
b0 <%
bx <&
bz <'
b1 <(
x<)
b111 <*
b100001101000101 <+
0=
z=!
0="
b10 =#
b0 =$
b1100100 =%
bx =&
bz ='
b1 =(
bx =)
b100000 =*
b110000 =+
0>
bz >!
0>"
b0 >#
b1 >$
b1 >%
bx >&
b0 >'
b11001000110000101110100011000010101111101101101011001010110110100101110011011010110100101100110 >(
b11111111111111111011000111100000 >)
b100000 >*
b0 >+
0?
0?!
0?"
b10 ?#
b101011101010010010010010101010001000101010111110100011001001001010100100101001101010100 ?$
b0 ?%
bx ?&
b0 ?'
b11001000110000101110100011000010101111101101101011001010110110100101110011011010110010101101101 ?(
bx ?)
b100000 ?*
b0 ?+
0@
0@!
0@"
0@#
b100000 @$
b0 @%
bx @&
b0 @'
b0 @(
b10101100000000100000000001010100 @)
b1000000 @*
b100000 @+
1A
zA!
0A"
0A#
b100000 A$
0A%
bx A&
b0 A'
b110000 A(
bx A)
b1000000 A*
b110 A+
1B
zB!
0B"
b0 B#
b1000000 B$
0B%
bx B&
b0 B'
b0 B(
b110000 B)
b1000000 B*
b0 B+
0C
zC!
0C"
b0 C#
b1000000 C$
0C%
bx C&
bz C'
b100001101000101 C(
b110000 C)
b1 C*
b0 C+
b10 D
zD!
0D"
0D#
b110 D$
0D%
1D&
bz D'
b0 D(
b110000 D)
b1 D*
b0 D+
b10 E
zE!
0E"
0E#
b0 E$
b0 E%
b0 E&
bz E'
b110000 E(
b11001000110000101110100011000010101111101101101011001010110110100101110011011010110100101100110 E)
b1 E*
b0 E+
b100 F
zF!
0F"
b11 F#
b0 F$
b0 F%
0F&
bz F'
b0 F(
b11001000110000101110100011000010101111101101101011001010110110100101110011011010110010101101101 F)
b1 F*
b0 F+
b100 G
zG!
0G"
b0 G#
b0 G$
b0 G%
0G&
0G'
b0 G(
b1 G)
b1 G*
b1100100 G+
b100 H
zH!
0H"
b0 H#
b0 H$
b0 H%
0H&
0H'
b0 H(
b110 H)
b1 H*
b1 H+
b100 I
0I!
0I"
0I#
b0 I$
0I%
0I&
0I'
b1 I(
b110 I)
b1 I*
b0 I+
b0 J
b0 J!
b11000100110110001101011010111110110110101100101011011010101111101100111011001010110111001011111011101100011100001011111001101000101111100110100 J"
0J#
b0 J$
0J%
0J&
0J'
b101011101010010010010010101010001000101010111110100011001001001010100100101001101010100 J(
b110 J)
b1 J*
0J+
b0 K
b0 K!
b11000010111001001110100011010010111100000110111 K"
0K#
b0 K$
b110000 K%
0K&
0K'
b100000 K(
b110 K)
b1001 K*
0K+
b0 L
b0 L!
b11000010111001001110100011010010111100000110111 L"
0L#
b0 L$
b0 L%
0L&
1L'
b100000 L(
1L)
b1110110011010010111001001110100011001010111100000110111 L*
b0 L+
b0 M
0M!
b10111000101111 M"
b0 M#
b0 M$
1M%
0M&
0M'
b1000000 M(
0M)
1M*
b0 M+
b0 N
b0 N!
b0 N"
0N#
b0 N$
1N%
b0 N&
0N'
b1000000 N(
0N)
0N*
0N+
b0 O
b0 O!
b0 O"
0O#
b10000010100110001001100 O$
0O%
b0 O&
0O'
b110 O(
0O)
1O*
0O+
b0 P
b0 P!
b1001110010011110100111001000101 P"
b0 P#
b0 P$
b0 P%
b0 P&
0P'
b0 P(
0P)
0P*
b0 P+
b0 Q
b0 Q!
b0 Q"
b0 Q#
b1100100 Q$
b0 Q%
0Q&
0Q'
b100001101000101 Q(
0Q)
1Q*
b100000 Q+
b100 R
b0 R!
b1 R"
b0 R#
b0 R$
0R%
0R&
0R'
b0 R(
1R)
0R*
b110 R+
b100000 S
b0 S!
b0 S"
b0 S#
b0 S$
0S%
0S&
0S'
b110000 S(
0S)
0S*
b0 S+
b100000 T
b0 T!
b0 T"
b0 T#
b0 T$
b11000010111001001110100011010010111100000110111 T%
0T&
0T'
b0 T(
0T)
b0 T*
b0 T+
b0 U
b0 U!
b100 U"
xU#
b10000000000000000000000000000001 U$
b11000010111001001110100011010010111100000110111 U%
b0 U&
0U'
b0 U(
0U)
b0 U*
b1100100 U+
b0 V
b0 V!
b11 V"
xV#
b10000000000000000000000000000001 V$
b1010011010110010100111001000011 V%
0V&
0V'
b0 V(
bx V)
b1 V*
b10001 V+
b0 W
b0 W!
b1001 W"
xW#
b10000000000000000000000000000001 W$
b0 W%
0W&
0W'
b1 W(
xW)
b0 W*
1W+
b0 X
0X!
b1 X"
xX#
b1100100 X$
b0 X%
0X&
0X'
b101011101010010010010010101010001000101010111110100011001001001010100100101001101010100 X(
xX)
b0 X*
b10101100000000100000000001010100 X+
b101 Y
bz Y!
b1 Y"
xY#
b111 Y$
b100001101000101 Y%
0Y&
0Y'
b100000 Y(
bx Y)
b0 Y*
0Y+
b100000 Z
bz Z!
b1 Z"
bx Z#
b100000 Z$
b110000 Z%
0Z&
0Z'
b100000 Z(
xZ)
0Z*
0Z+
b0 [
b0 [!
b110100101101101011001010110110100101110011011010110100101100110 ["
b11111111111111111011000111100000 [#
b100000 [$
b0 [%
0[&
0['
b1000000 [(
x[)
0[*
b10101100000000100000000001010100 [+
0\
b0 \!
b110100101101101011001010110110100101110011011010110010101101101 \"
bx \#
b100000 \$
b0 \%
0\&
0\'
b1000000 \(
b11000100110110001101011010111110110110101100101011011010101111101100111011001010110111001011111011101100011100001011111001101000101111100110100 \)
0\*
b10001 \+
b0 ]
b0 ]!
b0 ]"
b10101100000000100000000001010100 ]#
b1000000 ]$
b100000 ]%
0]&
0]'
b110 ](
b11000010111001001110100011010010111100000110111 ])
0]*
bx ]+
b0 ^
b0 ^!
b110000 ^"
bx ^#
b1000000 ^$
b110 ^%
b0 ^&
0^'
b1 ^(
b11000010111001001110100011010010111100000110111 ^)
b0 ^*
bx ^+
b100000 _
b0 _!
b0 _"
b110000 _#
b1000000 _$
b0 _%
b0 _&
0_'
b0 _(
b0 _)
0_*
x_+
b0 `
bz `!
b100001101000101 `"
b110000 `#
b1 `$
b0 `%
b0 `&
0`'
b0 `(
b1001 `)
b0 `*
bx `+
0a
bz a!
b0 a"
b110000 a#
b1 a$
b0 a%
b0 a&
0a'
b0 a(
b0 a)
b0 a*
bx a+
0b
bz b!
b110000 b"
b110100101101101011001010110110100101110011011010110100101100110 b#
b1 b$
b0 b%
b0 b&
0b'
b0 b(
b1 b)
b0 b*
bx b+
0c
bz c!
b0 c"
b110100101101101011001010110110100101110011011010110010101101101 c#
b1 c$
b0 c%
0c&
0c'
b0 c(
b1 c)
0c*
bx c+
0d
0d!
b0 d"
b1 d#
b1 d$
b1100100 d%
zd&
0d'
b0 d(
b1 d)
0d*
bx d+
b0 e
0e!
b0 e"
b110 e#
b1 e$
b1 e%
b0 e&
0e'
b0 e(
b11001000110000101110100011000010101111101101101011001010110110100101110011011010110100101100110 e)
b110000 e*
0e+
0f
0f!
b1 f"
b110 f#
b1 f$
b0 f%
0f&
b0 f'
b1 f(
b11001000110000101110100011000010101111101101101011001010110110100101110011011010110010101101101 f)
b0 f*
bx f+
0g
0g!
b101011101010010010010010101010001000101010111110100011001001001010100100101001101010100 g"
b110 g#
b1 g$
0g%
0g&
b0 g'
b1 g(
b0 g)
1g*
bx g+
0h
0h!
b100000 h"
b110 h#
b1001 h$
0h%
0h&
bz h'
b0 h(
b110000 h)
1h*
bx h+
0i
0i!
b100000 i"
1i#
b1110110011010010111001001110100011001010111100000110111 i$
b0 i%
zi&
bz i'
b0 i(
b1010011010110010100111001000011 i)
0i*
xi+
0j
0j!
b1000000 j"
0j#
1j$
b0 j%
bz j&
zj'
b0 j(
b0 j)
b0 j*
bx j+
b0 k
0k!
b1000000 k"
0k#
1k$
0k%
bz k&
zk'
b10000010100110001001100 k(
b100001101000101 k)
b0 k*
bx k+
b0 l
0l!
b110 l"
0l#
0l$
0l%
zl&
zl'
b0 l(
b0 l)
0l*
b1000000 l+
b0 m
0m!
b0 m"
0m#
0m$
b0 m%
0m&
bz m'
b0 m(
b110000 m)
0m*
bx m+
0n
0n!
b100001101000101 n"
0n#
1n$
b100000 n%
b0 n&
bz n'
b0 n(
b0 n)
b11000010111001001110100011010010111100000110111 n*
b1 n+
0o
0o!
b0 o"
1o#
0o$
b110 o%
b0 o&
bz o'
b0 o(
b0 o)
b11000010111001001110100011010010111100000110111 o*
b11111111111111111111111111111111 o+
0p
0p!
b110000 p"
0p#
0p$
b0 p%
b0 p&
bz p'
b0 p(
b0 p)
b1010011010110010100111001000011 p*
b0 p+
0q
0q!
b0 q"
0q#
b0 q$
b0 q%
b0 q&
zq'
b0 q(
b1 q)
b0 q*
b0 q+
b0 r
0r!
b0 r"
0r#
b0 r$
b1100100 r%
b0 r&
zr'
b0 r(
b101011101010010010010010101010001000101010111110100011001001001010100100101001101010100 r)
b0 r*
b1 r+
0s
0s!
b0 s"
bx s#
b0 s$
b10001 s%
0s&
0s'
b0 s(
b100000 s)
b100001101000101 s*
b0 s+
0t
0t!
b1 t"
xt#
b0 t$
1t%
zt&
0t'
b0 t(
b100000 t)
b110000 t*
bx t+
0u
0u!
b101011101010010010010010101010001000101010111110100011001001001010100100101001101010100 u"
xu#
b0 u$
b10101100000000100000000001010100 u%
bz u&
bz u'
b110000 u(
b1000000 u)
b0 u*
bx u+
0v
0v!
b100000 v"
bx v#
b0 v$
0v%
bz v&
bz v'
b110001 v(
b1000000 v)
b0 v*
bx v+
0w
0w!
b100000 w"
xw#
0w$
0w%
bz w&
b0 w'
b1000101011100110111010001101001011011010110000101110100011001010110010000100000010100000110111101110111011001010111001000100000011001100110111101110010001000000100100101010000001000000010000000100000001000000010000000111010001000000010000000100000001000000010000000110011001011100011010100110011001110000011010000110101001000000110110101010111 w(
b110 w)
b100000 w*
bx w+
0x
0x!
b1000000 x"
xx#
0x$
b10101100000000100000000001010100 x%
zx&
0x'
b0 x(
b0 x)
b110 x*
bx x+
0y
0y!
b1000000 y"
b11000100110110001101011010111110110110101100101011011010101111101100111011001010110111001011111011101100011100001011111001101000101111100110100 y#
0y$
b10001 y%
zy&
b0 y'
b1100100 y(
b100001101000101 y)
b1 y*
bx y+
0z
0z!
b110 z"
b11000010111001001110100011010010111100000110111 z#
0z$
bx z%
0z&
0z'
b111 z(
b0 z)
b0 z*
xz+
b0 {
0{!
b0 {"
b11000010111001001110100011010010111100000110111 {#
b0 {$
bx {%
0{&
0{'
b1 {(
b110000 {)
b0 {*
x{+
b0 |
0|!
b0 |"
b11 |#
0|$
x|%
0|&
0|'
b1000 |(
b0 |)
b1 |*
x|+
b0 }
0}!
b0 }"
b1001 }#
b0 }$
bx }%
z}&
0}'
b1000 }(
b0 })
b0 }*
bx }+
b0 ~
0~!
b0 ~"
b0 ~#
b0 ~$
bx ~%
z~&
0~'
b10 ~(
b0 ~)
b1100100 ~*
bx ~+
$end
#100
bx *)
b0 V)
0W)
1X)
bx X*
b0 Y)
b0 Y*
0Z)
0[)
bx j*
b0 s#
0t#
1u#
b0 v#
0w#
0x#
#10000
1!
b0 #
b0 #&
0$&
b0 %&
1&
b1110 ',
b1110 )
bx ),
bx +
0D&
b0 L
0L'
0V#
0W#
1i!
#10100
bx #
b101 $
b1 %)
bx &)
b100000000000100000000000000101 )%
b0 *%
b100000000000100000000000000101 -
b1 -'
bx .'
11
02
05
06
b1000 9
b101 :
b0 ;
0=
0>
0?
1@
0A
1B
0C
b0 D
b10 E
b1 E&
b100 G
b100000000000100000000000000101 G#
b11000 I
b101 J
b10100 K
b100000000000100000000000000101 L!
b101 M
b101 N
b10 O
b10000000000000010100 P
b0 U
b10 V
b101 W
b0 X
b101 [
0\
b101 ]
b101 ^
b1 f'
bx g'
b100000000000100000000000000101 u$
b100000000000100000000000000101 v$
#10200
b1 V)
#20000
0!
0&
1D&
1L'
b1 d+
b1 f+
0i!
#20100
b100000000000110000000000001100 *)
bx .
bx /'
b100000000000110000000000001100 X*
bx Y*
b100000000000110000000000001100 j*
#30000
1!
b101 #
1&
b101 &)
b1110 ',
bx ),
bx +
b101 .'
0D&
b0 L
0L'
b101 M
b1 f'
b101 g'
1i!
#30100
b100000000000100000000000000101 G#
#40000
0!
0&
1D&
1L'
0i!
#40100
b100000000000110000000000001100 *)
b100000000000110000000000001100 .
b100000000000110000000000001100 /'
b100000000000110000000000001100 Y*
#50000
1!
1&
b1110 ',
bx ),
0D&
0L'
1i!
#50100
b100000000000100000000000000101 G#
#60000
0!
0&
1D&
1L'
0i!
#60100
b100000000000110000000000001100 *)
b100000000000110000000000001100 Y*
#70000
1!
1&
b1110 ',
bx ),
0D&
0L'
1i!
#70100
b100000000000100000000000000101 G#
#80000
0!
0&
1D&
1L'
0i!
#80100
b100000000000110000000000001100 *)
b100000000000110000000000001100 Y*
#90000
1!
1&
b1110 ',
bx ),
0D&
0L'
1i!
#90100
b100000000000100000000000000101 G#
#100000
0!
0&
1D&
1L'
0i!
#100100
b100000000000110000000000001100 *)
b100000000000110000000000001100 Y*
#110000
1!
1&
b1110 ',
bx ),
0D&
0L'
1i!
#110100
b100000000000100000000000000101 G#
#120000
0!
0&
1D&
1L'
0i!
#120100
b100000000000110000000000001100 *)
b100000000000110000000000001100 Y*
#130000
1!
1&
b1110 ',
bx ),
0D&
0L'
1i!
#130100
b100000000000100000000000000101 G#
#140000
0!
0&
1D&
1L'
0i!
#140100
b100000000000110000000000001100 *)
b100000000000110000000000001100 Y*
#150000
1!
1&
b1110 ',
bx ),
0D&
0L'
1i!
#150100
b100000000000100000000000000101 G#
#160000
0!
0&
1D&
1L'
0i!
#160100
b100000000000110000000000001100 *)
b100000000000110000000000001100 Y*
#170000
1!
1&
b1110 ',
bx ),
0D&
0L'
1i!
#170100
b100000000000100000000000000101 G#
#180000
0!
0&
1D&
1L'
0i!
#180100
b100000000000110000000000001100 *)
b100000000000110000000000001100 Y*
#190000
1!
1&
b1110 ',
bx ),
0D&
0L'
1i!
#190100
b100000000000100000000000000101 G#
#200000
0!
0"
b1 %"
0&
b0 &"
0'
b100 ,
b1 B#
1D&
b1000 F
b1000 G
b1000 H
b11100 I
b1 J!
1L'
b100 Q
b1 `
0i!
#200100
b100000000000110000000000001100 *)
b100000000000110000000000001100 Y*
b1 s#
#210000
1!
b1 #&
b1 %&
1&
b1110 ',
b1 (,
bx ),
0D&
0L'
1i!
#210100
bx #
b1100 $
b11 %)
bx &)
b100000000000110000000000001100 )%
b0 *%
b100000000000110000000000001100 -
b11 -'
bx .'
06
b1000 9
b1100 :
b10 E
b11 E&
b1000 G
b100000000000110000000000001100 G#
b111000 I
b1100 J
b110000 K
b100000000000110000000000001100 L!
b1100 M
b1100 N
b11 O
b11000000000000110000 P
b0 U
b11 V
b1100 W
b0 X
b1100 [
b1100 ]
b1100 ^
b11 f'
bx g'
b100000000000110000000000001100 u$
b100000000000110000000000001100 v$
#210200
b11 V)
#220000
0!
b10 %"
0&
b0 &"
b1000 ,
b10 B#
1D&
b1100 F
b1100 G
b1100 H
b111100 I
b10 J!
1L'
b1000 Q
b10 `
b11 d+
b11 f+
0i!
#220100
b111000100010000000100101 *)
b111000100010000000100101 X*
b100000000000110000000000001100 Y*
b111000100010000000100101 j*
b10 s#
#230000
1!
b1100 #
b10 #&
b10 %&
1&
b1100 &)
b1110 ',
b10 (,
bx ),
bx +
b1100 .'
0D&
b0 L
0L'
b1100 M
b11 f'
b1100 g'
1i!
#230100
bx #
b11 $
b0 %)
bx &)
b100000011001111111111111110111 )%
b0 *%
b100000011001111111111111110111 -
b0 -'
bx .'
06
b1000 9
b110111 :
b10 E
b0 E&
b1100 G
b100000011001111111111111110111 G#
b11111111111111111111111111101000 I
b11111111111111111111111111110111 J
b11111111111111111111111111011100 K
b1100 L
b100000011001111111111111110111 L!
b11111111111111111111111111110111 M
b11 N
b111 O
b1100111111111111111011100 P
b11 U
b111 V
b1111111111110111 W
b11111 X
b11 [
b11 ]
b11111111111111111111111111110111 ^
b0 f'
bx g'
b100000011001111111111111110111 u$
b100000011001111111111111110111 v$
#230200
b0 V)
#240000
0!
b11 %"
0&
b0 &"
b1100 ,
b11 B#
1D&
b10000 F
b10000 G
b10000 H
b11111111111111111111111111101100 I
b11 J!
1L'
b1100 Q
b11 `
b0 d+
b0 f+
0i!
#240100
b100000000000100000000000000101 *)
b111000100010000000100101 .
b111000100010000000100101 /'
b100000000000100000000000000101 X*
b111000100010000000100101 Y*
b100000000000100000000000000101 j*
b11 s#
#250000
1!
b11 #
b11 #&
b11 %&
1&
b11 &)
b1110 ',
b11 (,
bx ),
bx +
b11 .'
0D&
b1100 L
0L'
b11111111111111111111111111110111 M
b0 f'
b11 g'
1i!
#250100
b101 #
b111 $
b1 %)
b101 &)
b111000100010000000100101 )%
b0 *%
b111000100010000000100101 -
b1 -'
b101 .'
01
12
06
b1 8
b0 9
b100101 :
b10 ;
0=
0>
0?
0@
1A
1B
0C
b10 D
b1 E
b1 E&
b10000 G
b111000100010000000100101 G#
b1000000010100100 I
b10000000100101 J
b1000000010010100 K
b11 L
b111000100010000000100101 L!
b101 M
b111 N
b100 O
b11100010001000000010010100 P
b111 U
b10 V
b10000000100101 W
b100 X
b111 [
0\
b1000 ]
b101 ^
b1 f'
b101 g'
b111000100010000000100101 u$
b111000100010000000100101 v$
#250200
b1 V)
#260000
0!
b100 %"
0&
b0 &"
b10000 ,
b100 B#
1D&
b10100 F
b10100 G
b10100 H
b1000000010101000 I
b100 J!
1L'
b10000 Q
b100 `
b1 d+
b1 f+
0i!
#260100
b100000000000110000000000001100 *)
b100000000000100000000000000101 .
b100000000000100000000000000101 /'
b100000000000110000000000001100 X*
b100000000000100000000000000101 Y*
b100000000000110000000000001100 j*
b100 s#
#270000
1!
b101 #
b100 #&
b100 %&
1&
b1110 ',
b100 (,
bx ),
bx +
0D&
b11 L
0L'
1i!
#270100
b111 #
b100 $
b111 &)
b11001000010100000100100 )%
b0 *%
b11001000010100000100100 -
b111 .'
06
b0 8
b0 9
b100100 :
b0 E
b10100 G
b11001000010100000100100 G#
b1010000010100100 I
b10100000100100 J
b1010000010010000 K
b1100 L
b11001000010100000100100 L!
b111 M
b100 N
b101 O
b1100100001010000010010000 P
b11 U
b100 V
b10100000100100 W
b101 X
b100 [
b10011 ]
b111 ^
b1 f'
b111 g'
b11001000010100000100100 u$
b11001000010100000100100 v$
#280000
0!
b101 %"
0&
b0 &"
b10100 ,
b101 B#
1D&
b11000 F
b11000 G
b11000 H
b1010000010101000 I
b101 J!
1L'
b10100 Q
b101 `
0i!
#280100
b100000000000110000000000001100 *)
b100000000000110000000000001100 .
b100000000000110000000000001100 /'
b100000000000110000000000001100 Y*
b101 s#
#290000
1!
b111 #
b101 #&
b101 %&
1&
b1110 ',
b101 (,
bx ),
bx +
0D&
b1100 L
0L'
1i!
#290100
b1011 $
b10 %)
b101001000010100000100000 )%
b0 *%
b101001000010100000100000 -
b10 -'
06
b10 8
b0 9
b100000 :
b10 E
b10 E&
b11000 G
b101001000010100000100000 G#
b1010000010011000 I
b10100000100000 J
b1010000010000000 K
b100 L
b101001000010100000100000 L!
b111 M
b1011 N
b10100100001010000010000000 P
b101 U
b100 V
b10100000100000 W
b101 X
b1011 [
b1011 ]
b10 f'
b111 g'
b101001000010100000100000 u$
b101001000010100000100000 v$
#290200
b10 V)
#300000
0!
b110 %"
0&
b0 &"
b11000 ,
b110 B#
1D&
b11100 F
b11100 G
b11100 H
b1010000010011100 I
b110 J!
1L'
b11000 Q
b110 `
b10 d+
b10 f+
0i!
#300100
b100000011001111111111111110111 *)
b100000011001111111111111110111 X*
b100000000000110000000000001100 Y*
b100000011001111111111111110111 j*
b110 s#
#310000
1!
b111 #
b110 #&
b10010 $
b110 %&
b100 %)
1&
b1110 ',
b110 (,
bx ),
bx +
b100 -'
06
0D&
b100 E&
b1011 L
0L'
b10010 N
b10010 [
b10010 ]
b100 f'
b111 g'
1i!
#310100
b11 #
b1000 $
b10 %)
b11 &)
b10000101001110000000000001010 )%
b0 *%
b10000101001110000000000001010 -
b10 -'
b11 .'
02
03
05
06
b110 8
b100 9
b1010 :
b1 ;
1<
0=
0>
1?
0@
0A
0B
0C
b1 D
b110 E
b10 E&
b11100 G
b10000101001110000000000001010 G#
b1000100 I
b1010 J
b101000 K
b10000101001110000000000001010 L!
b11 M
b1000 N
b111 O
b10100111000000000000101000 P
b101 U
b111 V
b100 V)
b1010 W
b0 X
b1000 [
b1000 ]
b11111111111111111111111111111100 ^
b10 f'
b11 g'
b10000101001110000000000001010 u$
b10000101001110000000000001010 v$
#310200
b10 V)
#320000
0!
b111 %"
0&
b0 &"
b11100 ,
b111 B#
1D&
b100000 F
b100000 G
b100000 H
b1001000 I
b111 J!
1L'
b11100 Q
b111 `
0i!
#320100
b100000011001111111111111110111 *)
b100000011001111111111111110111 .
b100000011001111111111111110111 /'
b100000011001111111111111110111 Y*
b111 s#
#330000
1!
b111 #&
b111 %&
1&
b1110 ',
b111 (,
bx ),
0D&
0L'
1i!
#330100
b111 #
b0 $
b0 %)
b111 &)
b11001000010000000101010 )%
b0 *%
b11001000010000000101010 -
b0 -'
b111 .'
12
13
05
16
b111 8
b0 9
b101010 :
b10 ;
0<
0=
0>
0?
0@
1A
1B
0C
b10 D
b111 E
b0 E&
b100000 G
b11001000010000000101010 G#
b1000000011001000 I
b10000000101010 J
b1000000010101000 K
b1100 L
b11001000010000000101010 L!
b111 M
b0 N
b100 O
b1100100001000000010101000 P
b11 U
b100 V
b10000000101010 W
b100 X
b0 [
b101 ]
b11111111111111111111111111111000 ^
b0 f'
b111 g'
b11001000010000000101010 u$
b11001000010000000101010 v$
#330200
b0 V)
#340000
0!
b1000 %"
0&
b0 &"
b100000 ,
b1000 B#
1D&
b100100 F
b100100 G
b100100 H
b1000000011001100 I
b1000 J!
1L'
b100000 Q
b1000 `
b0 d+
b0 f+
0i!
#340100
b100000000000100000000000000101 *)
b100000000000100000000000000101 X*
b100000011001111111111111110111 Y*
b100000000000100000000000000101 j*
b1000 s#
#350000
1!
b0 #
b1000 #&
b1000 %&
1&
b0 &)
b1110 ',
b1000 (,
bx ),
bx +
b0 .'
0D&
b1100 L
0L'
b0 M
b1100 ]
b11111111111111111111111111111111 ^
b0 f'
b0 g'
1i!
#350100
b0 #
b10000100000000000000000000001 )%
b0 *%
b10000100000000000000000000001 -
02
03
15
b110 8
b100 9
b1 :
b1 ;
1<
0=
0>
1?
0@
0A
0B
0C
b1 D
b110 E
b101000 F
b101000 G
b10000100000000000000000000001 G#
b101000 I
b1 J
b100 K
b0 L
b10000100000000000000000000001 L!
b0 M
b0 O
b10000000000000000000000100 P
b100 U
b0 V
b1 W
b0 X
b0 ]
b11111111111111111111111111111111 ^
b10000100000000000000000000001 u$
b10000100000000000000000000001 v$
#360000
0!
b1010 %"
0&
b0 &"
b101000 ,
b1010 B#
1D&
b110000 F
b110000 G
b101100 H
b110000 I
b1010 J!
1L'
b101000 Q
b1010 `
0i!
#360100
b100000000000100000000000000101 *)
b100000000000100000000000000101 .
b100000000000100000000000000101 /'
b100000000000100000000000000101 Y*
b1010 s#
#370000
1!
b1010 #&
b1010 %&
1&
b1110 ',
b1001 (,
bx ),
0D&
0L'
1i!
#370100
b101 #
b1 $
b101 &)
b111000100010000000101010 )%
b0 *%
b111000100010000000101010 -
b101 .'
12
13
05
06
b111 8
b0 9
b101010 :
b10 ;
0<
0=
0>
0?
0@
1A
1B
0C
b10 D
b111 E
b101100 F
b101100 G
b111000100010000000101010 G#
b1000000011010100 I
b10000000101010 J
b1000000010101000 K
b11 L
b111000100010000000101010 L!
b101 M
b1 N
b100 O
b11100010001000000010101000 P
b111 U
b10 V
b10000000101010 W
b100 X
b1 [
b11111111111111111111111111111110 ]
b11111111111111111111111111111010 ^
b0 f'
b101 g'
b111000100010000000101010 u$
b111000100010000000101010 v$
#380000
0!
b1011 %"
0&
b0 &"
b101100 ,
b1011 B#
1D&
b110000 F
b110000 G
b110000 H
b1000000011011000 I
b1011 J!
1L'
b101100 Q
b1011 `
0i!
#380100
b100000000000100000000000000101 *)
b100000000000100000000000000101 Y*
b1011 s#
#390000
1!
b101 #
b1011 #&
b1011 %&
1&
b1110 ',
b1010 (,
bx ),
bx +
0D&
b11 L
0L'
1i!
#390100
b1011 #
b1100 $
b11 %)
b1011 &)
b100001010011100000100000 )%
b0 *%
b100001010011100000100000 -
b11 -'
b1011 .'
06
b10 8
b0 9
b100000 :
b10 E
b11 E&
b110000 G
b100001010011100000100000 G#
b1110000010110000 I
b11100000100000 J
b1110000010000000 K
b1 L
b100001010011100000100000 L!
b1011 M
b1100 N
b111 O
b10000101001110000010000000 P
b100 U
b101 V
b11100000100000 W
b111 X
b1100 [
b1100 ]
b1011 ^
b11 f'
b1011 g'
b100001010011100000100000 u$
b100001010011100000100000 v$
#390200
b11 V)
#400000
0!
b1100 %"
0&
b0 &"
b110000 ,
b1100 B#
1D&
b110100 F
b110100 G
b110100 H
b1110000010110100 I
b1100 J!
1L'
b110000 Q
b1100 `
b11 d+
b11 f+
0i!
#400100
b111000100010000000100101 *)
b111000100010000000100101 X*
b100000000000100000000000000101 Y*
b111000100010000000100101 j*
b1100 s#
#410000
1!
b1011 #
b1100 #&
b1100 %&
1&
b1110 ',
b1011 (,
bx ),
bx +
0D&
b1 L
0L'
1i!
#410100
b101 #
b111 $
b1 %)
b101 &)
b111000100011100000100010 )%
b0 *%
b111000100011100000100010 -
b1 -'
b101 .'
06
b110 8
b0 9
b100010 :
b110 E
b1 E&
b110100 G
b111000100011100000100010 G#
b1110000010111100 I
b11100000100010 J
b1110000010001000 K
b1100 L
b111000100011100000100010 L!
b101 M
b111 N
b11100010001110000010001000 P
b111 U
b10 V
b11100000100010 W
b111 X
b111 [
b111 ]
b11111111111111111111111111111010 ^
b1 f'
b101 g'
b111000100011100000100010 u$
b111000100011100000100010 v$
#410200
b1 V)
#420000
0!
b1101 %"
0&
b0 &"
b110100 ,
b1101 B#
1D&
b111000 F
b111000 G
b111000 H
b1110000011000000 I
b1101 J!
1L'
b110100 Q
b1101 `
b1 d+
b1 f+
0i!
#420100
b100000000000110000000000001100 *)
b111000100010000000100101 .
b111000100010000000100101 /'
b100000000000110000000000001100 X*
b111000100010000000100101 Y*
b100000000000110000000000001100 j*
b1101 s#
#430000
1!
b101 #
b1101 #&
b10 $
b1101 %&
b0 %)
1&
b1110 ',
b1100 (,
bx ),
bx +
b0 -'
06
0D&
b0 E&
b111 L
0L'
b10 N
b10 [
b10 ]
b0 f'
b101 g'
1i!
#430100
b111 #
b1010000 $
1$)
1%
b10100 %)
b111 &)
b10101100011001110000000001000100 )%
b0 *%
1,'
b10101100011001110000000001000100 -
b10100 -'
b111 .'
11
02
03
06
b10 8
b101011 9
b100 :
b0 ;
0=
1>
0?
1@
0A
0B
0C
b0 D
b10 E
b10100 E&
b111000 G
b10101100011001110000000001000100 G#
b101001000 I
b1000100 J
b100010000 K
b1100 L
b10101100011001110000000001000100 L!
b1000100 M
b1010000 N
b111 O
b1100111000000000100010000 P
1P)
b11 U
b111 V
b0 V)
b1000100 W
b0 X
b1010000 [
b1010000 ]
b1000100 ^
1e'
b10100 f'
b111 g'
b10101100011001110000000001000100 u$
b10101100011001110000000001000100 v$
#430200
b10100 V)
1W)
#440000
0!
b1110 %"
0&
b0 &"
b111000 ,
b1110 B#
1D&
b111100 F
b111100 G
b111100 H
b101001100 I
b1110 J!
1L'
b111000 Q
b10100 V+
b111 X+
b111 [+
b10100 \+
b1110 `
b10100 d+
b10100 f+
0i!
#440100
b111 *)
b100000000000110000000000001100 .
b100000000000110000000000001100 /'
b111 X*
b100000000000110000000000001100 Y*
b111 j*
b1110 s#
#450000
1!
b1110 #&
b1110 %&
1&
b1110 ',
b1101 (,
bx ),
0D&
0L'
1i!
#450100
b101 #
b1010000 $
0$)
0%
b101 &)
b10001100000000100000000001010000 )%
b0 *%
0,'
b10001100000000100000000001010000 -
b101 .'
10
13
06
b100011 9
b10000 :
1=
0>
0?
1@
0A
1B
0C
b0 D
b10 E
b111100 G
b10001100000000100000000001010000 G#
b101111100 I
b1010000 J
b101000000 K
b0 L
b10001100000000100000000001010000 L!
b1010000 M
b100000000000110000000000001100 N
b10 O
b10000000000101000000 P
0P)
b0 U
b10 V
b1010000 W
b0 X
b1010000 [
b1010000 ]
b1010000 ^
0e'
b10100 f'
b101 g'
b10001100000000100000000001010000 u$
b10001100000000100000000001010000 v$
#450200
0W)
#460000
0!
b1111 %"
0&
b0 &"
b111100 ,
b1111 B#
1D&
b1000000 F
b1000000 G
b1000000 H
b110000000 I
b1111 J!
1L'
b111100 Q
b1111 `
0i!
#460100
b111 *)
b111 .
b111 /'
b111 N
b111 Y*
b1111 s#
#470000
1!
b111 #
b1111 #&
b1111 %&
1&
b111 &)
b1110 ',
b1110 (,
bx ),
bx +
b111 .'
0D&
b0 L
0L'
b1010000 M
b10100 f'
b111 g'
1i!
#470100
b0 #
b0 $
b0 %)
b0 &)
b1000000000000000000000010001 )%
b0 *%
b1000000000000000000000010001 -
b0 -'
b0 .'
00
01
03
14
05
16
b10 9
b10001 :
0=
0>
0?
0@
0A
0B
1C
b0 D
b10 E
b0 E&
b1000100 F
b1000000 G
b1000000000000000000000010001 G#
b10000100 I
b10001 J
b1000100 K
b1000000000000000000000010001 L!
b0 M
b0 N
b0 O
b1000100 P
b0 U
b0 V
b10001 W
b0 X
b0 [
b0 ]
b0 ^
b0 f'
b0 g'
b1000000000000000000000010001 u$
b1000000000000000000000010001 v$
#470200
b0 V)
#480000
0!
b10001 %"
0&
b0 &"
b1000100 ,
b10001 B#
1D&
b1001000 G
b1001000 H
b10001100 I
b10001 J!
1L'
b1000100 Q
b10001 `
b0 d+
b0 f+
0i!
#480100
b100000000000100000000000000101 *)
b100000000000100000000000000101 X*
b111 Y*
b100000000000100000000000000101 j*
b10001 s#
#490000
1!
b10001 #&
b10001 %&
1&
b1110 ',
b1111 (,
bx ),
0D&
0L'
1i!
#490100
b111 #
b1010100 $
1$)
1%
b10101 %)
b111 &)
b10101100000000100000000001010100 )%
b0 *%
1,'
b10101100000000100000000001010100 -
b10101 -'
b111 .'
11
04
05
06
b101011 9
b10100 :
0=
1>
0?
1@
0A
0B
0C
b0 D
b10 E
b10101 E&
b1001000 F
b1001000 G
b10101100000000100000000001010100 G#
b110011000 I
b1010100 J
b101010000 K
b10101100000000100000000001010100 L!
b1010100 M
b1010100 N
b10 O
b10000000000101010000 P
1P)
b0 U
b10 V
b1010100 W
b0 X
b1010100 [
b1010100 ]
b1010100 ^
1e'
b10101 f'
b111 g'
b10101100000000100000000001010100 u$
b10101100000000100000000001010100 v$
#490200
b10101 V)
1W)
