TimeQuest Timing Analyzer report for top
Tue May 19 09:50:00 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'iCLK_100'
 12. Slow Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'
 13. Slow Model Setup: 'iCLK_11MHz'
 14. Slow Model Setup: 'mTransmitter:mTransmitter|current_state.finish'
 15. Slow Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 16. Slow Model Setup: 'AUD_BCLK'
 17. Slow Model Setup: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 18. Slow Model Setup: 'AN831:AN831|out_page_sample_available'
 19. Slow Model Setup: 'AN831|c0|altpll_component|pll|clk[0]'
 20. Slow Model Hold: 'iCLK_100'
 21. Slow Model Hold: 'AUD_BCLK'
 22. Slow Model Hold: 'iCLK_11MHz'
 23. Slow Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 24. Slow Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'
 25. Slow Model Hold: 'AN831|c0|altpll_component|pll|clk[0]'
 26. Slow Model Hold: 'mTransmitter:mTransmitter|current_state.finish'
 27. Slow Model Hold: 'AN831:AN831|out_page_sample_available'
 28. Slow Model Hold: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 29. Slow Model Minimum Pulse Width: 'iCLK_11MHz'
 30. Slow Model Minimum Pulse Width: 'AUD_BCLK'
 31. Slow Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'
 32. Slow Model Minimum Pulse Width: 'AN831:AN831|out_page_sample_available'
 33. Slow Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 34. Slow Model Minimum Pulse Width: 'mTransmitter:mTransmitter|current_state.finish'
 35. Slow Model Minimum Pulse Width: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 36. Slow Model Minimum Pulse Width: 'iCLK_100'
 37. Slow Model Minimum Pulse Width: 'AN831|c0|altpll_component|pll|clk[0]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Output Enable Times
 43. Minimum Output Enable Times
 44. Output Disable Times
 45. Minimum Output Disable Times
 46. Fast Model Setup Summary
 47. Fast Model Hold Summary
 48. Fast Model Recovery Summary
 49. Fast Model Removal Summary
 50. Fast Model Minimum Pulse Width Summary
 51. Fast Model Setup: 'iCLK_100'
 52. Fast Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'
 53. Fast Model Setup: 'iCLK_11MHz'
 54. Fast Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 55. Fast Model Setup: 'mTransmitter:mTransmitter|current_state.finish'
 56. Fast Model Setup: 'AUD_BCLK'
 57. Fast Model Setup: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 58. Fast Model Setup: 'AN831:AN831|out_page_sample_available'
 59. Fast Model Setup: 'AN831|c0|altpll_component|pll|clk[0]'
 60. Fast Model Hold: 'iCLK_100'
 61. Fast Model Hold: 'iCLK_11MHz'
 62. Fast Model Hold: 'AUD_BCLK'
 63. Fast Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 64. Fast Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'
 65. Fast Model Hold: 'AN831|c0|altpll_component|pll|clk[0]'
 66. Fast Model Hold: 'AN831:AN831|out_page_sample_available'
 67. Fast Model Hold: 'mTransmitter:mTransmitter|current_state.finish'
 68. Fast Model Hold: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 69. Fast Model Minimum Pulse Width: 'iCLK_11MHz'
 70. Fast Model Minimum Pulse Width: 'AUD_BCLK'
 71. Fast Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'
 72. Fast Model Minimum Pulse Width: 'AN831:AN831|out_page_sample_available'
 73. Fast Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 74. Fast Model Minimum Pulse Width: 'mTransmitter:mTransmitter|current_state.finish'
 75. Fast Model Minimum Pulse Width: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 76. Fast Model Minimum Pulse Width: 'iCLK_100'
 77. Fast Model Minimum Pulse Width: 'AN831|c0|altpll_component|pll|clk[0]'
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Output Enable Times
 83. Minimum Output Enable Times
 84. Output Disable Times
 85. Minimum Output Disable Times
 86. Multicorner Timing Analysis Summary
 87. Setup Times
 88. Hold Times
 89. Clock to Output Times
 90. Minimum Clock to Output Times
 91. Setup Transfers
 92. Hold Transfers
 93. Report TCCS
 94. Report RSKM
 95. Unconstrained Paths
 96. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F672C8                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                 ; Targets                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc } ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int }          ;
; AN831:AN831|out_page_sample_available                                                                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { AN831:AN831|out_page_sample_available }                                                                                 ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; iCLK_100 ; AN831|c0|altpll_component|pll|inclk[0] ; { AN831|c0|altpll_component|pll|clk[0] }                                                                                  ;
; AUD_BCLK                                                                                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { AUD_BCLK }                                                                                                              ;
; iCLK_11MHz                                                                                                            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { iCLK_11MHz }                                                                                                            ;
; iCLK_100                                                                                                              ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { iCLK_100 }                                                                                                              ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { mTransmitter:mTransmitter|current_state.finish }                                                                        ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start }                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                                                      ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                            ; Note                                                  ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; 127.86 MHz ; 127.86 MHz      ; AN831|c0|altpll_component|pll|clk[0]                                                                                  ;                                                       ;
; 131.56 MHz ; 131.56 MHz      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ;                                                       ;
; 142.53 MHz ; 142.53 MHz      ; iCLK_100                                                                                                              ;                                                       ;
; 147.67 MHz ; 147.67 MHz      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ;                                                       ;
; 160.15 MHz ; 160.15 MHz      ; iCLK_11MHz                                                                                                            ;                                                       ;
; 248.14 MHz ; 248.14 MHz      ; AUD_BCLK                                                                                                              ;                                                       ;
; 677.51 MHz ; 402.58 MHz      ; AN831:AN831|out_page_sample_available                                                                                 ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; iCLK_100                                                                                                              ; -73.590 ; -586.025      ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; -6.601  ; -23094.169    ;
; iCLK_11MHz                                                                                                            ; -5.244  ; -527.543      ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; -4.177  ; -27.725       ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; -3.541  ; -164.487      ;
; AUD_BCLK                                                                                                              ; -3.030  ; -151.030      ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; -2.206  ; -13.971       ;
; AN831:AN831|out_page_sample_available                                                                                 ; -0.893  ; -13.359       ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 0.330   ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; iCLK_100                                                                                                              ; -3.126 ; -3.126        ;
; AUD_BCLK                                                                                                              ; -3.052 ; -3.052        ;
; iCLK_11MHz                                                                                                            ; -2.839 ; -44.404       ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; -1.469 ; -2.440        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; -0.522 ; -3.188        ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; -0.096 ; -0.096        ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; 0.626  ; 0.000         ;
; AN831:AN831|out_page_sample_available                                                                                 ; 0.741  ; 0.000         ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; 0.893  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; iCLK_11MHz                                                                                                            ; -1.941 ; -166.665      ;
; AUD_BCLK                                                                                                              ; -1.941 ; -88.013       ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; -0.742 ; -5912.256     ;
; AN831:AN831|out_page_sample_available                                                                                 ; -0.742 ; -94.976       ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; -0.742 ; -93.492       ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; 0.500  ; 0.000         ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; 0.500  ; 0.000         ;
; iCLK_100                                                                                                              ; 3.758  ; 0.000         ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 8.758  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'iCLK_100'                                                                                                                                                                                                                                                                                              ;
+---------+--------------------------------------------------------------------------------------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                              ; To Node                 ; Launch Clock                                                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -73.590 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[48]   ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.359     ; 73.271     ;
; -73.537 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1072] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.359     ; 73.218     ;
; -73.529 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1843] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.370     ; 73.199     ;
; -73.516 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[48]   ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.345     ; 73.211     ;
; -73.510 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[48]   ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.345     ; 73.205     ;
; -73.483 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1840] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.370     ; 73.153     ;
; -73.463 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1072] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.345     ; 73.158     ;
; -73.460 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[561]  ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.380     ; 73.120     ;
; -73.457 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1072] ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.345     ; 73.152     ;
; -73.455 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1843] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 73.139     ;
; -73.454 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1328] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.376     ; 73.118     ;
; -73.449 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1843] ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 73.133     ;
; -73.434 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[816]  ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.370     ; 73.104     ;
; -73.428 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[48]   ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.345     ; 73.123     ;
; -73.409 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1840] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 73.093     ;
; -73.403 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1840] ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 73.087     ;
; -73.399 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[50]   ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.359     ; 73.080     ;
; -73.395 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[817]  ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.370     ; 73.065     ;
; -73.387 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[820]  ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.370     ; 73.057     ;
; -73.386 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[561]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.366     ; 73.060     ;
; -73.380 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1328] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.362     ; 73.058     ;
; -73.380 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[561]  ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.366     ; 73.054     ;
; -73.375 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1072] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.345     ; 73.070     ;
; -73.374 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1328] ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.362     ; 73.052     ;
; -73.367 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1843] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 73.051     ;
; -73.360 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[816]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 73.044     ;
; -73.354 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[816]  ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 73.038     ;
; -73.353 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1845] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.370     ; 73.023     ;
; -73.343 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1841] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.370     ; 73.013     ;
; -73.325 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[50]   ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.345     ; 73.020     ;
; -73.321 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[817]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 73.005     ;
; -73.321 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1840] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 73.005     ;
; -73.319 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[50]   ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.345     ; 73.014     ;
; -73.315 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[817]  ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.999     ;
; -73.313 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[820]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.997     ;
; -73.311 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1842] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.370     ; 72.981     ;
; -73.307 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[48]   ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.345     ; 73.002     ;
; -73.307 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[820]  ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.991     ;
; -73.298 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[561]  ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.366     ; 72.972     ;
; -73.292 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1328] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.362     ; 72.970     ;
; -73.279 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1845] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.963     ;
; -73.273 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1329] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.376     ; 72.937     ;
; -73.273 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1845] ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.957     ;
; -73.272 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[816]  ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.956     ;
; -73.269 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1841] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.953     ;
; -73.264 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[818]  ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.370     ; 72.934     ;
; -73.263 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1841] ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.947     ;
; -73.254 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1072] ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.345     ; 72.949     ;
; -73.246 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1843] ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.930     ;
; -73.237 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1842] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.921     ;
; -73.237 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[50]   ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.345     ; 72.932     ;
; -73.233 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[817]  ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.917     ;
; -73.231 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1842] ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.915     ;
; -73.225 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[820]  ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.909     ;
; -73.215 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1584] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.380     ; 72.875     ;
; -73.200 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1840] ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.884     ;
; -73.199 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1329] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.362     ; 72.877     ;
; -73.193 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1329] ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.362     ; 72.871     ;
; -73.191 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1845] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.875     ;
; -73.190 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[818]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.874     ;
; -73.184 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[818]  ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.868     ;
; -73.182 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1073] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.359     ; 72.863     ;
; -73.181 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1841] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.865     ;
; -73.179 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[819]  ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.370     ; 72.849     ;
; -73.178 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[304]  ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.376     ; 72.842     ;
; -73.177 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[561]  ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.366     ; 72.851     ;
; -73.171 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1328] ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.362     ; 72.849     ;
; -73.171 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[560]  ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.380     ; 72.831     ;
; -73.151 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[564]  ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.380     ; 72.811     ;
; -73.151 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[816]  ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.835     ;
; -73.149 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1842] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.833     ;
; -73.141 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1584] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.366     ; 72.815     ;
; -73.140 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1844] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.370     ; 72.810     ;
; -73.138 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[49]   ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.359     ; 72.819     ;
; -73.135 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1584] ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.366     ; 72.809     ;
; -73.135 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1681] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.291     ; 72.884     ;
; -73.116 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[50]   ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.345     ; 72.811     ;
; -73.112 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[817]  ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.796     ;
; -73.111 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1329] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.362     ; 72.789     ;
; -73.108 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1073] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.345     ; 72.803     ;
; -73.105 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[819]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.789     ;
; -73.104 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[565]  ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.380     ; 72.764     ;
; -73.104 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[304]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.362     ; 72.782     ;
; -73.104 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[820]  ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.788     ;
; -73.102 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[818]  ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.786     ;
; -73.102 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1073] ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.345     ; 72.797     ;
; -73.099 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[819]  ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.783     ;
; -73.098 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[304]  ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.362     ; 72.776     ;
; -73.097 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[560]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.366     ; 72.771     ;
; -73.095 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[48]   ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.359     ; 72.776     ;
; -73.091 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[560]  ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.366     ; 72.765     ;
; -73.086 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[308]  ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.375     ; 72.751     ;
; -73.081 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1969] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.383     ; 72.738     ;
; -73.080 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1585] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.380     ; 72.740     ;
; -73.077 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[564]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.366     ; 72.751     ;
; -73.071 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[564]  ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.366     ; 72.745     ;
; -73.070 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1845] ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.754     ;
; -73.066 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1844] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.356     ; 72.750     ;
; -73.064 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[49]   ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.345     ; 72.759     ;
; -73.061 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1681] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -1.277     ; 72.824     ;
+---------+--------------------------------------------------------------------------------------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                    ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -6.601 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1193]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.099     ; 7.542      ;
; -6.601 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[169]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.099     ; 7.542      ;
; -6.601 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1194]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.099     ; 7.542      ;
; -6.601 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1195]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.099     ; 7.542      ;
; -6.601 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[171]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.099     ; 7.542      ;
; -6.601 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1196]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.099     ; 7.542      ;
; -6.601 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1197]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.099     ; 7.542      ;
; -6.601 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1198]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.099     ; 7.542      ;
; -6.601 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[175]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.099     ; 7.542      ;
; -6.601 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1199]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.099     ; 7.542      ;
; -6.549 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[864]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 7.524      ;
; -6.549 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1888]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 7.524      ;
; -6.549 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1889]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 7.524      ;
; -6.549 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[865]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 7.524      ;
; -6.549 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[866]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 7.524      ;
; -6.549 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1890]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 7.524      ;
; -6.549 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1891]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 7.524      ;
; -6.549 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[867]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 7.524      ;
; -6.549 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[868]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 7.524      ;
; -6.549 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1892]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 7.524      ;
; -6.549 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1893]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 7.524      ;
; -6.549 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[869]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 7.524      ;
; -6.549 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1894]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 7.524      ;
; -6.549 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[870]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 7.524      ;
; -6.549 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1895]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 7.524      ;
; -6.549 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[871]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 7.524      ;
; -6.545 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[16]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.020     ; 7.565      ;
; -6.545 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[32]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.020     ; 7.565      ;
; -6.545 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1110] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.020     ; 7.565      ;
; -6.545 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1126] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.020     ; 7.565      ;
; -6.545 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1142] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.020     ; 7.565      ;
; -6.545 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1158] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.020     ; 7.565      ;
; -6.545 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1050] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.020     ; 7.565      ;
; -6.545 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1066] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.020     ; 7.565      ;
; -6.545 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1227] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.020     ; 7.565      ;
; -6.544 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1704]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.073     ; 7.511      ;
; -6.544 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[680]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.073     ; 7.511      ;
; -6.544 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[681]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.073     ; 7.511      ;
; -6.544 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1705]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.073     ; 7.511      ;
; -6.544 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1706]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.073     ; 7.511      ;
; -6.544 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[682]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.073     ; 7.511      ;
; -6.544 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[683]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.073     ; 7.511      ;
; -6.544 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1707]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.073     ; 7.511      ;
; -6.544 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[684]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.073     ; 7.511      ;
; -6.544 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1708]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.073     ; 7.511      ;
; -6.544 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[685]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.073     ; 7.511      ;
; -6.544 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1709]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.073     ; 7.511      ;
; -6.544 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[686]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.073     ; 7.511      ;
; -6.544 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1710]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.073     ; 7.511      ;
; -6.544 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[687]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.073     ; 7.511      ;
; -6.544 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1711]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.073     ; 7.511      ;
; -6.542 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[352]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 7.523      ;
; -6.542 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1376]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 7.523      ;
; -6.542 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1377]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 7.523      ;
; -6.542 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1378]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 7.523      ;
; -6.542 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[355]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 7.523      ;
; -6.542 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1379]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 7.523      ;
; -6.542 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[356]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 7.523      ;
; -6.542 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1380]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 7.523      ;
; -6.542 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[357]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 7.523      ;
; -6.542 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1381]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 7.523      ;
; -6.542 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1382]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 7.523      ;
; -6.542 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[358]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 7.523      ;
; -6.542 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1383]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 7.523      ;
; -6.542 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[359]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 7.523      ;
; -6.542 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1384]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 7.523      ;
; -6.542 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[360]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 7.523      ;
; -6.532 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1385]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.045     ; 7.527      ;
; -6.532 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[361]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.045     ; 7.527      ;
; -6.532 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1386]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.045     ; 7.527      ;
; -6.532 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[362]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.045     ; 7.527      ;
; -6.532 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1387]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.045     ; 7.527      ;
; -6.532 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[363]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.045     ; 7.527      ;
; -6.532 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[364]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.045     ; 7.527      ;
; -6.532 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1388]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.045     ; 7.527      ;
; -6.532 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1389]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.045     ; 7.527      ;
; -6.532 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[365]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.045     ; 7.527      ;
; -6.532 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[366]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.045     ; 7.527      ;
; -6.532 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1390]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.045     ; 7.527      ;
; -6.532 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[367]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.045     ; 7.527      ;
; -6.532 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1391]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.045     ; 7.527      ;
; -6.531 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[784]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.074     ; 7.497      ;
; -6.531 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1808]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.074     ; 7.497      ;
; -6.531 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1809]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.074     ; 7.497      ;
; -6.531 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[785]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.074     ; 7.497      ;
; -6.531 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[786]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.074     ; 7.497      ;
; -6.531 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1810]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.074     ; 7.497      ;
; -6.531 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1811]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.074     ; 7.497      ;
; -6.531 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[787]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.074     ; 7.497      ;
; -6.531 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[788]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.074     ; 7.497      ;
; -6.531 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1812]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.074     ; 7.497      ;
; -6.531 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1813]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.074     ; 7.497      ;
; -6.531 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[789]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.074     ; 7.497      ;
; -6.531 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1814]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.074     ; 7.497      ;
; -6.531 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[790]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.074     ; 7.497      ;
; -6.531 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1815]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.074     ; 7.497      ;
; -6.531 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[791]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.074     ; 7.497      ;
; -6.530 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[872]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.051     ; 7.519      ;
; -6.530 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1896]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.051     ; 7.519      ;
; -6.530 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1897]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.051     ; 7.519      ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'iCLK_11MHz'                                                                                                                                                     ;
+--------+-----------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.244 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 6.269      ;
; -5.244 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 6.269      ;
; -5.110 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 6.148      ;
; -5.099 ; mTransmitter:mTransmitter|ticker[22]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 6.124      ;
; -5.099 ; mTransmitter:mTransmitter|ticker[22]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 6.124      ;
; -5.096 ; mTransmitter:mTransmitter|ticker[23]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 6.121      ;
; -5.096 ; mTransmitter:mTransmitter|ticker[23]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 6.121      ;
; -5.063 ; mTransmitter:mTransmitter|ticker[24]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 6.088      ;
; -5.063 ; mTransmitter:mTransmitter|ticker[24]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 6.088      ;
; -5.017 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.060      ;
; -5.017 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.060      ;
; -5.017 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.060      ;
; -5.017 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.060      ;
; -5.017 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.060      ;
; -5.017 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.060      ;
; -5.017 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.060      ;
; -5.017 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.060      ;
; -5.017 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.060      ;
; -5.017 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.060      ;
; -5.017 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.060      ;
; -5.017 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.060      ;
; -5.017 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.060      ;
; -5.017 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.060      ;
; -5.017 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.060      ;
; -5.017 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 6.060      ;
; -4.968 ; mTransmitter:mTransmitter|ticker[18]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 5.993      ;
; -4.968 ; mTransmitter:mTransmitter|ticker[18]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 5.993      ;
; -4.965 ; mTransmitter:mTransmitter|ticker[22]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 6.003      ;
; -4.962 ; mTransmitter:mTransmitter|ticker[23]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 6.000      ;
; -4.941 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.984      ;
; -4.941 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.984      ;
; -4.941 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.984      ;
; -4.941 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.984      ;
; -4.941 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.984      ;
; -4.941 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.984      ;
; -4.941 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.984      ;
; -4.941 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.984      ;
; -4.941 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.984      ;
; -4.941 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.984      ;
; -4.941 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.984      ;
; -4.941 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.984      ;
; -4.941 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.984      ;
; -4.941 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.984      ;
; -4.941 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.984      ;
; -4.941 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.984      ;
; -4.929 ; mTransmitter:mTransmitter|ticker[24]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 5.967      ;
; -4.921 ; mTransmitter:mTransmitter|ticker[10]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 5.959      ;
; -4.921 ; mTransmitter:mTransmitter|ticker[10]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 5.959      ;
; -4.915 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|y_counter[0]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.003     ; 5.952      ;
; -4.907 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 5.963      ;
; -4.907 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 5.963      ;
; -4.907 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 5.963      ;
; -4.907 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 5.963      ;
; -4.907 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 5.963      ;
; -4.907 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 5.963      ;
; -4.907 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 5.963      ;
; -4.907 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 5.963      ;
; -4.907 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 5.963      ;
; -4.907 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 5.963      ;
; -4.907 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 5.963      ;
; -4.907 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 5.963      ;
; -4.907 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 5.963      ;
; -4.907 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 5.963      ;
; -4.907 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 5.963      ;
; -4.907 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 5.963      ;
; -4.905 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 5.932      ;
; -4.905 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 5.932      ;
; -4.905 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[18]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 5.932      ;
; -4.905 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[19]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 5.932      ;
; -4.905 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[20]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 5.932      ;
; -4.905 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[21]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 5.932      ;
; -4.905 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[22]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 5.932      ;
; -4.905 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[23]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 5.932      ;
; -4.905 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[24]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 5.932      ;
; -4.905 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[25]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 5.932      ;
; -4.905 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[26]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 5.932      ;
; -4.905 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[27]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 5.932      ;
; -4.905 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[28]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 5.932      ;
; -4.905 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[29]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 5.932      ;
; -4.905 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[30]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 5.932      ;
; -4.905 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[31]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 5.932      ;
; -4.885 ; mTransmitter:mTransmitter|ticker[27]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 5.910      ;
; -4.885 ; mTransmitter:mTransmitter|ticker[27]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 5.910      ;
; -4.869 ; mTransmitter:mTransmitter|ticker[31]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 5.894      ;
; -4.869 ; mTransmitter:mTransmitter|ticker[31]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 5.894      ;
; -4.869 ; mTransmitter:mTransmitter|mTXD:txd|ticker[13] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.912      ;
; -4.869 ; mTransmitter:mTransmitter|mTXD:txd|ticker[13] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.912      ;
; -4.869 ; mTransmitter:mTransmitter|mTXD:txd|ticker[13] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.912      ;
; -4.869 ; mTransmitter:mTransmitter|mTXD:txd|ticker[13] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.912      ;
; -4.869 ; mTransmitter:mTransmitter|mTXD:txd|ticker[13] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.912      ;
; -4.869 ; mTransmitter:mTransmitter|mTXD:txd|ticker[13] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.912      ;
; -4.869 ; mTransmitter:mTransmitter|mTXD:txd|ticker[13] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.912      ;
; -4.869 ; mTransmitter:mTransmitter|mTXD:txd|ticker[13] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.912      ;
; -4.869 ; mTransmitter:mTransmitter|mTXD:txd|ticker[13] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.912      ;
; -4.869 ; mTransmitter:mTransmitter|mTXD:txd|ticker[13] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.912      ;
; -4.869 ; mTransmitter:mTransmitter|mTXD:txd|ticker[13] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.912      ;
; -4.869 ; mTransmitter:mTransmitter|mTXD:txd|ticker[13] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.912      ;
; -4.869 ; mTransmitter:mTransmitter|mTXD:txd|ticker[13] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.912      ;
; -4.869 ; mTransmitter:mTransmitter|mTXD:txd|ticker[13] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.912      ;
; -4.869 ; mTransmitter:mTransmitter|mTXD:txd|ticker[13] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 5.912      ;
+--------+-----------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'mTransmitter:mTransmitter|current_state.finish'                                                                                                                                                               ;
+--------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                               ; Launch Clock                          ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; -4.177 ; mTransmitter:mTransmitter|data_buff[4][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.675      ; 4.474      ;
; -3.999 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.675      ; 5.296      ;
; -3.941 ; mTransmitter:mTransmitter|data_buff[4][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.656      ; 4.169      ;
; -3.725 ; mTransmitter:mTransmitter|data_buff[0][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.651      ; 4.013      ;
; -3.699 ; mTransmitter:mTransmitter|data_buff[4][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.651      ; 3.987      ;
; -3.530 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.676      ; 4.843      ;
; -3.498 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.688      ; 4.810      ;
; -3.477 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.668      ; 4.717      ;
; -3.466 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.678      ; 4.771      ;
; -3.457 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.656      ; 4.685      ;
; -3.456 ; mTransmitter:mTransmitter|data_buff[0][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.675      ; 3.753      ;
; -3.445 ; mTransmitter:mTransmitter|data_buff[4][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.653      ; 3.725      ;
; -3.438 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.690      ; 4.755      ;
; -3.425 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.700      ; 4.749      ;
; -3.377 ; mTransmitter:mTransmitter|data_buff[6][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.656      ; 3.605      ;
; -3.339 ; mTransmitter:mTransmitter|data_buff[2][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.653      ; 3.619      ;
; -3.319 ; mTransmitter:mTransmitter|data_buff[6][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.651      ; 3.607      ;
; -3.303 ; mTransmitter:mTransmitter|data_buff[5][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.675      ; 3.602      ;
; -3.289 ; mTransmitter:mTransmitter|data_buff[0][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.656      ; 3.517      ;
; -3.277 ; mTransmitter:mTransmitter|data_buff[5][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.653      ; 3.557      ;
; -3.272 ; mTransmitter:mTransmitter|data_buff[6][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.675      ; 3.569      ;
; -3.237 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.664      ; 4.538      ;
; -3.233 ; mTransmitter:mTransmitter|data_buff[2][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.675      ; 3.532      ;
; -3.222 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.687      ; 4.531      ;
; -3.200 ; mTransmitter:mTransmitter|data_buff[5][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.656      ; 3.428      ;
; -3.199 ; mTransmitter:mTransmitter|data_buff[2][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.675      ; 3.496      ;
; -3.175 ; mTransmitter:mTransmitter|data_buff[6][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.653      ; 3.455      ;
; -3.171 ; mTransmitter:mTransmitter|data_buff[6][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.675      ; 3.470      ;
; -3.162 ; mTransmitter:mTransmitter|data_buff[1][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.675      ; 3.459      ;
; -3.155 ; mTransmitter:mTransmitter|data_buff[0][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.653      ; 3.435      ;
; -3.154 ; mTransmitter:mTransmitter|data_buff[1][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.656      ; 3.382      ;
; -3.153 ; mTransmitter:mTransmitter|data_buff[5][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.651      ; 3.441      ;
; -3.146 ; mTransmitter:mTransmitter|data_buff[5][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.675      ; 3.443      ;
; -3.145 ; mTransmitter:mTransmitter|data_buff[3][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.675      ; 3.444      ;
; -3.097 ; mTransmitter:mTransmitter|data_buff[3][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.677      ; 3.399      ;
; -3.088 ; mTransmitter:mTransmitter|data_buff[2][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.651      ; 3.376      ;
; -3.060 ; mTransmitter:mTransmitter|data_buff[1][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.653      ; 3.340      ;
; -3.050 ; mTransmitter:mTransmitter|data_buff[4][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.675      ; 3.349      ;
; -3.049 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.675      ; 4.349      ;
; -3.042 ; mTransmitter:mTransmitter|data_buff[2][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.656      ; 3.270      ;
; -3.038 ; mTransmitter:mTransmitter|data_buff[5][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.665      ; 3.330      ;
; -3.000 ; mTransmitter:mTransmitter|data_buff[3][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.653      ; 3.280      ;
; -2.979 ; mTransmitter:mTransmitter|data_buff[1][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.651      ; 3.267      ;
; -2.973 ; mTransmitter:mTransmitter|data_buff[0][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.675      ; 3.272      ;
; -2.881 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.661      ; 4.169      ;
; -2.869 ; mTransmitter:mTransmitter|data_buff[0][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.677      ; 3.171      ;
; -2.829 ; mTransmitter:mTransmitter|data_buff[5][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.677      ; 3.131      ;
; -2.783 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.700      ; 4.105      ;
; -2.751 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.687      ; 4.063      ;
; -2.742 ; mTransmitter:mTransmitter|data_buff[0][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.673      ; 3.037      ;
; -2.726 ; mTransmitter:mTransmitter|data_buff[2][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.677      ; 3.028      ;
; -2.673 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.673      ; 3.973      ;
; -2.632 ; mTransmitter:mTransmitter|data_buff[7][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.656      ; 2.860      ;
; -2.587 ; mTransmitter:mTransmitter|data_buff[7][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.675      ; 2.884      ;
; -2.575 ; mTransmitter:mTransmitter|data_buff[7][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.651      ; 2.863      ;
; -2.572 ; mTransmitter:mTransmitter|data_buff[5][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.673      ; 2.867      ;
; -2.566 ; mTransmitter:mTransmitter|data_buff[2][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.665      ; 2.858      ;
; -2.566 ; mTransmitter:mTransmitter|data_buff[2][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.673      ; 2.861      ;
; -2.547 ; mTransmitter:mTransmitter|data_buff[4][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.665      ; 2.839      ;
; -2.485 ; mTransmitter:mTransmitter|data_buff[7][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.675      ; 2.784      ;
; -2.467 ; mTransmitter:mTransmitter|data_buff[3][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.656      ; 2.695      ;
; -2.460 ; mTransmitter:mTransmitter|data_buff[6][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.665      ; 2.752      ;
; -2.436 ; mTransmitter:mTransmitter|data_buff[7][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.653      ; 2.716      ;
; -2.423 ; mTransmitter:mTransmitter|data_buff[3][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.673      ; 2.718      ;
; -2.417 ; mTransmitter:mTransmitter|data_buff[3][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.675      ; 2.714      ;
; -2.405 ; mTransmitter:mTransmitter|data_buff[1][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.675      ; 2.704      ;
; -2.404 ; mTransmitter:mTransmitter|data_buff[3][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.651      ; 2.692      ;
; -2.400 ; mTransmitter:mTransmitter|data_buff[0][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.665      ; 2.692      ;
; -2.399 ; mTransmitter:mTransmitter|data_buff[4][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.673      ; 2.694      ;
; -2.365 ; mTransmitter:mTransmitter|data_buff[4][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.677      ; 2.667      ;
; -2.320 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.676      ; 3.633      ;
; -2.316 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.690      ; 3.633      ;
; -2.294 ; mTransmitter:mTransmitter|data_buff[6][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.673      ; 2.589      ;
; -2.278 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.676      ; 3.591      ;
; -2.238 ; mTransmitter:mTransmitter|data_buff[1][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.665      ; 2.530      ;
; -2.225 ; mTransmitter:mTransmitter|data_buff[6][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.677      ; 2.527      ;
; -2.153 ; mTransmitter:mTransmitter|data_buff[1][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.677      ; 2.455      ;
; -2.126 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.688      ; 3.436      ;
; -1.982 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.700      ; 3.306      ;
; -1.981 ; mTransmitter:mTransmitter|data_buff[3][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.665      ; 2.273      ;
; -1.957 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.687      ; 3.266      ;
; -1.950 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.690      ; 3.267      ;
; -1.910 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.700      ; 3.234      ;
; -1.904 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.687      ; 3.213      ;
; -1.731 ; mTransmitter:mTransmitter|data_buff[1][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.673      ; 2.026      ;
; -1.725 ; mTransmitter:mTransmitter|data_buff[7][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.665      ; 2.017      ;
; -1.650 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.668      ; 2.890      ;
; -1.556 ; mTransmitter:mTransmitter|data_buff[7][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.673      ; 1.851      ;
; -1.544 ; mTransmitter:mTransmitter|data_buff[7][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.677      ; 1.846      ;
; -1.437 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.700      ; 2.761      ;
; -1.428 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.690      ; 2.745      ;
; -1.386 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.668      ; 2.626      ;
; -1.380 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.673      ; 2.680      ;
; -1.366 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.687      ; 2.675      ;
; -1.363 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.676      ; 2.676      ;
; -1.360 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.700      ; 2.682      ;
; -1.347 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.673      ; 2.647      ;
; -1.334 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.687      ; 2.646      ;
; -1.333 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.687      ; 2.645      ;
; -1.330 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.700      ; 2.652      ;
+--------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                                         ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.541 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                                  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.041      ; 4.622      ;
; -3.406 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.041      ; 4.487      ;
; -3.394 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 4.418      ;
; -3.394 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 4.418      ;
; -3.394 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 4.418      ;
; -3.394 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 4.418      ;
; -3.394 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 4.418      ;
; -3.394 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 4.418      ;
; -3.326 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 4.350      ;
; -3.326 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 4.350      ;
; -3.326 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 4.350      ;
; -3.326 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 4.350      ;
; -3.326 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 4.350      ;
; -3.326 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 4.350      ;
; -3.318 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                                  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.358      ;
; -3.260 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 4.299      ;
; -3.250 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.015     ; 4.275      ;
; -3.250 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.015     ; 4.275      ;
; -3.250 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.015     ; 4.275      ;
; -3.250 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.015     ; 4.275      ;
; -3.250 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.015     ; 4.275      ;
; -3.250 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.015     ; 4.275      ;
; -3.247 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.004     ; 4.283      ;
; -3.235 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.041      ; 4.316      ;
; -3.218 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.041      ; 4.299      ;
; -3.210 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                                  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.042      ; 4.292      ;
; -3.204 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                                  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.042      ; 4.286      ;
; -3.196 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.041      ; 4.277      ;
; -3.193 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.004     ; 4.229      ;
; -3.171 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.004     ; 4.207      ;
; -3.142 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.013     ; 4.169      ;
; -3.142 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.013     ; 4.169      ;
; -3.142 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.013     ; 4.169      ;
; -3.142 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.013     ; 4.169      ;
; -3.142 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.013     ; 4.169      ;
; -3.142 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.013     ; 4.169      ;
; -3.137 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                                  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 4.176      ;
; -3.131 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.171      ;
; -3.109 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.149      ;
; -3.109 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.149      ;
; -3.109 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.149      ;
; -3.109 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.149      ;
; -3.109 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.149      ;
; -3.109 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.149      ;
; -3.109 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.149      ;
; -3.089 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 4.128      ;
; -3.076 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.004     ; 4.112      ;
; -3.073 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 4.112      ;
; -3.070 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.041      ; 4.151      ;
; -3.063 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.103      ;
; -3.025 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                                  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.004     ; 4.061      ;
; -3.022 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 4.046      ;
; -3.022 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 4.046      ;
; -3.022 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 4.046      ;
; -3.022 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 4.046      ;
; -3.022 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 4.046      ;
; -3.022 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 4.046      ;
; -3.019 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 4.054      ;
; -3.019 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 4.054      ;
; -3.019 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 4.054      ;
; -3.019 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 4.054      ;
; -3.019 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 4.054      ;
; -3.019 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 4.054      ;
; -2.991 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 4.032      ;
; -2.987 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 4.028      ;
; -2.964 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 4.003      ;
; -2.964 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 4.003      ;
; -2.964 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 4.003      ;
; -2.964 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 4.003      ;
; -2.964 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 4.003      ;
; -2.964 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 4.003      ;
; -2.964 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 4.003      ;
; -2.961 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.004     ; 3.997      ;
; -2.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                                  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.998      ;
; -2.951 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 3.986      ;
; -2.951 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 3.986      ;
; -2.951 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 3.986      ;
; -2.951 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 3.986      ;
; -2.951 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 3.986      ;
; -2.951 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 3.986      ;
; -2.950 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 3.991      ;
; -2.941 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.041     ; 3.940      ;
; -2.924 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 3.963      ;
; -2.911 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.004     ; 3.947      ;
; -2.911 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 3.946      ;
; -2.902 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 3.941      ;
; -2.902 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 3.945      ;
; -2.900 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 3.941      ;
; -2.896 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 3.935      ;
; -2.896 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 3.935      ;
; -2.896 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 3.935      ;
; -2.896 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 3.935      ;
; -2.896 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 3.935      ;
; -2.896 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 3.935      ;
; -2.896 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 3.935      ;
; -2.886 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.013     ; 3.413      ;
; -2.886 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.013     ; 3.413      ;
; -2.886 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.013     ; 3.413      ;
; -2.886 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.013     ; 3.413      ;
; -2.886 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.013     ; 3.413      ;
+--------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.030 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.012     ; 4.058      ;
; -2.970 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 4.025      ;
; -2.970 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 4.025      ;
; -2.968 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 4.001      ;
; -2.968 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 4.001      ;
; -2.968 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 4.001      ;
; -2.968 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 4.001      ;
; -2.968 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 4.001      ;
; -2.968 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 4.001      ;
; -2.968 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 4.001      ;
; -2.968 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 4.001      ;
; -2.968 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 4.001      ;
; -2.968 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 4.001      ;
; -2.968 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 4.001      ;
; -2.968 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 4.001      ;
; -2.802 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.012     ; 3.830      ;
; -2.758 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.012     ; 3.786      ;
; -2.742 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 3.797      ;
; -2.742 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 3.797      ;
; -2.740 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.773      ;
; -2.740 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.773      ;
; -2.740 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.773      ;
; -2.740 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.773      ;
; -2.740 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.773      ;
; -2.740 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.773      ;
; -2.740 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.773      ;
; -2.740 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.773      ;
; -2.740 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.773      ;
; -2.740 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.773      ;
; -2.740 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.773      ;
; -2.740 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.773      ;
; -2.698 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 3.753      ;
; -2.698 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 3.753      ;
; -2.696 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.729      ;
; -2.696 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.729      ;
; -2.696 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.729      ;
; -2.696 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.729      ;
; -2.696 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.729      ;
; -2.696 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.729      ;
; -2.696 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.729      ;
; -2.696 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.729      ;
; -2.696 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.729      ;
; -2.696 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.729      ;
; -2.696 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.729      ;
; -2.696 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.729      ;
; -2.668 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.012     ; 3.696      ;
; -2.631 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.002     ; 3.669      ;
; -2.621 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.012     ; 3.649      ;
; -2.608 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 3.663      ;
; -2.608 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 3.663      ;
; -2.606 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.639      ;
; -2.606 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.639      ;
; -2.606 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.639      ;
; -2.606 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.639      ;
; -2.606 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.639      ;
; -2.606 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.639      ;
; -2.606 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.639      ;
; -2.606 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.639      ;
; -2.606 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.639      ;
; -2.606 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.639      ;
; -2.606 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.639      ;
; -2.606 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.639      ;
; -2.586 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.002     ; 3.624      ;
; -2.586 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.002     ; 3.624      ;
; -2.586 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.002     ; 3.624      ;
; -2.586 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.002     ; 3.624      ;
; -2.586 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.002     ; 3.624      ;
; -2.586 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.002     ; 3.624      ;
; -2.586 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.002     ; 3.624      ;
; -2.586 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.002     ; 3.624      ;
; -2.586 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.002     ; 3.624      ;
; -2.586 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.002     ; 3.624      ;
; -2.586 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.002     ; 3.624      ;
; -2.586 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.002     ; 3.624      ;
; -2.586 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.002     ; 3.624      ;
; -2.586 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.002     ; 3.624      ;
; -2.586 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.002     ; 3.624      ;
; -2.568 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 3.611      ;
; -2.568 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 3.611      ;
; -2.568 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 3.611      ;
; -2.568 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 3.611      ;
; -2.568 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 3.611      ;
; -2.568 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 3.611      ;
; -2.568 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 3.611      ;
; -2.568 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 3.611      ;
; -2.568 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 3.611      ;
; -2.568 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 3.611      ;
; -2.568 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 3.611      ;
; -2.568 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 3.611      ;
; -2.568 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 3.611      ;
; -2.568 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 3.611      ;
; -2.568 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 3.611      ;
; -2.568 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.003      ; 3.611      ;
; -2.561 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 3.616      ;
; -2.561 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.015      ; 3.616      ;
; -2.559 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.592      ;
; -2.559 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.592      ;
; -2.559 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.592      ;
; -2.559 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.592      ;
; -2.559 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.007     ; 3.592      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                                                                                         ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                        ; Launch Clock                                   ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.206 ; mTransmitter:mTransmitter|data_out[0] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.176      ; 0.583      ;
; -1.890 ; mTransmitter:mTransmitter|data_out[2] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.188      ; 0.588      ;
; -1.849 ; mTransmitter:mTransmitter|data_out[1] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.176      ; 0.584      ;
; -1.779 ; mTransmitter:mTransmitter|data_out[3] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; -0.042     ; 0.579      ;
; -1.766 ; mTransmitter:mTransmitter|data_out[5] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.188      ; 0.585      ;
; -1.535 ; mTransmitter:mTransmitter|data_out[6] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.193      ; 0.586      ;
; -1.487 ; mTransmitter:mTransmitter|data_out[4] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; -0.036     ; 0.579      ;
; -1.459 ; mTransmitter:mTransmitter|data_out[7] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; -0.028     ; 0.569      ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AN831:AN831|out_page_sample_available'                                                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.893 ; AN831:AN831|out_page[0]                   ; mTransmitter:mTransmitter|data_buff[0][0] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.072      ; 3.005      ;
; -0.881 ; AN831:AN831|out_page[1]                   ; mTransmitter:mTransmitter|data_buff[0][1] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.070      ; 2.991      ;
; -0.743 ; AN831:AN831|out_page[4]                   ; mTransmitter:mTransmitter|data_buff[0][4] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.082      ; 2.865      ;
; -0.476 ; mTransmitter:mTransmitter|data_buff[4][5] ; mTransmitter:mTransmitter|data_buff[5][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.516      ;
; -0.468 ; mTransmitter:mTransmitter|data_buff[4][1] ; mTransmitter:mTransmitter|data_buff[5][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.508      ;
; -0.459 ; mTransmitter:mTransmitter|data_buff[0][1] ; mTransmitter:mTransmitter|data_buff[1][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.499      ;
; -0.458 ; mTransmitter:mTransmitter|data_buff[1][7] ; mTransmitter:mTransmitter|data_buff[2][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.498      ;
; -0.455 ; mTransmitter:mTransmitter|data_buff[5][5] ; mTransmitter:mTransmitter|data_buff[6][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.495      ;
; -0.412 ; AN831:AN831|out_page[3]                   ; mTransmitter:mTransmitter|data_buff[0][3] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.053      ; 2.505      ;
; -0.406 ; mTransmitter:mTransmitter|data_buff[3][2] ; mTransmitter:mTransmitter|data_buff[4][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.446      ;
; -0.391 ; mTransmitter:mTransmitter|data_buff[2][6] ; mTransmitter:mTransmitter|data_buff[3][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.431      ;
; -0.360 ; AN831:AN831|out_page[5]                   ; mTransmitter:mTransmitter|data_buff[0][5] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.043      ; 2.443      ;
; -0.351 ; AN831:AN831|out_page[7]                   ; mTransmitter:mTransmitter|data_buff[0][7] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.056      ; 2.447      ;
; -0.343 ; AN831:AN831|out_page[6]                   ; mTransmitter:mTransmitter|data_buff[0][6] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.043      ; 2.426      ;
; -0.336 ; mTransmitter:mTransmitter|data_buff[5][7] ; mTransmitter:mTransmitter|data_buff[6][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.376      ;
; -0.317 ; mTransmitter:mTransmitter|data_buff[5][6] ; mTransmitter:mTransmitter|data_buff[6][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.357      ;
; -0.301 ; mTransmitter:mTransmitter|data_buff[1][0] ; mTransmitter:mTransmitter|data_buff[2][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.341      ;
; -0.190 ; mTransmitter:mTransmitter|data_buff[6][6] ; mTransmitter:mTransmitter|data_buff[7][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.230      ;
; -0.190 ; mTransmitter:mTransmitter|data_buff[0][7] ; mTransmitter:mTransmitter|data_buff[1][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.230      ;
; -0.190 ; mTransmitter:mTransmitter|data_buff[0][0] ; mTransmitter:mTransmitter|data_buff[1][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.230      ;
; -0.189 ; mTransmitter:mTransmitter|data_buff[6][7] ; mTransmitter:mTransmitter|data_buff[7][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.229      ;
; -0.189 ; mTransmitter:mTransmitter|data_buff[1][5] ; mTransmitter:mTransmitter|data_buff[2][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.229      ;
; -0.189 ; mTransmitter:mTransmitter|data_buff[3][0] ; mTransmitter:mTransmitter|data_buff[4][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.229      ;
; -0.188 ; mTransmitter:mTransmitter|data_buff[4][7] ; mTransmitter:mTransmitter|data_buff[5][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.228      ;
; -0.186 ; mTransmitter:mTransmitter|data_buff[3][1] ; mTransmitter:mTransmitter|data_buff[4][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.226      ;
; -0.185 ; mTransmitter:mTransmitter|data_buff[2][4] ; mTransmitter:mTransmitter|data_buff[3][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.225      ;
; -0.185 ; mTransmitter:mTransmitter|data_buff[4][6] ; mTransmitter:mTransmitter|data_buff[5][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.225      ;
; -0.184 ; mTransmitter:mTransmitter|data_buff[6][4] ; mTransmitter:mTransmitter|data_buff[7][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.224      ;
; -0.183 ; mTransmitter:mTransmitter|data_buff[1][6] ; mTransmitter:mTransmitter|data_buff[2][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.223      ;
; -0.183 ; mTransmitter:mTransmitter|data_buff[6][0] ; mTransmitter:mTransmitter|data_buff[7][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.223      ;
; -0.182 ; mTransmitter:mTransmitter|data_buff[6][5] ; mTransmitter:mTransmitter|data_buff[7][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.222      ;
; -0.182 ; mTransmitter:mTransmitter|data_buff[6][1] ; mTransmitter:mTransmitter|data_buff[7][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.222      ;
; -0.181 ; mTransmitter:mTransmitter|data_buff[5][0] ; mTransmitter:mTransmitter|data_buff[6][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.221      ;
; -0.180 ; mTransmitter:mTransmitter|data_buff[2][7] ; mTransmitter:mTransmitter|data_buff[3][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.220      ;
; -0.180 ; mTransmitter:mTransmitter|data_buff[6][3] ; mTransmitter:mTransmitter|data_buff[7][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.220      ;
; -0.179 ; mTransmitter:mTransmitter|data_buff[2][5] ; mTransmitter:mTransmitter|data_buff[3][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.219      ;
; -0.179 ; mTransmitter:mTransmitter|data_buff[2][3] ; mTransmitter:mTransmitter|data_buff[3][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.219      ;
; -0.177 ; mTransmitter:mTransmitter|data_buff[6][2] ; mTransmitter:mTransmitter|data_buff[7][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.217      ;
; -0.176 ; mTransmitter:mTransmitter|data_buff[3][4] ; mTransmitter:mTransmitter|data_buff[4][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.216      ;
; -0.176 ; mTransmitter:mTransmitter|data_buff[4][4] ; mTransmitter:mTransmitter|data_buff[5][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.216      ;
; -0.176 ; mTransmitter:mTransmitter|data_buff[0][2] ; mTransmitter:mTransmitter|data_buff[1][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.216      ;
; -0.175 ; mTransmitter:mTransmitter|data_buff[1][2] ; mTransmitter:mTransmitter|data_buff[2][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.215      ;
; -0.173 ; mTransmitter:mTransmitter|data_buff[3][3] ; mTransmitter:mTransmitter|data_buff[4][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.213      ;
; -0.173 ; mTransmitter:mTransmitter|data_buff[2][2] ; mTransmitter:mTransmitter|data_buff[3][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.213      ;
; -0.030 ; mTransmitter:mTransmitter|data_buff[5][4] ; mTransmitter:mTransmitter|data_buff[6][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.070      ;
; -0.030 ; mTransmitter:mTransmitter|data_buff[0][3] ; mTransmitter:mTransmitter|data_buff[1][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.070      ;
; -0.029 ; mTransmitter:mTransmitter|data_buff[1][4] ; mTransmitter:mTransmitter|data_buff[2][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.069      ;
; -0.029 ; mTransmitter:mTransmitter|data_buff[5][3] ; mTransmitter:mTransmitter|data_buff[6][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.069      ;
; -0.028 ; mTransmitter:mTransmitter|data_buff[2][0] ; mTransmitter:mTransmitter|data_buff[3][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.068      ;
; -0.026 ; mTransmitter:mTransmitter|data_buff[4][0] ; mTransmitter:mTransmitter|data_buff[5][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.066      ;
; -0.024 ; mTransmitter:mTransmitter|data_buff[4][2] ; mTransmitter:mTransmitter|data_buff[5][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.064      ;
; -0.022 ; mTransmitter:mTransmitter|data_buff[0][5] ; mTransmitter:mTransmitter|data_buff[1][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.062      ;
; -0.020 ; mTransmitter:mTransmitter|data_buff[0][4] ; mTransmitter:mTransmitter|data_buff[1][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.060      ;
; -0.019 ; mTransmitter:mTransmitter|data_buff[2][1] ; mTransmitter:mTransmitter|data_buff[3][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.059      ;
; -0.019 ; mTransmitter:mTransmitter|data_buff[5][2] ; mTransmitter:mTransmitter|data_buff[6][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.059      ;
; -0.017 ; mTransmitter:mTransmitter|data_buff[3][6] ; mTransmitter:mTransmitter|data_buff[4][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.057      ;
; -0.017 ; mTransmitter:mTransmitter|data_buff[5][1] ; mTransmitter:mTransmitter|data_buff[6][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.057      ;
; -0.015 ; mTransmitter:mTransmitter|data_buff[1][3] ; mTransmitter:mTransmitter|data_buff[2][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.055      ;
; -0.012 ; AN831:AN831|out_page[2]                   ; mTransmitter:mTransmitter|data_buff[0][2] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.041      ; 2.093      ;
; -0.012 ; mTransmitter:mTransmitter|data_buff[3][7] ; mTransmitter:mTransmitter|data_buff[4][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.052      ;
; -0.012 ; mTransmitter:mTransmitter|data_buff[4][3] ; mTransmitter:mTransmitter|data_buff[5][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.052      ;
; -0.011 ; mTransmitter:mTransmitter|data_buff[0][6] ; mTransmitter:mTransmitter|data_buff[1][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.051      ;
; -0.010 ; mTransmitter:mTransmitter|data_buff[3][5] ; mTransmitter:mTransmitter|data_buff[4][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.050      ;
; -0.007 ; mTransmitter:mTransmitter|data_buff[1][1] ; mTransmitter:mTransmitter|data_buff[2][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.047      ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                 ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.330  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 0.500        ; 0.291      ; 0.805      ;
; 0.830  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 1.000        ; 0.291      ; 0.805      ;
; 12.179 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.861      ;
; 12.179 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.861      ;
; 12.179 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.861      ;
; 12.179 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.861      ;
; 12.179 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.861      ;
; 12.179 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.861      ;
; 12.179 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.861      ;
; 12.179 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.861      ;
; 12.179 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.861      ;
; 12.179 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.861      ;
; 12.179 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.861      ;
; 12.179 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.861      ;
; 12.179 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.861      ;
; 12.179 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.861      ;
; 12.365 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.675      ;
; 12.365 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.675      ;
; 12.365 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.675      ;
; 12.365 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.675      ;
; 12.365 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.675      ;
; 12.365 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.675      ;
; 12.365 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.675      ;
; 12.365 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.675      ;
; 12.365 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.675      ;
; 12.365 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.675      ;
; 12.365 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.675      ;
; 12.365 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.675      ;
; 12.365 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.675      ;
; 12.365 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.675      ;
; 12.488 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.552      ;
; 12.488 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.552      ;
; 12.488 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.552      ;
; 12.488 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.552      ;
; 12.488 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.552      ;
; 12.488 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.552      ;
; 12.488 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.552      ;
; 12.488 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.552      ;
; 12.488 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.552      ;
; 12.488 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.552      ;
; 12.488 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.552      ;
; 12.488 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.552      ;
; 12.488 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.552      ;
; 12.488 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.552      ;
; 12.496 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 7.542      ;
; 12.496 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 7.542      ;
; 12.501 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[16]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.525      ;
; 12.501 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.525      ;
; 12.501 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.525      ;
; 12.501 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.525      ;
; 12.501 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[20]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.525      ;
; 12.501 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.525      ;
; 12.501 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[22]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.525      ;
; 12.501 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[23]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.525      ;
; 12.501 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[24]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.525      ;
; 12.501 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.525      ;
; 12.501 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.525      ;
; 12.501 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[27]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.525      ;
; 12.501 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.525      ;
; 12.501 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[29]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.525      ;
; 12.501 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.525      ;
; 12.501 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.525      ;
; 12.543 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.497      ;
; 12.543 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.497      ;
; 12.543 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.497      ;
; 12.543 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.497      ;
; 12.543 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.497      ;
; 12.543 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.497      ;
; 12.543 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.497      ;
; 12.543 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.497      ;
; 12.543 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.497      ;
; 12.543 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.497      ;
; 12.543 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.497      ;
; 12.543 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.497      ;
; 12.543 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.497      ;
; 12.543 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.497      ;
; 12.682 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 7.356      ;
; 12.682 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 7.356      ;
; 12.687 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[16]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.339      ;
; 12.687 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.339      ;
; 12.687 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.339      ;
; 12.687 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.339      ;
; 12.687 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[20]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.339      ;
; 12.687 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.339      ;
; 12.687 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[22]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.339      ;
; 12.687 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[23]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.339      ;
; 12.687 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[24]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.339      ;
; 12.687 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.339      ;
; 12.687 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.339      ;
; 12.687 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[27]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.339      ;
; 12.687 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.339      ;
; 12.687 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[29]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.339      ;
; 12.687 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.339      ;
; 12.687 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.339      ;
; 12.805 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 7.233      ;
; 12.805 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 7.233      ;
; 12.810 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[16]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.216      ;
; 12.810 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.216      ;
; 12.810 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.216      ;
; 12.810 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 7.216      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'iCLK_100'                                                                                                                                                           ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -3.126 ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; iCLK_100    ; 0.000        ; 3.321      ; 0.805      ;
; -2.626 ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; iCLK_100    ; -0.500       ; 3.321      ; 0.805      ;
; 1.504  ; AN831:AN831|state.available           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.810      ;
; 1.641  ; AN831:AN831|state.available           ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.002      ; 1.949      ;
; 1.641  ; AN831:AN831|state.available           ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.002      ; 1.949      ;
; 1.644  ; AN831:AN831|state.available           ; AN831:AN831|count_value[9]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.002      ; 1.952      ;
; 1.719  ; AN831:AN831|state.available           ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 2.039      ;
; 1.725  ; AN831:AN831|state.available           ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 2.045      ;
; 1.727  ; AN831:AN831|state.available           ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 2.047      ;
; 1.729  ; AN831:AN831|state.available           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 2.049      ;
; 1.733  ; AN831:AN831|state.available           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 2.053      ;
; 1.734  ; AN831:AN831|state.available           ; AN831:AN831|count_value[3]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 2.054      ;
; 1.735  ; AN831:AN831|state.available           ; AN831:AN831|count_value[2]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 2.055      ;
; 1.795  ; AN831:AN831|state.available           ; AN831:AN831|count_value[8]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.002      ; 2.103      ;
; 1.827  ; AN831:AN831|count_value[31]           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.005      ; 2.138      ;
; 1.913  ; AN831:AN831|state.available           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 2.233      ;
; 1.918  ; AN831:AN831|state.available           ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 2.238      ;
; 1.921  ; AN831:AN831|state.available           ; AN831:AN831|count_value[24]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 2.241      ;
; 2.042  ; AN831:AN831|state.available           ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.018      ; 2.366      ;
; 2.049  ; AN831:AN831|state.available           ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.018      ; 2.373      ;
; 2.050  ; AN831:AN831|state.available           ; AN831:AN831|count_value[6]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.018      ; 2.374      ;
; 2.051  ; AN831:AN831|state.available           ; AN831:AN831|count_value[0]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.018      ; 2.375      ;
; 2.051  ; AN831:AN831|state.available           ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.018      ; 2.375      ;
; 2.216  ; AN831:AN831|count_value[19]           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.001      ; 2.523      ;
; 2.229  ; AN831:AN831|state.available           ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.018      ; 2.553      ;
; 2.230  ; AN831:AN831|state.available           ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.018      ; 2.554      ;
; 2.237  ; AN831:AN831|state.available           ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.018      ; 2.561      ;
; 2.237  ; AN831:AN831|state.available           ; AN831:AN831|count_value[15]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.018      ; 2.561      ;
; 2.274  ; AN831:AN831|state.available           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.019      ; 2.599      ;
; 2.305  ; AN831:AN831|count_value[17]           ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.611      ;
; 2.329  ; AN831:AN831|count_value[25]           ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.635      ;
; 2.344  ; AN831:AN831|count_value[22]           ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.650      ;
; 2.357  ; AN831:AN831|count_value[28]           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.663      ;
; 2.368  ; AN831:AN831|count_value[26]           ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.674      ;
; 2.400  ; AN831:AN831|count_value[22]           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.001      ; 2.707      ;
; 2.415  ; AN831:AN831|count_value[31]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.014     ; 2.707      ;
; 2.456  ; AN831:AN831|state.available           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 2.776      ;
; 2.478  ; AN831:AN831|count_value[23]           ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.784      ;
; 2.492  ; AN831:AN831|count_value[29]           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.798      ;
; 2.502  ; AN831:AN831|count_value[16]           ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.808      ;
; 2.559  ; AN831:AN831|count_value[18]           ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.865      ;
; 2.562  ; AN831:AN831|count_value[19]           ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.868      ;
; 2.575  ; AN831:AN831|count_value[18]           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.001      ; 2.882      ;
; 2.583  ; AN831:AN831|count_value[24]           ; AN831:AN831|count_value[24]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.889      ;
; 2.592  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.898      ;
; 2.663  ; AN831:AN831|count_value[15]           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.001      ; 2.970      ;
; 2.680  ; AN831:AN831|state.available           ; AN831:AN831|count_value[4]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 3.000      ;
; 2.680  ; AN831:AN831|state.available           ; AN831:AN831|count_value[5]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 3.000      ;
; 2.683  ; AN831:AN831|count_value[27]           ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.989      ;
; 2.738  ; AN831:AN831|count_value[30]           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.044      ;
; 2.767  ; AN831:AN831|count_value[14]           ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.012      ; 3.085      ;
; 2.819  ; AN831:AN831|count_value[16]           ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.125      ;
; 2.838  ; AN831:AN831|count_value[27]           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.144      ;
; 2.838  ; AN831:AN831|count_value[29]           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.144      ;
; 2.841  ; AN831:AN831|count_value[16]           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.001      ; 3.148      ;
; 2.842  ; AN831:AN831|count_value[14]           ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.012      ; 3.160      ;
; 2.843  ; AN831:AN831|count_value[25]           ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.149      ;
; 2.862  ; AN831:AN831|count_value[13]           ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.012      ; 3.180      ;
; 2.885  ; AN831:AN831|count_value[24]           ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.191      ;
; 2.918  ; AN831:AN831|count_value[22]           ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.004     ; 3.220      ;
; 2.927  ; AN831:AN831|count_value[28]           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.233      ;
; 2.929  ; AN831:AN831|state.available           ; AN831:AN831|count_value[7]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.006      ; 3.241      ;
; 2.930  ; AN831:AN831|count_value[26]           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.236      ;
; 2.933  ; AN831:AN831|state.available           ; AN831:AN831|count_value[13]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.006      ; 3.245      ;
; 2.937  ; AN831:AN831|count_value[13]           ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.012      ; 3.255      ;
; 2.956  ; AN831:AN831|count_value[11]           ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.012      ; 3.274      ;
; 2.972  ; AN831:AN831|count_value[24]           ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.278      ;
; 2.977  ; AN831:AN831|count_value[10]           ; AN831:AN831|count_value[10]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.283      ;
; 2.983  ; AN831:AN831|count_value[17]           ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.289      ;
; 2.988  ; AN831:AN831|count_value[17]           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.001      ; 3.295      ;
; 2.989  ; AN831:AN831|count_value[10]           ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.012      ; 3.307      ;
; 3.008  ; AN831:AN831|count_value[28]           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.314      ;
; 3.013  ; AN831:AN831|count_value[25]           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.319      ;
; 3.016  ; AN831:AN831|count_value[27]           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.322      ;
; 3.018  ; AN831:AN831|count_value[14]           ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.012      ; 3.336      ;
; 3.036  ; AN831:AN831|count_value[20]           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.017      ; 3.359      ;
; 3.039  ; AN831:AN831|count_value[19]           ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.345      ;
; 3.042  ; AN831:AN831|count_value[18]           ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.348      ;
; 3.066  ; AN831:AN831|count_value[30]           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.372      ;
; 3.070  ; AN831:AN831|count_value[16]           ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.376      ;
; 3.075  ; AN831:AN831|count_value[23]           ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.381      ;
; 3.076  ; AN831:AN831|count_value[17]           ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.382      ;
; 3.078  ; AN831:AN831|count_value[21]           ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.384      ;
; 3.083  ; AN831:AN831|count_value[20]           ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.389      ;
; 3.083  ; AN831:AN831|count_value[11]           ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.012      ; 3.401      ;
; 3.094  ; AN831:AN831|state.available           ; AN831:AN831|count_value[1]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.006      ; 3.406      ;
; 3.094  ; AN831:AN831|state.available           ; AN831:AN831|count_value[10]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.006      ; 3.406      ;
; 3.094  ; AN831:AN831|state.available           ; AN831:AN831|count_value[11]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.006      ; 3.406      ;
; 3.094  ; AN831:AN831|state.available           ; AN831:AN831|count_value[14]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.006      ; 3.406      ;
; 3.097  ; AN831:AN831|count_value[27]           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.403      ;
; 3.107  ; AN831:AN831|count_value[1]            ; AN831:AN831|count_value[1]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.413      ;
; 3.108  ; AN831:AN831|count_value[26]           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.414      ;
; 3.111  ; AN831:AN831|count_value[22]           ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.004     ; 3.413      ;
; 3.111  ; AN831:AN831|count_value[14]           ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.012      ; 3.429      ;
; 3.113  ; AN831:AN831|count_value[13]           ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.012      ; 3.431      ;
; 3.116  ; AN831:AN831|count_value[10]           ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.012      ; 3.434      ;
; 3.125  ; AN831:AN831|count_value[18]           ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.431      ;
; 3.142  ; AN831:AN831|count_value[24]           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.448      ;
; 3.149  ; AN831:AN831|state.available           ; AN831:AN831|out_page[6]               ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.044     ; 3.411      ;
; 3.149  ; AN831:AN831|state.available           ; AN831:AN831|out_page[7]               ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.044     ; 3.411      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                          ; Launch Clock                                                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.052 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AUD_BCLK    ; 0.000        ; 3.247      ; 0.805      ;
; -2.552 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AUD_BCLK    ; -0.500       ; 3.247      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.746  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.746  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.746  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.746  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.746  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.746  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.747  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.749  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.055      ;
; 0.750  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.056      ;
; 0.753  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.059      ;
; 0.754  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.060      ;
; 0.755  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.061      ;
; 0.756  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.062      ;
; 0.756  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.062      ;
; 0.757  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.063      ;
; 0.758  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.064      ;
; 0.763  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.069      ;
; 0.902  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.208      ;
; 0.903  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.209      ;
; 0.905  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.211      ;
; 0.905  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.211      ;
; 0.905  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.211      ;
; 0.906  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.212      ;
; 0.906  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.212      ;
; 0.907  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.213      ;
; 0.910  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.216      ;
; 0.910  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.216      ;
; 0.911  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.217      ;
; 0.975  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.005     ; 1.276      ;
; 1.051  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.005     ; 1.352      ;
; 1.055  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.005     ; 1.356      ;
; 1.056  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.005     ; 1.357      ;
; 1.056  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.005     ; 1.357      ;
; 1.131  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.005     ; 1.432      ;
; 1.142  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.448      ;
; 1.149  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.455      ;
; 1.179  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.485      ;
; 1.210  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.005     ; 1.511      ;
; 1.212  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.005     ; 1.513      ;
; 1.213  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.005     ; 1.514      ;
; 1.218  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.005     ; 1.519      ;
; 1.219  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.005     ; 1.520      ;
; 1.220  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.005     ; 1.521      ;
; 1.241  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.547      ;
; 1.241  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.547      ;
; 1.249  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.555      ;
; 1.249  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.555      ;
; 1.249  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.555      ;
; 1.249  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.555      ;
; 1.249  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.555      ;
; 1.249  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.555      ;
; 1.249  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.555      ;
; 1.249  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.555      ;
; 1.264  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.570      ;
; 1.403  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.017      ; 1.726      ;
; 1.406  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.015     ; 1.697      ;
; 1.415  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.017      ; 1.738      ;
; 1.431  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.737      ;
; 1.467  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.773      ;
; 1.566  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.005     ; 1.867      ;
; 1.655  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.961      ;
; 1.657  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.963      ;
; 1.717  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.023      ;
; 1.717  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.023      ;
; 1.741  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.047      ;
; 1.743  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.049      ;
; 1.772  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.078      ;
; 1.803  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.109      ;
; 1.829  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.135      ;
; 1.834  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.140      ;
; 1.858  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.164      ;
; 1.889  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.195      ;
; 1.907  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.213      ;
; 1.940  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.049     ; 2.197      ;
; 1.940  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.246      ;
; 1.944  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.250      ;
; 1.944  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.250      ;
; 1.945  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.251      ;
; 1.991  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.049     ; 2.248      ;
; 1.993  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.299      ;
; 2.019  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.325      ;
; 2.030  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.336      ;
; 2.030  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.336      ;
; 2.031  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.337      ;
; 2.066  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.372      ;
; 2.079  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.385      ;
; 2.103  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.049     ; 2.360      ;
; 2.105  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.411      ;
; 2.116  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.422      ;
; 2.137  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.443      ;
; 2.165  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.471      ;
; 2.168  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.474      ;
; 2.185  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.491      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'iCLK_11MHz'                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                   ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -2.839 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.302      ; 1.073      ;
; -2.429 ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; iCLK_11MHz  ; 0.000        ; 3.302      ; 1.483      ;
; -2.339 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.302      ; 1.073      ;
; -1.933 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.start             ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.289      ; 1.966      ;
; -1.929 ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; iCLK_11MHz  ; -0.500       ; 3.302      ; 1.483      ;
; -1.671 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|current_state.idle              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.290      ; 2.229      ;
; -1.620 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.idle              ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.290      ; 2.280      ;
; -1.608 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.300      ; 2.302      ;
; -1.433 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.start             ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.289      ; 1.966      ;
; -1.171 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|current_state.idle              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.290      ; 2.229      ;
; -1.120 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.idle              ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.290      ; 2.280      ;
; -1.108 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.300      ; 2.302      ;
; -0.987 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.302      ; 2.925      ;
; -0.987 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.302      ; 2.925      ;
; -0.698 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.303      ; 3.215      ;
; -0.698 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.303      ; 3.215      ;
; -0.698 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.303      ; 3.215      ;
; -0.698 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.303      ; 3.215      ;
; -0.698 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.303      ; 3.215      ;
; -0.698 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.303      ; 3.215      ;
; -0.698 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.303      ; 3.215      ;
; -0.698 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.303      ; 3.215      ;
; -0.698 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.303      ; 3.215      ;
; -0.698 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.303      ; 3.215      ;
; -0.698 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.303      ; 3.215      ;
; -0.698 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.303      ; 3.215      ;
; -0.698 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.303      ; 3.215      ;
; -0.698 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.303      ; 3.215      ;
; -0.698 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.303      ; 3.215      ;
; -0.698 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.303      ; 3.215      ;
; -0.538 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.360      ;
; -0.538 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[1]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.360      ;
; -0.538 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[2]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.360      ;
; -0.538 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.360      ;
; -0.538 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[4]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.360      ;
; -0.538 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.360      ;
; -0.538 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.360      ;
; -0.538 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[7]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.360      ;
; -0.538 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[8]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.360      ;
; -0.538 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[9]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.360      ;
; -0.538 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.360      ;
; -0.538 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.360      ;
; -0.538 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.360      ;
; -0.538 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.360      ;
; -0.538 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.360      ;
; -0.538 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.360      ;
; -0.487 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.302      ; 2.925      ;
; -0.487 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.302      ; 2.925      ;
; -0.433 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.275      ; 3.452      ;
; -0.433 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.275      ; 3.452      ;
; -0.433 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[18]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.275      ; 3.452      ;
; -0.433 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[19]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.275      ; 3.452      ;
; -0.433 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[20]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.275      ; 3.452      ;
; -0.433 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[21]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.275      ; 3.452      ;
; -0.433 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[22]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.275      ; 3.452      ;
; -0.433 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[23]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.275      ; 3.452      ;
; -0.433 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[24]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.275      ; 3.452      ;
; -0.433 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[25]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.275      ; 3.452      ;
; -0.433 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[26]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.275      ; 3.452      ;
; -0.433 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[27]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.275      ; 3.452      ;
; -0.433 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[28]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.275      ; 3.452      ;
; -0.433 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[29]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.275      ; 3.452      ;
; -0.433 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[30]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.275      ; 3.452      ;
; -0.433 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[31]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.275      ; 3.452      ;
; -0.321 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.291      ; 3.580      ;
; -0.321 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.291      ; 3.580      ;
; -0.321 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.291      ; 3.580      ;
; -0.321 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.291      ; 3.580      ;
; -0.321 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.291      ; 3.580      ;
; -0.321 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.291      ; 3.580      ;
; -0.321 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.291      ; 3.580      ;
; -0.321 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.291      ; 3.580      ;
; -0.321 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.291      ; 3.580      ;
; -0.321 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.291      ; 3.580      ;
; -0.321 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.291      ; 3.580      ;
; -0.321 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.291      ; 3.580      ;
; -0.321 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.291      ; 3.580      ;
; -0.321 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.291      ; 3.580      ;
; -0.321 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.291      ; 3.580      ;
; -0.321 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.291      ; 3.580      ;
; -0.198 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.303      ; 3.215      ;
; -0.198 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.303      ; 3.215      ;
; -0.198 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.303      ; 3.215      ;
; -0.198 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.303      ; 3.215      ;
; -0.198 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.303      ; 3.215      ;
; -0.198 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.303      ; 3.215      ;
; -0.198 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.303      ; 3.215      ;
; -0.198 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.303      ; 3.215      ;
; -0.198 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.303      ; 3.215      ;
; -0.198 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.303      ; 3.215      ;
; -0.198 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.303      ; 3.215      ;
; -0.198 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.303      ; 3.215      ;
; -0.198 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.303      ; 3.215      ;
; -0.198 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.303      ; 3.215      ;
; -0.198 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.303      ; 3.215      ;
; -0.198 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.303      ; 3.215      ;
; -0.163 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|send_valid                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.290      ; 3.737      ;
; -0.139 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|x_counter[0]                    ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.290      ; 3.761      ;
; -0.139 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|x_counter[2]                    ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.290      ; 3.761      ;
; -0.041 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[0]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.291      ; 3.860      ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                             ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.469 ; AN831:AN831|start_delay                                                                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 2.860      ; 1.697      ;
; -0.971 ; AN831:AN831|start_delay                                                                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 2.864      ; 2.199      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.739  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.045      ;
; 0.741  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.047      ;
; 0.742  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.048      ;
; 0.746  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.052      ;
; 0.750  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.056      ;
; 0.751  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.057      ;
; 0.753  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.059      ;
; 0.757  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.063      ;
; 0.778  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.084      ;
; 0.908  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.214      ;
; 0.911  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.217      ;
; 0.911  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.217      ;
; 0.924  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.230      ;
; 0.926  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.232      ;
; 0.931  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.237      ;
; 1.022  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 1.326      ;
; 1.072  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 1.379      ;
; 1.072  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 1.376      ;
; 1.128  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 1.436      ;
; 1.132  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 1.440      ;
; 1.156  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 1.461      ;
; 1.159  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.465      ;
; 1.184  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.490      ;
; 1.188  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.494      ;
; 1.207  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.513      ;
; 1.212  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.518      ;
; 1.213  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.519      ;
; 1.217  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.523      ;
; 1.218  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.524      ;
; 1.220  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.526      ;
; 1.239  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.545      ;
; 1.246  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 1.553      ;
; 1.284  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 1.588      ;
; 1.293  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; 0.000      ; 1.099      ;
; 1.294  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; 0.000      ; 1.100      ;
; 1.410  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 1.714      ;
; 1.484  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.790      ;
; 1.507  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.013      ; 1.826      ;
; 1.514  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 1.822      ;
; 1.519  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 1.827      ;
; 1.522  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 1.830      ;
; 1.527  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 1.835      ;
; 1.531  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.013     ; 1.824      ;
; 1.552  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 1.859      ;
; 1.552  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 1.860      ;
; 1.559  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.865      ;
; 1.567  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; -0.002     ; 1.371      ;
; 1.579  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 1.884      ;
; 1.581  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 1.888      ;
; 1.584  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 1.888      ;
; 1.585  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 1.889      ;
; 1.589  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 1.893      ;
; 1.606  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 1.911      ;
; 1.637  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 1.941      ;
; 1.682  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; 0.000      ; 1.488      ;
; 1.713  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 2.017      ;
; 1.723  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.045     ; 1.984      ;
; 1.766  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.072      ;
; 1.768  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.074      ;
; 1.794  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.100      ;
; 1.802  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.108      ;
; 1.808  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.003     ; 2.111      ;
; 1.831  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.137      ;
; 1.833  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 2.137      ;
; 1.833  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.139      ;
; 1.835  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 2.139      ;
; 1.858  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.004      ; 2.168      ;
; 1.872  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.178      ;
; 1.891  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 2.198      ;
; 1.909  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.003     ; 2.212      ;
; 1.910  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.004     ; 2.212      ;
; 1.912  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.218      ;
; 1.919  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; 0.043      ; 1.768      ;
; 1.922  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 2.229      ;
; 1.923  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; 0.043      ; 1.772      ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                    ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.522 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[6]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.269      ; 1.053      ;
; -0.522 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[9]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.269      ; 1.053      ;
; -0.365 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[10]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.269      ; 1.210      ;
; -0.365 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[15]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.269      ; 1.210      ;
; -0.287 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.266      ; 1.285      ;
; -0.214 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[0]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.265      ; 1.357      ;
; -0.214 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[2]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.264      ; 1.356      ;
; -0.213 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[0]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.265      ; 1.358      ;
; -0.206 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[11]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.266      ; 1.366      ;
; -0.205 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[11]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.266      ; 1.367      ;
; -0.075 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[10]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.277      ; 1.508      ;
; 0.103  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[6]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.277      ; 1.686      ;
; 0.106  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[5]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.300      ; 1.712      ;
; 0.120  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[3]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.300      ; 1.726      ;
; 0.121  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[3]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.300      ; 1.727      ;
; 0.123  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.300      ; 1.729      ;
; 0.123  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[15]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.300      ; 1.729      ;
; 0.125  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[8]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.300      ; 1.731      ;
; 0.127  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[8]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.300      ; 1.733      ;
; 0.132  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[13]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.300      ; 1.738      ;
; 0.135  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[13]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.300      ; 1.741      ;
; 0.141  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[4]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.300      ; 1.747      ;
; 0.141  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[5]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.266      ; 1.713      ;
; 0.141  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[4]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.300      ; 1.747      ;
; 0.161  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[12]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.300      ; 1.767      ;
; 0.162  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[12]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.300      ; 1.768      ;
; 0.199  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[14]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.260      ; 1.765      ;
; 0.199  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[14]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.260      ; 1.765      ;
; 0.201  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[9]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.260      ; 1.767      ;
; 0.223  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[7]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.300      ; 1.829      ;
; 0.459  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[2]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.295      ; 2.060      ;
; 0.499  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.805      ;
; 0.681  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[7]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 1.309      ; 2.296      ;
; 0.732  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1400]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1416] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.038      ;
; 0.733  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[884]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[900]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.039      ;
; 0.733  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[124]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[140]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.039      ;
; 0.734  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1140]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1156] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.040      ;
; 0.734  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1654]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1670] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.040      ;
; 0.734  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1905]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1921] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.040      ;
; 0.734  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1405]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1421] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.040      ;
; 0.735  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[123]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[139]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.041      ;
; 0.735  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1912]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1928] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.041      ;
; 0.736  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1916]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1932] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.042      ;
; 0.736  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[383]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[399]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.042      ;
; 0.737  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1136]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1152] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.043      ;
; 0.737  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[628]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[644]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.043      ;
; 0.739  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1651]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1667] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.045      ;
; 0.739  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1396]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1412] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.045      ;
; 0.739  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1652]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1668] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.045      ;
; 0.739  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[377]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[393]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.045      ;
; 0.740  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1124]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1140] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.046      ;
; 0.740  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[873]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[889]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.046      ;
; 0.740  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1049]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1065] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.046      ;
; 0.740  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[474]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[490]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.046      ;
; 0.740  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[315]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[331]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.046      ;
; 0.740  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[716]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[732]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.046      ;
; 0.740  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1772]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1788] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.046      ;
; 0.740  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[781]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[797]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.046      ;
; 0.740  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[238]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[254]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.046      ;
; 0.740  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1948]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1964] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.046      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1201]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1217] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[146]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[162]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[370]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[386]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[19]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[35]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[883]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[899]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[405]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[421]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[533]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[549]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[885]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[901]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[632]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[648]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[968]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[984]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1064]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1080] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1641]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1657] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[378]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[394]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[939]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[955]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1611]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1627] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[380]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[396]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1909]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1925] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1910]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1926] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[381]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[397]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1757]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1773] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[127]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[143]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[991]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1007] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1947]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1963] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1951]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1967] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[2011]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[2027] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.047      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[992]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1008] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1168]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1184] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1394]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1410] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[531]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[547]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[100]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[116]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[229]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[245]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1333]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1349] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[614]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[630]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[583]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[599]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[871]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[887]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1047]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1063] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1687]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1703] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[376]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[392]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[920]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[936]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1288]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1304] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 1.048      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                 ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.096 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.291      ; 0.805      ;
; 0.404  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; -0.500       ; 0.291      ; 0.805      ;
; 0.499  ; AN831:AN831|cnt[0]                                                                                           ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.753  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.059      ;
; 0.753  ; AN831:AN831|cnt[31]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.059      ;
; 1.159  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.465      ;
; 1.166  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.472      ;
; 1.166  ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[16]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.472      ;
; 1.168  ; AN831:AN831|cnt[2]                                                                                           ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.474      ;
; 1.169  ; AN831:AN831|cnt[4]                                                                                           ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.175  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.481      ;
; 1.175  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.481      ;
; 1.175  ; AN831:AN831|cnt[17]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.481      ;
; 1.176  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|cnt[18]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|cnt[25]                                                                                          ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[7]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[7]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[7]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[20]                                                                                          ; AN831:AN831|cnt[20]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[23]                                                                                          ; AN831:AN831|cnt[23]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[27]                                                                                          ; AN831:AN831|cnt[27]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[29]                                                                                          ; AN831:AN831|cnt[29]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[30]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.213  ; AN831:AN831|cnt[5]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.213  ; AN831:AN831|cnt[6]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|cnt[19]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|cnt[24]                                                                                          ; AN831:AN831|cnt[24]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|cnt[26]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[6]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[6]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|cnt[21]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|cnt[22]                                                                                          ; AN831:AN831|cnt[22]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|cnt[28]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.637  ; AN831:AN831|cnt[1]                                                                                           ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.943      ;
; 1.637  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.943      ;
; 1.645  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.951      ;
; 1.645  ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.951      ;
; 1.648  ; AN831:AN831|cnt[4]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.954      ;
; 1.654  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.960      ;
; 1.654  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.960      ;
; 1.654  ; AN831:AN831|cnt[17]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.960      ;
; 1.655  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|cnt[18]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|cnt[25]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[30]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[29]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[20]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[27]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.688  ; AN831:AN831|cnt[1]                                                                                           ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.994      ;
; 1.693  ; AN831:AN831|cnt[6]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.999      ;
; 1.693  ; AN831:AN831|cnt[5]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.999      ;
; 1.705  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.705  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.705  ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'mTransmitter:mTransmitter|current_state.finish'                                                                                                                                                               ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                               ; Launch Clock                          ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.626 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.668      ; 2.294      ;
; 0.702 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.687      ; 2.389      ;
; 0.845 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.668      ; 2.513      ;
; 0.952 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.700      ; 2.652      ;
; 0.958 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.687      ; 2.645      ;
; 0.958 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.668      ; 2.626      ;
; 0.959 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.687      ; 2.646      ;
; 0.974 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.673      ; 2.647      ;
; 0.982 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.700      ; 2.682      ;
; 0.988 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.687      ; 2.675      ;
; 1.000 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.676      ; 2.676      ;
; 1.004 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.700      ; 2.704      ;
; 1.007 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.673      ; 2.680      ;
; 1.055 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.690      ; 2.745      ;
; 1.061 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.700      ; 2.761      ;
; 1.169 ; mTransmitter:mTransmitter|data_buff[7][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.677      ; 1.846      ;
; 1.178 ; mTransmitter:mTransmitter|data_buff[7][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.673      ; 1.851      ;
; 1.321 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.676      ; 2.997      ;
; 1.345 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.690      ; 3.035      ;
; 1.352 ; mTransmitter:mTransmitter|data_buff[7][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.665      ; 2.017      ;
; 1.353 ; mTransmitter:mTransmitter|data_buff[1][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.673      ; 2.026      ;
; 1.455 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.688      ; 3.143      ;
; 1.526 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.687      ; 3.213      ;
; 1.534 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.700      ; 3.234      ;
; 1.546 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.700      ; 3.246      ;
; 1.577 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.690      ; 3.267      ;
; 1.608 ; mTransmitter:mTransmitter|data_buff[3][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.665      ; 2.273      ;
; 1.619 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.687      ; 3.306      ;
; 1.744 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.673      ; 3.417      ;
; 1.778 ; mTransmitter:mTransmitter|data_buff[1][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.677      ; 2.455      ;
; 1.850 ; mTransmitter:mTransmitter|data_buff[6][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.677      ; 2.527      ;
; 1.865 ; mTransmitter:mTransmitter|data_buff[1][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.665      ; 2.530      ;
; 1.916 ; mTransmitter:mTransmitter|data_buff[6][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.673      ; 2.589      ;
; 1.957 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.676      ; 3.633      ;
; 1.990 ; mTransmitter:mTransmitter|data_buff[4][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.677      ; 2.667      ;
; 2.004 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.661      ; 3.665      ;
; 2.021 ; mTransmitter:mTransmitter|data_buff[4][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.673      ; 2.694      ;
; 2.027 ; mTransmitter:mTransmitter|data_buff[0][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.665      ; 2.692      ;
; 2.029 ; mTransmitter:mTransmitter|data_buff[1][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.675      ; 2.704      ;
; 2.039 ; mTransmitter:mTransmitter|data_buff[3][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.656      ; 2.695      ;
; 2.039 ; mTransmitter:mTransmitter|data_buff[3][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.675      ; 2.714      ;
; 2.041 ; mTransmitter:mTransmitter|data_buff[3][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.651      ; 2.692      ;
; 2.045 ; mTransmitter:mTransmitter|data_buff[3][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.673      ; 2.718      ;
; 2.063 ; mTransmitter:mTransmitter|data_buff[7][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.653      ; 2.716      ;
; 2.087 ; mTransmitter:mTransmitter|data_buff[6][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.665      ; 2.752      ;
; 2.095 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.678      ; 3.773      ;
; 2.109 ; mTransmitter:mTransmitter|data_buff[7][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.675      ; 2.784      ;
; 2.166 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.675      ; 3.841      ;
; 2.174 ; mTransmitter:mTransmitter|data_buff[4][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.665      ; 2.839      ;
; 2.188 ; mTransmitter:mTransmitter|data_buff[2][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.673      ; 2.861      ;
; 2.193 ; mTransmitter:mTransmitter|data_buff[2][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.665      ; 2.858      ;
; 2.194 ; mTransmitter:mTransmitter|data_buff[5][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.673      ; 2.867      ;
; 2.204 ; mTransmitter:mTransmitter|data_buff[7][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.656      ; 2.860      ;
; 2.209 ; mTransmitter:mTransmitter|data_buff[7][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.675      ; 2.884      ;
; 2.212 ; mTransmitter:mTransmitter|data_buff[7][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.651      ; 2.863      ;
; 2.219 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.664      ; 3.883      ;
; 2.227 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.668      ; 3.895      ;
; 2.351 ; mTransmitter:mTransmitter|data_buff[2][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.677      ; 3.028      ;
; 2.364 ; mTransmitter:mTransmitter|data_buff[0][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.673      ; 3.037      ;
; 2.454 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.675      ; 4.129      ;
; 2.454 ; mTransmitter:mTransmitter|data_buff[5][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.677      ; 3.131      ;
; 2.491 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.690      ; 4.181      ;
; 2.494 ; mTransmitter:mTransmitter|data_buff[0][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.677      ; 3.171      ;
; 2.588 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.676      ; 4.264      ;
; 2.597 ; mTransmitter:mTransmitter|data_buff[0][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.675      ; 3.272      ;
; 2.614 ; mTransmitter:mTransmitter|data_buff[2][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.656      ; 3.270      ;
; 2.616 ; mTransmitter:mTransmitter|data_buff[1][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.651      ; 3.267      ;
; 2.627 ; mTransmitter:mTransmitter|data_buff[3][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.653      ; 3.280      ;
; 2.642 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.687      ; 4.329      ;
; 2.665 ; mTransmitter:mTransmitter|data_buff[5][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.665      ; 3.330      ;
; 2.674 ; mTransmitter:mTransmitter|data_buff[4][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.675      ; 3.349      ;
; 2.676 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.688      ; 4.364      ;
; 2.687 ; mTransmitter:mTransmitter|data_buff[1][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.653      ; 3.340      ;
; 2.722 ; mTransmitter:mTransmitter|data_buff[3][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.677      ; 3.399      ;
; 2.725 ; mTransmitter:mTransmitter|data_buff[2][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.651      ; 3.376      ;
; 2.726 ; mTransmitter:mTransmitter|data_buff[1][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.656      ; 3.382      ;
; 2.768 ; mTransmitter:mTransmitter|data_buff[5][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.675      ; 3.443      ;
; 2.769 ; mTransmitter:mTransmitter|data_buff[3][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.675      ; 3.444      ;
; 2.772 ; mTransmitter:mTransmitter|data_buff[5][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.656      ; 3.428      ;
; 2.780 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.656      ; 4.436      ;
; 2.782 ; mTransmitter:mTransmitter|data_buff[0][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.653      ; 3.435      ;
; 2.784 ; mTransmitter:mTransmitter|data_buff[1][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.675      ; 3.459      ;
; 2.790 ; mTransmitter:mTransmitter|data_buff[5][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.651      ; 3.441      ;
; 2.795 ; mTransmitter:mTransmitter|data_buff[6][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.675      ; 3.470      ;
; 2.802 ; mTransmitter:mTransmitter|data_buff[6][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.653      ; 3.455      ;
; 2.821 ; mTransmitter:mTransmitter|data_buff[2][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.675      ; 3.496      ;
; 2.857 ; mTransmitter:mTransmitter|data_buff[2][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.675      ; 3.532      ;
; 2.861 ; mTransmitter:mTransmitter|data_buff[0][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.656      ; 3.517      ;
; 2.870 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.700      ; 4.570      ;
; 2.894 ; mTransmitter:mTransmitter|data_buff[6][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.675      ; 3.569      ;
; 2.904 ; mTransmitter:mTransmitter|data_buff[5][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.653      ; 3.557      ;
; 2.927 ; mTransmitter:mTransmitter|data_buff[5][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.675      ; 3.602      ;
; 2.949 ; mTransmitter:mTransmitter|data_buff[6][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.656      ; 3.605      ;
; 2.956 ; mTransmitter:mTransmitter|data_buff[6][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.651      ; 3.607      ;
; 2.966 ; mTransmitter:mTransmitter|data_buff[2][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.653      ; 3.619      ;
; 3.072 ; mTransmitter:mTransmitter|data_buff[4][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.653      ; 3.725      ;
; 3.078 ; mTransmitter:mTransmitter|data_buff[0][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.675      ; 3.753      ;
; 3.336 ; mTransmitter:mTransmitter|data_buff[4][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.651      ; 3.987      ;
; 3.362 ; mTransmitter:mTransmitter|data_buff[0][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.651      ; 4.013      ;
; 3.513 ; mTransmitter:mTransmitter|data_buff[4][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.656      ; 4.169      ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AN831:AN831|out_page_sample_available'                                                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.741 ; mTransmitter:mTransmitter|data_buff[1][1] ; mTransmitter:mTransmitter|data_buff[2][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.047      ;
; 0.744 ; mTransmitter:mTransmitter|data_buff[3][5] ; mTransmitter:mTransmitter|data_buff[4][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.050      ;
; 0.745 ; mTransmitter:mTransmitter|data_buff[0][6] ; mTransmitter:mTransmitter|data_buff[1][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.051      ;
; 0.746 ; AN831:AN831|out_page[2]                   ; mTransmitter:mTransmitter|data_buff[0][2] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.041      ; 2.093      ;
; 0.746 ; mTransmitter:mTransmitter|data_buff[3][7] ; mTransmitter:mTransmitter|data_buff[4][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; mTransmitter:mTransmitter|data_buff[4][3] ; mTransmitter:mTransmitter|data_buff[5][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.052      ;
; 0.749 ; mTransmitter:mTransmitter|data_buff[1][3] ; mTransmitter:mTransmitter|data_buff[2][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.055      ;
; 0.751 ; mTransmitter:mTransmitter|data_buff[3][6] ; mTransmitter:mTransmitter|data_buff[4][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.057      ;
; 0.751 ; mTransmitter:mTransmitter|data_buff[5][1] ; mTransmitter:mTransmitter|data_buff[6][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.057      ;
; 0.753 ; mTransmitter:mTransmitter|data_buff[2][1] ; mTransmitter:mTransmitter|data_buff[3][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; mTransmitter:mTransmitter|data_buff[5][2] ; mTransmitter:mTransmitter|data_buff[6][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.059      ;
; 0.754 ; mTransmitter:mTransmitter|data_buff[0][4] ; mTransmitter:mTransmitter|data_buff[1][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.060      ;
; 0.756 ; mTransmitter:mTransmitter|data_buff[0][5] ; mTransmitter:mTransmitter|data_buff[1][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.062      ;
; 0.758 ; mTransmitter:mTransmitter|data_buff[4][2] ; mTransmitter:mTransmitter|data_buff[5][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.064      ;
; 0.760 ; mTransmitter:mTransmitter|data_buff[4][0] ; mTransmitter:mTransmitter|data_buff[5][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.066      ;
; 0.762 ; mTransmitter:mTransmitter|data_buff[2][0] ; mTransmitter:mTransmitter|data_buff[3][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.068      ;
; 0.763 ; mTransmitter:mTransmitter|data_buff[1][4] ; mTransmitter:mTransmitter|data_buff[2][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.069      ;
; 0.763 ; mTransmitter:mTransmitter|data_buff[5][3] ; mTransmitter:mTransmitter|data_buff[6][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.069      ;
; 0.764 ; mTransmitter:mTransmitter|data_buff[5][4] ; mTransmitter:mTransmitter|data_buff[6][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.070      ;
; 0.764 ; mTransmitter:mTransmitter|data_buff[0][3] ; mTransmitter:mTransmitter|data_buff[1][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.070      ;
; 0.907 ; mTransmitter:mTransmitter|data_buff[3][3] ; mTransmitter:mTransmitter|data_buff[4][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.213      ;
; 0.907 ; mTransmitter:mTransmitter|data_buff[2][2] ; mTransmitter:mTransmitter|data_buff[3][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.213      ;
; 0.909 ; mTransmitter:mTransmitter|data_buff[1][2] ; mTransmitter:mTransmitter|data_buff[2][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.215      ;
; 0.910 ; mTransmitter:mTransmitter|data_buff[3][4] ; mTransmitter:mTransmitter|data_buff[4][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.216      ;
; 0.910 ; mTransmitter:mTransmitter|data_buff[4][4] ; mTransmitter:mTransmitter|data_buff[5][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.216      ;
; 0.910 ; mTransmitter:mTransmitter|data_buff[0][2] ; mTransmitter:mTransmitter|data_buff[1][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.216      ;
; 0.911 ; mTransmitter:mTransmitter|data_buff[6][2] ; mTransmitter:mTransmitter|data_buff[7][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.217      ;
; 0.913 ; mTransmitter:mTransmitter|data_buff[2][5] ; mTransmitter:mTransmitter|data_buff[3][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.219      ;
; 0.913 ; mTransmitter:mTransmitter|data_buff[2][3] ; mTransmitter:mTransmitter|data_buff[3][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.219      ;
; 0.914 ; mTransmitter:mTransmitter|data_buff[2][7] ; mTransmitter:mTransmitter|data_buff[3][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.220      ;
; 0.914 ; mTransmitter:mTransmitter|data_buff[6][3] ; mTransmitter:mTransmitter|data_buff[7][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.220      ;
; 0.915 ; mTransmitter:mTransmitter|data_buff[5][0] ; mTransmitter:mTransmitter|data_buff[6][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.221      ;
; 0.916 ; mTransmitter:mTransmitter|data_buff[6][5] ; mTransmitter:mTransmitter|data_buff[7][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.222      ;
; 0.916 ; mTransmitter:mTransmitter|data_buff[6][1] ; mTransmitter:mTransmitter|data_buff[7][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.222      ;
; 0.917 ; mTransmitter:mTransmitter|data_buff[1][6] ; mTransmitter:mTransmitter|data_buff[2][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.223      ;
; 0.917 ; mTransmitter:mTransmitter|data_buff[6][0] ; mTransmitter:mTransmitter|data_buff[7][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.223      ;
; 0.918 ; mTransmitter:mTransmitter|data_buff[6][4] ; mTransmitter:mTransmitter|data_buff[7][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.224      ;
; 0.919 ; mTransmitter:mTransmitter|data_buff[2][4] ; mTransmitter:mTransmitter|data_buff[3][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.225      ;
; 0.919 ; mTransmitter:mTransmitter|data_buff[4][6] ; mTransmitter:mTransmitter|data_buff[5][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.225      ;
; 0.920 ; mTransmitter:mTransmitter|data_buff[3][1] ; mTransmitter:mTransmitter|data_buff[4][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.226      ;
; 0.922 ; mTransmitter:mTransmitter|data_buff[4][7] ; mTransmitter:mTransmitter|data_buff[5][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.228      ;
; 0.923 ; mTransmitter:mTransmitter|data_buff[6][7] ; mTransmitter:mTransmitter|data_buff[7][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.229      ;
; 0.923 ; mTransmitter:mTransmitter|data_buff[1][5] ; mTransmitter:mTransmitter|data_buff[2][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.229      ;
; 0.923 ; mTransmitter:mTransmitter|data_buff[3][0] ; mTransmitter:mTransmitter|data_buff[4][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.229      ;
; 0.924 ; mTransmitter:mTransmitter|data_buff[6][6] ; mTransmitter:mTransmitter|data_buff[7][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.230      ;
; 0.924 ; mTransmitter:mTransmitter|data_buff[0][7] ; mTransmitter:mTransmitter|data_buff[1][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.230      ;
; 0.924 ; mTransmitter:mTransmitter|data_buff[0][0] ; mTransmitter:mTransmitter|data_buff[1][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.230      ;
; 1.035 ; mTransmitter:mTransmitter|data_buff[1][0] ; mTransmitter:mTransmitter|data_buff[2][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.341      ;
; 1.051 ; mTransmitter:mTransmitter|data_buff[5][6] ; mTransmitter:mTransmitter|data_buff[6][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.357      ;
; 1.070 ; mTransmitter:mTransmitter|data_buff[5][7] ; mTransmitter:mTransmitter|data_buff[6][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.376      ;
; 1.077 ; AN831:AN831|out_page[6]                   ; mTransmitter:mTransmitter|data_buff[0][6] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.043      ; 2.426      ;
; 1.085 ; AN831:AN831|out_page[7]                   ; mTransmitter:mTransmitter|data_buff[0][7] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.056      ; 2.447      ;
; 1.094 ; AN831:AN831|out_page[5]                   ; mTransmitter:mTransmitter|data_buff[0][5] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.043      ; 2.443      ;
; 1.125 ; mTransmitter:mTransmitter|data_buff[2][6] ; mTransmitter:mTransmitter|data_buff[3][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.431      ;
; 1.140 ; mTransmitter:mTransmitter|data_buff[3][2] ; mTransmitter:mTransmitter|data_buff[4][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.446      ;
; 1.146 ; AN831:AN831|out_page[3]                   ; mTransmitter:mTransmitter|data_buff[0][3] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.053      ; 2.505      ;
; 1.189 ; mTransmitter:mTransmitter|data_buff[5][5] ; mTransmitter:mTransmitter|data_buff[6][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.495      ;
; 1.192 ; mTransmitter:mTransmitter|data_buff[1][7] ; mTransmitter:mTransmitter|data_buff[2][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.498      ;
; 1.193 ; mTransmitter:mTransmitter|data_buff[0][1] ; mTransmitter:mTransmitter|data_buff[1][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.499      ;
; 1.202 ; mTransmitter:mTransmitter|data_buff[4][1] ; mTransmitter:mTransmitter|data_buff[5][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.508      ;
; 1.210 ; mTransmitter:mTransmitter|data_buff[4][5] ; mTransmitter:mTransmitter|data_buff[5][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.516      ;
; 1.477 ; AN831:AN831|out_page[4]                   ; mTransmitter:mTransmitter|data_buff[0][4] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.082      ; 2.865      ;
; 1.615 ; AN831:AN831|out_page[1]                   ; mTransmitter:mTransmitter|data_buff[0][1] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.070      ; 2.991      ;
; 1.627 ; AN831:AN831|out_page[0]                   ; mTransmitter:mTransmitter|data_buff[0][0] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.072      ; 3.005      ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                                                                                         ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                        ; Launch Clock                                   ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.893 ; mTransmitter:mTransmitter|data_out[6] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.193      ; 0.586      ;
; 0.897 ; mTransmitter:mTransmitter|data_out[5] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.188      ; 0.585      ;
; 0.900 ; mTransmitter:mTransmitter|data_out[2] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.188      ; 0.588      ;
; 0.907 ; mTransmitter:mTransmitter|data_out[0] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.176      ; 0.583      ;
; 0.908 ; mTransmitter:mTransmitter|data_out[1] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.176      ; 0.584      ;
; 1.097 ; mTransmitter:mTransmitter|data_out[7] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; -0.028     ; 0.569      ;
; 1.115 ; mTransmitter:mTransmitter|data_out[4] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; -0.036     ; 0.579      ;
; 1.121 ; mTransmitter:mTransmitter|data_out[3] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; -0.042     ; 0.579      ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_11MHz'                                                                                                    ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; iCLK_11MHz ; Rise       ; iCLK_11MHz                                                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.finish            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.finish            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.idle              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.idle              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.send              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.send              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.start             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.start             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[18]             ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AUD_BCLK'                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; AUD_BCLK ; Rise       ; AUD_BCLK                                                                                                                         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]                 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                 ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[16] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[16] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[17] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[17] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[18] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[18] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[19] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[19] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[21] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[21] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[22] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[22] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[23] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[23] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[24] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[24] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[26] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[26] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[29] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[29] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[30] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[30] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[9]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[0]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[0]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1000]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1000]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1001]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1001]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1002]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1002]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1003]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1003]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1004]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1004]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1005]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1005]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1006]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1006]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1007]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1007]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1008]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1008]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1009]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1009]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[100]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[100]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1010]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1010]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1011]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1011]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1012]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1012]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1013]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1013]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1014]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1014]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1015]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1015]     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AN831:AN831|out_page_sample_available'                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][1] ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                        ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'mTransmitter:mTransmitter|current_state.finish'                                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[0]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[0]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[1]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[1]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[2]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[2]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[3]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[3]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[4]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[4]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[5]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[5]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[6]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[6]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[7]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[7]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[0]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[0]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[1]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[1]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[3]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[3]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[4]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[4]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[5]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[5]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[6]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[6]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[7]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[7]|datac                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[0]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[0]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[1]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[1]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[2]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[2]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[3]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[3]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[4]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[4]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[5]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[5]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[6]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[6]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[7]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[7]|datac                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_100'                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------+
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[0]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[0]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[10]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[10]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[11]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[11]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[12]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[12]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[13]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[13]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[14]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[14]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[15]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[15]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[16]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[16]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[17]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[17]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[18]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[18]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[19]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[19]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[1]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[1]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[20]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[20]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[21]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[21]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[22]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[22]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[23]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[23]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[24]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[24]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[25]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[25]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[26]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[26]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[27]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[27]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[28]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[28]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[29]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[29]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[2]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[2]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[30]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[30]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[31]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[31]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[3]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[3]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[4]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[4]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[5]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[5]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[6]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[6]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[7]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[7]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[8]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[8]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[9]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[9]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[0]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[0]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[1]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[1]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[2]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[2]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[3]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[3]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[4]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[4]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[5]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[5]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[6]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[6]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[7]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[7]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page_sample_available  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page_sample_available  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|state.available            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|state.available            ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|clk[0]   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|clk[0]   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[0]|clk               ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[0]|clk               ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[10]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[10]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[11]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[11]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[12]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[12]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[13]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[13]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[14]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[14]|clk              ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[0]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[0]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[10]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[10]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[11]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[11]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[12]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[12]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[13]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[13]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[14]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[14]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[15]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[15]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[16]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[16]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[17]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[17]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[18]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[18]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[19]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[19]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[1]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[1]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[20]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[20]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[21]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[21]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[22]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[22]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[23]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[23]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[24]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[24]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[25]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[25]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[26]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[26]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[27]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[27]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[28]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[28]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[29]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[29]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[2]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[2]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[30]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[30]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[31]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[31]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[3]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[3]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[4]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[4]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[5]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[5]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[6]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[6]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[7]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[7]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[8]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[8]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[9]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[9]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; 0.981 ; 0.981 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; 0.541 ; 0.541 ; Rise       ; AUD_BCLK        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; -0.286 ; -0.286 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; -0.275 ; -0.275 ; Rise       ; AUD_BCLK        ;
+-------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 9.719  ; 9.719  ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.529  ; 8.529  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;        ; 8.078  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 13.860 ; 13.860 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 15.792 ; 15.792 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                          ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.078  ; 9.719  ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.529  ; 8.529  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;        ; 8.078  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 9.840  ; 9.840  ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 14.315 ; 14.315 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                                                                                 ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.441 ;      ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                                                                         ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.441 ;      ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                                                                         ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.441     ;           ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                                                                                 ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.441     ;           ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; iCLK_100                                                                                                              ; -19.423 ; -154.575      ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; -1.638  ; -5163.183     ;
; iCLK_11MHz                                                                                                            ; -1.023  ; -95.257       ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; -0.689  ; -23.531       ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; -0.673  ; -3.870        ;
; AUD_BCLK                                                                                                              ; -0.385  ; -14.198       ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; -0.286  ; -1.261        ;
; AN831:AN831|out_page_sample_available                                                                                 ; 0.245   ; 0.000         ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 0.427   ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; iCLK_100                                                                                                              ; -1.703 ; -1.703        ;
; iCLK_11MHz                                                                                                            ; -1.649 ; -89.078       ;
; AUD_BCLK                                                                                                              ; -1.635 ; -1.635        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; -1.024 ; -1.908        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; -0.055 ; -0.109        ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; -0.047 ; -0.047        ;
; AN831:AN831|out_page_sample_available                                                                                 ; 0.239  ; 0.000         ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; 0.405  ; 0.000         ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; 0.621  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; iCLK_11MHz                                                                                                            ; -1.380 ; -112.380      ;
; AUD_BCLK                                                                                                              ; -1.380 ; -59.380       ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; -0.500 ; -3984.000     ;
; AN831:AN831|out_page_sample_available                                                                                 ; -0.500 ; -64.000       ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; -0.500 ; -63.000       ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; 0.500  ; 0.000         ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; 0.500  ; 0.000         ;
; iCLK_100                                                                                                              ; 4.000  ; 0.000         ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 9.000  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'iCLK_100'                                                                                                                                                                                                                                                                                              ;
+---------+--------------------------------------------------------------------------------------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                              ; To Node                 ; Launch Clock                                                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -19.423 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[48]   ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.386     ; 20.069     ;
; -19.421 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[48]   ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.373     ; 20.080     ;
; -19.412 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1072] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.386     ; 20.058     ;
; -19.410 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1072] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.373     ; 20.069     ;
; -19.407 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[48]   ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.373     ; 20.066     ;
; -19.405 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[48]   ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.373     ; 20.064     ;
; -19.396 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1072] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.373     ; 20.055     ;
; -19.394 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1072] ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.373     ; 20.053     ;
; -19.375 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1328] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.401     ; 20.006     ;
; -19.373 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1328] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.388     ; 20.017     ;
; -19.369 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1840] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.395     ; 20.006     ;
; -19.367 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1840] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 20.017     ;
; -19.363 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[48]   ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.373     ; 20.022     ;
; -19.359 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1328] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.388     ; 20.003     ;
; -19.359 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[816]  ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.395     ; 19.996     ;
; -19.357 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1328] ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.388     ; 20.001     ;
; -19.357 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[816]  ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 20.007     ;
; -19.353 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1840] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 20.003     ;
; -19.352 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1072] ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.373     ; 20.011     ;
; -19.351 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1840] ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 20.001     ;
; -19.348 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1843] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.395     ; 19.985     ;
; -19.347 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[561]  ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.405     ; 19.974     ;
; -19.346 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1843] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.996     ;
; -19.345 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[561]  ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.392     ; 19.985     ;
; -19.343 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[816]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.993     ;
; -19.341 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[816]  ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.991     ;
; -19.338 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[50]   ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.386     ; 19.984     ;
; -19.336 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[50]   ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.373     ; 19.995     ;
; -19.334 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[817]  ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.395     ; 19.971     ;
; -19.332 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[817]  ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.982     ;
; -19.332 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1843] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.982     ;
; -19.331 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[561]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.392     ; 19.971     ;
; -19.330 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1843] ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.980     ;
; -19.329 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[561]  ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.392     ; 19.969     ;
; -19.322 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[50]   ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.373     ; 19.981     ;
; -19.320 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[50]   ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.373     ; 19.979     ;
; -19.319 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1841] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.395     ; 19.956     ;
; -19.318 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[817]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.968     ;
; -19.317 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1584] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.405     ; 19.944     ;
; -19.317 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1841] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.967     ;
; -19.316 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[817]  ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.966     ;
; -19.315 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1584] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.392     ; 19.955     ;
; -19.315 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1328] ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.388     ; 19.959     ;
; -19.315 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[560]  ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.405     ; 19.942     ;
; -19.313 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[560]  ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.392     ; 19.953     ;
; -19.309 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1840] ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.959     ;
; -19.303 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1841] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.953     ;
; -19.301 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1584] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.392     ; 19.941     ;
; -19.301 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1841] ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.951     ;
; -19.299 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1584] ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.392     ; 19.939     ;
; -19.299 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1842] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.395     ; 19.936     ;
; -19.299 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[816]  ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.949     ;
; -19.299 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[560]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.392     ; 19.939     ;
; -19.298 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[820]  ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.395     ; 19.935     ;
; -19.297 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1842] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.947     ;
; -19.297 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[560]  ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.392     ; 19.937     ;
; -19.296 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[820]  ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.946     ;
; -19.289 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1073] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.386     ; 19.935     ;
; -19.289 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[304]  ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.401     ; 19.920     ;
; -19.289 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[818]  ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.395     ; 19.926     ;
; -19.288 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1843] ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.938     ;
; -19.287 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1073] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.373     ; 19.946     ;
; -19.287 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[304]  ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.388     ; 19.931     ;
; -19.287 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[818]  ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.937     ;
; -19.287 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[561]  ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.392     ; 19.927     ;
; -19.283 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1842] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.933     ;
; -19.282 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[49]   ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.386     ; 19.928     ;
; -19.282 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[820]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.932     ;
; -19.281 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1842] ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.931     ;
; -19.280 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[49]   ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.373     ; 19.939     ;
; -19.280 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[820]  ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.930     ;
; -19.278 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[50]   ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.373     ; 19.937     ;
; -19.277 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1845] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.395     ; 19.914     ;
; -19.275 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1329] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.401     ; 19.906     ;
; -19.275 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1845] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.925     ;
; -19.274 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[817]  ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.924     ;
; -19.273 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1329] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.388     ; 19.917     ;
; -19.273 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1073] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.373     ; 19.932     ;
; -19.273 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[304]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.388     ; 19.917     ;
; -19.273 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[818]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.923     ;
; -19.271 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1073] ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.373     ; 19.930     ;
; -19.271 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[304]  ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.388     ; 19.915     ;
; -19.271 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[818]  ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.921     ;
; -19.266 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[49]   ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.373     ; 19.925     ;
; -19.264 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[49]   ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.373     ; 19.923     ;
; -19.261 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1845] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.911     ;
; -19.259 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1329] ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.388     ; 19.903     ;
; -19.259 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1845] ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.909     ;
; -19.259 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1841] ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.909     ;
; -19.257 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1584] ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.392     ; 19.897     ;
; -19.257 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1329] ; AN831:AN831|out_page[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.388     ; 19.901     ;
; -19.255 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[560]  ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.392     ; 19.895     ;
; -19.254 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[819]  ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.395     ; 19.891     ;
; -19.252 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[819]  ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.902     ;
; -19.242 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[48]   ; AN831:AN831|out_page[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.386     ; 19.888     ;
; -19.241 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1074] ; AN831:AN831|out_page[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.386     ; 19.887     ;
; -19.239 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1074] ; AN831:AN831|out_page[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.373     ; 19.898     ;
; -19.239 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1842] ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.889     ;
; -19.238 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[819]  ; AN831:AN831|out_page[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.888     ;
; -19.238 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[820]  ; AN831:AN831|out_page[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100    ; 1.000        ; -0.382     ; 19.888     ;
+---------+--------------------------------------------------------------------------------------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.638 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[352]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 2.611      ;
; -1.638 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1376] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 2.611      ;
; -1.638 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1377] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 2.611      ;
; -1.638 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1378] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 2.611      ;
; -1.638 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[355]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 2.611      ;
; -1.638 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1379] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 2.611      ;
; -1.638 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[356]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 2.611      ;
; -1.638 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1380] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 2.611      ;
; -1.638 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[357]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 2.611      ;
; -1.638 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1381] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 2.611      ;
; -1.638 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1382] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 2.611      ;
; -1.638 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[358]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 2.611      ;
; -1.638 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1383] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 2.611      ;
; -1.638 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[359]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 2.611      ;
; -1.638 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1384] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 2.611      ;
; -1.638 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[360]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.059     ; 2.611      ;
; -1.637 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[864]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 2.604      ;
; -1.637 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1888] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 2.604      ;
; -1.637 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1889] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 2.604      ;
; -1.637 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[865]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 2.604      ;
; -1.637 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[866]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 2.604      ;
; -1.637 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1890] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 2.604      ;
; -1.637 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1891] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 2.604      ;
; -1.637 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[867]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 2.604      ;
; -1.637 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[868]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 2.604      ;
; -1.637 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1892] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 2.604      ;
; -1.637 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1893] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 2.604      ;
; -1.637 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[869]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 2.604      ;
; -1.637 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1894] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 2.604      ;
; -1.637 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[870]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 2.604      ;
; -1.637 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1895] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 2.604      ;
; -1.637 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[871]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.065     ; 2.604      ;
; -1.629 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[354]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.060     ; 2.601      ;
; -1.623 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1385] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.046     ; 2.609      ;
; -1.623 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[361]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.046     ; 2.609      ;
; -1.623 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1386] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.046     ; 2.609      ;
; -1.623 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[362]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.046     ; 2.609      ;
; -1.623 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1387] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.046     ; 2.609      ;
; -1.623 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[363]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.046     ; 2.609      ;
; -1.623 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[364]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.046     ; 2.609      ;
; -1.623 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1388] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.046     ; 2.609      ;
; -1.623 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1389] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.046     ; 2.609      ;
; -1.623 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[365]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.046     ; 2.609      ;
; -1.623 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[366]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.046     ; 2.609      ;
; -1.623 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1390] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.046     ; 2.609      ;
; -1.623 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[367]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.046     ; 2.609      ;
; -1.623 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1391] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.046     ; 2.609      ;
; -1.620 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[872]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.052     ; 2.600      ;
; -1.620 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1896] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.052     ; 2.600      ;
; -1.620 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1897] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.052     ; 2.600      ;
; -1.620 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[873]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.052     ; 2.600      ;
; -1.620 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1898] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.052     ; 2.600      ;
; -1.620 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[874]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.052     ; 2.600      ;
; -1.620 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[875]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.052     ; 2.600      ;
; -1.620 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1899] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.052     ; 2.600      ;
; -1.620 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[876]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.052     ; 2.600      ;
; -1.620 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1900] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.052     ; 2.600      ;
; -1.620 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[877]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.052     ; 2.600      ;
; -1.620 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1901] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.052     ; 2.600      ;
; -1.620 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[878]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.052     ; 2.600      ;
; -1.620 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1902] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.052     ; 2.600      ;
; -1.620 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[879]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.052     ; 2.600      ;
; -1.620 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1903] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.052     ; 2.600      ;
; -1.603 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[736]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.034     ; 2.601      ;
; -1.603 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1760] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.034     ; 2.601      ;
; -1.603 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1761] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.034     ; 2.601      ;
; -1.603 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[737]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.034     ; 2.601      ;
; -1.603 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[738]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.034     ; 2.601      ;
; -1.603 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1762] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.034     ; 2.601      ;
; -1.603 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1763] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.034     ; 2.601      ;
; -1.603 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[739]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.034     ; 2.601      ;
; -1.603 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[740]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.034     ; 2.601      ;
; -1.603 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1764] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.034     ; 2.601      ;
; -1.603 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1765] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.034     ; 2.601      ;
; -1.603 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[741]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.034     ; 2.601      ;
; -1.603 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1766] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.034     ; 2.601      ;
; -1.603 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[742]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.034     ; 2.601      ;
; -1.603 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[743]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.034     ; 2.601      ;
; -1.603 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1767] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.034     ; 2.601      ;
; -1.602 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1193] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.097     ; 2.537      ;
; -1.602 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[169]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.097     ; 2.537      ;
; -1.602 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1194] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.097     ; 2.537      ;
; -1.602 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1195] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.097     ; 2.537      ;
; -1.602 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[171]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.097     ; 2.537      ;
; -1.602 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1196] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.097     ; 2.537      ;
; -1.602 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1197] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.097     ; 2.537      ;
; -1.602 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1198] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.097     ; 2.537      ;
; -1.602 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[175]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.097     ; 2.537      ;
; -1.602 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1199] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.097     ; 2.537      ;
; -1.602 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[480]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.042     ; 2.592      ;
; -1.602 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1504] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.042     ; 2.592      ;
; -1.602 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[481]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.042     ; 2.592      ;
; -1.602 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1505] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.042     ; 2.592      ;
; -1.602 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1506] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.042     ; 2.592      ;
; -1.602 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[483]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.042     ; 2.592      ;
; -1.602 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1507] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.042     ; 2.592      ;
; -1.602 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1508] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.042     ; 2.592      ;
; -1.602 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[484]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.042     ; 2.592      ;
; -1.602 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1509] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.042     ; 2.592      ;
; -1.602 ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1510] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 1.000        ; -0.042     ; 2.592      ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'iCLK_11MHz'                                                                                                                                                     ;
+--------+-----------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.023 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 2.040      ;
; -1.023 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 2.040      ;
; -1.016 ; mTransmitter:mTransmitter|ticker[22]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 2.033      ;
; -1.016 ; mTransmitter:mTransmitter|ticker[22]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 2.033      ;
; -1.005 ; mTransmitter:mTransmitter|ticker[18]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 2.022      ;
; -1.005 ; mTransmitter:mTransmitter|ticker[18]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 2.022      ;
; -1.004 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 2.034      ;
; -1.000 ; mTransmitter:mTransmitter|ticker[24]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 2.017      ;
; -1.000 ; mTransmitter:mTransmitter|ticker[24]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 2.017      ;
; -0.997 ; mTransmitter:mTransmitter|ticker[22]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 2.027      ;
; -0.986 ; mTransmitter:mTransmitter|ticker[18]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 2.016      ;
; -0.985 ; mTransmitter:mTransmitter|ticker[23]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 2.002      ;
; -0.985 ; mTransmitter:mTransmitter|ticker[23]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 2.002      ;
; -0.981 ; mTransmitter:mTransmitter|ticker[24]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 2.011      ;
; -0.973 ; mTransmitter:mTransmitter|ticker[31]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 1.990      ;
; -0.973 ; mTransmitter:mTransmitter|ticker[31]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 1.990      ;
; -0.966 ; mTransmitter:mTransmitter|ticker[23]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 1.996      ;
; -0.955 ; mTransmitter:mTransmitter|ticker[29]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 1.972      ;
; -0.955 ; mTransmitter:mTransmitter|ticker[29]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 1.972      ;
; -0.954 ; mTransmitter:mTransmitter|ticker[31]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 1.984      ;
; -0.951 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.986      ;
; -0.951 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.986      ;
; -0.951 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.986      ;
; -0.951 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.986      ;
; -0.951 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.986      ;
; -0.951 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.986      ;
; -0.951 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.986      ;
; -0.951 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.986      ;
; -0.951 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.986      ;
; -0.951 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.986      ;
; -0.951 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.986      ;
; -0.951 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.986      ;
; -0.951 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.986      ;
; -0.951 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.986      ;
; -0.951 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.986      ;
; -0.951 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.986      ;
; -0.949 ; mTransmitter:mTransmitter|ticker[10]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.003     ; 1.978      ;
; -0.949 ; mTransmitter:mTransmitter|ticker[10]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.003     ; 1.978      ;
; -0.936 ; mTransmitter:mTransmitter|ticker[29]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 1.966      ;
; -0.930 ; mTransmitter:mTransmitter|ticker[10]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 1.972      ;
; -0.930 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.965      ;
; -0.930 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.965      ;
; -0.930 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.965      ;
; -0.930 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.965      ;
; -0.930 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.965      ;
; -0.930 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.965      ;
; -0.930 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.965      ;
; -0.930 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.965      ;
; -0.930 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.965      ;
; -0.930 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.965      ;
; -0.930 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.965      ;
; -0.930 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.965      ;
; -0.930 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.965      ;
; -0.930 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.965      ;
; -0.930 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.965      ;
; -0.930 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.003      ; 1.965      ;
; -0.926 ; mTransmitter:mTransmitter|ticker[27]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 1.943      ;
; -0.926 ; mTransmitter:mTransmitter|ticker[27]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 1.943      ;
; -0.921 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 1.940      ;
; -0.921 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 1.940      ;
; -0.921 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[18]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 1.940      ;
; -0.921 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[19]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 1.940      ;
; -0.921 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[20]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 1.940      ;
; -0.921 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[21]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 1.940      ;
; -0.921 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[22]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 1.940      ;
; -0.921 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[23]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 1.940      ;
; -0.921 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[24]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 1.940      ;
; -0.921 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[25]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 1.940      ;
; -0.921 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[26]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 1.940      ;
; -0.921 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[27]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 1.940      ;
; -0.921 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[28]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 1.940      ;
; -0.921 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[29]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 1.940      ;
; -0.921 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[30]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 1.940      ;
; -0.921 ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[31]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 1.940      ;
; -0.919 ; mTransmitter:mTransmitter|ticker[17]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 1.936      ;
; -0.919 ; mTransmitter:mTransmitter|ticker[17]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 1.936      ;
; -0.913 ; mTransmitter:mTransmitter|ticker[30]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 1.930      ;
; -0.913 ; mTransmitter:mTransmitter|ticker[30]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 1.930      ;
; -0.912 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 1.960      ;
; -0.912 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 1.960      ;
; -0.912 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 1.960      ;
; -0.912 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 1.960      ;
; -0.912 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 1.960      ;
; -0.912 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 1.960      ;
; -0.912 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 1.960      ;
; -0.912 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 1.960      ;
; -0.912 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 1.960      ;
; -0.912 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 1.960      ;
; -0.912 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 1.960      ;
; -0.912 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 1.960      ;
; -0.912 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 1.960      ;
; -0.912 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 1.960      ;
; -0.912 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 1.960      ;
; -0.912 ; mTransmitter:mTransmitter|mTXD:txd|ticker[29] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.016      ; 1.960      ;
; -0.907 ; mTransmitter:mTransmitter|ticker[27]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 1.937      ;
; -0.903 ; mTransmitter:mTransmitter|ticker[16]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 1.920      ;
; -0.903 ; mTransmitter:mTransmitter|ticker[16]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.015     ; 1.920      ;
; -0.900 ; mTransmitter:mTransmitter|ticker[17]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 1.930      ;
; -0.900 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 1.919      ;
; -0.900 ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]  ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]       ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.013     ; 1.919      ;
+--------+-----------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                      ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.689 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.012     ; 1.209      ;
; -0.689 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.012     ; 1.209      ;
; -0.689 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.012     ; 1.209      ;
; -0.689 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.012     ; 1.209      ;
; -0.689 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.012     ; 1.209      ;
; -0.689 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.012     ; 1.209      ;
; -0.564 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.003     ; 1.093      ;
; -0.564 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.003     ; 1.093      ;
; -0.564 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.003     ; 1.093      ;
; -0.564 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.003     ; 1.093      ;
; -0.564 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.003     ; 1.093      ;
; -0.564 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.003     ; 1.093      ;
; -0.562 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.002      ; 1.096      ;
; -0.562 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.002      ; 1.096      ;
; -0.562 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.002      ; 1.096      ;
; -0.562 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.002      ; 1.096      ;
; -0.562 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.002      ; 1.096      ;
; -0.562 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.002      ; 1.096      ;
; -0.562 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.002      ; 1.096      ;
; -0.520 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.006      ; 1.058      ;
; -0.520 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.006      ; 1.058      ;
; -0.520 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.006      ; 1.058      ;
; -0.520 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.006      ; 1.058      ;
; -0.520 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.006      ; 1.058      ;
; -0.478 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.006      ; 1.016      ;
; -0.476 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 1.492      ;
; -0.476 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 1.492      ;
; -0.476 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 1.492      ;
; -0.476 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 1.492      ;
; -0.476 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 1.492      ;
; -0.476 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 1.492      ;
; -0.458 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 1.474      ;
; -0.458 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 1.474      ;
; -0.458 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 1.474      ;
; -0.458 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 1.474      ;
; -0.458 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 1.474      ;
; -0.458 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 1.474      ;
; -0.452 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.003      ; 0.987      ;
; -0.452 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.003      ; 0.987      ;
; -0.452 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.003      ; 0.987      ;
; -0.452 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.003      ; 0.987      ;
; -0.452 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.003      ; 0.987      ;
; -0.442 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.014     ; 1.460      ;
; -0.442 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.014     ; 1.460      ;
; -0.442 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.014     ; 1.460      ;
; -0.442 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.014     ; 1.460      ;
; -0.442 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.014     ; 1.460      ;
; -0.442 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.014     ; 1.460      ;
; -0.419 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 1.439      ;
; -0.419 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 1.439      ;
; -0.419 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 1.439      ;
; -0.419 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 1.439      ;
; -0.419 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 1.439      ;
; -0.419 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.012     ; 1.439      ;
; -0.414 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.003     ; 0.943      ;
; -0.410 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.003      ; 0.945      ;
; -0.406 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.938      ;
; -0.404 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.003      ; 0.939      ;
; -0.403 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.003      ; 0.938      ;
; -0.399 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.003      ; 0.934      ;
; -0.397 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.003      ; 0.932      ;
; -0.397 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.429      ;
; -0.397 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.429      ;
; -0.397 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.429      ;
; -0.397 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.429      ;
; -0.397 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.429      ;
; -0.397 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.429      ;
; -0.397 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.429      ;
; -0.391 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 1.407      ;
; -0.391 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 1.407      ;
; -0.391 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 1.407      ;
; -0.391 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 1.407      ;
; -0.391 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 1.407      ;
; -0.391 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.016     ; 1.407      ;
; -0.389 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.038      ; 1.459      ;
; -0.379 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.911      ;
; -0.369 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.038      ; 1.439      ;
; -0.361 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.007     ; 1.386      ;
; -0.361 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.007     ; 1.386      ;
; -0.361 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.007     ; 1.386      ;
; -0.361 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.007     ; 1.386      ;
; -0.361 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.007     ; 1.386      ;
; -0.361 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.007     ; 1.386      ;
; -0.358 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.890      ;
; -0.343 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.038     ; 1.337      ;
; -0.343 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.038     ; 1.337      ;
; -0.343 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.038     ; 1.337      ;
; -0.343 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.038     ; 1.337      ;
; -0.343 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.038     ; 1.337      ;
; -0.343 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.007     ; 1.368      ;
; -0.343 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.007     ; 1.368      ;
; -0.343 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.007     ; 1.368      ;
; -0.343 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.007     ; 1.368      ;
; -0.343 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.007     ; 1.368      ;
; -0.343 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.007     ; 1.368      ;
; -0.341 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.003     ; 1.370      ;
; -0.335 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 1.365      ;
; -0.335 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 1.365      ;
; -0.335 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 1.365      ;
; -0.335 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 1.365      ;
+--------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'mTransmitter:mTransmitter|current_state.finish'                                                                                                                                                               ;
+--------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                               ; Launch Clock                          ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.673 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.337      ; 1.614      ;
; -0.591 ; mTransmitter:mTransmitter|data_buff[4][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.164      ; 1.359      ;
; -0.546 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.351      ; 1.508      ;
; -0.544 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.353      ; 1.503      ;
; -0.521 ; mTransmitter:mTransmitter|data_buff[4][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.157      ; 1.272      ;
; -0.520 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.365      ; 1.491      ;
; -0.512 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.362      ; 1.480      ;
; -0.511 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.350      ; 1.467      ;
; -0.509 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.330      ; 1.433      ;
; -0.496 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.342      ; 1.432      ;
; -0.468 ; mTransmitter:mTransmitter|data_buff[0][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.154      ; 1.233      ;
; -0.455 ; mTransmitter:mTransmitter|data_buff[4][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.154      ; 1.220      ;
; -0.442 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.349      ; 1.395      ;
; -0.437 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.339      ; 1.387      ;
; -0.404 ; mTransmitter:mTransmitter|data_buff[0][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.164      ; 1.172      ;
; -0.400 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.338      ; 1.344      ;
; -0.400 ; mTransmitter:mTransmitter|data_buff[4][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.156      ; 1.162      ;
; -0.379 ; mTransmitter:mTransmitter|data_buff[2][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.156      ; 1.141      ;
; -0.373 ; mTransmitter:mTransmitter|data_buff[2][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.164      ; 1.141      ;
; -0.362 ; mTransmitter:mTransmitter|data_buff[6][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.157      ; 1.113      ;
; -0.357 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.329      ; 1.292      ;
; -0.357 ; mTransmitter:mTransmitter|data_buff[5][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.157      ; 1.108      ;
; -0.354 ; mTransmitter:mTransmitter|data_buff[5][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.168      ; 1.128      ;
; -0.353 ; mTransmitter:mTransmitter|data_buff[5][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.156      ; 1.115      ;
; -0.349 ; mTransmitter:mTransmitter|data_buff[5][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.154      ; 1.114      ;
; -0.348 ; mTransmitter:mTransmitter|data_buff[6][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.154      ; 1.113      ;
; -0.347 ; mTransmitter:mTransmitter|data_buff[5][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.164      ; 1.115      ;
; -0.338 ; mTransmitter:mTransmitter|data_buff[6][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.164      ; 1.106      ;
; -0.338 ; mTransmitter:mTransmitter|data_buff[0][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.157      ; 1.089      ;
; -0.325 ; mTransmitter:mTransmitter|data_buff[2][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.168      ; 1.099      ;
; -0.324 ; mTransmitter:mTransmitter|data_buff[4][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.168      ; 1.098      ;
; -0.322 ; mTransmitter:mTransmitter|data_buff[0][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.156      ; 1.084      ;
; -0.317 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.365      ; 1.286      ;
; -0.314 ; mTransmitter:mTransmitter|data_buff[6][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.156      ; 1.076      ;
; -0.313 ; mTransmitter:mTransmitter|data_buff[6][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.168      ; 1.087      ;
; -0.312 ; mTransmitter:mTransmitter|data_buff[2][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.157      ; 1.063      ;
; -0.309 ; mTransmitter:mTransmitter|data_buff[1][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.164      ; 1.077      ;
; -0.304 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.350      ; 1.260      ;
; -0.298 ; mTransmitter:mTransmitter|data_buff[1][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.154      ; 1.063      ;
; -0.298 ; mTransmitter:mTransmitter|data_buff[1][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.157      ; 1.049      ;
; -0.291 ; mTransmitter:mTransmitter|data_buff[3][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.168      ; 1.065      ;
; -0.291 ; mTransmitter:mTransmitter|data_buff[0][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.168      ; 1.065      ;
; -0.288 ; mTransmitter:mTransmitter|data_buff[3][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.167      ; 1.061      ;
; -0.286 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.341      ; 1.233      ;
; -0.285 ; mTransmitter:mTransmitter|data_buff[1][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.156      ; 1.047      ;
; -0.281 ; mTransmitter:mTransmitter|data_buff[2][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.154      ; 1.046      ;
; -0.275 ; mTransmitter:mTransmitter|data_buff[5][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.159      ; 1.040      ;
; -0.270 ; mTransmitter:mTransmitter|data_buff[3][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.156      ; 1.032      ;
; -0.226 ; mTransmitter:mTransmitter|data_buff[0][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.167      ; 0.999      ;
; -0.206 ; mTransmitter:mTransmitter|data_buff[5][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.167      ; 0.979      ;
; -0.196 ; mTransmitter:mTransmitter|data_buff[0][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.167      ; 0.967      ;
; -0.192 ; mTransmitter:mTransmitter|data_buff[7][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.157      ; 0.943      ;
; -0.188 ; mTransmitter:mTransmitter|data_buff[2][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.167      ; 0.961      ;
; -0.187 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.362      ; 1.155      ;
; -0.186 ; mTransmitter:mTransmitter|data_buff[7][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.164      ; 0.954      ;
; -0.179 ; mTransmitter:mTransmitter|data_buff[7][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.154      ; 0.944      ;
; -0.166 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.351      ; 1.128      ;
; -0.165 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.351      ; 1.127      ;
; -0.161 ; mTransmitter:mTransmitter|data_buff[7][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.168      ; 0.935      ;
; -0.148 ; mTransmitter:mTransmitter|data_buff[2][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.159      ; 0.913      ;
; -0.147 ; mTransmitter:mTransmitter|data_buff[7][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.156      ; 0.909      ;
; -0.146 ; mTransmitter:mTransmitter|data_buff[5][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.167      ; 0.917      ;
; -0.144 ; mTransmitter:mTransmitter|data_buff[3][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.157      ; 0.895      ;
; -0.144 ; mTransmitter:mTransmitter|data_buff[2][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.167      ; 0.915      ;
; -0.141 ; mTransmitter:mTransmitter|data_buff[4][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.159      ; 0.906      ;
; -0.138 ; mTransmitter:mTransmitter|data_buff[3][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.164      ; 0.906      ;
; -0.131 ; mTransmitter:mTransmitter|data_buff[3][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.154      ; 0.896      ;
; -0.126 ; mTransmitter:mTransmitter|data_buff[1][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.168      ; 0.900      ;
; -0.113 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.353      ; 1.070      ;
; -0.108 ; mTransmitter:mTransmitter|data_buff[6][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.159      ; 0.873      ;
; -0.103 ; mTransmitter:mTransmitter|data_buff[0][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.159      ; 0.868      ;
; -0.101 ; mTransmitter:mTransmitter|data_buff[3][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.167      ; 0.872      ;
; -0.095 ; mTransmitter:mTransmitter|data_buff[4][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.167      ; 0.866      ;
; -0.083 ; mTransmitter:mTransmitter|data_buff[4][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.167      ; 0.856      ;
; -0.077 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.365      ; 1.048      ;
; -0.077 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.362      ; 1.045      ;
; -0.075 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.349      ; 1.028      ;
; -0.057 ; mTransmitter:mTransmitter|data_buff[6][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.167      ; 0.828      ;
; -0.056 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.349      ; 1.009      ;
; -0.046 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.365      ; 1.017      ;
; -0.046 ; mTransmitter:mTransmitter|data_buff[1][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.159      ; 0.811      ;
; -0.038 ; mTransmitter:mTransmitter|data_buff[6][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.167      ; 0.811      ;
; -0.024 ; mTransmitter:mTransmitter|data_buff[1][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.167      ; 0.797      ;
; 0.024  ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.342      ; 0.912      ;
; 0.024  ; mTransmitter:mTransmitter|data_buff[3][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.159      ; 0.741      ;
; 0.056  ; mTransmitter:mTransmitter|data_buff[7][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.159      ; 0.709      ;
; 0.056  ; mTransmitter:mTransmitter|data_buff[1][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.167      ; 0.715      ;
; 0.082  ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.362      ; 0.886      ;
; 0.087  ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.365      ; 0.884      ;
; 0.095  ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.341      ; 0.852      ;
; 0.097  ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.342      ; 0.839      ;
; 0.100  ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.341      ; 0.847      ;
; 0.103  ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.350      ; 0.853      ;
; 0.106  ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.349      ; 0.847      ;
; 0.107  ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.365      ; 0.862      ;
; 0.108  ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.350      ; 0.848      ;
; 0.108  ; mTransmitter:mTransmitter|data_buff[7][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.167      ; 0.663      ;
; 0.112  ; mTransmitter:mTransmitter|data_buff[7][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.167      ; 0.661      ;
; 0.115  ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.365      ; 0.854      ;
; 0.116  ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.351      ; 0.846      ;
+--------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.385 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.012     ; 1.405      ;
; -0.375 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.012     ; 1.395      ;
; -0.354 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.012     ; 1.374      ;
; -0.352 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.378      ;
; -0.352 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.378      ;
; -0.352 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.378      ;
; -0.352 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.378      ;
; -0.352 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.378      ;
; -0.352 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.378      ;
; -0.352 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.378      ;
; -0.352 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.378      ;
; -0.352 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.378      ;
; -0.352 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.378      ;
; -0.352 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.378      ;
; -0.352 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.378      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.014      ; 1.393      ;
; -0.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.014      ; 1.393      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.368      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.368      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.368      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.368      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.368      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.368      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.368      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.368      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.368      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.368      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.368      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.368      ;
; -0.337 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.014      ; 1.383      ;
; -0.337 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.014      ; 1.383      ;
; -0.321 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.347      ;
; -0.321 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.347      ;
; -0.321 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.347      ;
; -0.321 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.347      ;
; -0.321 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.347      ;
; -0.321 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.347      ;
; -0.321 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.347      ;
; -0.321 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.347      ;
; -0.321 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.347      ;
; -0.321 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.347      ;
; -0.321 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.347      ;
; -0.321 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.347      ;
; -0.316 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.014      ; 1.362      ;
; -0.316 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.014      ; 1.362      ;
; -0.304 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.012     ; 1.324      ;
; -0.291 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.012     ; 1.311      ;
; -0.271 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.297      ;
; -0.271 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.297      ;
; -0.271 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.297      ;
; -0.271 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.297      ;
; -0.271 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.297      ;
; -0.271 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.297      ;
; -0.271 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.297      ;
; -0.271 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.297      ;
; -0.271 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.297      ;
; -0.271 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.297      ;
; -0.271 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.297      ;
; -0.271 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.297      ;
; -0.266 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.014      ; 1.312      ;
; -0.266 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.014      ; 1.312      ;
; -0.258 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.284      ;
; -0.258 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.284      ;
; -0.258 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.284      ;
; -0.258 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.284      ;
; -0.258 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.284      ;
; -0.258 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.284      ;
; -0.258 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.284      ;
; -0.258 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.284      ;
; -0.258 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.284      ;
; -0.258 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.284      ;
; -0.258 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.284      ;
; -0.258 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.006     ; 1.284      ;
; -0.257 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.286      ;
; -0.257 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.012     ; 1.277      ;
; -0.253 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.014      ; 1.299      ;
; -0.253 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.014      ; 1.299      ;
; -0.247 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.276      ;
; -0.242 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.271      ;
; -0.242 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.271      ;
; -0.242 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.271      ;
; -0.242 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.271      ;
; -0.242 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.271      ;
; -0.242 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.271      ;
; -0.242 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.271      ;
; -0.242 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.271      ;
; -0.242 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.271      ;
; -0.242 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.271      ;
; -0.242 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.271      ;
; -0.242 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.271      ;
; -0.242 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.271      ;
; -0.242 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.271      ;
; -0.242 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.003     ; 1.271      ;
; -0.231 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.265      ;
; -0.231 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.265      ;
; -0.231 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.265      ;
; -0.231 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.265      ;
; -0.231 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.265      ;
; -0.231 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.265      ;
; -0.231 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 1.265      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                                                                                         ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                        ; Launch Clock                                   ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.286 ; mTransmitter:mTransmitter|data_out[0] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.045      ; 0.171      ;
; -0.202 ; mTransmitter:mTransmitter|data_out[2] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.049      ; 0.176      ;
; -0.183 ; mTransmitter:mTransmitter|data_out[1] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.045      ; 0.172      ;
; -0.173 ; mTransmitter:mTransmitter|data_out[5] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.053      ; 0.174      ;
; -0.164 ; mTransmitter:mTransmitter|data_out[3] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; -0.024     ; 0.170      ;
; -0.096 ; mTransmitter:mTransmitter|data_out[6] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.053      ; 0.176      ;
; -0.086 ; mTransmitter:mTransmitter|data_out[4] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; -0.022     ; 0.170      ;
; -0.071 ; mTransmitter:mTransmitter|data_out[7] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; -0.017     ; 0.165      ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AN831:AN831|out_page_sample_available'                                                                                                                                                              ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.245 ; AN831:AN831|out_page[0]                   ; mTransmitter:mTransmitter|data_buff[0][0] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.238      ; 1.025      ;
; 0.252 ; AN831:AN831|out_page[1]                   ; mTransmitter:mTransmitter|data_buff[0][1] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.237      ; 1.017      ;
; 0.328 ; AN831:AN831|out_page[4]                   ; mTransmitter:mTransmitter|data_buff[0][4] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.246      ; 0.950      ;
; 0.421 ; AN831:AN831|out_page[3]                   ; mTransmitter:mTransmitter|data_buff[0][3] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.222      ; 0.833      ;
; 0.440 ; AN831:AN831|out_page[5]                   ; mTransmitter:mTransmitter|data_buff[0][5] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.212      ; 0.804      ;
; 0.448 ; AN831:AN831|out_page[6]                   ; mTransmitter:mTransmitter|data_buff[0][6] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.212      ; 0.796      ;
; 0.450 ; AN831:AN831|out_page[7]                   ; mTransmitter:mTransmitter|data_buff[0][7] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.224      ; 0.806      ;
; 0.465 ; mTransmitter:mTransmitter|data_buff[4][5] ; mTransmitter:mTransmitter|data_buff[5][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.567      ;
; 0.470 ; mTransmitter:mTransmitter|data_buff[4][1] ; mTransmitter:mTransmitter|data_buff[5][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.562      ;
; 0.472 ; mTransmitter:mTransmitter|data_buff[3][2] ; mTransmitter:mTransmitter|data_buff[4][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.560      ;
; 0.475 ; mTransmitter:mTransmitter|data_buff[0][1] ; mTransmitter:mTransmitter|data_buff[1][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.557      ;
; 0.476 ; mTransmitter:mTransmitter|data_buff[1][7] ; mTransmitter:mTransmitter|data_buff[2][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.556      ;
; 0.478 ; mTransmitter:mTransmitter|data_buff[2][6] ; mTransmitter:mTransmitter|data_buff[3][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.554      ;
; 0.478 ; mTransmitter:mTransmitter|data_buff[5][5] ; mTransmitter:mTransmitter|data_buff[6][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.554      ;
; 0.538 ; AN831:AN831|out_page[2]                   ; mTransmitter:mTransmitter|data_buff[0][2] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.210      ; 0.704      ;
; 0.539 ; mTransmitter:mTransmitter|data_buff[6][6] ; mTransmitter:mTransmitter|data_buff[7][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.493      ;
; 0.539 ; mTransmitter:mTransmitter|data_buff[0][7] ; mTransmitter:mTransmitter|data_buff[1][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.493      ;
; 0.540 ; mTransmitter:mTransmitter|data_buff[6][7] ; mTransmitter:mTransmitter|data_buff[7][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.492      ;
; 0.540 ; mTransmitter:mTransmitter|data_buff[1][5] ; mTransmitter:mTransmitter|data_buff[2][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.492      ;
; 0.540 ; mTransmitter:mTransmitter|data_buff[0][0] ; mTransmitter:mTransmitter|data_buff[1][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.492      ;
; 0.541 ; mTransmitter:mTransmitter|data_buff[3][0] ; mTransmitter:mTransmitter|data_buff[4][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.491      ;
; 0.542 ; mTransmitter:mTransmitter|data_buff[2][4] ; mTransmitter:mTransmitter|data_buff[3][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.490      ;
; 0.542 ; mTransmitter:mTransmitter|data_buff[6][4] ; mTransmitter:mTransmitter|data_buff[7][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.490      ;
; 0.543 ; mTransmitter:mTransmitter|data_buff[4][7] ; mTransmitter:mTransmitter|data_buff[5][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.489      ;
; 0.544 ; mTransmitter:mTransmitter|data_buff[6][0] ; mTransmitter:mTransmitter|data_buff[7][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.488      ;
; 0.544 ; mTransmitter:mTransmitter|data_buff[3][1] ; mTransmitter:mTransmitter|data_buff[4][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.488      ;
; 0.544 ; mTransmitter:mTransmitter|data_buff[6][3] ; mTransmitter:mTransmitter|data_buff[7][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.488      ;
; 0.545 ; mTransmitter:mTransmitter|data_buff[1][6] ; mTransmitter:mTransmitter|data_buff[2][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.487      ;
; 0.545 ; mTransmitter:mTransmitter|data_buff[4][6] ; mTransmitter:mTransmitter|data_buff[5][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.487      ;
; 0.546 ; mTransmitter:mTransmitter|data_buff[6][5] ; mTransmitter:mTransmitter|data_buff[7][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.486      ;
; 0.546 ; mTransmitter:mTransmitter|data_buff[5][0] ; mTransmitter:mTransmitter|data_buff[6][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.486      ;
; 0.546 ; mTransmitter:mTransmitter|data_buff[6][1] ; mTransmitter:mTransmitter|data_buff[7][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.486      ;
; 0.546 ; mTransmitter:mTransmitter|data_buff[2][3] ; mTransmitter:mTransmitter|data_buff[3][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.486      ;
; 0.547 ; mTransmitter:mTransmitter|data_buff[2][7] ; mTransmitter:mTransmitter|data_buff[3][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.485      ;
; 0.547 ; mTransmitter:mTransmitter|data_buff[5][7] ; mTransmitter:mTransmitter|data_buff[6][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.485      ;
; 0.547 ; mTransmitter:mTransmitter|data_buff[2][5] ; mTransmitter:mTransmitter|data_buff[3][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.485      ;
; 0.548 ; mTransmitter:mTransmitter|data_buff[1][2] ; mTransmitter:mTransmitter|data_buff[2][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.484      ;
; 0.548 ; mTransmitter:mTransmitter|data_buff[6][2] ; mTransmitter:mTransmitter|data_buff[7][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.484      ;
; 0.549 ; mTransmitter:mTransmitter|data_buff[3][4] ; mTransmitter:mTransmitter|data_buff[4][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.483      ;
; 0.549 ; mTransmitter:mTransmitter|data_buff[4][4] ; mTransmitter:mTransmitter|data_buff[5][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.483      ;
; 0.549 ; mTransmitter:mTransmitter|data_buff[3][3] ; mTransmitter:mTransmitter|data_buff[4][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.483      ;
; 0.550 ; mTransmitter:mTransmitter|data_buff[2][2] ; mTransmitter:mTransmitter|data_buff[3][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.482      ;
; 0.552 ; mTransmitter:mTransmitter|data_buff[0][2] ; mTransmitter:mTransmitter|data_buff[1][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.480      ;
; 0.556 ; mTransmitter:mTransmitter|data_buff[5][6] ; mTransmitter:mTransmitter|data_buff[6][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.476      ;
; 0.563 ; mTransmitter:mTransmitter|data_buff[1][0] ; mTransmitter:mTransmitter|data_buff[2][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.469      ;
; 0.628 ; mTransmitter:mTransmitter|data_buff[0][3] ; mTransmitter:mTransmitter|data_buff[1][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.404      ;
; 0.629 ; mTransmitter:mTransmitter|data_buff[1][4] ; mTransmitter:mTransmitter|data_buff[2][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.403      ;
; 0.629 ; mTransmitter:mTransmitter|data_buff[5][4] ; mTransmitter:mTransmitter|data_buff[6][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.403      ;
; 0.629 ; mTransmitter:mTransmitter|data_buff[5][3] ; mTransmitter:mTransmitter|data_buff[6][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.403      ;
; 0.631 ; mTransmitter:mTransmitter|data_buff[2][0] ; mTransmitter:mTransmitter|data_buff[3][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.401      ;
; 0.632 ; mTransmitter:mTransmitter|data_buff[4][0] ; mTransmitter:mTransmitter|data_buff[5][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.400      ;
; 0.632 ; mTransmitter:mTransmitter|data_buff[4][2] ; mTransmitter:mTransmitter|data_buff[5][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.400      ;
; 0.633 ; mTransmitter:mTransmitter|data_buff[0][4] ; mTransmitter:mTransmitter|data_buff[1][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.399      ;
; 0.634 ; mTransmitter:mTransmitter|data_buff[0][5] ; mTransmitter:mTransmitter|data_buff[1][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.398      ;
; 0.636 ; mTransmitter:mTransmitter|data_buff[3][6] ; mTransmitter:mTransmitter|data_buff[4][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.396      ;
; 0.636 ; mTransmitter:mTransmitter|data_buff[2][1] ; mTransmitter:mTransmitter|data_buff[3][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.396      ;
; 0.637 ; mTransmitter:mTransmitter|data_buff[5][1] ; mTransmitter:mTransmitter|data_buff[6][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.395      ;
; 0.637 ; mTransmitter:mTransmitter|data_buff[1][3] ; mTransmitter:mTransmitter|data_buff[2][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.395      ;
; 0.638 ; mTransmitter:mTransmitter|data_buff[3][5] ; mTransmitter:mTransmitter|data_buff[4][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.394      ;
; 0.638 ; mTransmitter:mTransmitter|data_buff[5][2] ; mTransmitter:mTransmitter|data_buff[6][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.394      ;
; 0.639 ; mTransmitter:mTransmitter|data_buff[0][6] ; mTransmitter:mTransmitter|data_buff[1][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.393      ;
; 0.639 ; mTransmitter:mTransmitter|data_buff[3][7] ; mTransmitter:mTransmitter|data_buff[4][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.393      ;
; 0.639 ; mTransmitter:mTransmitter|data_buff[4][3] ; mTransmitter:mTransmitter|data_buff[5][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.393      ;
; 0.641 ; mTransmitter:mTransmitter|data_buff[1][1] ; mTransmitter:mTransmitter|data_buff[2][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.391      ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                 ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.427  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 0.500        ; 0.121      ; 0.367      ;
; 0.927  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 1.000        ; 0.121      ; 0.367      ;
; 17.512 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.520      ;
; 17.512 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.520      ;
; 17.512 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.520      ;
; 17.512 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.520      ;
; 17.512 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.520      ;
; 17.512 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.520      ;
; 17.512 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.520      ;
; 17.512 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.520      ;
; 17.512 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.520      ;
; 17.512 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.520      ;
; 17.512 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.520      ;
; 17.512 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.520      ;
; 17.512 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.520      ;
; 17.512 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.520      ;
; 17.593 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[16]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.426      ;
; 17.593 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.426      ;
; 17.593 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.426      ;
; 17.593 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.426      ;
; 17.593 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[20]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.426      ;
; 17.593 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.426      ;
; 17.593 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[22]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.426      ;
; 17.593 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[23]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.426      ;
; 17.593 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[24]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.426      ;
; 17.593 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.426      ;
; 17.593 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.426      ;
; 17.593 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[27]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.426      ;
; 17.593 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.426      ;
; 17.593 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[29]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.426      ;
; 17.593 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.426      ;
; 17.593 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.426      ;
; 17.595 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 2.436      ;
; 17.595 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 2.436      ;
; 17.595 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.437      ;
; 17.595 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.437      ;
; 17.595 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.437      ;
; 17.595 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.437      ;
; 17.595 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.437      ;
; 17.595 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.437      ;
; 17.595 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.437      ;
; 17.595 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.437      ;
; 17.595 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.437      ;
; 17.595 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.437      ;
; 17.595 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.437      ;
; 17.595 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.437      ;
; 17.595 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.437      ;
; 17.595 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.437      ;
; 17.613 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.419      ;
; 17.613 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.419      ;
; 17.613 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.419      ;
; 17.613 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.419      ;
; 17.613 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.419      ;
; 17.613 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.419      ;
; 17.613 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.419      ;
; 17.613 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.419      ;
; 17.613 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.419      ;
; 17.613 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.419      ;
; 17.613 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.419      ;
; 17.613 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.419      ;
; 17.613 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.419      ;
; 17.613 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.419      ;
; 17.618 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.414      ;
; 17.618 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.414      ;
; 17.618 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.414      ;
; 17.618 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.414      ;
; 17.618 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.414      ;
; 17.618 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.414      ;
; 17.618 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.414      ;
; 17.618 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.414      ;
; 17.618 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.414      ;
; 17.618 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.414      ;
; 17.618 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.414      ;
; 17.618 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.414      ;
; 17.618 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.414      ;
; 17.618 ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.414      ;
; 17.676 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[16]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.343      ;
; 17.676 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.343      ;
; 17.676 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.343      ;
; 17.676 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.343      ;
; 17.676 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[20]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.343      ;
; 17.676 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.343      ;
; 17.676 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[22]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.343      ;
; 17.676 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[23]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.343      ;
; 17.676 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[24]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.343      ;
; 17.676 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.343      ;
; 17.676 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.343      ;
; 17.676 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[27]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.343      ;
; 17.676 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.343      ;
; 17.676 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[29]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.343      ;
; 17.676 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.343      ;
; 17.676 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.343      ;
; 17.678 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 2.353      ;
; 17.678 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 2.353      ;
; 17.694 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[16]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.325      ;
; 17.694 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.325      ;
; 17.694 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.325      ;
; 17.694 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.325      ;
; 17.694 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[20]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.325      ;
; 17.694 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 2.325      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'iCLK_100'                                                                                                                                                           ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -1.703 ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; iCLK_100    ; 0.000        ; 1.777      ; 0.367      ;
; -1.203 ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; iCLK_100    ; -0.500       ; 1.777      ; 0.367      ;
; 0.461  ; AN831:AN831|state.available           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.613      ;
; 0.507  ; AN831:AN831|state.available           ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.003      ; 0.662      ;
; 0.512  ; AN831:AN831|state.available           ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.003      ; 0.667      ;
; 0.514  ; AN831:AN831|state.available           ; AN831:AN831|count_value[9]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.003      ; 0.669      ;
; 0.549  ; AN831:AN831|count_value[31]           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.004      ; 0.705      ;
; 0.556  ; AN831:AN831|state.available           ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 0.722      ;
; 0.560  ; AN831:AN831|state.available           ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 0.726      ;
; 0.563  ; AN831:AN831|state.available           ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 0.729      ;
; 0.563  ; AN831:AN831|state.available           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 0.729      ;
; 0.569  ; AN831:AN831|state.available           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 0.735      ;
; 0.573  ; AN831:AN831|state.available           ; AN831:AN831|count_value[2]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 0.739      ;
; 0.573  ; AN831:AN831|state.available           ; AN831:AN831|count_value[3]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 0.739      ;
; 0.591  ; AN831:AN831|state.available           ; AN831:AN831|count_value[8]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.003      ; 0.746      ;
; 0.637  ; AN831:AN831|state.available           ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.017      ; 0.806      ;
; 0.640  ; AN831:AN831|state.available           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 0.806      ;
; 0.644  ; AN831:AN831|state.available           ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.017      ; 0.813      ;
; 0.645  ; AN831:AN831|state.available           ; AN831:AN831|count_value[24]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 0.811      ;
; 0.647  ; AN831:AN831|state.available           ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 0.813      ;
; 0.648  ; AN831:AN831|state.available           ; AN831:AN831|count_value[6]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.017      ; 0.817      ;
; 0.649  ; AN831:AN831|state.available           ; AN831:AN831|count_value[0]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.017      ; 0.818      ;
; 0.649  ; AN831:AN831|state.available           ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.017      ; 0.818      ;
; 0.682  ; AN831:AN831|state.available           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.018      ; 0.852      ;
; 0.683  ; AN831:AN831|count_value[17]           ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.835      ;
; 0.687  ; AN831:AN831|count_value[19]           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.001      ; 0.840      ;
; 0.690  ; AN831:AN831|count_value[22]           ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.842      ;
; 0.692  ; AN831:AN831|count_value[28]           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.844      ;
; 0.695  ; AN831:AN831|count_value[25]           ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.847      ;
; 0.698  ; AN831:AN831|count_value[26]           ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.850      ;
; 0.714  ; AN831:AN831|state.available           ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.017      ; 0.883      ;
; 0.714  ; AN831:AN831|state.available           ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.017      ; 0.883      ;
; 0.716  ; AN831:AN831|count_value[22]           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.001      ; 0.869      ;
; 0.725  ; AN831:AN831|state.available           ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.017      ; 0.894      ;
; 0.729  ; AN831:AN831|state.available           ; AN831:AN831|count_value[15]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.017      ; 0.898      ;
; 0.736  ; AN831:AN831|count_value[23]           ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.888      ;
; 0.744  ; AN831:AN831|count_value[31]           ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.014     ; 0.882      ;
; 0.745  ; AN831:AN831|count_value[19]           ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.897      ;
; 0.757  ; AN831:AN831|count_value[16]           ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.909      ;
; 0.766  ; AN831:AN831|count_value[29]           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.918      ;
; 0.771  ; AN831:AN831|count_value[18]           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.001      ; 0.924      ;
; 0.771  ; AN831:AN831|count_value[18]           ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.923      ;
; 0.782  ; AN831:AN831|count_value[24]           ; AN831:AN831|count_value[24]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.934      ;
; 0.786  ; AN831:AN831|count_value[31]           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.938      ;
; 0.796  ; AN831:AN831|count_value[27]           ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.948      ;
; 0.801  ; AN831:AN831|count_value[15]           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.001      ; 0.954      ;
; 0.817  ; AN831:AN831|count_value[30]           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.969      ;
; 0.819  ; AN831:AN831|state.available           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 0.985      ;
; 0.824  ; AN831:AN831|count_value[16]           ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.976      ;
; 0.832  ; AN831:AN831|count_value[27]           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.984      ;
; 0.834  ; AN831:AN831|count_value[25]           ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.986      ;
; 0.844  ; AN831:AN831|count_value[24]           ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.996      ;
; 0.852  ; AN831:AN831|count_value[14]           ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.012      ; 1.016      ;
; 0.853  ; AN831:AN831|count_value[16]           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.001      ; 1.006      ;
; 0.856  ; AN831:AN831|count_value[29]           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.008      ;
; 0.870  ; AN831:AN831|count_value[11]           ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.012      ; 1.034      ;
; 0.870  ; AN831:AN831|count_value[26]           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.022      ;
; 0.873  ; AN831:AN831|count_value[22]           ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.003     ; 1.022      ;
; 0.880  ; AN831:AN831|count_value[24]           ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.032      ;
; 0.887  ; AN831:AN831|count_value[18]           ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.039      ;
; 0.888  ; AN831:AN831|count_value[14]           ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.012      ; 1.052      ;
; 0.891  ; AN831:AN831|count_value[13]           ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.012      ; 1.055      ;
; 0.891  ; AN831:AN831|count_value[10]           ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.012      ; 1.055      ;
; 0.892  ; AN831:AN831|count_value[28]           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.044      ;
; 0.894  ; AN831:AN831|count_value[17]           ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.046      ;
; 0.903  ; AN831:AN831|count_value[25]           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.055      ;
; 0.905  ; AN831:AN831|count_value[19]           ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.057      ;
; 0.905  ; AN831:AN831|count_value[28]           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.057      ;
; 0.905  ; AN831:AN831|count_value[17]           ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.057      ;
; 0.918  ; AN831:AN831|count_value[20]           ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.070      ;
; 0.918  ; AN831:AN831|count_value[20]           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.015      ; 1.085      ;
; 0.923  ; AN831:AN831|state.available           ; AN831:AN831|count_value[4]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 1.089      ;
; 0.923  ; AN831:AN831|state.available           ; AN831:AN831|count_value[5]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 1.089      ;
; 0.925  ; AN831:AN831|count_value[10]           ; AN831:AN831|count_value[10]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.077      ;
; 0.927  ; AN831:AN831|count_value[23]           ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.079      ;
; 0.927  ; AN831:AN831|count_value[13]           ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.012      ; 1.091      ;
; 0.929  ; AN831:AN831|count_value[27]           ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.081      ;
; 0.931  ; AN831:AN831|count_value[17]           ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.001      ; 1.084      ;
; 0.932  ; AN831:AN831|count_value[16]           ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.084      ;
; 0.933  ; AN831:AN831|count_value[21]           ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.085      ;
; 0.937  ; AN831:AN831|count_value[26]           ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.089      ;
; 0.938  ; AN831:AN831|state.available           ; AN831:AN831|count_value[7]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.005      ; 1.095      ;
; 0.938  ; AN831:AN831|count_value[30]           ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.090      ;
; 0.939  ; AN831:AN831|state.available           ; AN831:AN831|count_value[13]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.005      ; 1.096      ;
; 0.939  ; AN831:AN831|count_value[21]           ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 1.105      ;
; 0.942  ; AN831:AN831|count_value[18]           ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.094      ;
; 0.942  ; AN831:AN831|count_value[27]           ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.094      ;
; 0.943  ; AN831:AN831|count_value[16]           ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.095      ;
; 0.944  ; AN831:AN831|count_value[12]           ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.096      ;
; 0.946  ; AN831:AN831|count_value[1]            ; AN831:AN831|count_value[1]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.098      ;
; 0.946  ; AN831:AN831|count_value[9]            ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.003     ; 1.095      ;
; 0.949  ; AN831:AN831|count_value[24]           ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.101      ;
; 0.954  ; AN831:AN831|count_value[14]           ; AN831:AN831|count_value[15]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.012      ; 1.118      ;
; 0.960  ; AN831:AN831|count_value[1]            ; AN831:AN831|count_value[2]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.009      ; 1.121      ;
; 0.960  ; AN831:AN831|count_value[14]           ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.012      ; 1.124      ;
; 0.960  ; AN831:AN831|count_value[17]           ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.112      ;
; 0.961  ; AN831:AN831|count_value[20]           ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 1.127      ;
; 0.963  ; AN831:AN831|count_value[23]           ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.115      ;
; 0.964  ; AN831:AN831|count_value[22]           ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.003     ; 1.113      ;
; 0.965  ; AN831:AN831|count_value[19]           ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.014     ; 1.103      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'iCLK_11MHz'                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                   ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -1.649 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.758      ; 0.402      ;
; -1.538 ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; iCLK_11MHz  ; 0.000        ; 1.758      ; 0.513      ;
; -1.333 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.start             ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.745      ; 0.705      ;
; -1.291 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|current_state.idle              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.747      ; 0.749      ;
; -1.281 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.756      ; 0.768      ;
; -1.278 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.idle              ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.747      ; 0.762      ;
; -1.149 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 1.758      ; 0.402      ;
; -1.038 ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; iCLK_11MHz  ; -0.500       ; 1.758      ; 0.513      ;
; -0.986 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.758      ; 1.065      ;
; -0.986 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.758      ; 1.065      ;
; -0.912 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.141      ;
; -0.912 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.141      ;
; -0.912 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.141      ;
; -0.912 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.141      ;
; -0.912 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.141      ;
; -0.912 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.141      ;
; -0.912 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.141      ;
; -0.912 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.141      ;
; -0.912 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.141      ;
; -0.912 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.141      ;
; -0.912 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.141      ;
; -0.912 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.141      ;
; -0.912 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.141      ;
; -0.912 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.141      ;
; -0.912 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.141      ;
; -0.912 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 1.141      ;
; -0.886 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.152      ;
; -0.886 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[1]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.152      ;
; -0.886 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[2]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.152      ;
; -0.886 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.152      ;
; -0.886 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[4]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.152      ;
; -0.886 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.152      ;
; -0.886 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.152      ;
; -0.886 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[7]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.152      ;
; -0.886 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[8]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.152      ;
; -0.886 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[9]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.152      ;
; -0.886 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.152      ;
; -0.886 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.152      ;
; -0.886 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.152      ;
; -0.886 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.152      ;
; -0.886 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.152      ;
; -0.886 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.152      ;
; -0.841 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|send_valid                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.747      ; 1.199      ;
; -0.833 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.start             ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 1.745      ; 0.705      ;
; -0.823 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.732      ; 1.202      ;
; -0.823 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.732      ; 1.202      ;
; -0.823 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[18]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.732      ; 1.202      ;
; -0.823 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[19]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.732      ; 1.202      ;
; -0.823 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[20]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.732      ; 1.202      ;
; -0.823 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[21]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.732      ; 1.202      ;
; -0.823 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[22]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.732      ; 1.202      ;
; -0.823 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[23]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.732      ; 1.202      ;
; -0.823 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[24]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.732      ; 1.202      ;
; -0.823 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[25]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.732      ; 1.202      ;
; -0.823 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[26]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.732      ; 1.202      ;
; -0.823 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[27]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.732      ; 1.202      ;
; -0.823 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[28]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.732      ; 1.202      ;
; -0.823 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[29]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.732      ; 1.202      ;
; -0.823 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[30]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.732      ; 1.202      ;
; -0.823 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[31]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.732      ; 1.202      ;
; -0.793 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.248      ;
; -0.793 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.248      ;
; -0.793 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.248      ;
; -0.793 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.248      ;
; -0.793 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.248      ;
; -0.793 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.248      ;
; -0.793 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.248      ;
; -0.793 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.248      ;
; -0.793 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.248      ;
; -0.793 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.248      ;
; -0.793 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.248      ;
; -0.793 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.248      ;
; -0.793 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.248      ;
; -0.793 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.248      ;
; -0.793 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.248      ;
; -0.793 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.248      ;
; -0.791 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|current_state.idle              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 1.747      ; 0.749      ;
; -0.781 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 1.756      ; 0.768      ;
; -0.778 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.idle              ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 1.747      ; 0.762      ;
; -0.709 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[0]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.332      ;
; -0.709 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[1]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.332      ;
; -0.709 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[2]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.332      ;
; -0.709 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[3]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.332      ;
; -0.709 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[4]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.332      ;
; -0.709 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[5]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.332      ;
; -0.709 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[6]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.332      ;
; -0.709 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[7]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.332      ;
; -0.709 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[8]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.332      ;
; -0.709 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[9]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.332      ;
; -0.709 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[10]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.332      ;
; -0.709 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[11]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.332      ;
; -0.709 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[12]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.332      ;
; -0.709 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[13]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.332      ;
; -0.709 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[14]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.332      ;
; -0.709 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[15]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.748      ; 1.332      ;
; -0.700 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|x_counter[0]                    ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.747      ; 1.340      ;
; -0.700 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|x_counter[2]                    ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.747      ; 1.340      ;
; -0.671 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|y_counter[0]                    ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.379      ;
; -0.614 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.send              ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.424      ;
; -0.614 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|x_counter[1]                    ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.745      ; 1.424      ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                          ; Launch Clock                                                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.635 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AUD_BCLK    ; 0.000        ; 1.709      ; 0.367      ;
; -1.135 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AUD_BCLK    ; -0.500       ; 1.709      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.241  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.394      ;
; 0.244  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.397      ;
; 0.248  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.400      ;
; 0.249  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.401      ;
; 0.318  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.467      ;
; 0.325  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.474      ;
; 0.326  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.478      ;
; 0.326  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.475      ;
; 0.326  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.475      ;
; 0.326  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.475      ;
; 0.327  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.479      ;
; 0.327  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.479      ;
; 0.328  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.480      ;
; 0.329  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.481      ;
; 0.329  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.481      ;
; 0.329  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.481      ;
; 0.329  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.481      ;
; 0.329  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.481      ;
; 0.330  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.482      ;
; 0.332  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.484      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.515      ;
; 0.366  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.518      ;
; 0.378  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.530      ;
; 0.392  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.544      ;
; 0.404  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.553      ;
; 0.412  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.561      ;
; 0.413  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.562      ;
; 0.414  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.563      ;
; 0.415  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.564      ;
; 0.415  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.564      ;
; 0.416  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.565      ;
; 0.420  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.017      ; 0.589      ;
; 0.427  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.017      ; 0.596      ;
; 0.436  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.014     ; 0.574      ;
; 0.437  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.589      ;
; 0.437  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.589      ;
; 0.495  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.647      ;
; 0.495  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.647      ;
; 0.495  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.647      ;
; 0.495  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.647      ;
; 0.495  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.647      ;
; 0.495  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.647      ;
; 0.495  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.647      ;
; 0.495  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.647      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.651      ;
; 0.501  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.653      ;
; 0.518  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.670      ;
; 0.522  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.005     ; 0.669      ;
; 0.534  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.686      ;
; 0.536  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.688      ;
; 0.553  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.705      ;
; 0.559  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.711      ;
; 0.559  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.711      ;
; 0.571  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.723      ;
; 0.575  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.727      ;
; 0.575  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.727      ;
; 0.588  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.740      ;
; 0.594  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.746      ;
; 0.597  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.749      ;
; 0.610  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.762      ;
; 0.612  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.764      ;
; 0.618  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.770      ;
; 0.621  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.773      ;
; 0.629  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.781      ;
; 0.635  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.047     ; 0.740      ;
; 0.647  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.799      ;
; 0.650  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.802      ;
; 0.651  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.047     ; 0.756      ;
; 0.659  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.811      ;
; 0.664  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.816      ;
; 0.665  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.817      ;
; 0.665  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.817      ;
; 0.682  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.834      ;
; 0.684  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.836      ;
; 0.691  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc            ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; -0.047     ; 0.796      ;
; 0.697  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.available_data                 ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.849      ;
; 0.700  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK                                                                                                              ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.852      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.024 ; AN831:AN831|start_delay                                                                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 1.445      ; 0.573      ;
; -0.884 ; AN831:AN831|start_delay                                                                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 1.451      ; 0.719      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.393      ;
; 0.244  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.398      ;
; 0.256  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.408      ;
; 0.288  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.440      ;
; 0.288  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.440      ;
; 0.314  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.466      ;
; 0.331  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.003      ; 0.486      ;
; 0.336  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.486      ;
; 0.339  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.491      ;
; 0.340  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.492      ;
; 0.342  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.494      ;
; 0.344  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.494      ;
; 0.355  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.507      ;
; 0.362  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.516      ;
; 0.366  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.518      ;
; 0.368  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.522      ;
; 0.368  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.521      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.526      ;
; 0.376  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.528      ;
; 0.407  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.003     ; 0.556      ;
; 0.411  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.563      ;
; 0.417  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.003     ; 0.566      ;
; 0.430  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.003      ; 0.585      ;
; 0.440  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.012      ; 0.604      ;
; 0.446  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.596      ;
; 0.476  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.630      ;
; 0.478  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.632      ;
; 0.478  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.630      ;
; 0.480  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.634      ;
; 0.480  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.634      ;
; 0.484  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.003     ; 0.633      ;
; 0.485  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.003     ; 0.634      ;
; 0.486  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.640      ;
; 0.487  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.641      ;
; 0.489  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.003     ; 0.638      ;
; 0.494  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.646      ;
; 0.495  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.003     ; 0.644      ;
; 0.517  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.012     ; 0.657      ;
; 0.526  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.003     ; 0.675      ;
; 0.536  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.003      ; 0.691      ;
; 0.537  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.003     ; 0.686      ;
; 0.537  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.689      ;
; 0.547  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.699      ;
; 0.552  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.704      ;
; 0.553  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.705      ;
; 0.554  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.706      ;
; 0.555  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.707      ;
; 0.558  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.006      ; 0.716      ;
; 0.559  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.709      ;
; 0.566  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.003     ; 0.715      ;
; 0.568  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.003     ; 0.717      ;
; 0.572  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.003     ; 0.721      ;
; 0.575  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.006     ; 0.721      ;
; 0.577  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.729      ;
; 0.580  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.732      ;
; 0.583  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.044     ; 0.691      ;
; 0.607  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.003     ; 0.756      ;
; 0.607  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.761      ;
; 0.619  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.773      ;
; 0.620  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.770      ;
; 0.623  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.003     ; 0.772      ;
; 0.626  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.012     ; 0.766      ;
; 0.626  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.012     ; 0.766      ;
; 0.629  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.783      ;
; 0.633  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.012     ; 0.773      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                    ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.055 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[6]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.295      ; 0.392      ;
; -0.054 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[9]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.295      ; 0.393      ;
; 0.029  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.292      ; 0.473      ;
; 0.031  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[15]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.295      ; 0.478      ;
; 0.032  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[10]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.295      ; 0.479      ;
; 0.032  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[2]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.292      ; 0.476      ;
; 0.033  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[0]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.292      ; 0.477      ;
; 0.033  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[0]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.292      ; 0.477      ;
; 0.036  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[11]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.292      ; 0.480      ;
; 0.037  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[11]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.292      ; 0.481      ;
; 0.104  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[5]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.328      ; 0.584      ;
; 0.105  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[10]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.303      ; 0.560      ;
; 0.109  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[15]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.328      ; 0.589      ;
; 0.110  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[8]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.328      ; 0.590      ;
; 0.111  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[3]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.327      ; 0.590      ;
; 0.113  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[3]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.327      ; 0.592      ;
; 0.113  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[8]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.328      ; 0.593      ;
; 0.114  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.327      ; 0.593      ;
; 0.117  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[13]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.328      ; 0.597      ;
; 0.118  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[13]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.328      ; 0.598      ;
; 0.120  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[4]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.328      ; 0.600      ;
; 0.120  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[4]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.328      ; 0.600      ;
; 0.130  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[12]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.328      ; 0.610      ;
; 0.130  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[12]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.328      ; 0.610      ;
; 0.136  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[5]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.292      ; 0.580      ;
; 0.138  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[6]        ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.303      ; 0.593      ;
; 0.168  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[9]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.286      ; 0.606      ;
; 0.168  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[14]   ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.286      ; 0.606      ;
; 0.168  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[14]       ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.286      ; 0.606      ;
; 0.203  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[7]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.327      ; 0.682      ;
; 0.209  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[2]    ; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.324      ; 0.685      ;
; 0.215  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.367      ;
; 0.235  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1400]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1416] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.387      ;
; 0.236  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[884]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[900]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1140]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1156] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[124]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[140]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1905]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1921] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.388      ;
; 0.237  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1136]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1152] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1124]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1140] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1654]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1670] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[123]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[139]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[315]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[331]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1912]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1928] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[781]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[797]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1405]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1421] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[238]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[254]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1948]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1964] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.389      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[992]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1008] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1201]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1217] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[19]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[35]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[531]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[547]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[883]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[899]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[100]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[116]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[628]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[644]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1396]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1412] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[871]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[887]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1047]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1063] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1687]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1703] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[968]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[984]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1064]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1080] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1352]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1368] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[41]                         ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[57]   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[873]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[889]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1049]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1065] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1465]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1481] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1641]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1657] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[474]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[490]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[986]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1002] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1611]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1627] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[716]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[732]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1772]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1788] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1888]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1904] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1793]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1809] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1831]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1847] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1848]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1864] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1916]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1932] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[175]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[191]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[383]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[399]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[655]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[671]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[991]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1007] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1947]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1963] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1951]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1967] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[2011]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[2027] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[499]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[515]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[192]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[208]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[352]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[368]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[752]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[768]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1024]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1040] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1152]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1168] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1168]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1184] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[433]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[449]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[737]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[753]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1313]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1329] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[146]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[162]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[370]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[386]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[834]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[850]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[962]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[978]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[994]                        ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1010] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1394]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1410] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1714]                       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left_int[1730] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 0.000        ; 0.000      ; 0.391      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                 ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.047 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.121      ; 0.367      ;
; 0.215  ; AN831:AN831|cnt[0]                                                                                           ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.243  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; AN831:AN831|cnt[31]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.353  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.505      ;
; 0.355  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.355  ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[16]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.358  ; AN831:AN831|cnt[2]                                                                                           ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; AN831:AN831|cnt[4]                                                                                           ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; AN831:AN831|cnt[17]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|cnt[18]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|cnt[25]                                                                                          ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|cnt[27]                                                                                          ; AN831:AN831|cnt[27]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[7]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[7]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[7]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[20]                                                                                          ; AN831:AN831|cnt[20]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[23]                                                                                          ; AN831:AN831|cnt[23]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[29]                                                                                          ; AN831:AN831|cnt[29]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[30]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.367  ; AN831:AN831|cnt[5]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; AN831:AN831|cnt[6]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|cnt[19]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|cnt[24]                                                                                          ; AN831:AN831|cnt[24]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|cnt[26]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[6]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[6]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|cnt[21]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|cnt[22]                                                                                          ; AN831:AN831|cnt[22]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|cnt[28]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.453  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; -0.500       ; 0.121      ; 0.367      ;
; 0.491  ; AN831:AN831|cnt[1]                                                                                           ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.643      ;
; 0.491  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.643      ;
; 0.493  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.493  ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.497  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; AN831:AN831|cnt[17]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; AN831:AN831|cnt[4]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|cnt[18]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|cnt[25]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|cnt[27]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|cnt[30]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|cnt[29]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|cnt[20]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.507  ; AN831:AN831|cnt[6]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.507  ; AN831:AN831|cnt[5]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.511  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AN831:AN831|out_page_sample_available'                                                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.239 ; mTransmitter:mTransmitter|data_buff[1][1] ; mTransmitter:mTransmitter|data_buff[2][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; mTransmitter:mTransmitter|data_buff[0][6] ; mTransmitter:mTransmitter|data_buff[1][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mTransmitter:mTransmitter|data_buff[3][7] ; mTransmitter:mTransmitter|data_buff[4][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mTransmitter:mTransmitter|data_buff[4][3] ; mTransmitter:mTransmitter|data_buff[5][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; mTransmitter:mTransmitter|data_buff[3][5] ; mTransmitter:mTransmitter|data_buff[4][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; mTransmitter:mTransmitter|data_buff[5][2] ; mTransmitter:mTransmitter|data_buff[6][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; mTransmitter:mTransmitter|data_buff[5][1] ; mTransmitter:mTransmitter|data_buff[6][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; mTransmitter:mTransmitter|data_buff[1][3] ; mTransmitter:mTransmitter|data_buff[2][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; mTransmitter:mTransmitter|data_buff[3][6] ; mTransmitter:mTransmitter|data_buff[4][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; mTransmitter:mTransmitter|data_buff[2][1] ; mTransmitter:mTransmitter|data_buff[3][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.396      ;
; 0.246 ; mTransmitter:mTransmitter|data_buff[0][5] ; mTransmitter:mTransmitter|data_buff[1][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; mTransmitter:mTransmitter|data_buff[0][4] ; mTransmitter:mTransmitter|data_buff[1][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; mTransmitter:mTransmitter|data_buff[4][0] ; mTransmitter:mTransmitter|data_buff[5][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; mTransmitter:mTransmitter|data_buff[4][2] ; mTransmitter:mTransmitter|data_buff[5][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; mTransmitter:mTransmitter|data_buff[2][0] ; mTransmitter:mTransmitter|data_buff[3][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.401      ;
; 0.251 ; mTransmitter:mTransmitter|data_buff[1][4] ; mTransmitter:mTransmitter|data_buff[2][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; mTransmitter:mTransmitter|data_buff[5][4] ; mTransmitter:mTransmitter|data_buff[6][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; mTransmitter:mTransmitter|data_buff[5][3] ; mTransmitter:mTransmitter|data_buff[6][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; mTransmitter:mTransmitter|data_buff[0][3] ; mTransmitter:mTransmitter|data_buff[1][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.404      ;
; 0.317 ; mTransmitter:mTransmitter|data_buff[1][0] ; mTransmitter:mTransmitter|data_buff[2][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.469      ;
; 0.324 ; mTransmitter:mTransmitter|data_buff[5][6] ; mTransmitter:mTransmitter|data_buff[6][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.476      ;
; 0.328 ; mTransmitter:mTransmitter|data_buff[0][2] ; mTransmitter:mTransmitter|data_buff[1][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.480      ;
; 0.330 ; mTransmitter:mTransmitter|data_buff[2][2] ; mTransmitter:mTransmitter|data_buff[3][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; mTransmitter:mTransmitter|data_buff[3][4] ; mTransmitter:mTransmitter|data_buff[4][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; mTransmitter:mTransmitter|data_buff[4][4] ; mTransmitter:mTransmitter|data_buff[5][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; mTransmitter:mTransmitter|data_buff[3][3] ; mTransmitter:mTransmitter|data_buff[4][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; mTransmitter:mTransmitter|data_buff[1][2] ; mTransmitter:mTransmitter|data_buff[2][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; mTransmitter:mTransmitter|data_buff[6][2] ; mTransmitter:mTransmitter|data_buff[7][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; mTransmitter:mTransmitter|data_buff[2][7] ; mTransmitter:mTransmitter|data_buff[3][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.485      ;
; 0.333 ; mTransmitter:mTransmitter|data_buff[5][7] ; mTransmitter:mTransmitter|data_buff[6][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.485      ;
; 0.333 ; mTransmitter:mTransmitter|data_buff[2][5] ; mTransmitter:mTransmitter|data_buff[3][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; mTransmitter:mTransmitter|data_buff[6][5] ; mTransmitter:mTransmitter|data_buff[7][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; mTransmitter:mTransmitter|data_buff[5][0] ; mTransmitter:mTransmitter|data_buff[6][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; mTransmitter:mTransmitter|data_buff[6][1] ; mTransmitter:mTransmitter|data_buff[7][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; mTransmitter:mTransmitter|data_buff[2][3] ; mTransmitter:mTransmitter|data_buff[3][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.486      ;
; 0.335 ; mTransmitter:mTransmitter|data_buff[1][6] ; mTransmitter:mTransmitter|data_buff[2][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.487      ;
; 0.335 ; mTransmitter:mTransmitter|data_buff[4][6] ; mTransmitter:mTransmitter|data_buff[5][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.487      ;
; 0.336 ; mTransmitter:mTransmitter|data_buff[6][0] ; mTransmitter:mTransmitter|data_buff[7][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.488      ;
; 0.336 ; mTransmitter:mTransmitter|data_buff[3][1] ; mTransmitter:mTransmitter|data_buff[4][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.488      ;
; 0.336 ; mTransmitter:mTransmitter|data_buff[6][3] ; mTransmitter:mTransmitter|data_buff[7][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.488      ;
; 0.337 ; mTransmitter:mTransmitter|data_buff[4][7] ; mTransmitter:mTransmitter|data_buff[5][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.489      ;
; 0.338 ; mTransmitter:mTransmitter|data_buff[2][4] ; mTransmitter:mTransmitter|data_buff[3][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.490      ;
; 0.338 ; mTransmitter:mTransmitter|data_buff[6][4] ; mTransmitter:mTransmitter|data_buff[7][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.490      ;
; 0.339 ; mTransmitter:mTransmitter|data_buff[3][0] ; mTransmitter:mTransmitter|data_buff[4][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.491      ;
; 0.340 ; mTransmitter:mTransmitter|data_buff[6][7] ; mTransmitter:mTransmitter|data_buff[7][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.492      ;
; 0.340 ; mTransmitter:mTransmitter|data_buff[1][5] ; mTransmitter:mTransmitter|data_buff[2][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.492      ;
; 0.340 ; mTransmitter:mTransmitter|data_buff[0][0] ; mTransmitter:mTransmitter|data_buff[1][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.492      ;
; 0.341 ; mTransmitter:mTransmitter|data_buff[6][6] ; mTransmitter:mTransmitter|data_buff[7][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.493      ;
; 0.341 ; mTransmitter:mTransmitter|data_buff[0][7] ; mTransmitter:mTransmitter|data_buff[1][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.493      ;
; 0.342 ; AN831:AN831|out_page[2]                   ; mTransmitter:mTransmitter|data_buff[0][2] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.210      ; 0.704      ;
; 0.402 ; mTransmitter:mTransmitter|data_buff[2][6] ; mTransmitter:mTransmitter|data_buff[3][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.554      ;
; 0.402 ; mTransmitter:mTransmitter|data_buff[5][5] ; mTransmitter:mTransmitter|data_buff[6][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.554      ;
; 0.404 ; mTransmitter:mTransmitter|data_buff[1][7] ; mTransmitter:mTransmitter|data_buff[2][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.556      ;
; 0.405 ; mTransmitter:mTransmitter|data_buff[0][1] ; mTransmitter:mTransmitter|data_buff[1][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.557      ;
; 0.408 ; mTransmitter:mTransmitter|data_buff[3][2] ; mTransmitter:mTransmitter|data_buff[4][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.560      ;
; 0.410 ; mTransmitter:mTransmitter|data_buff[4][1] ; mTransmitter:mTransmitter|data_buff[5][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.562      ;
; 0.415 ; mTransmitter:mTransmitter|data_buff[4][5] ; mTransmitter:mTransmitter|data_buff[5][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.567      ;
; 0.430 ; AN831:AN831|out_page[7]                   ; mTransmitter:mTransmitter|data_buff[0][7] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.224      ; 0.806      ;
; 0.432 ; AN831:AN831|out_page[6]                   ; mTransmitter:mTransmitter|data_buff[0][6] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.212      ; 0.796      ;
; 0.440 ; AN831:AN831|out_page[5]                   ; mTransmitter:mTransmitter|data_buff[0][5] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.212      ; 0.804      ;
; 0.459 ; AN831:AN831|out_page[3]                   ; mTransmitter:mTransmitter|data_buff[0][3] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.222      ; 0.833      ;
; 0.552 ; AN831:AN831|out_page[4]                   ; mTransmitter:mTransmitter|data_buff[0][4] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.246      ; 0.950      ;
; 0.628 ; AN831:AN831|out_page[1]                   ; mTransmitter:mTransmitter|data_buff[0][1] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.237      ; 1.017      ;
; 0.635 ; AN831:AN831|out_page[0]                   ; mTransmitter:mTransmitter|data_buff[0][0] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.238      ; 1.025      ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'mTransmitter:mTransmitter|current_state.finish'                                                                                                                                                               ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                               ; Launch Clock                          ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.405 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.342      ; 0.747      ;
; 0.425 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.349      ; 0.774      ;
; 0.460 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.342      ; 0.802      ;
; 0.489 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.365      ; 0.854      ;
; 0.494 ; mTransmitter:mTransmitter|data_buff[7][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.167      ; 0.661      ;
; 0.495 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.351      ; 0.846      ;
; 0.496 ; mTransmitter:mTransmitter|data_buff[7][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.167      ; 0.663      ;
; 0.497 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.342      ; 0.839      ;
; 0.497 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.365      ; 0.862      ;
; 0.498 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.350      ; 0.848      ;
; 0.498 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.349      ; 0.847      ;
; 0.503 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.350      ; 0.853      ;
; 0.506 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.341      ; 0.847      ;
; 0.511 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.341      ; 0.852      ;
; 0.512 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.365      ; 0.877      ;
; 0.519 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.365      ; 0.884      ;
; 0.524 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.362      ; 0.886      ;
; 0.548 ; mTransmitter:mTransmitter|data_buff[1][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.167      ; 0.715      ;
; 0.550 ; mTransmitter:mTransmitter|data_buff[7][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.159      ; 0.709      ;
; 0.582 ; mTransmitter:mTransmitter|data_buff[3][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.159      ; 0.741      ;
; 0.610 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.351      ; 0.961      ;
; 0.624 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.362      ; 0.986      ;
; 0.630 ; mTransmitter:mTransmitter|data_buff[1][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.167      ; 0.797      ;
; 0.644 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.353      ; 0.997      ;
; 0.644 ; mTransmitter:mTransmitter|data_buff[6][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.167      ; 0.811      ;
; 0.652 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.365      ; 1.017      ;
; 0.652 ; mTransmitter:mTransmitter|data_buff[1][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.159      ; 0.811      ;
; 0.656 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.365      ; 1.021      ;
; 0.660 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.349      ; 1.009      ;
; 0.661 ; mTransmitter:mTransmitter|data_buff[6][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.167      ; 0.828      ;
; 0.683 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.362      ; 1.045      ;
; 0.689 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.350      ; 1.039      ;
; 0.689 ; mTransmitter:mTransmitter|data_buff[4][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.167      ; 0.856      ;
; 0.699 ; mTransmitter:mTransmitter|data_buff[4][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.167      ; 0.866      ;
; 0.705 ; mTransmitter:mTransmitter|data_buff[3][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.167      ; 0.872      ;
; 0.709 ; mTransmitter:mTransmitter|data_buff[0][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.159      ; 0.868      ;
; 0.714 ; mTransmitter:mTransmitter|data_buff[6][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.159      ; 0.873      ;
; 0.732 ; mTransmitter:mTransmitter|data_buff[1][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.168      ; 0.900      ;
; 0.733 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.341      ; 1.074      ;
; 0.738 ; mTransmitter:mTransmitter|data_buff[3][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.157      ; 0.895      ;
; 0.742 ; mTransmitter:mTransmitter|data_buff[3][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.154      ; 0.896      ;
; 0.742 ; mTransmitter:mTransmitter|data_buff[3][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.164      ; 0.906      ;
; 0.747 ; mTransmitter:mTransmitter|data_buff[4][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.159      ; 0.906      ;
; 0.748 ; mTransmitter:mTransmitter|data_buff[2][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.167      ; 0.915      ;
; 0.750 ; mTransmitter:mTransmitter|data_buff[5][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.167      ; 0.917      ;
; 0.753 ; mTransmitter:mTransmitter|data_buff[7][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.156      ; 0.909      ;
; 0.754 ; mTransmitter:mTransmitter|data_buff[2][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.159      ; 0.913      ;
; 0.767 ; mTransmitter:mTransmitter|data_buff[7][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.168      ; 0.935      ;
; 0.776 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.351      ; 1.127      ;
; 0.786 ; mTransmitter:mTransmitter|data_buff[7][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.157      ; 0.943      ;
; 0.790 ; mTransmitter:mTransmitter|data_buff[7][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.154      ; 0.944      ;
; 0.790 ; mTransmitter:mTransmitter|data_buff[7][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.164      ; 0.954      ;
; 0.794 ; mTransmitter:mTransmitter|data_buff[2][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.167      ; 0.961      ;
; 0.800 ; mTransmitter:mTransmitter|data_buff[0][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.167      ; 0.967      ;
; 0.812 ; mTransmitter:mTransmitter|data_buff[5][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.167      ; 0.979      ;
; 0.815 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.329      ; 1.144      ;
; 0.832 ; mTransmitter:mTransmitter|data_buff[0][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.167      ; 0.999      ;
; 0.838 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.350      ; 1.188      ;
; 0.854 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.342      ; 1.196      ;
; 0.858 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.338      ; 1.196      ;
; 0.865 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.339      ; 1.204      ;
; 0.876 ; mTransmitter:mTransmitter|data_buff[3][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.156      ; 1.032      ;
; 0.881 ; mTransmitter:mTransmitter|data_buff[5][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.159      ; 1.040      ;
; 0.891 ; mTransmitter:mTransmitter|data_buff[1][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.156      ; 1.047      ;
; 0.892 ; mTransmitter:mTransmitter|data_buff[1][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.157      ; 1.049      ;
; 0.892 ; mTransmitter:mTransmitter|data_buff[2][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.154      ; 1.046      ;
; 0.894 ; mTransmitter:mTransmitter|data_buff[3][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.167      ; 1.061      ;
; 0.897 ; mTransmitter:mTransmitter|data_buff[3][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.168      ; 1.065      ;
; 0.897 ; mTransmitter:mTransmitter|data_buff[0][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.168      ; 1.065      ;
; 0.906 ; mTransmitter:mTransmitter|data_buff[2][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.157      ; 1.063      ;
; 0.909 ; mTransmitter:mTransmitter|data_buff[1][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.154      ; 1.063      ;
; 0.913 ; mTransmitter:mTransmitter|data_buff[1][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.164      ; 1.077      ;
; 0.919 ; mTransmitter:mTransmitter|data_buff[6][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.168      ; 1.087      ;
; 0.920 ; mTransmitter:mTransmitter|data_buff[6][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.156      ; 1.076      ;
; 0.928 ; mTransmitter:mTransmitter|data_buff[0][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.156      ; 1.084      ;
; 0.930 ; mTransmitter:mTransmitter|data_buff[4][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.168      ; 1.098      ;
; 0.931 ; mTransmitter:mTransmitter|data_buff[2][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.168      ; 1.099      ;
; 0.932 ; mTransmitter:mTransmitter|data_buff[0][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.157      ; 1.089      ;
; 0.938 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.337      ; 1.275      ;
; 0.942 ; mTransmitter:mTransmitter|data_buff[6][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.164      ; 1.106      ;
; 0.951 ; mTransmitter:mTransmitter|data_buff[5][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.157      ; 1.108      ;
; 0.951 ; mTransmitter:mTransmitter|data_buff[5][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.164      ; 1.115      ;
; 0.952 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.362      ; 1.314      ;
; 0.956 ; mTransmitter:mTransmitter|data_buff[6][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.157      ; 1.113      ;
; 0.959 ; mTransmitter:mTransmitter|data_buff[5][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.156      ; 1.115      ;
; 0.959 ; mTransmitter:mTransmitter|data_buff[6][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.154      ; 1.113      ;
; 0.960 ; mTransmitter:mTransmitter|data_buff[5][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.154      ; 1.114      ;
; 0.960 ; mTransmitter:mTransmitter|data_buff[5][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.168      ; 1.128      ;
; 0.974 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.349      ; 1.323      ;
; 0.977 ; mTransmitter:mTransmitter|data_buff[2][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.164      ; 1.141      ;
; 0.981 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.353      ; 1.334      ;
; 0.985 ; mTransmitter:mTransmitter|data_buff[2][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.156      ; 1.141      ;
; 0.986 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.351      ; 1.337      ;
; 1.006 ; mTransmitter:mTransmitter|data_buff[4][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.156      ; 1.162      ;
; 1.008 ; mTransmitter:mTransmitter|data_buff[0][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.164      ; 1.172      ;
; 1.036 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.330      ; 1.366      ;
; 1.066 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.365      ; 1.431      ;
; 1.066 ; mTransmitter:mTransmitter|data_buff[4][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.154      ; 1.220      ;
; 1.079 ; mTransmitter:mTransmitter|data_buff[0][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.154      ; 1.233      ;
; 1.115 ; mTransmitter:mTransmitter|data_buff[4][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.157      ; 1.272      ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                                                                                         ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                        ; Launch Clock                                   ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.621 ; mTransmitter:mTransmitter|data_out[5] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.053      ; 0.174      ;
; 0.623 ; mTransmitter:mTransmitter|data_out[6] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.053      ; 0.176      ;
; 0.626 ; mTransmitter:mTransmitter|data_out[0] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.045      ; 0.171      ;
; 0.627 ; mTransmitter:mTransmitter|data_out[1] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.045      ; 0.172      ;
; 0.627 ; mTransmitter:mTransmitter|data_out[2] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.049      ; 0.176      ;
; 0.682 ; mTransmitter:mTransmitter|data_out[7] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; -0.017     ; 0.165      ;
; 0.692 ; mTransmitter:mTransmitter|data_out[4] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; -0.022     ; 0.170      ;
; 0.694 ; mTransmitter:mTransmitter|data_out[3] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; -0.024     ; 0.170      ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_11MHz'                                                                                                    ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; iCLK_11MHz ; Rise       ; iCLK_11MHz                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.finish            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.finish            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.idle              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.idle              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.send              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.send              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.start             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.start             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[18]             ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AUD_BCLK'                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; AUD_BCLK ; Rise       ; AUD_BCLK                                                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                 ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[25] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[26] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[26] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[27] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[28] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[29] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[29] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[30] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[30] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[31] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|samples_remaining[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1000]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1000]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1001]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1001]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1002]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1002]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1003]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1003]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1004]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1004]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1005]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1005]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1006]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1006]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1007]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1007]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1008]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1008]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1009]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1009]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[100]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[100]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1010]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1010]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1011]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1011]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1012]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1012]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1013]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1013]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1014]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1014]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1015]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; Rise       ; AN831:AN831|audio_processor:AUDIO_PROCESSOR|fft_input_deserializer:FFT_INPUT_FORMER1|vector_left[1015]     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AN831:AN831|out_page_sample_available'                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][1] ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                        ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[5]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'mTransmitter:mTransmitter|current_state.finish'                                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[0]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[0]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[1]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[1]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[2]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[2]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[3]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[3]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[4]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[4]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[5]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[5]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[6]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[6]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[7]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[7]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[0]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[0]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[1]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[1]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[3]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[3]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[4]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[4]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[5]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[5]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[6]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[6]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[7]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[7]|datac                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[0]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[0]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[1]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[1]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[2]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[2]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[3]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[3]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[4]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[4]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[5]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[5]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[6]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[6]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[7]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[7]|datac                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_100'                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[0]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[0]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[10]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[10]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[11]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[11]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[12]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[12]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[13]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[13]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[14]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[14]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[15]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[15]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[16]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[16]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[17]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[17]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[18]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[18]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[19]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[19]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[1]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[1]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[20]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[20]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[21]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[21]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[22]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[22]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[23]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[23]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[24]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[24]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[25]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[25]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[26]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[26]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[27]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[27]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[28]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[28]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[29]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[29]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[2]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[2]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[30]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[30]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[31]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[31]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[3]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[3]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[4]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[4]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[5]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[5]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[6]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[6]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[7]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[7]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[8]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[8]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[9]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[9]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[0]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[0]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[1]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[1]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[2]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[2]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[3]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[3]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[4]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[4]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[5]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[5]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[6]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[6]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[7]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[7]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page_sample_available  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page_sample_available  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|state.available            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|state.available            ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|clk[0]   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|clk[0]   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[0]|clk               ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[0]|clk               ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[10]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[10]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[11]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[11]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[12]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[12]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[13]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[13]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[14]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[14]|clk              ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[0]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[0]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[10]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[10]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[11]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[11]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[12]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[12]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[13]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[13]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[14]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[14]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[15]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[15]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[16]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[16]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[17]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[17]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[18]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[18]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[19]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[19]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[1]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[1]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[20]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[20]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[21]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[21]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[22]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[22]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[23]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[23]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[24]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[24]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[25]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[25]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[26]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[26]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[27]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[27]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[28]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[28]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[29]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[29]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[2]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[2]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[30]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[30]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[31]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[31]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[3]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[3]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[4]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[4]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[5]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[5]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[6]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[6]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[7]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[7]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[8]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[8]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[9]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[9]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; -0.137 ; -0.137 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; -0.287 ; -0.287 ; Rise       ; AUD_BCLK        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; 0.379 ; 0.379 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; 0.407 ; 0.407 ; Rise       ; AUD_BCLK        ;
+-------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 4.229 ; 4.229 ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.890 ; 3.890 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;       ; 3.018 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 5.597 ; 5.597 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 5.936 ; 5.936 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                        ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.018 ; 4.229 ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.890 ; 3.890 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;       ; 3.018 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 4.432 ; 4.432 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 5.521 ; 5.521 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                                                                                 ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.844 ;      ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                                                                         ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.844 ;      ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                                                                         ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.844     ;           ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                                                                                 ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.844     ;           ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Clock                                                                                                                  ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                                       ; -73.590    ; -3.126  ; N/A      ; N/A     ; -1.941              ;
;  AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; -6.601     ; -0.522  ; N/A      ; N/A     ; -0.742              ;
;  AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; -3.541     ; -1.469  ; N/A      ; N/A     ; -0.742              ;
;  AN831:AN831|out_page_sample_available                                                                                 ; -0.893     ; 0.239   ; N/A      ; N/A     ; -0.742              ;
;  AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 0.330      ; -0.096  ; N/A      ; N/A     ; 8.758               ;
;  AUD_BCLK                                                                                                              ; -3.030     ; -3.052  ; N/A      ; N/A     ; -1.941              ;
;  iCLK_100                                                                                                              ; -73.590    ; -3.126  ; N/A      ; N/A     ; 3.758               ;
;  iCLK_11MHz                                                                                                            ; -5.244     ; -2.839  ; N/A      ; N/A     ; -1.941              ;
;  mTransmitter:mTransmitter|current_state.finish                                                                        ; -4.177     ; 0.405   ; N/A      ; N/A     ; 0.500               ;
;  mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; -2.206     ; 0.621   ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                                                                                                        ; -24578.309 ; -94.48  ; 0.0      ; 0.0     ; -6355.402           ;
;  AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; -23094.169 ; -3.188  ; N/A      ; N/A     ; -5912.256           ;
;  AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; -164.487   ; -2.440  ; N/A      ; N/A     ; -93.492             ;
;  AN831:AN831|out_page_sample_available                                                                                 ; -13.359    ; 0.000   ; N/A      ; N/A     ; -94.976             ;
;  AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 0.000      ; -0.096  ; N/A      ; N/A     ; 0.000               ;
;  AUD_BCLK                                                                                                              ; -151.030   ; -3.052  ; N/A      ; N/A     ; -88.013             ;
;  iCLK_100                                                                                                              ; -586.025   ; -3.126  ; N/A      ; N/A     ; 0.000               ;
;  iCLK_11MHz                                                                                                            ; -527.543   ; -89.078 ; N/A      ; N/A     ; -166.665            ;
;  mTransmitter:mTransmitter|current_state.finish                                                                        ; -27.725    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; -13.971    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; 0.981 ; 0.981 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; 0.541 ; 0.541 ; Rise       ; AUD_BCLK        ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; 0.379 ; 0.379 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; 0.407 ; 0.407 ; Rise       ; AUD_BCLK        ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 9.719  ; 9.719  ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.529  ; 8.529  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;        ; 8.078  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 13.860 ; 13.860 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 15.792 ; 15.792 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                        ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.018 ; 4.229 ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.890 ; 3.890 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;       ; 3.018 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 4.432 ; 4.432 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 5.521 ; 5.521 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                                                            ; To Clock                                                                                                              ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 127952       ; 0        ; 0        ; 0        ;
; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 32           ; 0        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; 204          ; 36       ; 37       ; 367      ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; 2            ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                                 ; AN831:AN831|out_page_sample_available                                                                                 ; 56           ; 0        ; 0        ; 0        ;
; iCLK_100                                                                                                              ; AN831:AN831|out_page_sample_available                                                                                 ; 8            ; 0        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 1            ; 1        ; 0        ; 0        ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 2904         ; 0        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AUD_BCLK                                                                                                              ; 1            ; 1        ; 0        ; 0        ;
; AUD_BCLK                                                                                                              ; AUD_BCLK                                                                                                              ; 554          ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                                 ; iCLK_11MHz                                                                                                            ; 44           ; 44       ; 0        ; 0        ;
; iCLK_11MHz                                                                                                            ; iCLK_11MHz                                                                                                            ; 5564         ; 0        ; 0        ; 0        ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; iCLK_11MHz                                                                                                            ; 70           ; 70       ; 0        ; 0        ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; iCLK_11MHz                                                                                                            ; 1            ; 1        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100                                                                                                              ; > 2147483647 ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                                 ; iCLK_100                                                                                                              ; 1            ; 1        ; 0        ; 0        ;
; iCLK_100                                                                                                              ; iCLK_100                                                                                                              ; 1905         ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                                 ; mTransmitter:mTransmitter|current_state.finish                                                                        ; 64           ; 0        ; 0        ; 0        ;
; iCLK_11MHz                                                                                                            ; mTransmitter:mTransmitter|current_state.finish                                                                        ; 74           ; 0        ; 0        ; 0        ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; 0            ; 0        ; 8        ; 0        ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                                                            ; To Clock                                                                                                              ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 127952       ; 0        ; 0        ; 0        ;
; AUD_BCLK                                                                                                              ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; 32           ; 0        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; 204          ; 36       ; 37       ; 367      ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; 2            ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                                 ; AN831:AN831|out_page_sample_available                                                                                 ; 56           ; 0        ; 0        ; 0        ;
; iCLK_100                                                                                                              ; AN831:AN831|out_page_sample_available                                                                                 ; 8            ; 0        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int          ; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 1            ; 1        ; 0        ; 0        ;
; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; AN831|c0|altpll_component|pll|clk[0]                                                                                  ; 2904         ; 0        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; AUD_BCLK                                                                                                              ; 1            ; 1        ; 0        ; 0        ;
; AUD_BCLK                                                                                                              ; AUD_BCLK                                                                                                              ; 554          ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                                 ; iCLK_11MHz                                                                                                            ; 44           ; 44       ; 0        ; 0        ;
; iCLK_11MHz                                                                                                            ; iCLK_11MHz                                                                                                            ; 5564         ; 0        ; 0        ; 0        ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; iCLK_11MHz                                                                                                            ; 70           ; 70       ; 0        ; 0        ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; iCLK_11MHz                                                                                                            ; 1            ; 1        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc ; iCLK_100                                                                                                              ; > 2147483647 ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                                 ; iCLK_100                                                                                                              ; 1            ; 1        ; 0        ; 0        ;
; iCLK_100                                                                                                              ; iCLK_100                                                                                                              ; 1905         ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                                 ; mTransmitter:mTransmitter|current_state.finish                                                                        ; 64           ; 0        ; 0        ; 0        ;
; iCLK_11MHz                                                                                                            ; mTransmitter:mTransmitter|current_state.finish                                                                        ; 74           ; 0        ; 0        ; 0        ;
; mTransmitter:mTransmitter|current_state.finish                                                                        ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                              ; 0            ; 0        ; 8        ; 0        ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 18    ; 18   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue May 19 09:49:53 2020
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name iCLK_100 iCLK_100
    Info (332110): create_generated_clock -source {AN831|c0|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {AN831|c0|altpll_component|pll|clk[0]} {AN831|c0|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name iCLK_11MHz iCLK_11MHz
    Info (332105): create_clock -period 1.000 -name AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc
    Info (332105): create_clock -period 1.000 -name AUD_BCLK AUD_BCLK
    Info (332105): create_clock -period 1.000 -name mTransmitter:mTransmitter|current_state.finish mTransmitter:mTransmitter|current_state.finish
    Info (332105): create_clock -period 1.000 -name mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start
    Info (332105): create_clock -period 1.000 -name AN831:AN831|out_page_sample_available AN831:AN831|out_page_sample_available
    Info (332105): create_clock -period 1.000 -name AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -73.590
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -73.590      -586.025 iCLK_100 
    Info (332119):    -6.601    -23094.169 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc 
    Info (332119):    -5.244      -527.543 iCLK_11MHz 
    Info (332119):    -4.177       -27.725 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):    -3.541      -164.487 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):    -3.030      -151.030 AUD_BCLK 
    Info (332119):    -2.206       -13.971 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
    Info (332119):    -0.893       -13.359 AN831:AN831|out_page_sample_available 
    Info (332119):     0.330         0.000 AN831|c0|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -3.126
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.126        -3.126 iCLK_100 
    Info (332119):    -3.052        -3.052 AUD_BCLK 
    Info (332119):    -2.839       -44.404 iCLK_11MHz 
    Info (332119):    -1.469        -2.440 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):    -0.522        -3.188 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc 
    Info (332119):    -0.096        -0.096 AN831|c0|altpll_component|pll|clk[0] 
    Info (332119):     0.626         0.000 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):     0.741         0.000 AN831:AN831|out_page_sample_available 
    Info (332119):     0.893         0.000 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.941
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.941      -166.665 iCLK_11MHz 
    Info (332119):    -1.941       -88.013 AUD_BCLK 
    Info (332119):    -0.742     -5912.256 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc 
    Info (332119):    -0.742       -94.976 AN831:AN831|out_page_sample_available 
    Info (332119):    -0.742       -93.492 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):     0.500         0.000 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):     0.500         0.000 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
    Info (332119):     3.758         0.000 iCLK_100 
    Info (332119):     8.758         0.000 AN831|c0|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -19.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -19.423      -154.575 iCLK_100 
    Info (332119):    -1.638     -5163.183 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc 
    Info (332119):    -1.023       -95.257 iCLK_11MHz 
    Info (332119):    -0.689       -23.531 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):    -0.673        -3.870 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):    -0.385       -14.198 AUD_BCLK 
    Info (332119):    -0.286        -1.261 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
    Info (332119):     0.245         0.000 AN831:AN831|out_page_sample_available 
    Info (332119):     0.427         0.000 AN831|c0|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.703
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.703        -1.703 iCLK_100 
    Info (332119):    -1.649       -89.078 iCLK_11MHz 
    Info (332119):    -1.635        -1.635 AUD_BCLK 
    Info (332119):    -1.024        -1.908 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):    -0.055        -0.109 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc 
    Info (332119):    -0.047        -0.047 AN831|c0|altpll_component|pll|clk[0] 
    Info (332119):     0.239         0.000 AN831:AN831|out_page_sample_available 
    Info (332119):     0.405         0.000 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):     0.621         0.000 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380      -112.380 iCLK_11MHz 
    Info (332119):    -1.380       -59.380 AUD_BCLK 
    Info (332119):    -0.500     -3984.000 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc 
    Info (332119):    -0.500       -64.000 AN831:AN831|out_page_sample_available 
    Info (332119):    -0.500       -63.000 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):     0.500         0.000 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):     0.500         0.000 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
    Info (332119):     4.000         0.000 iCLK_100 
    Info (332119):     9.000         0.000 AN831|c0|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4778 megabytes
    Info: Processing ended: Tue May 19 09:50:00 2020
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


