/*
 * Copyright (c) 2017 Ding Tao <miyatsu@qq.com>
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <kernel.h>
#include <device.h>
#include <init.h>
#include <pinmux.h>
#include <sys_io.h>
#include <gpio.h>

#include <pinmux/stm32/pinmux_stm32.h>

#include <soc.h>

/* pin assignments for STM32F4_EXPLO board */
static const struct pin_config pinconf[] = {
#ifdef CONFIG_UART_STM32_PORT_1
	{STM32_PIN_PA9, STM32F4_PINMUX_FUNC_PA9_USART1_TX},
	{STM32_PIN_PA10, STM32F4_PINMUX_FUNC_PA10_USART1_RX},
#endif	/* CONFIG_UART_STM32_PORT_1 */
#ifdef CONFIG_UART_STM32_PORT_3
	{STM32_PIN_PB10, STM32F4_PINMUX_FUNC_PB10_USART3_TX},
	{STM32_PIN_PB11, STM32F4_PINMUX_FUNC_PB11_USART3_RX},
#endif	/* CONFIG_UART_STM32_PORT_2 */
#ifdef CONFIG_UART_STM32_PORT_6
	{STM32_PIN_PC6, STM32F4_PINMUX_FUNC_PC6_USART6_TX},
	{STM32_PIN_PC7, STM32F4_PINMUX_FUNC_PC7_USART6_RX},
#endif	/* CONFIG_UART_STM32_PORT_2 */

#ifdef CONFIG_ETH_STM32_HAL
	{STM32_PIN_PC1, STM32F4_PINMUX_FUNC_PC1_ETH},
	{STM32_PIN_PC4, STM32F4_PINMUX_FUNC_PC4_ETH},
	{STM32_PIN_PC5, STM32F4_PINMUX_FUNC_PC5_ETH},

	{STM32_PIN_PA1, STM32F4_PINMUX_FUNC_PA1_ETH},
	{STM32_PIN_PA2, STM32F4_PINMUX_FUNC_PA2_ETH},
	{STM32_PIN_PA7, STM32F4_PINMUX_FUNC_PA7_ETH},
	{STM32_PIN_PD3, STM32_PINMUX_FUNC_GPIO | STM32_MODER_OUTPUT_MODE | STM32_PUSHPULL_NOPULL},

	{STM32_PIN_PG11, STM32F4_PINMUX_FUNC_PG11_ETH},
	{STM32_PIN_PG13, STM32F4_PINMUX_FUNC_PG13_ETH},
	{STM32_PIN_PG14, STM32F4_PINMUX_FUNC_PG14_ETH},
#endif /* CONFIG_ETH_STM32_HAL */

#ifdef CONFIG_PWM_STM32_2_DEV_NAME
	/**
	 * TIM2_CH1: PA0(P3.26), PA15(P4.24)
	 * TIM2_CH2: PA1(P3.23), PB3 (P4.7)
	 * TIM2_CH3: PA2(UART2), PB10(UART3)
	 * TIM2_CH4: PA3(UART2), PB11(UART3)
	 * */
	//{STM32_PIN_PA2, STM32_PINMUX_ALT_FUNC_1 | STM32_PUSHPULL_PULLUP},	/* TIM2_CH3 */
	{STM32_PIN_PB3, STM32_PINMUX_ALT_FUNC_1 | STM32_PUSHPULL_PULLUP},	/* TIM2_CH2 */
#endif /* CONFIG_PWM_STM32_2_DEV_NAME */

#ifdef CONFIG_PWM_STM32_3_DEV_NAME
	/**
	 * TIM3_CH1: PA6(P3.27), PC6(P4.31), PB4(P4.6)
	 * TIM3_CH2: PA7(P3.30), PC7(P4.30), PB5(P4.5)
	 * TIM3_CH3: PB0(P3.31), PC8(P4.29)
	 * TIM3_CH4: PB1(P3.34), PC9(P4.28)
	 * */
	{STM32_PIN_PC6, STM32_PINMUX_ALT_FUNC_2 | STM32_PUSHPULL_PULLUP},	/* TIM3_CH1 */
	{STM32_PIN_PC7, STM32_PINMUX_ALT_FUNC_2 | STM32_PUSHPULL_PULLUP},	/* TIM3_CH2 */
	{STM32_PIN_PC8, STM32_PINMUX_ALT_FUNC_2 | STM32_PUSHPULL_PULLUP},	/* TIM3_CH3 */
	{STM32_PIN_PB1, STM32_PINMUX_ALT_FUNC_2 | STM32_PUSHPULL_PULLUP},	/* TIM3_CH4 */
#endif /* CONFIG_PWM_STM32_3_DEV_NAME */
};

/* On board eth phy chip LAN8720A need reset before initial */
void HAL_ETH_MspInit(ETH_HandleTypeDef *heth_handle)
{
	__ASSERT_NO_MSG(heth_handle != NULL);

	struct device *dev = device_get_binding("GPIOD");
	gpio_pin_configure(dev, 3, GPIO_DIR_OUT);
	gpio_pin_write(dev, 3, 0);
	k_sleep(50);
	gpio_pin_write(dev, 3, 1);
}

static int pinmux_stm32_init(struct device *port)
{
	ARG_UNUSED(port);

	stm32_setup_pins(pinconf, ARRAY_SIZE(pinconf));

	return 0;
}

SYS_INIT(pinmux_stm32_init, PRE_KERNEL_1,
		CONFIG_PINMUX_STM32_DEVICE_INITIALIZATION_PRIORITY);

