{"vcs1":{"timestamp_begin":1731071850.740902985, "rt":2.90, "ut":1.70, "st":0.34}}
{"vcselab":{"timestamp_begin":1731071853.755031190, "rt":1.49, "ut":0.28, "st":0.23}}
{"link":{"timestamp_begin":1731071855.345901456, "rt":0.44, "ut":0.18, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731071849.789695429}
{"VCS_COMP_START_TIME": 1731071849.789695429}
{"VCS_COMP_END_TIME": 1731071859.183591104}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 335012}}
{"stitch_vcselab": {"peak_mem": 231616}}
