Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: StopwatchForLab5.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "StopwatchForLab5.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "StopwatchForLab5"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : StopwatchForLab5
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\DelayLoop.v" into library work
Parsing module <DelayLoop>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\PositiveClockedOneShot.v" into library work
Parsing module <PositiveClockedOneShot>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\Debouncer2019fall.v" into library work
Parsing module <Debouncer2019fall>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\UniversalCounterWithoutLatch.v" into library work
Parsing module <UniversalCounterWithoutLatch>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\DebouncedOneShot.v" into library work
Parsing module <DebouncedOneShot>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\StopwatchController2019fall.v" into library work
Parsing module <StopwatchController2019fall>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\SmartCounter.v" into library work
Parsing module <SmartCounter>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\Refreshing7Seg.v" into library work
Parsing module <Refreshing7Seg>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\DriverMux.v" into library work
Parsing module <DriverMux>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\BCDto7Segment.v" into library work
Parsing module <BCDto7Segment>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\Stopwatch2019fallUnit.v" into library work
Parsing module <Stopwatch2019fallUnit>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\SevenSegDriver.v" into library work
Parsing module <SevenSegDriver>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\Pulse10millisecond.v" into library work
Parsing module <Pulse10millisecond>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\DisplayMux.v" into library work
Parsing module <DisplayMux>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\StopwatchForLab5.v" into library work
Parsing module <StopwatchForLab5>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <StopwatchForLab5>.

Elaborating module <Pulse10millisecond>.

Elaborating module <Stopwatch2019fallUnit>.

Elaborating module <StopwatchController2019fall>.

Elaborating module <DebouncedOneShot>.

Elaborating module <Debouncer2019fall>.

Elaborating module <DelayLoop>.

Elaborating module <PositiveClockedOneShot>.

Elaborating module <SmartCounter(INIT=0,LOW=0,HIGH=9,LENGTH=4)>.

Elaborating module <UniversalCounterWithoutLatch(LENGTH=4,EndCount=9,BeginCount=0,InitialCount=0)>.
WARNING:HDLCompiler:1127 - "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\Stopwatch2019fallUnit.v" Line 37: Assignment to GND ignored, since the identifier is never used

Elaborating module <DisplayMux>.

Elaborating module <SevenSegDriver>.

Elaborating module <BCDto7Segment>.

Elaborating module <DriverMux>.

Elaborating module <Refreshing7Seg>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <StopwatchForLab5>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\StopwatchForLab5.v".
        Null = 4'b0000
    Summary:
	no macro.
Unit <StopwatchForLab5> synthesized.

Synthesizing Unit <Pulse10millisecond>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\Pulse10millisecond.v".
        PulsePeriod = 1000000
        NumberOfBits = 20
    Found 1-bit register for signal <Pulse20ns>.
    Found 20-bit register for signal <count>.
    Found 20-bit adder for signal <count[19]_GND_2_o_add_2_OUT> created at line 20.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Pulse10millisecond> synthesized.

Synthesizing Unit <Stopwatch2019fallUnit>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\Stopwatch2019fallUnit.v".
        Load = 4'b0000
INFO:Xst:3210 - "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\Stopwatch2019fallUnit.v" line 37: Output port <Carry> of the instance <Digit3Counter> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Stopwatch2019fallUnit> synthesized.

Synthesizing Unit <StopwatchController2019fall>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\StopwatchController2019fall.v".
        ClearState = 0
        RunState = 1
        StopState = 2
        UnusedState = 3
    Found 2-bit register for signal <State>.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | Clock (rising_edge)                            |
    | Reset              | Reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <StopwatchController2019fall> synthesized.

Synthesizing Unit <DebouncedOneShot>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\DebouncedOneShot.v".
    Summary:
	no macro.
Unit <DebouncedOneShot> synthesized.

Synthesizing Unit <Debouncer2019fall>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\Debouncer2019fall.v".
        InitialState = 0
        DelayState = 1
        TransitState = 2
        OutputState = 3
    Found 2-bit register for signal <State>.
    Found finite state machine <FSM_1> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | CLOCK (rising_edge)                            |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Debouncer2019fall> synthesized.

Synthesizing Unit <DelayLoop>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\DelayLoop.v".
        DelayTime = 20000
        NumberOfBits = 27
    Found 27-bit register for signal <count>.
    Found 27-bit adder for signal <count[26]_GND_7_o_add_4_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DelayLoop> synthesized.

Synthesizing Unit <PositiveClockedOneShot>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\PositiveClockedOneShot.v".
        InitialState = 0
        OneShotState = 1
        UnusedState = 2
        WaitState = 3
    Found 2-bit register for signal <State>.
    Found finite state machine <FSM_2> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | CLOCK (rising_edge)                            |
    | Reset              | Reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 11                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <PositiveClockedOneShot> synthesized.

Synthesizing Unit <SmartCounter>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\SmartCounter.v".
        INIT = 0
        LOW = 0
        HIGH = 9
        LENGTH = 4
    Summary:
	no macro.
Unit <SmartCounter> synthesized.

Synthesizing Unit <UniversalCounterWithoutLatch>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\UniversalCounterWithoutLatch.v".
        LENGTH = 4
        EndCount = 9
        BeginCount = 0
        InitialCount = 0
    Found 4-bit register for signal <Q>.
    Found 4-bit subtractor for signal <Q[3]_GND_11_o_sub_13_OUT> created at line 25.
    Found 4-bit adder for signal <Q[3]_GND_11_o_add_9_OUT> created at line 22.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <UniversalCounterWithoutLatch> synthesized.

Synthesizing Unit <DisplayMux>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\DisplayMux.v".
    Summary:
	inferred   4 Multiplexer(s).
Unit <DisplayMux> synthesized.

Synthesizing Unit <SevenSegDriver>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\SevenSegDriver.v".
    Summary:
	no macro.
Unit <SevenSegDriver> synthesized.

Synthesizing Unit <BCDto7Segment>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\BCDto7Segment.v".
    Found 16x8-bit Read Only RAM for signal <SEGMENTS>
    Summary:
	inferred   1 RAM(s).
Unit <BCDto7Segment> synthesized.

Synthesizing Unit <DriverMux>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\DriverMux.v".
    Found 8-bit register for signal <Digit2>.
    Found 8-bit register for signal <Digit1>.
    Found 8-bit register for signal <Digit0>.
    Found 8-bit register for signal <Digit3>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <DriverMux> synthesized.

Synthesizing Unit <Refreshing7Seg>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab5\Refreshing7Seg.v".
        Bits = 4
        TotalCount = 10000
        NumberOfBits = 14
    Found 14-bit register for signal <count>.
    Found 2-bit register for signal <Q>.
    Found 2-bit adder for signal <Q[1]_GND_16_o_add_3_OUT> created at line 19.
    Found 14-bit adder for signal <count[13]_GND_16_o_add_11_OUT> created at line 33.
    Found 4x4-bit Read Only RAM for signal <Transistors>
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Refreshing7Seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x8-bit single-port Read Only RAM                    : 4
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 8
 14-bit adder                                          : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 1
 27-bit adder                                          : 1
 4-bit addsub                                          : 4
# Registers                                            : 13
 1-bit register                                        : 1
 14-bit register                                       : 1
 2-bit register                                        : 1
 20-bit register                                       : 1
 27-bit register                                       : 1
 4-bit register                                        : 4
 8-bit register                                        : 4
# Multiplexers                                         : 39
 14-bit 2-to-1 multiplexer                             : 1
 20-bit 2-to-1 multiplexer                             : 1
 27-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 36
# FSMs                                                 : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <BCDto7Segment>.
INFO:Xst:3217 - HDL ADVISOR - Register <Digit3> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_SEGMENTS> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <BCDnumber>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SEGMENTS>      |          |
    -----------------------------------------------------------------------
Unit <BCDto7Segment> synthesized (advanced).

Synthesizing (advanced) Unit <DelayLoop>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <DelayLoop> synthesized (advanced).

Synthesizing (advanced) Unit <Pulse10millisecond>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Pulse10millisecond> synthesized (advanced).

Synthesizing (advanced) Unit <Refreshing7Seg>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <Q>: 1 register on signal <Q>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Transistors> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Q>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Transistors>   |          |
    -----------------------------------------------------------------------
Unit <Refreshing7Seg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x8-bit single-port distributed Read Only RAM        : 4
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 4
 4-bit addsub                                          : 4
# Counters                                             : 4
 14-bit up counter                                     : 1
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
 27-bit up counter                                     : 1
# Registers                                            : 49
 Flip-Flops                                            : 49
# Multiplexers                                         : 36
 4-bit 2-to-1 multiplexer                              : 36
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <State[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <State[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 11    | 00
 01    | 01
 00    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <State[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------

Optimizing unit <StopwatchForLab5> ...

Optimizing unit <UniversalCounterWithoutLatch> ...

Optimizing unit <DriverMux> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block StopwatchForLab5, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 118
 Flip-Flops                                            : 118

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : StopwatchForLab5.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 357
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 58
#      LUT2                        : 57
#      LUT3                        : 13
#      LUT4                        : 10
#      LUT5                        : 36
#      LUT6                        : 58
#      MUXCY                       : 58
#      VCC                         : 1
#      XORCY                       : 61
# FlipFlops/Latches                : 118
#      FD                          : 43
#      FDC                         : 66
#      FDCE                        : 7
#      FDRE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 3
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             118  out of  18224     0%  
 Number of Slice LUTs:                  236  out of   9112     2%  
    Number used as Logic:               236  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    236
   Number with an unused Flip Flop:     118  out of    236    50%  
   Number with an unused LUT:             0  out of    236     0%  
   Number of fully used LUT-FF pairs:   118  out of    236    50%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clock                              | BUFGP                  | 118   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.998ns (Maximum Frequency: 250.150MHz)
   Minimum input arrival time before clock: 3.709ns
   Maximum output required time after clock: 7.037ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 3.998ns (frequency: 250.150MHz)
  Total number of paths / destination ports: 2558 / 127
-------------------------------------------------------------------------
Delay:               3.998ns (Levels of Logic = 3)
  Source:            StopwatchUnit/Controller/ControlDevice/Debouncer/Timer/count_12 (FF)
  Destination:       StopwatchUnit/Controller/ControlDevice/Debouncer/Timer/count_0 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: StopwatchUnit/Controller/ControlDevice/Debouncer/Timer/count_12 to StopwatchUnit/Controller/ControlDevice/Debouncer/Timer/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  StopwatchUnit/Controller/ControlDevice/Debouncer/Timer/count_12 (StopwatchUnit/Controller/ControlDevice/Debouncer/Timer/count_12)
     LUT6:I0->O            3   0.203   0.898  StopwatchUnit/Controller/ControlDevice/Debouncer/State_FSM_FFd1-In14 (StopwatchUnit/Controller/ControlDevice/Debouncer/State_FSM_FFd1-In14)
     LUT6:I2->O           14   0.203   0.958  StopwatchUnit/Controller/ControlDevice/Debouncer/Timeout_01 (StopwatchUnit/Controller/ControlDevice/Debouncer/Timeout_0)
     LUT2:I1->O            1   0.205   0.000  StopwatchUnit/Controller/ControlDevice/Debouncer/Timer/count_0_rstpot (StopwatchUnit/Controller/ControlDevice/Debouncer/Timer/count_0_rstpot)
     FD:D                      0.102          StopwatchUnit/Controller/ControlDevice/Debouncer/Timer/count_0
    ----------------------------------------
    Total                      3.998ns (1.160ns logic, 2.838ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
  Total number of paths / destination ports: 125 / 123
-------------------------------------------------------------------------
Offset:              3.709ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       DisplayUnit/Update/count_0 (FF)
  Destination Clock: Clock rising

  Data Path: Reset to DisplayUnit/Update/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            91   1.222   2.182  Reset_IBUF (Reset_IBUF)
     LUT6:I0->O            1   0.203   0.000  DisplayUnit/Update/count_0_rstpot (DisplayUnit/Update/count_0_rstpot)
     FD:D                      0.102          DisplayUnit/Update/count_0
    ----------------------------------------
    Total                      3.709ns (1.527ns logic, 2.182ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 152 / 12
-------------------------------------------------------------------------
Offset:              7.037ns (Levels of Logic = 4)
  Source:            DisplayUnit/Update/Q_0 (FF)
  Destination:       DisplayCode<7> (PAD)
  Source Clock:      Clock rising

  Data Path: DisplayUnit/Update/Q_0 to DisplayCode<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.447   0.878  DisplayUnit/Update/Q_0 (DisplayUnit/Update/Q_0)
     LUT2:I0->O           17   0.203   1.372  DisplayUnit/Update/Mram_Transistors31 (DisplayUnit/Update/Mram_Transistors3)
     LUT6:I1->O            1   0.203   0.580  DisplayUnit/DisplayInput/Display<0>1 (DisplayUnit/DisplayInput/Display<0>)
     LUT6:I5->O            1   0.205   0.579  DisplayUnit/DisplayInput/Display<0>2 (DisplayCode_0_OBUF)
     OBUF:I->O                 2.571          DisplayCode_0_OBUF (DisplayCode<0>)
    ----------------------------------------
    Total                      7.037ns (3.629ns logic, 3.408ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    3.998|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.27 secs
 
--> 

Total memory usage is 4487300 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    4 (   0 filtered)

