/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [3:0] _01_;
  reg [3:0] _02_;
  wire [11:0] _03_;
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire [15:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [25:0] celloutsig_1_16z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_16z[24] & 1'h0);
  assign celloutsig_0_3z = !(celloutsig_0_0z[2] ? in_data[14] : in_data[68]);
  assign celloutsig_0_25z = !(celloutsig_0_18z ? celloutsig_0_14z[5] : celloutsig_0_16z);
  assign celloutsig_0_10z = ~(celloutsig_0_4z[2] | celloutsig_0_9z);
  assign celloutsig_0_1z = celloutsig_0_0z[3] | ~(celloutsig_0_0z[2]);
  assign celloutsig_0_12z = _00_ | ~(celloutsig_0_2z[5]);
  assign celloutsig_0_23z = celloutsig_0_4z[2] ^ celloutsig_0_16z;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 4'h0;
    else _01_ <= celloutsig_1_0z[6:3];
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 4'h0;
    else _02_ <= in_data[172:169];
  reg [11:0] _13_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _13_ <= 12'h000;
    else _13_ <= in_data[78:67];
  assign { _03_[11:6], _00_, _03_[4:0] } = _13_;
  assign celloutsig_0_4z = { celloutsig_0_0z[11:10], celloutsig_0_1z } & in_data[22:20];
  assign celloutsig_1_11z = { in_data[121:114], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, _02_ } === { in_data[173:148], celloutsig_1_4z };
  assign celloutsig_0_13z = { celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z } === { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_15z = celloutsig_0_14z[5:2] >= { in_data[41:39], celloutsig_0_12z };
  assign celloutsig_0_24z = { _03_[8:7], celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_17z } >= { celloutsig_0_14z[12:11], celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_6z };
  assign celloutsig_1_3z = in_data[100:98] && in_data[141:139];
  assign celloutsig_0_9z = in_data[25:4] && { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_16z = celloutsig_0_14z[10:1] && { celloutsig_0_2z[2], celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_0_34z = celloutsig_0_1z & ~(celloutsig_0_25z);
  assign celloutsig_0_8z = { celloutsig_0_0z[7:5], celloutsig_0_7z } % { 1'h1, celloutsig_0_4z[0], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_26z = { celloutsig_0_11z[3:0], celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_12z } % { 1'h1, celloutsig_0_8z[1:0], celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_0z = - in_data[177:171];
  assign celloutsig_1_13z = - { 1'h0, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_0z, _01_, celloutsig_1_3z, celloutsig_1_4z } !== { celloutsig_1_0z[5:0], _01_, celloutsig_1_1z, _01_[3:2], _01_[0] };
  assign celloutsig_0_18z = { celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_12z } !== { celloutsig_0_2z[2:1], celloutsig_0_15z };
  assign celloutsig_0_30z = { celloutsig_0_26z[1:0], celloutsig_0_16z } !== celloutsig_0_4z;
  assign celloutsig_1_1z = in_data[98] & in_data[104];
  assign celloutsig_1_12z = celloutsig_1_4z & celloutsig_1_0z[6];
  assign celloutsig_1_4z = | { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_15z = | { celloutsig_1_7z[3:1], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_7z = | { celloutsig_0_2z[6:4], celloutsig_0_0z };
  assign celloutsig_0_17z = ^ { celloutsig_0_0z[7], celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_33z = { _03_[3:1], celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_25z } << { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_20z };
  assign celloutsig_1_7z = { in_data[177:176], celloutsig_1_0z, celloutsig_1_3z } << { _01_[3:1], celloutsig_1_1z, 4'h0, celloutsig_1_6z[1:0] };
  assign celloutsig_1_16z = { celloutsig_1_10z[5:1], 4'h0, celloutsig_1_6z[1:0], _01_, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_8z, 4'h0, celloutsig_1_6z[1:0], celloutsig_1_15z } << in_data[123:98];
  assign celloutsig_0_11z = { in_data[78:77], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_10z } << { in_data[10:7], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[95:83] <<< in_data[56:44];
  assign celloutsig_1_10z = in_data[121:107] <<< { _02_[2:1], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_1_18z = { in_data[141:140], celloutsig_1_13z, celloutsig_1_15z } <<< { celloutsig_1_0z[4], _02_, celloutsig_1_12z };
  assign celloutsig_0_14z = { _03_[11:6], _00_, _03_[4], celloutsig_0_13z, celloutsig_0_8z } <<< celloutsig_0_0z;
  assign celloutsig_0_20z = celloutsig_0_2z[4:2] <<< celloutsig_0_2z[12:10];
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } ^ { celloutsig_0_0z[10:9], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_8z = ~((celloutsig_1_5z & 1'h0) | (celloutsig_1_3z & celloutsig_1_0z[6]));
  assign celloutsig_0_6z = ~((in_data[57] & celloutsig_0_3z) | (in_data[19] & in_data[21]));
  assign celloutsig_1_6z[1:0] = { celloutsig_1_5z, celloutsig_1_1z } ^ { celloutsig_1_0z[1], celloutsig_1_5z };
  assign _03_[5] = _00_;
  assign celloutsig_1_6z[5:2] = 4'h0;
  assign { out_data[133:128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
