0.7
2020.2
Mar  6 2025
19:11:57
/home/sparkle/Documents/Computer Architecture/arch-project/arch-project.sim/sim_1/behav/xsim/glbl.v,1734094861,verilog,,,,glbl,,uvm,,,,,,
/home/sparkle/Documents/Computer Architecture/arch-project/arch-project.srcs/sources_1/imports/cse450-project/defines.sv,1742821798,verilog,,,,,,,,,,,,
/home/sparkle/Documents/Computer Architecture/arch-project/arch-project.srcs/sources_1/imports/cse450-project/testbench.sv,1743176043,systemVerilog,,,/home/sparkle/Documents/Computer Architecture/arch-project/arch-project.srcs/sources_1/imports/cse450-project/defines.sv,tb,,uvm,,,,,,
/home/sparkle/Documents/Computer Architecture/arch-project/arch-project.srcs/sources_1/imports/cse450-project/~reg2.sv,1743184263,systemVerilog,,/home/sparkle/Documents/Computer Architecture/arch-project/arch-project.srcs/sources_1/imports/cse450-project/testbench.sv,/home/sparkle/Documents/Computer Architecture/arch-project/arch-project.srcs/sources_1/imports/cse450-project/defines.sv,register,,uvm,,READ=0;WRITE=1,,,,
