// Seed: 1575206567
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout id_12;
  input id_11;
  input id_10;
  input id_9;
  output id_8;
  output id_7;
  input id_6;
  input id_5;
  output id_4;
  input id_3;
  input id_2;
  output id_1;
  logic id_12;
  type_16(
      1, 1, (1 ? 1 : 1)
  );
  logic id_13;
  assign id_8 = id_3;
  always @(id_2 or posedge id_12) begin
    id_1 = 1;
  end
  type_18(
      id_11 * 1, 1'b0
  );
  logic id_14;
  assign id_12 = id_11;
endmodule
