[
    {
        "age": null,
        "album": "",
        "author": "/u/wren6991",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-11-11T00:01:51.061557+00:00",
        "date_dead_since": null,
        "date_published": "2025-11-10T23:40:05+00:00",
        "description": "&#32; submitted by &#32; <a href=\"https://www.reddit.com/user/wren6991\"> /u/wren6991 </a> <br/> <span><a href=\"https://wren.wtf/shower-thoughts/sparse-and-dense-switches-on-riscv/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ottwhq/sparse_and_dense_switches_on_riscv/\">[comments]</a></span>",
        "id": 4035560,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1ottwhq/sparse_and_dense_switches_on_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Sparse and Dense Switches on RISC-V",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Glittering_Age7553",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-11-10T22:00:01.367042+00:00",
        "date_dead_since": null,
        "date_published": "2025-11-10T20:10:41+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I&#39;m analyzing QEMU traces of RISC-V programs compiled with <code>-march=rv64gc</code> and counting control-flow instructions.</p> <p><strong>Commands I&#39;m using:</strong></p> <p>bash</p> <pre><code># Compile riscv64-linux-gnu-gcc -O2 -static -march=rv64gc benchmark.c -o benchmark # Run and trace qemu-riscv64 -d in_asm,exec,nochain -D trace.log benchmark # Then parse trace.log to extract PC sequence </code></pre> <p><strong>Problem:</strong> My current method checks if <code>PC[i+1] != PC[i] + 4</code> to detect branches, but this breaks with compressed instructions (2-byte, increment by 2). This makes O2 binaries show <em>more</em> branches than O0, which seems wrong.</p> <p><strong>Question:</strong> What&#39;s the correct approach?</p> <ul> <li>Parse instruction mnemonics and only count branch/jump opcodes?</li> <li>Handle both increments: <code>if pc_delta not in (2, 4): branch_count++</code>?</li> <li>Disable compressed instructions (<code>",
        "id": 4034131,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1otoil4/how_to_correctly_count_branches_in_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "How to correctly count branches in RISC-V execution traces with compressed instructions?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/superkoning",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-11-10T16:34:25.558623+00:00",
        "date_dead_since": null,
        "date_published": "2025-11-10T16:31:16+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Teaser in Jeff Geerling&#39;s todays video about &quot;Arm Homelab-in-a-Box \u2013 Minisforum MS-R1&quot;: at <a href=\"https://youtu.be/WXfd0rOOtkg?t=240\">https://youtu.be/WXfd0rOOtkg?t=240</a> he says &quot;and a new RISC-V chip I&#39;ll be covering soon.&quot; and then at <a href=\"https://youtu.be/WXfd0rOOtkg?t=245\">https://youtu.be/WXfd0rOOtkg?t=245</a> a picture of chip/soc with blackened chips: two black chips (without writing) on a mini-PCB, on a mobo.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/superkoning\"> /u/superkoning </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1otifst/jeff_geerling_teaser_and_a_new_riscv_chip_ill_be/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1otifst/jeff_geerling_teaser_and_a_new_riscv_chip_ill_be/\">[comments]</a></span>",
        "id": 4032577,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1otifst/jeff_geerling_teaser_and_a_new_riscv_chip_ill_be",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Jeff Geerling teaser: \"and a new RISC-V chip I'll be covering soon.\"",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/skyblade69",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-11-10T16:34:25.671248+00:00",
        "date_dead_since": null,
        "date_published": "2025-11-10T16:01:40+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hi I am currently searching a reliable source for the GCC Compiler on Windows Host. What i currently found was a MinGW Port in MSYS2 and the xpack project. What is, if available, the official source for RISCV GCC on windows? Or do you recommend another compiler?</p> <p>For ARM, the GCC is available directly from the arm website.</p> <p>Thanks!</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/skyblade69\"> /u/skyblade69 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1othmi1/gcc_for_riscv/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1othmi1/gcc_for_riscv/\">[comments]</a></span>",
        "id": 4032578,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1othmi1/gcc_for_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "GCC for RISCV",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Courmisch",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-11-10T11:30:26.930558+00:00",
        "date_dead_since": null,
        "date_published": "2025-11-10T11:17:07+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p><a href=\"https://www.remlab.net/op/riscv-xstime.shtml\">https://www.remlab.net/op/riscv-xstime.shtml</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Courmisch\"> /u/Courmisch </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1otb4hh/assembler_for_spacemit_x60s_integrated_matrix/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1otb4hh/assembler_for_spacemit_x60s_integrated_matrix/\">[comments]</a></span>",
        "id": 4030113,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1otb4hh/assembler_for_spacemit_x60s_integrated_matrix",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Assembler for SpacemiT X60's Integrated Matrix Extension",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Courmisch",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-11-10T10:29:18.263948+00:00",
        "date_dead_since": null,
        "date_published": "2025-11-10T09:54:45+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I can&#39;t see any general purpose processor on their official site and even their &quot;AI chip&quot; sounds more like an NPU than a RISC-V application engine pitched for AI.</p> <p>No mention of C9xx anywhere(?).</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Courmisch\"> /u/Courmisch </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ot9srn/did_thead_give_up/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ot9srn/did_thead_give_up/\">[comments]</a></span>",
        "id": 4029722,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1ot9srn/did_thead_give_up",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Did T-Head give up?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-11-10T00:13:47.084101+00:00",
        "date_dead_since": null,
        "date_published": "2025-11-10T00:11:52+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p><a href=\"https://www.youtube.com/watch?v=Tld91M_bcEI\">https://www.youtube.com/watch?v=Tld91M_bcEI</a></p> <p>On the PowerPC Alliance and other cornerstone developments in the colorful history of RISC processors.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/I00I-SqAR\"> /u/I00I-SqAR </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1osz862/asianometry_why_the_original_apple_silicon_failed/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1osz862/asianometry_why_the_original_apple_silicon_failed/\">[comments]</a></span>",
        "id": 4027264,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1osz862/asianometry_why_the_original_apple_silicon_failed",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Asianometry: Why the Original Apple Silicon Failed",
        "vote": 0
    }
]