<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1652528209">
  <File Type="ROUTE-PWR" Name="UART_wrapper_power_routed.rpt"/>
  <File Type="PA-TCL" Name="UART_wrapper.tcl"/>
  <File Type="ROUTE-PWR-SUM" Name="UART_wrapper_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="UART_wrapper_reports.tcl"/>
  <File Type="BITSTR-MSK" Name="UART_wrapper.msk"/>
  <File Type="ROUTE-CLK" Name="UART_wrapper_clock_utilization_routed.rpt"/>
  <File Type="RDI-RDI" Name="UART_wrapper.vdi"/>
  <File Type="BG-BIT" Name="UART_wrapper.bit"/>
  <File Type="BG-DRC" Name="UART_wrapper.drc"/>
  <File Type="BG-BGN" Name="UART_wrapper.bgn"/>
  <File Type="BG-BIN" Name="UART_wrapper.bin"/>
  <File Type="BITSTR-RBT" Name="UART_wrapper.rbt"/>
  <File Type="BITSTR-NKY" Name="UART_wrapper.nky"/>
  <File Type="BITSTR-BMM" Name="UART_wrapper_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="UART_wrapper.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="UART_wrapper_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-SYSDEF" Name="UART_wrapper.sysdef"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="UART_wrapper_methodology_drc_routed.pb"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="UART_wrapper.ltx"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="OPT-DRC" Name="UART_wrapper_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="UART_wrapper.hwdef"/>
  <File Type="PLACE-IO" Name="UART_wrapper_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="UART_wrapper_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="UART_wrapper_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="UART_wrapper_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="UART_wrapper_incremental_reuse_pre_placed.rpt"/>
  <File Type="ROUTE-DRC" Name="UART_wrapper_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="UART_wrapper_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="UART_wrapper_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="UART_wrapper_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="UART_wrapper_route_status.pb"/>
  <File Type="ROUTE-DCP" Name="UART_wrapper_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="UART_wrapper_routed_error.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="UART_wrapper_routed_bb.dcp"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="UART_wrapper_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="UART_wrapper_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="UART_wrapper_timing_summary_routed.rpx"/>
  <File Type="ROUTE-BUS-SKEW" Name="UART_wrapper_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="UART_wrapper_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="UART_wrapper_bus_skew_routed.rpx"/>
  <File Type="OPT-DCP" Name="UART_wrapper_opt.dcp"/>
  <File Type="PLACE-DCP" Name="UART_wrapper_placed.dcp"/>
  <File Type="PWROPT-DCP" Name="UART_wrapper_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="UART_wrapper_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="UART_wrapper_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="UART_wrapper_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="UART_wrapper_postroute_physopt_bb.dcp"/>
  <File Type="ROUTE-DRC-RPX" Name="UART_wrapper_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="UART_wrapper_methodology_drc_routed.rpx"/>
  <File Type="PDI-FILE" Name="UART_wrapper.pdi"/>
  <File Type="RCFI_FILE" Name="UART_wrapper.rcfi"/>
  <File Type="CFI_FILE" Name="UART_wrapper.cfi"/>
  <File Type="RNPI_FILE" Name="UART_wrapper.rnpi"/>
  <File Type="NPI_FILE" Name="UART_wrapper.npi"/>
  <File Type="RBD_FILE" Name="UART_wrapper.rbd"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/Counter/Structures.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="ImportPath" Val="$PPRDIR/../dnair_practicals/Counter/Structures.v"/>
        <Attr Name="ImportTime" Val="1651298146"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Counter/Control.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="ImportPath" Val="$PPRDIR/../dnair_practicals/Counter/Control.v"/>
        <Attr Name="ImportTime" Val="1651675859"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Counter/Registers.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="ImportPath" Val="$PPRDIR/../dnair_practicals/Counter/Registers.v"/>
        <Attr Name="ImportTime" Val="1651492517"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Counter/UART.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="ImportPath" Val="$PPRDIR/../dnair_practicals/Counter/UART.v"/>
        <Attr Name="ImportTime" Val="1651587286"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Counter/UART_Packets.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="ImportPath" Val="$PPRDIR/../dnair_practicals/Counter/UART_Packets.v"/>
        <Attr Name="ImportTime" Val="1651851963"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Counter/UART_wrapper.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="ImportPath" Val="$PPRDIR/../dnair_practicals/Counter/UART_wrapper.v"/>
        <Attr Name="ImportTime" Val="1651684147"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Counter/UART_echo_top.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../dnair_practicals/Counter/UART_echo_top.v"/>
        <Attr Name="ImportTime" Val="1651243188"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Counter/Control_TB.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../dnair_practicals/Counter/Control_TB.v"/>
        <Attr Name="ImportTime" Val="1651675144"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Counter/UART_TB.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../dnair_practicals/Counter/UART_TB.v"/>
        <Attr Name="ImportTime" Val="1651643729"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Counter/UART_packetiser_TB.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../dnair_practicals/Counter/UART_packetiser_TB.v"/>
        <Attr Name="ImportTime" Val="1651643804"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="UART_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/new/NexysA7T100.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../RCWS/fpga/FPGA_Radar/FPGA_Radar.srcs/constrs_1/imports/new/NexysA7T100.xdc"/>
        <Attr Name="ImportTime" Val="1651953811"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
    <Step Id="write_device_image"/>
  </Strategy>
</GenRun>
