
*** Running vivado
    with args -log muxSelectie.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source muxSelectie.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source muxSelectie.tcl -notrace
Command: synth_design -top muxSelectie -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10612 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 282.719 ; gain = 72.836
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'muxSelectie' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/muxSelectie.vhd:16]
INFO: [Synth 8-3491] module 'carrySaveAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carrySaveAdder.vhd:4' bound to instance 'adunare' of component 'carrySaveAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/muxSelectie.vhd:38]
INFO: [Synth 8-638] synthesizing module 'carrySaveAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carrySaveAdder.vhd:12]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'F1' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carrySaveAdder.vhd:39]
INFO: [Synth 8-638] synthesizing module 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'fullAdder' (1#1) [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:14]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'F2' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carrySaveAdder.vhd:40]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'F3' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carrySaveAdder.vhd:41]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'F4' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carrySaveAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'carrySaveAdder' (2#1) [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carrySaveAdder.vhd:12]
INFO: [Synth 8-3491] module 'wallaceTree' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/wallaceTree.vhd:4' bound to instance 'inmultire' of component 'wallaceTree' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/muxSelectie.vhd:39]
INFO: [Synth 8-638] synthesizing module 'wallaceTree' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/wallaceTree.vhd:10]
INFO: [Synth 8-3491] module 'carrySave8bit' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carrySave8bit.vhd:6' bound to instance 'A1' of component 'carrySave8bit' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/wallaceTree.vhd:54]
INFO: [Synth 8-638] synthesizing module 'carrySave8bit' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carrySave8bit.vhd:14]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'F1' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carrySave8bit.vhd:47]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'F2' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carrySave8bit.vhd:48]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'F3' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carrySave8bit.vhd:49]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'F4' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carrySave8bit.vhd:50]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'F5' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carrySave8bit.vhd:51]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'F6' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carrySave8bit.vhd:52]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'F7' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carrySave8bit.vhd:53]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'F8' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carrySave8bit.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'carrySave8bit' (3#1) [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carrySave8bit.vhd:14]
INFO: [Synth 8-3491] module 'carrySave8bit' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carrySave8bit.vhd:6' bound to instance 'A2' of component 'carrySave8bit' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/wallaceTree.vhd:55]
INFO: [Synth 8-3491] module 'carryPropagateAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carryPropagateAdder.vhd:5' bound to instance 'LAST_ADDER' of component 'carryPropagateAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/wallaceTree.vhd:63]
INFO: [Synth 8-638] synthesizing module 'carryPropagateAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carryPropagateAdder.vhd:12]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'A1' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carryPropagateAdder.vhd:28]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'A2' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carryPropagateAdder.vhd:29]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'A3' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carryPropagateAdder.vhd:30]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'A4' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carryPropagateAdder.vhd:31]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'A5' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carryPropagateAdder.vhd:32]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'A6' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carryPropagateAdder.vhd:33]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'A7' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carryPropagateAdder.vhd:34]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'A8' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carryPropagateAdder.vhd:35]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'F1' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carryPropagateAdder.vhd:39]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'F2' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carryPropagateAdder.vhd:40]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'F3' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carryPropagateAdder.vhd:41]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'F4' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carryPropagateAdder.vhd:42]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'F5' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carryPropagateAdder.vhd:43]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'F6' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carryPropagateAdder.vhd:44]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'F7' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carryPropagateAdder.vhd:45]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/fullAdder.vhd:6' bound to instance 'F8' of component 'fullAdder' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carryPropagateAdder.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'carryPropagateAdder' (4#1) [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/carryPropagateAdder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'wallaceTree' (5#1) [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/wallaceTree.vhd:10]
WARNING: [Synth 8-614] signal 'iesireMultiplicator' is read in the process but is not in the sensitivity list [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/muxSelectie.vhd:40]
WARNING: [Synth 8-614] signal 'sSumator' is read in the process but is not in the sensitivity list [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/muxSelectie.vhd:40]
WARNING: [Synth 8-614] signal 'coutSumator' is read in the process but is not in the sensitivity list [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/muxSelectie.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'muxSelectie' (6#1) [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/muxSelectie.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 321.105 ; gain = 111.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin A2:z[7] to constant 0 [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/wallaceTree.vhd:55]
WARNING: [Synth 8-3295] tying undriven pin A2:z[6] to constant 0 [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/wallaceTree.vhd:55]
WARNING: [Synth 8-3295] tying undriven pin A2:z[5] to constant 0 [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/wallaceTree.vhd:55]
WARNING: [Synth 8-3295] tying undriven pin A2:z[4] to constant 0 [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/wallaceTree.vhd:55]
WARNING: [Synth 8-3295] tying undriven pin A2:z[3] to constant 0 [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/wallaceTree.vhd:55]
WARNING: [Synth 8-3295] tying undriven pin A2:z[2] to constant 0 [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/wallaceTree.vhd:55]
WARNING: [Synth 8-3295] tying undriven pin A2:z[1] to constant 0 [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/wallaceTree.vhd:55]
WARNING: [Synth 8-3295] tying undriven pin LAST_ADDER:y[7] to constant 0 [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/wallaceTree.vhd:63]
WARNING: [Synth 8-3295] tying undriven pin LAST_ADDER:y[6] to constant 0 [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/wallaceTree.vhd:63]
WARNING: [Synth 8-3295] tying undriven pin LAST_ADDER:y[5] to constant 0 [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/wallaceTree.vhd:63]
WARNING: [Synth 8-3295] tying undriven pin LAST_ADDER:y[4] to constant 0 [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/wallaceTree.vhd:63]
WARNING: [Synth 8-3295] tying undriven pin LAST_ADDER:y[3] to constant 0 [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/wallaceTree.vhd:63]
WARNING: [Synth 8-3295] tying undriven pin LAST_ADDER:y[2] to constant 0 [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/wallaceTree.vhd:63]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 321.105 ; gain = 111.223
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/constrs_1/new/constrangeri.xdc]
WARNING: [Vivado 12-507] No nets matched 'sel_IBUF'. [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/constrs_1/new/constrangeri.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/constrs_1/new/constrangeri.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/constrs_1/new/constrangeri.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/constrs_1/new/constrangeri.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/muxSelectie_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/muxSelectie_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 611.348 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 611.348 ; gain = 401.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 611.348 ; gain = 401.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 611.348 ; gain = 401.465
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'coutS_reg' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/muxSelectie.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'iesire_reg' [D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.srcs/sources_1/new/muxSelectie.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 611.348 ; gain = 401.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 56    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module muxSelectie 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module fullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module carrySaveAdder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
Module carrySave8bit 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 611.348 ; gain = 401.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 611.348 ; gain = 401.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 611.348 ; gain = 401.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 611.348 ; gain = 401.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 611.348 ; gain = 401.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 611.348 ; gain = 401.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 611.348 ; gain = 401.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 611.348 ; gain = 401.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 611.348 ; gain = 401.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 611.348 ; gain = 401.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT3  |     5|
|4     |LUT4  |     5|
|5     |LUT5  |     6|
|6     |LUT6  |    13|
|7     |MUXF7 |     1|
|8     |LD    |     5|
|9     |IBUF  |    13|
|10    |OBUF  |     9|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    59|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 611.348 ; gain = 401.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 611.348 ; gain = 111.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 611.348 ; gain = 401.465
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 1 instances
  LD => LDCE (inverted pins: G): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 19 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 611.348 ; gain = 401.465
INFO: [Common 17-1381] The checkpoint 'D:/AN3/SSC/Laborator4_add_multiply/Sumator_Inmultitor/Sumator_Inmultitor.runs/synth_1/muxSelectie.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 611.348 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Oct 29 22:58:54 2023...
