$date
	Sun Oct 23 08:45:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#387617
b1100 !
1"
#387618
b1100 &
b1100 %
1$
#387619
0"
#387622
b110 &
b110 %
#387626
b11 &
b11 %
#387630
b1010 &
b1010 %
#387634
b101 &
b101 %
#387638
b10000 &
b10000 %
#387642
b1000 &
b1000 %
#387646
b100 &
b100 %
#387650
b10 &
b10 %
#387654
b1 &
1#
b1 %
#387658
b0 &
b0 %
0#
0$
#1404773
b11100 !
1"
#1404774
b11100 &
b11100 %
1$
#1404775
0"
#1404778
b1110 &
b1110 %
#1404782
b111 &
b111 %
#1404786
b10110 &
b10110 %
#1404790
b1011 &
b1011 %
#1404794
b100010 &
b100010 %
#1404798
b10001 &
b10001 %
#1404802
b110100 &
b110100 %
#1404806
b11010 &
b11010 %
#1404810
b1101 &
b1101 %
#1404814
b101000 &
b101000 %
#1404818
b10100 &
b10100 %
#1404822
b1010 &
b1010 %
#1404826
b101 &
b101 %
#1404830
b10000 &
b10000 %
#1404834
b1000 &
b1000 %
#1404838
b100 &
b100 %
#1404842
b10 &
b10 %
#1404846
b1 &
1#
b1 %
#1404850
b0 &
b0 %
0#
0$
#2354863
b10100 !
1"
#2354866
b10100 &
b10100 %
1$
#2354867
0"
#2354870
b1010 &
b1010 %
#2354874
b101 &
b101 %
#2354878
b10000 &
b10000 %
#2354882
b1000 &
b1000 %
#2354886
b100 &
b100 %
#2354890
b10 &
b10 %
#2354894
b1 &
1#
b1 %
#2354898
b0 &
b0 %
0#
0$
#4500012
