<profile>

<section name = "Vivado HLS Report for 'pointwise_conv2d_fix'" level="0">
<item name = "Date">Sat Dec 28 18:44:02 2019
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67, 6.380, 6.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">188161, 188161, 188161, 188161, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">188160, 188160, 15, -, -, 12544, no</column>
<column name=" + Loop 1.1">5, 5, 6, 1, 1, 1, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 302, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 511, 121, -</column>
<column name="Memory">0, -, 13, 4, -</column>
<column name="Multiplexer">-, -, -, 134, -</column>
<column name="Register">0, -, 411, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="network_mux_164_16_4_1_U23">network_mux_164_16_4_1, 0, 0, 511, 121, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="network_mul_mul_11ns_5ns_14_1_1_U24">network_mul_mul_11ns_5ns_14_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_32_1_1_U25">network_mul_mul_16s_16s_32_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="SeparableConv2D_0_b_s_U">pointwise_conv2d_fix_SeparableConv2D_0_b_s, 0, 13, 4, 0, 16, 13, 1, 208</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln19_fu_264_p2">+, 0, 0, 19, 14, 1</column>
<column name="add_ln20_2_fu_481_p2">+, 0, 0, 14, 1, 10</column>
<column name="add_ln29_fu_396_p2">+, 0, 0, 13, 11, 11</column>
<column name="add_ln34_1_fu_522_p2">+, 0, 0, 21, 15, 15</column>
<column name="add_ln34_fu_472_p2">+, 0, 0, 19, 14, 14</column>
<column name="buffer_fu_466_p2">+, 0, 0, 26, 19, 19</column>
<column name="out_d_fu_276_p2">+, 0, 0, 15, 1, 5</column>
<column name="out_h_fu_315_p2">+, 0, 0, 15, 1, 5</column>
<column name="out_w_fu_476_p2">+, 0, 0, 15, 1, 5</column>
<column name="sub_ln29_5_fu_346_p2">-, 0, 0, 13, 11, 11</column>
<column name="sub_ln29_fu_252_p2">-, 0, 0, 13, 11, 11</column>
<column name="and_ln34_3_fu_310_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln34_fu_513_p2">and, 0, 0, 16, 16, 16</column>
<column name="icmp_ln19_fu_258_p2">icmp, 0, 0, 13, 14, 13</column>
<column name="icmp_ln20_fu_270_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="icmp_ln21_fu_289_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="or_ln29_fu_363_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln20_2_fu_527_p3">select, 0, 0, 10, 1, 1</column>
<column name="select_ln20_fu_352_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln29_12_fu_375_p3">select, 0, 0, 11, 1, 11</column>
<column name="select_ln29_fu_367_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln33_fu_505_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln34_6_fu_295_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln34_7_fu_357_p3">select, 0, 0, 11, 1, 1</column>
<column name="select_ln34_fu_282_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln33_fu_499_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln34_fu_305_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">53, 12, 1, 12</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter5">9, 2, 1, 2</column>
<column name="ap_phi_mux_in_d_0_phi_fu_219_p4">9, 2, 1, 2</column>
<column name="buffer_0_reg_205">9, 2, 19, 38</column>
<column name="indvar_flatten28_reg_146">9, 2, 14, 28</column>
<column name="indvar_flatten_reg_169">9, 2, 10, 20</column>
<column name="out_d_0_reg_157">9, 2, 5, 10</column>
<column name="out_h_0_reg_181">9, 2, 5, 10</column>
<column name="out_w_0_reg_193">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="SeparableConv2D_0_b_2_reg_633">13, 0, 13, 0</column>
<column name="add_ln19_reg_561">14, 0, 14, 0</column>
<column name="add_ln20_2_reg_706">10, 0, 10, 0</column>
<column name="add_ln34_1_reg_716">15, 0, 15, 0</column>
<column name="add_ln34_reg_696">14, 0, 14, 0</column>
<column name="and_ln34_3_reg_604">1, 0, 1, 0</column>
<column name="and_ln34_reg_711">16, 0, 16, 0</column>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="buffer_0_reg_205">19, 0, 19, 0</column>
<column name="icmp_ln20_reg_566">1, 0, 1, 0</column>
<column name="icmp_ln21_reg_587">1, 0, 1, 0</column>
<column name="in_d_0_reg_215">1, 0, 1, 0</column>
<column name="indvar_flatten28_reg_146">14, 0, 14, 0</column>
<column name="indvar_flatten_reg_169">10, 0, 10, 0</column>
<column name="input_addr_reg_671">14, 0, 14, 0</column>
<column name="input_load_reg_676">16, 0, 16, 0</column>
<column name="mul_ln29_reg_686">32, 0, 32, 0</column>
<column name="mul_ln34_reg_651">14, 0, 14, 0</column>
<column name="out_d_0_reg_157">5, 0, 5, 0</column>
<column name="out_d_reg_576">5, 0, 5, 0</column>
<column name="out_h_0_reg_181">5, 0, 5, 0</column>
<column name="out_h_reg_611">5, 0, 5, 0</column>
<column name="out_w_0_reg_193">5, 0, 5, 0</column>
<column name="out_w_reg_701">5, 0, 5, 0</column>
<column name="select_ln20_2_reg_721">10, 0, 10, 0</column>
<column name="select_ln20_reg_628">5, 0, 5, 0</column>
<column name="select_ln29_12_reg_645">9, 0, 11, 2</column>
<column name="select_ln29_reg_638">5, 0, 5, 0</column>
<column name="select_ln34_6_reg_592">5, 0, 5, 0</column>
<column name="select_ln34_reg_581">5, 0, 5, 0</column>
<column name="sext_ln29_11_reg_661">13, 0, 15, 2</column>
<column name="sub_ln29_5_reg_623">9, 0, 11, 2</column>
<column name="sub_ln29_reg_553">9, 0, 11, 2</column>
<column name="tmp_1_reg_681">16, 0, 16, 0</column>
<column name="trunc_ln34_reg_599">4, 0, 4, 0</column>
<column name="zext_ln24_reg_666">5, 0, 14, 9</column>
<column name="in_d_0_reg_215">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pointwise_conv2d_fix, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pointwise_conv2d_fix, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pointwise_conv2d_fix, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pointwise_conv2d_fix, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pointwise_conv2d_fix, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pointwise_conv2d_fix, return value</column>
<column name="input_r_address0">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 14, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
