set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {pc.vho pc_vhd.sdo}}
	{{"Fast Model"} {pc_fast.vho pc_vhd_fast.sdo}}
}
