{
  "module_name": "nv40.c",
  "hash_id": "b411c89fd03b1a80c606a55027ce2b1fc62cc2a02767e787b6bec7b041a6a2cd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/fifo/nv40.c",
  "human_readable_source": " \n#include \"priv.h\"\n#include \"cgrp.h\"\n#include \"chan.h\"\n#include \"chid.h\"\n#include \"runl.h\"\n\n#include \"regsnv04.h\"\n\n#include <core/ramht.h>\n#include <subdev/fb.h>\n#include <subdev/instmem.h>\n\n#include <nvif/class.h>\n\nstatic int\nnv40_chan_ramfc_write(struct nvkm_chan *chan, u64 offset, u64 length, u32 devm, bool priv)\n{\n\tstruct nvkm_memory *ramfc = chan->cgrp->runl->fifo->engine.subdev.device->imem->ramfc;\n\tconst u32 base = chan->id * 128;\n\n\tchan->ramfc_offset = base;\n\n\tnvkm_kmap(ramfc);\n\tnvkm_wo32(ramfc, base + 0x00, offset);\n\tnvkm_wo32(ramfc, base + 0x04, offset);\n\tnvkm_wo32(ramfc, base + 0x0c, chan->push->addr >> 4);\n\tnvkm_wo32(ramfc, base + 0x18, 0x30000000 |\n\t\t\t\t      NV_PFIFO_CACHE1_DMA_FETCH_TRIG_128_BYTES |\n\t\t\t\t      NV_PFIFO_CACHE1_DMA_FETCH_SIZE_128_BYTES |\n#ifdef __BIG_ENDIAN\n\t\t\t\t      NV_PFIFO_CACHE1_BIG_ENDIAN |\n#endif\n\t\t\t\t      NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_8);\n\tnvkm_wo32(ramfc, base + 0x3c, 0x0001ffff);\n\tnvkm_done(ramfc);\n\treturn 0;\n}\n\nstatic const struct nvkm_chan_func_ramfc\nnv40_chan_ramfc = {\n\t.layout = (const struct nvkm_ramfc_layout[]) {\n\t\t{ 32,  0, 0x00,  0, NV04_PFIFO_CACHE1_DMA_PUT },\n\t\t{ 32,  0, 0x04,  0, NV04_PFIFO_CACHE1_DMA_GET },\n\t\t{ 32,  0, 0x08,  0, NV10_PFIFO_CACHE1_REF_CNT },\n\t\t{ 32,  0, 0x0c,  0, NV04_PFIFO_CACHE1_DMA_INSTANCE },\n\t\t{ 32,  0, 0x10,  0, NV04_PFIFO_CACHE1_DMA_DCOUNT },\n\t\t{ 32,  0, 0x14,  0, NV04_PFIFO_CACHE1_DMA_STATE },\n\t\t{ 28,  0, 0x18,  0, NV04_PFIFO_CACHE1_DMA_FETCH },\n\t\t{  2, 28, 0x18, 28, 0x002058 },\n\t\t{ 32,  0, 0x1c,  0, NV04_PFIFO_CACHE1_ENGINE },\n\t\t{ 32,  0, 0x20,  0, NV04_PFIFO_CACHE1_PULL1 },\n\t\t{ 32,  0, 0x24,  0, NV10_PFIFO_CACHE1_ACQUIRE_VALUE },\n\t\t{ 32,  0, 0x28,  0, NV10_PFIFO_CACHE1_ACQUIRE_TIMESTAMP },\n\t\t{ 32,  0, 0x2c,  0, NV10_PFIFO_CACHE1_ACQUIRE_TIMEOUT },\n\t\t{ 32,  0, 0x30,  0, NV10_PFIFO_CACHE1_SEMAPHORE },\n\t\t{ 32,  0, 0x34,  0, NV10_PFIFO_CACHE1_DMA_SUBROUTINE },\n\t\t{ 32,  0, 0x38,  0, NV40_PFIFO_GRCTX_INSTANCE },\n\t\t{ 17,  0, 0x3c,  0, NV04_PFIFO_DMA_TIMESLICE },\n\t\t{ 32,  0, 0x40,  0, 0x0032e4 },\n\t\t{ 32,  0, 0x44,  0, 0x0032e8 },\n\t\t{ 32,  0, 0x4c,  0, 0x002088 },\n\t\t{ 32,  0, 0x50,  0, 0x003300 },\n\t\t{ 32,  0, 0x54,  0, 0x00330c },\n\t\t{}\n\t},\n\t.write = nv40_chan_ramfc_write,\n\t.clear = nv04_chan_ramfc_clear,\n\t.ctxdma = true,\n};\n\nstatic const struct nvkm_chan_func_userd\nnv40_chan_userd = {\n\t.bar = 0,\n\t.base = 0xc00000,\n\t.size = 0x001000,\n};\n\nstatic const struct nvkm_chan_func\nnv40_chan = {\n\t.inst = &nv04_chan_inst,\n\t.userd = &nv40_chan_userd,\n\t.ramfc = &nv40_chan_ramfc,\n\t.start = nv04_chan_start,\n\t.stop = nv04_chan_stop,\n};\n\nstatic int\nnv40_eobj_ramht_add(struct nvkm_engn *engn, struct nvkm_object *eobj, struct nvkm_chan *chan)\n{\n\tstruct nvkm_fifo *fifo = chan->cgrp->runl->fifo;\n\tstruct nvkm_instmem *imem = fifo->engine.subdev.device->imem;\n\tu32 context = chan->id << 23 | engn->id << 20;\n\tint hash;\n\n\tmutex_lock(&fifo->mutex);\n\thash = nvkm_ramht_insert(imem->ramht, eobj, chan->id, 4, eobj->handle, context);\n\tmutex_unlock(&fifo->mutex);\n\treturn hash;\n}\n\nstatic void\nnv40_ectx_bind(struct nvkm_engn *engn, struct nvkm_cctx *cctx, struct nvkm_chan *chan)\n{\n\tstruct nvkm_fifo *fifo = chan->cgrp->runl->fifo;\n\tstruct nvkm_device *device = fifo->engine.subdev.device;\n\tstruct nvkm_memory *ramfc = device->imem->ramfc;\n\tu32 inst = 0x00000000, reg, ctx;\n\tint chid;\n\n\tswitch (engn->engine->subdev.type) {\n\tcase NVKM_ENGINE_GR:\n\t\treg = 0x0032e0;\n\t\tctx = 0x38;\n\t\tbreak;\n\tcase NVKM_ENGINE_MPEG:\n\t\tif (WARN_ON(device->chipset < 0x44))\n\t\t\treturn;\n\t\treg = 0x00330c;\n\t\tctx = 0x54;\n\t\tbreak;\n\tdefault:\n\t\tWARN_ON(1);\n\t\treturn;\n\t}\n\n\tif (cctx)\n\t\tinst = cctx->vctx->inst->addr >> 4;\n\n\tspin_lock_irq(&fifo->lock);\n\tnvkm_mask(device, 0x002500, 0x00000001, 0x00000000);\n\n\tchid = nvkm_rd32(device, 0x003204) & (fifo->chid->nr - 1);\n\tif (chid == chan->id)\n\t\tnvkm_wr32(device, reg, inst);\n\n\tnvkm_kmap(ramfc);\n\tnvkm_wo32(ramfc, chan->ramfc_offset + ctx, inst);\n\tnvkm_done(ramfc);\n\n\tnvkm_mask(device, 0x002500, 0x00000001, 0x00000001);\n\tspin_unlock_irq(&fifo->lock);\n}\n\nstatic const struct nvkm_engn_func\nnv40_engn = {\n\t.bind = nv40_ectx_bind,\n\t.ramht_add = nv40_eobj_ramht_add,\n\t.ramht_del = nv04_eobj_ramht_del,\n};\n\nstatic const struct nvkm_engn_func\nnv40_engn_sw = {\n\t.ramht_add = nv40_eobj_ramht_add,\n\t.ramht_del = nv04_eobj_ramht_del,\n};\n\nstatic void\nnv40_fifo_init(struct nvkm_fifo *fifo)\n{\n\tstruct nvkm_device *device = fifo->engine.subdev.device;\n\tstruct nvkm_fb *fb = device->fb;\n\tstruct nvkm_instmem *imem = device->imem;\n\tstruct nvkm_ramht *ramht = imem->ramht;\n\tstruct nvkm_memory *ramro = imem->ramro;\n\tstruct nvkm_memory *ramfc = imem->ramfc;\n\n\tnvkm_wr32(device, 0x002040, 0x000000ff);\n\tnvkm_wr32(device, 0x002044, 0x2101ffff);\n\tnvkm_wr32(device, 0x002058, 0x00000001);\n\n\tnvkm_wr32(device, NV03_PFIFO_RAMHT, (0x03 << 24)   |\n\t\t\t\t\t    ((ramht->bits - 9) << 16) |\n\t\t\t\t\t    (ramht->gpuobj->addr >> 8));\n\tnvkm_wr32(device, NV03_PFIFO_RAMRO, nvkm_memory_addr(ramro) >> 8);\n\n\tswitch (device->chipset) {\n\tcase 0x47:\n\tcase 0x49:\n\tcase 0x4b:\n\t\tnvkm_wr32(device, 0x002230, 0x00000001);\n\t\tfallthrough;\n\tcase 0x40:\n\tcase 0x41:\n\tcase 0x42:\n\tcase 0x43:\n\tcase 0x45:\n\tcase 0x48:\n\t\tnvkm_wr32(device, 0x002220, 0x00030002);\n\t\tbreak;\n\tdefault:\n\t\tnvkm_wr32(device, 0x002230, 0x00000000);\n\t\tnvkm_wr32(device, 0x002220, ((fb->ram->size - 512 * 1024 +\n\t\t\t\t\t      nvkm_memory_addr(ramfc)) >> 16) |\n\t\t\t\t\t    0x00030000);\n\t\tbreak;\n\t}\n\n\tnvkm_wr32(device, NV03_PFIFO_CACHE1_PUSH1, fifo->chid->mask);\n\n\tnvkm_wr32(device, NV03_PFIFO_INTR_0, 0xffffffff);\n\tnvkm_wr32(device, NV03_PFIFO_INTR_EN_0, 0xffffffff);\n\n\tnvkm_wr32(device, NV03_PFIFO_CACHE1_PUSH0, 1);\n\tnvkm_wr32(device, NV04_PFIFO_CACHE1_PULL0, 1);\n\tnvkm_wr32(device, NV03_PFIFO_CACHES, 1);\n}\n\nstatic const struct nvkm_fifo_func\nnv40_fifo = {\n\t.chid_nr = nv10_fifo_chid_nr,\n\t.chid_ctor = nv04_fifo_chid_ctor,\n\t.runl_ctor = nv04_fifo_runl_ctor,\n\t.init = nv40_fifo_init,\n\t.intr = nv04_fifo_intr,\n\t.pause = nv04_fifo_pause,\n\t.start = nv04_fifo_start,\n\t.runl = &nv04_runl,\n\t.engn = &nv40_engn,\n\t.engn_sw = &nv40_engn_sw,\n\t.cgrp = {{                        }, &nv04_cgrp },\n\t.chan = {{ 0, 0, NV40_CHANNEL_DMA }, &nv40_chan },\n};\n\nint\nnv40_fifo_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst,\n\t      struct nvkm_fifo **pfifo)\n{\n\treturn nvkm_fifo_new_(&nv40_fifo, device, type, inst, pfifo);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}