Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Mar 25 10:53:22 2024
| Host         : DESKTOP-M1PCUD5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RF_top_timing_summary_routed.rpt -pb RF_top_timing_summary_routed.pb -rpx RF_top_timing_summary_routed.rpx -warn_on_violation
| Design       : RF_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (9)
7. checking multiple_clock (297)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (297)
--------------------------------
 There are 297 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.970        0.000                      0                  514       -0.639       -0.639                      1                  514        3.000        0.000                       0                   303  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         95.970        0.000                      0                  514       -0.639       -0.639                      1                  514       13.360        0.000                       0                   299  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       95.998        0.000                      0                  514       -0.611       -0.611                      1                  514       13.360        0.000                       0                   299  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         95.970        0.000                      0                  514       -0.639       -0.639                      1                  514  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       95.970        0.000                      0                  514       -0.639       -0.639                      1                  514  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       95.970ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.639ns,  Total Violation       -0.639ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.970ns  (required time - arrival time)
  Source:                 RF_state/addr_out_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_0/sdi_q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.828ns (22.728%)  route 2.815ns (77.272%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.492ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.624    -1.492    RF_state/CLK
    SLICE_X5Y50          FDCE                                         r  RF_state/addr_out_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDCE (Prop_fdce_C_Q)         0.456    -1.036 r  RF_state/addr_out_q_reg[4]/Q
                         net (fo=2, routed)           1.227     0.191    RF_state/addr_out[4]
    SLICE_X3Y50          LUT6 (Prop_lut6_I1_O)        0.124     0.315 r  RF_state/sdi_q_i_7/O
                         net (fo=1, routed)           0.666     0.981    RF_0/sdi_q_reg_2
    SLICE_X3Y50          LUT6 (Prop_lut6_I2_O)        0.124     1.105 r  RF_0/sdi_q_i_2/O
                         net (fo=1, routed)           0.922     2.027    RF_0/sdi_q_i_2_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I1_O)        0.124     2.151 r  RF_0/sdi_q_i_1/O
                         net (fo=1, routed)           0.000     2.151    RF_0/sdi_d_0
    SLICE_X3Y49          FDCE                                         r  RF_0/sdi_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.431 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.520    97.951    RF_0/CLK
    SLICE_X3Y49          FDCE                                         r  RF_0/sdi_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.453    98.404    
                         clock uncertainty           -0.318    98.087    
    SLICE_X3Y49          FDCE (Setup_fdce_C_D)        0.034    98.121    RF_0/sdi_q_reg
  -------------------------------------------------------------------
                         required time                         98.121    
                         arrival time                          -2.151    
  -------------------------------------------------------------------
                         slack                                 95.970    

Slack (MET) :             96.130ns  (required time - arrival time)
  Source:                 RF_state/inst_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_0/addr_index_q_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 1.002ns (29.936%)  route 2.345ns (70.064%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 97.940 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.636    -1.480    RF_state/CLK
    SLICE_X6Y47          FDCE                                         r  RF_state/inst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.962 r  RF_state/inst_q_reg[1]/Q
                         net (fo=8, routed)           1.370     0.409    RF_state/inst[1]
    SLICE_X5Y51          LUT3 (Prop_lut3_I0_O)        0.152     0.561 r  RF_state/addr_index_q[2]_i_2/O
                         net (fo=2, routed)           0.434     0.994    RF_0/wait_index_q_reg[2]_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.332     1.326 r  RF_0/addr_index_q[2]_i_1/O
                         net (fo=1, routed)           0.541     1.868    RF_0/addr_index_q[2]_i_1_n_0
    SLICE_X3Y50          FDCE                                         r  RF_0/addr_index_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.431 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.510    97.940    RF_0/CLK
    SLICE_X3Y50          FDCE                                         r  RF_0/addr_index_q_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.453    98.394    
                         clock uncertainty           -0.318    98.076    
    SLICE_X3Y50          FDCE (Setup_fdce_C_D)       -0.078    97.998    RF_0/addr_index_q_reg[2]
  -------------------------------------------------------------------
                         required time                         97.998    
                         arrival time                          -1.868    
  -------------------------------------------------------------------
                         slack                                 96.130    

Slack (MET) :             96.299ns  (required time - arrival time)
  Source:                 RF_state/inst_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_0/wait_index_q_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 1.002ns (30.014%)  route 2.336ns (69.986%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 97.940 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.636    -1.480    RF_state/CLK
    SLICE_X6Y47          FDCE                                         r  RF_state/inst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.962 r  RF_state/inst_q_reg[1]/Q
                         net (fo=8, routed)           1.370     0.409    RF_state/inst[1]
    SLICE_X5Y51          LUT3 (Prop_lut3_I0_O)        0.152     0.561 r  RF_state/addr_index_q[2]_i_2/O
                         net (fo=2, routed)           0.966     1.527    RF_0/wait_index_q_reg[2]_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I2_O)        0.332     1.859 r  RF_0/wait_index_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.859    RF_0/wait_index_q[2]_i_1_n_0
    SLICE_X2Y50          FDCE                                         r  RF_0/wait_index_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.431 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.510    97.940    RF_0/CLK
    SLICE_X2Y50          FDCE                                         r  RF_0/wait_index_q_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.453    98.394    
                         clock uncertainty           -0.318    98.076    
    SLICE_X2Y50          FDCE (Setup_fdce_C_D)        0.082    98.158    RF_0/wait_index_q_reg[2]
  -------------------------------------------------------------------
                         required time                         98.158    
                         arrival time                          -1.859    
  -------------------------------------------------------------------
                         slack                                 96.299    

Slack (MET) :             96.651ns  (required time - arrival time)
  Source:                 RF_state/inst_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_0/mode_q_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.670ns (25.550%)  route 1.952ns (74.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 97.938 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.636    -1.480    RF_state/CLK
    SLICE_X6Y47          FDCE                                         r  RF_state/inst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.962 r  RF_state/inst_q_reg[0]/Q
                         net (fo=7, routed)           1.570     0.608    RF_state/inst[0]
    SLICE_X5Y51          LUT4 (Prop_lut4_I0_O)        0.152     0.760 r  RF_state/mode_q[0]_i_1/O
                         net (fo=1, routed)           0.382     1.143    RF_0/mode_q_reg[0]_0
    SLICE_X5Y51          FDCE                                         r  RF_0/mode_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.431 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.508    97.938    RF_0/CLK
    SLICE_X5Y51          FDCE                                         r  RF_0/mode_q_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.453    98.392    
                         clock uncertainty           -0.318    98.074    
    SLICE_X5Y51          FDCE (Setup_fdce_C_D)       -0.280    97.794    RF_0/mode_q_reg[0]
  -------------------------------------------------------------------
                         required time                         97.794    
                         arrival time                          -1.143    
  -------------------------------------------------------------------
                         slack                                 96.651    

Slack (MET) :             96.829ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.486ns  (logic 0.648ns (26.066%)  route 1.838ns (73.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.884 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    98.523    RF_0/CLK
    SLICE_X2Y48          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.524    99.047 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.006   100.053    RF_state/ready
    SLICE_X7Y49          LUT6 (Prop_lut6_I2_O)        0.124   100.177 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.832   101.009    RF_state/counter_q[17]_i_1_n_0
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.441   197.871    RF_state/CLK
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[14]/C
                         clock pessimism              0.453   198.325    
                         clock uncertainty           -0.318   198.007    
    SLICE_X12Y50         FDCE (Setup_fdce_C_CE)      -0.169   197.838    RF_state/counter_q_reg[14]
  -------------------------------------------------------------------
                         required time                        197.838    
                         arrival time                        -101.009    
  -------------------------------------------------------------------
                         slack                                 96.829    

Slack (MET) :             96.829ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.486ns  (logic 0.648ns (26.066%)  route 1.838ns (73.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.884 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    98.523    RF_0/CLK
    SLICE_X2Y48          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.524    99.047 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.006   100.053    RF_state/ready
    SLICE_X7Y49          LUT6 (Prop_lut6_I2_O)        0.124   100.177 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.832   101.009    RF_state/counter_q[17]_i_1_n_0
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.441   197.871    RF_state/CLK
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[15]/C
                         clock pessimism              0.453   198.325    
                         clock uncertainty           -0.318   198.007    
    SLICE_X12Y50         FDCE (Setup_fdce_C_CE)      -0.169   197.838    RF_state/counter_q_reg[15]
  -------------------------------------------------------------------
                         required time                        197.838    
                         arrival time                        -101.009    
  -------------------------------------------------------------------
                         slack                                 96.829    

Slack (MET) :             96.829ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.486ns  (logic 0.648ns (26.066%)  route 1.838ns (73.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.884 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    98.523    RF_0/CLK
    SLICE_X2Y48          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.524    99.047 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.006   100.053    RF_state/ready
    SLICE_X7Y49          LUT6 (Prop_lut6_I2_O)        0.124   100.177 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.832   101.009    RF_state/counter_q[17]_i_1_n_0
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.441   197.871    RF_state/CLK
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[16]/C
                         clock pessimism              0.453   198.325    
                         clock uncertainty           -0.318   198.007    
    SLICE_X12Y50         FDCE (Setup_fdce_C_CE)      -0.169   197.838    RF_state/counter_q_reg[16]
  -------------------------------------------------------------------
                         required time                        197.838    
                         arrival time                        -101.009    
  -------------------------------------------------------------------
                         slack                                 96.829    

Slack (MET) :             96.829ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.486ns  (logic 0.648ns (26.066%)  route 1.838ns (73.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.884 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    98.523    RF_0/CLK
    SLICE_X2Y48          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.524    99.047 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.006   100.053    RF_state/ready
    SLICE_X7Y49          LUT6 (Prop_lut6_I2_O)        0.124   100.177 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.832   101.009    RF_state/counter_q[17]_i_1_n_0
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.441   197.871    RF_state/CLK
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[17]/C
                         clock pessimism              0.453   198.325    
                         clock uncertainty           -0.318   198.007    
    SLICE_X12Y50         FDCE (Setup_fdce_C_CE)      -0.169   197.838    RF_state/counter_q_reg[17]
  -------------------------------------------------------------------
                         required time                        197.838    
                         arrival time                        -101.009    
  -------------------------------------------------------------------
                         slack                                 96.829    

Slack (MET) :             96.875ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.404ns  (logic 0.648ns (26.951%)  route 1.756ns (73.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 197.872 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.884 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    98.523    RF_0/CLK
    SLICE_X2Y48          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.524    99.047 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.006   100.053    RF_state/ready
    SLICE_X7Y49          LUT6 (Prop_lut6_I2_O)        0.124   100.177 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.750   100.928    RF_state/counter_q[17]_i_1_n_0
    SLICE_X11Y50         FDCE                                         r  RF_state/counter_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.442   197.872    RF_state/CLK
    SLICE_X11Y50         FDCE                                         r  RF_state/counter_q_reg[10]/C
                         clock pessimism              0.453   198.326    
                         clock uncertainty           -0.318   198.008    
    SLICE_X11Y50         FDCE (Setup_fdce_C_CE)      -0.205   197.803    RF_state/counter_q_reg[10]
  -------------------------------------------------------------------
                         required time                        197.803    
                         arrival time                        -100.928    
  -------------------------------------------------------------------
                         slack                                 96.875    

Slack (MET) :             96.875ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.404ns  (logic 0.648ns (26.951%)  route 1.756ns (73.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 197.872 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.884 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    98.523    RF_0/CLK
    SLICE_X2Y48          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.524    99.047 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.006   100.053    RF_state/ready
    SLICE_X7Y49          LUT6 (Prop_lut6_I2_O)        0.124   100.177 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.750   100.928    RF_state/counter_q[17]_i_1_n_0
    SLICE_X11Y50         FDCE                                         r  RF_state/counter_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.442   197.872    RF_state/CLK
    SLICE_X11Y50         FDCE                                         r  RF_state/counter_q_reg[11]/C
                         clock pessimism              0.453   198.326    
                         clock uncertainty           -0.318   198.008    
    SLICE_X11Y50         FDCE (Setup_fdce_C_CE)      -0.205   197.803    RF_state/counter_q_reg[11]
  -------------------------------------------------------------------
                         required time                        197.803    
                         arrival time                        -100.928    
  -------------------------------------------------------------------
                         slack                                 96.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.639ns  (arrival time - required time)
  Source:                 clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sck_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.026ns (2.236%)  route 1.137ns (97.764%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -1.600ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.651    -0.437    clk_intr
    SLICE_X0Y19          FDCE                                         r  sck_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.856    -0.898    clk_intr
    SLICE_X0Y19          FDCE                                         r  sck_q_reg/C
                         clock pessimism              0.712    -0.186    
                         clock uncertainty            0.318     0.132    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.070     0.202    sck_q_reg
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                 -0.639    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/data_in_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.204ns (50.598%)  route 0.199ns (49.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.601    -0.487    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.204    -0.283 r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           0.199    -0.084    RF_state/data_in_q_reg[15]_0[13]
    SLICE_X10Y50         FDCE                                         r  RF_state/data_in_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.834    -0.919    RF_state/CLK
    SLICE_X10Y50         FDCE                                         r  RF_state/data_in_q_reg[13]/C
                         clock pessimism              0.432    -0.487    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.052    -0.435    RF_state/data_in_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.589    -0.499    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X6Y61          SRL16E                                       r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485    -0.014 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/Q
                         net (fo=1, routed)           0.000    -0.014    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11_n_0
    SLICE_X6Y61          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.860    -0.894    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X6Y61          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/C
                         clock pessimism              0.395    -0.499    
    SLICE_X6Y61          FDRE (Hold_fdre_C_D)         0.131    -0.368    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_13/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.589    -0.499    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X6Y61          SRL16E                                       r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.011 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/Q
                         net (fo=1, routed)           0.000    -0.011    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12_n_0
    SLICE_X6Y61          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.860    -0.894    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X6Y61          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_13/C
                         clock pessimism              0.395    -0.499    
    SLICE_X6Y61          FDRE (Hold_fdre_C_D)         0.131    -0.368    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_13
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 RF_state/Rx_counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/Rx_counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.226ns (45.310%)  route 0.273ns (54.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.594    -0.494    RF_state/CLK
    SLICE_X4Y48          FDCE                                         r  RF_state/Rx_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.128    -0.366 r  RF_state/Rx_counter_q_reg[3]/Q
                         net (fo=6, routed)           0.273    -0.093    RF_state/in32[3]
    SLICE_X4Y48          LUT5 (Prop_lut5_I4_O)        0.098     0.005 r  RF_state/Rx_counter_q[3]_i_2/O
                         net (fo=1, routed)           0.000     0.005    RF_state/Rx_counter_d[3]
    SLICE_X4Y48          FDCE                                         r  RF_state/Rx_counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.865    -0.889    RF_state/CLK
    SLICE_X4Y48          FDCE                                         r  RF_state/Rx_counter_q_reg[3]/C
                         clock pessimism              0.395    -0.494    
    SLICE_X4Y48          FDCE (Hold_fdce_C_D)         0.107    -0.387    RF_state/Rx_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 RF_state/FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/FSM_onehot_curr_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.231ns (47.358%)  route 0.257ns (52.642%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.567    -0.521    RF_state/CLK
    SLICE_X11Y48         FDCE                                         r  RF_state/FSM_onehot_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  RF_state/FSM_onehot_curr_state_reg[1]/Q
                         net (fo=6, routed)           0.152    -0.228    RF_state/curr_state[1]
    SLICE_X10Y48         LUT5 (Prop_lut5_I2_O)        0.045    -0.183 r  RF_state/FSM_onehot_curr_state[1]_i_2/O
                         net (fo=1, routed)           0.104    -0.078    RF_state/FSM_onehot_curr_state[1]_i_2_n_0
    SLICE_X11Y48         LUT5 (Prop_lut5_I4_O)        0.045    -0.033 r  RF_state/FSM_onehot_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.033    RF_state/next_state__0[1]
    SLICE_X11Y48         FDCE                                         r  RF_state/FSM_onehot_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.837    -0.917    RF_state/CLK
    SLICE_X11Y48         FDCE                                         r  RF_state/FSM_onehot_curr_state_reg[1]/C
                         clock pessimism              0.396    -0.521    
    SLICE_X11Y48         FDCE (Hold_fdce_C_D)         0.092    -0.429    RF_state/FSM_onehot_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/data_in_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.204ns (44.018%)  route 0.259ns (55.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.601    -0.487    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.204    -0.283 r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           0.259    -0.023    RF_state/data_in_q_reg[15]_0[10]
    SLICE_X10Y50         FDCE                                         r  RF_state/data_in_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.834    -0.919    RF_state/CLK
    SLICE_X10Y50         FDCE                                         r  RF_state/data_in_q_reg[10]/C
                         clock pessimism              0.432    -0.487    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.059    -0.428    RF_state/data_in_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.255%)  route 0.243ns (59.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.590    -0.498    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X2Y62          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=10, routed)          0.243    -0.091    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X3Y64          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.858    -0.895    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X3Y64          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism              0.411    -0.484    
    SLICE_X3Y64          FDRE (Hold_fdre_C_R)        -0.018    -0.502    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.255%)  route 0.243ns (59.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.590    -0.498    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X2Y62          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=10, routed)          0.243    -0.091    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X3Y64          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.858    -0.895    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X3Y64          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism              0.411    -0.484    
    SLICE_X3Y64          FDRE (Hold_fdre_C_R)        -0.018    -0.502    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.255%)  route 0.243ns (59.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.590    -0.498    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X2Y62          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=10, routed)          0.243    -0.091    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X3Y64          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.858    -0.895    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X3Y64          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/C
                         clock pessimism              0.411    -0.484    
    SLICE_X3Y64          FDRE (Hold_fdre_C_R)        -0.018    -0.502    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.411    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB18_X0Y20     mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB18_X0Y20     mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clk_wiz_dut/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y50      cs_q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y46      cs_q_reg_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y46      cs_q_reg_lopt_replica_2/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y19      sck_q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y46      sdi_q_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X2Y49      RF_0/FSM_onehot_curr_s_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y61      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y61      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y61      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y61      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y63      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y63      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y63      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y63      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y63      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y63      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y61      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y61      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y61      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y61      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y63      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y63      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y63      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y63      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y63      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y63      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_wiz_dut/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       95.998ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.611ns,  Total Violation       -0.611ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.998ns  (required time - arrival time)
  Source:                 RF_state/addr_out_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_0/sdi_q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.828ns (22.728%)  route 2.815ns (77.272%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.492ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.624    -1.492    RF_state/CLK
    SLICE_X5Y50          FDCE                                         r  RF_state/addr_out_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDCE (Prop_fdce_C_Q)         0.456    -1.036 r  RF_state/addr_out_q_reg[4]/Q
                         net (fo=2, routed)           1.227     0.191    RF_state/addr_out[4]
    SLICE_X3Y50          LUT6 (Prop_lut6_I1_O)        0.124     0.315 r  RF_state/sdi_q_i_7/O
                         net (fo=1, routed)           0.666     0.981    RF_0/sdi_q_reg_2
    SLICE_X3Y50          LUT6 (Prop_lut6_I2_O)        0.124     1.105 r  RF_0/sdi_q_i_2/O
                         net (fo=1, routed)           0.922     2.027    RF_0/sdi_q_i_2_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I1_O)        0.124     2.151 r  RF_0/sdi_q_i_1/O
                         net (fo=1, routed)           0.000     2.151    RF_0/sdi_d_0
    SLICE_X3Y49          FDCE                                         r  RF_0/sdi_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.431 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.520    97.951    RF_0/CLK
    SLICE_X3Y49          FDCE                                         r  RF_0/sdi_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.453    98.404    
                         clock uncertainty           -0.289    98.115    
    SLICE_X3Y49          FDCE (Setup_fdce_C_D)        0.034    98.149    RF_0/sdi_q_reg
  -------------------------------------------------------------------
                         required time                         98.149    
                         arrival time                          -2.151    
  -------------------------------------------------------------------
                         slack                                 95.998    

Slack (MET) :             96.159ns  (required time - arrival time)
  Source:                 RF_state/inst_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_0/addr_index_q_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 1.002ns (29.936%)  route 2.345ns (70.064%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 97.940 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.636    -1.480    RF_state/CLK
    SLICE_X6Y47          FDCE                                         r  RF_state/inst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.962 r  RF_state/inst_q_reg[1]/Q
                         net (fo=8, routed)           1.370     0.409    RF_state/inst[1]
    SLICE_X5Y51          LUT3 (Prop_lut3_I0_O)        0.152     0.561 r  RF_state/addr_index_q[2]_i_2/O
                         net (fo=2, routed)           0.434     0.994    RF_0/wait_index_q_reg[2]_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.332     1.326 r  RF_0/addr_index_q[2]_i_1/O
                         net (fo=1, routed)           0.541     1.868    RF_0/addr_index_q[2]_i_1_n_0
    SLICE_X3Y50          FDCE                                         r  RF_0/addr_index_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.431 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.510    97.940    RF_0/CLK
    SLICE_X3Y50          FDCE                                         r  RF_0/addr_index_q_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.453    98.394    
                         clock uncertainty           -0.289    98.104    
    SLICE_X3Y50          FDCE (Setup_fdce_C_D)       -0.078    98.026    RF_0/addr_index_q_reg[2]
  -------------------------------------------------------------------
                         required time                         98.026    
                         arrival time                          -1.868    
  -------------------------------------------------------------------
                         slack                                 96.159    

Slack (MET) :             96.327ns  (required time - arrival time)
  Source:                 RF_state/inst_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_0/wait_index_q_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 1.002ns (30.014%)  route 2.336ns (69.986%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 97.940 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.636    -1.480    RF_state/CLK
    SLICE_X6Y47          FDCE                                         r  RF_state/inst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.962 r  RF_state/inst_q_reg[1]/Q
                         net (fo=8, routed)           1.370     0.409    RF_state/inst[1]
    SLICE_X5Y51          LUT3 (Prop_lut3_I0_O)        0.152     0.561 r  RF_state/addr_index_q[2]_i_2/O
                         net (fo=2, routed)           0.966     1.527    RF_0/wait_index_q_reg[2]_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I2_O)        0.332     1.859 r  RF_0/wait_index_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.859    RF_0/wait_index_q[2]_i_1_n_0
    SLICE_X2Y50          FDCE                                         r  RF_0/wait_index_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.431 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.510    97.940    RF_0/CLK
    SLICE_X2Y50          FDCE                                         r  RF_0/wait_index_q_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.453    98.394    
                         clock uncertainty           -0.289    98.104    
    SLICE_X2Y50          FDCE (Setup_fdce_C_D)        0.082    98.186    RF_0/wait_index_q_reg[2]
  -------------------------------------------------------------------
                         required time                         98.186    
                         arrival time                          -1.859    
  -------------------------------------------------------------------
                         slack                                 96.327    

Slack (MET) :             96.680ns  (required time - arrival time)
  Source:                 RF_state/inst_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_0/mode_q_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.670ns (25.550%)  route 1.952ns (74.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 97.938 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.636    -1.480    RF_state/CLK
    SLICE_X6Y47          FDCE                                         r  RF_state/inst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.962 r  RF_state/inst_q_reg[0]/Q
                         net (fo=7, routed)           1.570     0.608    RF_state/inst[0]
    SLICE_X5Y51          LUT4 (Prop_lut4_I0_O)        0.152     0.760 r  RF_state/mode_q[0]_i_1/O
                         net (fo=1, routed)           0.382     1.143    RF_0/mode_q_reg[0]_0
    SLICE_X5Y51          FDCE                                         r  RF_0/mode_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.431 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.508    97.938    RF_0/CLK
    SLICE_X5Y51          FDCE                                         r  RF_0/mode_q_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.453    98.392    
                         clock uncertainty           -0.289    98.102    
    SLICE_X5Y51          FDCE (Setup_fdce_C_D)       -0.280    97.822    RF_0/mode_q_reg[0]
  -------------------------------------------------------------------
                         required time                         97.822    
                         arrival time                          -1.143    
  -------------------------------------------------------------------
                         slack                                 96.680    

Slack (MET) :             96.857ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        2.486ns  (logic 0.648ns (26.066%)  route 1.838ns (73.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.884 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    98.523    RF_0/CLK
    SLICE_X2Y48          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.524    99.047 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.006   100.053    RF_state/ready
    SLICE_X7Y49          LUT6 (Prop_lut6_I2_O)        0.124   100.177 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.832   101.009    RF_state/counter_q[17]_i_1_n_0
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.441   197.871    RF_state/CLK
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[14]/C
                         clock pessimism              0.453   198.325    
                         clock uncertainty           -0.289   198.035    
    SLICE_X12Y50         FDCE (Setup_fdce_C_CE)      -0.169   197.866    RF_state/counter_q_reg[14]
  -------------------------------------------------------------------
                         required time                        197.866    
                         arrival time                        -101.009    
  -------------------------------------------------------------------
                         slack                                 96.857    

Slack (MET) :             96.857ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        2.486ns  (logic 0.648ns (26.066%)  route 1.838ns (73.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.884 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    98.523    RF_0/CLK
    SLICE_X2Y48          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.524    99.047 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.006   100.053    RF_state/ready
    SLICE_X7Y49          LUT6 (Prop_lut6_I2_O)        0.124   100.177 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.832   101.009    RF_state/counter_q[17]_i_1_n_0
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.441   197.871    RF_state/CLK
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[15]/C
                         clock pessimism              0.453   198.325    
                         clock uncertainty           -0.289   198.035    
    SLICE_X12Y50         FDCE (Setup_fdce_C_CE)      -0.169   197.866    RF_state/counter_q_reg[15]
  -------------------------------------------------------------------
                         required time                        197.866    
                         arrival time                        -101.009    
  -------------------------------------------------------------------
                         slack                                 96.857    

Slack (MET) :             96.857ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        2.486ns  (logic 0.648ns (26.066%)  route 1.838ns (73.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.884 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    98.523    RF_0/CLK
    SLICE_X2Y48          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.524    99.047 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.006   100.053    RF_state/ready
    SLICE_X7Y49          LUT6 (Prop_lut6_I2_O)        0.124   100.177 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.832   101.009    RF_state/counter_q[17]_i_1_n_0
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.441   197.871    RF_state/CLK
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[16]/C
                         clock pessimism              0.453   198.325    
                         clock uncertainty           -0.289   198.035    
    SLICE_X12Y50         FDCE (Setup_fdce_C_CE)      -0.169   197.866    RF_state/counter_q_reg[16]
  -------------------------------------------------------------------
                         required time                        197.866    
                         arrival time                        -101.009    
  -------------------------------------------------------------------
                         slack                                 96.857    

Slack (MET) :             96.857ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        2.486ns  (logic 0.648ns (26.066%)  route 1.838ns (73.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.884 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    98.523    RF_0/CLK
    SLICE_X2Y48          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.524    99.047 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.006   100.053    RF_state/ready
    SLICE_X7Y49          LUT6 (Prop_lut6_I2_O)        0.124   100.177 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.832   101.009    RF_state/counter_q[17]_i_1_n_0
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.441   197.871    RF_state/CLK
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[17]/C
                         clock pessimism              0.453   198.325    
                         clock uncertainty           -0.289   198.035    
    SLICE_X12Y50         FDCE (Setup_fdce_C_CE)      -0.169   197.866    RF_state/counter_q_reg[17]
  -------------------------------------------------------------------
                         required time                        197.866    
                         arrival time                        -101.009    
  -------------------------------------------------------------------
                         slack                                 96.857    

Slack (MET) :             96.904ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        2.404ns  (logic 0.648ns (26.951%)  route 1.756ns (73.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 197.872 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.884 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    98.523    RF_0/CLK
    SLICE_X2Y48          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.524    99.047 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.006   100.053    RF_state/ready
    SLICE_X7Y49          LUT6 (Prop_lut6_I2_O)        0.124   100.177 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.750   100.928    RF_state/counter_q[17]_i_1_n_0
    SLICE_X11Y50         FDCE                                         r  RF_state/counter_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.442   197.872    RF_state/CLK
    SLICE_X11Y50         FDCE                                         r  RF_state/counter_q_reg[10]/C
                         clock pessimism              0.453   198.326    
                         clock uncertainty           -0.289   198.036    
    SLICE_X11Y50         FDCE (Setup_fdce_C_CE)      -0.205   197.831    RF_state/counter_q_reg[10]
  -------------------------------------------------------------------
                         required time                        197.831    
                         arrival time                        -100.928    
  -------------------------------------------------------------------
                         slack                                 96.904    

Slack (MET) :             96.904ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        2.404ns  (logic 0.648ns (26.951%)  route 1.756ns (73.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 197.872 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.884 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    98.523    RF_0/CLK
    SLICE_X2Y48          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.524    99.047 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.006   100.053    RF_state/ready
    SLICE_X7Y49          LUT6 (Prop_lut6_I2_O)        0.124   100.177 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.750   100.928    RF_state/counter_q[17]_i_1_n_0
    SLICE_X11Y50         FDCE                                         r  RF_state/counter_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.442   197.872    RF_state/CLK
    SLICE_X11Y50         FDCE                                         r  RF_state/counter_q_reg[11]/C
                         clock pessimism              0.453   198.326    
                         clock uncertainty           -0.289   198.036    
    SLICE_X11Y50         FDCE (Setup_fdce_C_CE)      -0.205   197.831    RF_state/counter_q_reg[11]
  -------------------------------------------------------------------
                         required time                        197.831    
                         arrival time                        -100.928    
  -------------------------------------------------------------------
                         slack                                 96.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.611ns  (arrival time - required time)
  Source:                 clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sck_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.026ns (2.236%)  route 1.137ns (97.764%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -1.600ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.651    -0.437    clk_intr
    SLICE_X0Y19          FDCE                                         r  sck_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.856    -0.898    clk_intr
    SLICE_X0Y19          FDCE                                         r  sck_q_reg/C
                         clock pessimism              0.712    -0.186    
                         clock uncertainty            0.289     0.104    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.070     0.174    sck_q_reg
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                 -0.611    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/data_in_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.204ns (50.598%)  route 0.199ns (49.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.601    -0.487    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.204    -0.283 r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           0.199    -0.084    RF_state/data_in_q_reg[15]_0[13]
    SLICE_X10Y50         FDCE                                         r  RF_state/data_in_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.834    -0.919    RF_state/CLK
    SLICE_X10Y50         FDCE                                         r  RF_state/data_in_q_reg[13]/C
                         clock pessimism              0.432    -0.487    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.052    -0.435    RF_state/data_in_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.589    -0.499    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X6Y61          SRL16E                                       r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485    -0.014 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/Q
                         net (fo=1, routed)           0.000    -0.014    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11_n_0
    SLICE_X6Y61          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.860    -0.894    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X6Y61          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/C
                         clock pessimism              0.395    -0.499    
    SLICE_X6Y61          FDRE (Hold_fdre_C_D)         0.131    -0.368    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_13/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.589    -0.499    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X6Y61          SRL16E                                       r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.011 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/Q
                         net (fo=1, routed)           0.000    -0.011    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12_n_0
    SLICE_X6Y61          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.860    -0.894    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X6Y61          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_13/C
                         clock pessimism              0.395    -0.499    
    SLICE_X6Y61          FDRE (Hold_fdre_C_D)         0.131    -0.368    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_13
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 RF_state/Rx_counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/Rx_counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.226ns (45.310%)  route 0.273ns (54.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.594    -0.494    RF_state/CLK
    SLICE_X4Y48          FDCE                                         r  RF_state/Rx_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.128    -0.366 r  RF_state/Rx_counter_q_reg[3]/Q
                         net (fo=6, routed)           0.273    -0.093    RF_state/in32[3]
    SLICE_X4Y48          LUT5 (Prop_lut5_I4_O)        0.098     0.005 r  RF_state/Rx_counter_q[3]_i_2/O
                         net (fo=1, routed)           0.000     0.005    RF_state/Rx_counter_d[3]
    SLICE_X4Y48          FDCE                                         r  RF_state/Rx_counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.865    -0.889    RF_state/CLK
    SLICE_X4Y48          FDCE                                         r  RF_state/Rx_counter_q_reg[3]/C
                         clock pessimism              0.395    -0.494    
    SLICE_X4Y48          FDCE (Hold_fdce_C_D)         0.107    -0.387    RF_state/Rx_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 RF_state/FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/FSM_onehot_curr_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.231ns (47.358%)  route 0.257ns (52.642%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.567    -0.521    RF_state/CLK
    SLICE_X11Y48         FDCE                                         r  RF_state/FSM_onehot_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  RF_state/FSM_onehot_curr_state_reg[1]/Q
                         net (fo=6, routed)           0.152    -0.228    RF_state/curr_state[1]
    SLICE_X10Y48         LUT5 (Prop_lut5_I2_O)        0.045    -0.183 r  RF_state/FSM_onehot_curr_state[1]_i_2/O
                         net (fo=1, routed)           0.104    -0.078    RF_state/FSM_onehot_curr_state[1]_i_2_n_0
    SLICE_X11Y48         LUT5 (Prop_lut5_I4_O)        0.045    -0.033 r  RF_state/FSM_onehot_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.033    RF_state/next_state__0[1]
    SLICE_X11Y48         FDCE                                         r  RF_state/FSM_onehot_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.837    -0.917    RF_state/CLK
    SLICE_X11Y48         FDCE                                         r  RF_state/FSM_onehot_curr_state_reg[1]/C
                         clock pessimism              0.396    -0.521    
    SLICE_X11Y48         FDCE (Hold_fdce_C_D)         0.092    -0.429    RF_state/FSM_onehot_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/data_in_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.204ns (44.018%)  route 0.259ns (55.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.601    -0.487    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.204    -0.283 r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           0.259    -0.023    RF_state/data_in_q_reg[15]_0[10]
    SLICE_X10Y50         FDCE                                         r  RF_state/data_in_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.834    -0.919    RF_state/CLK
    SLICE_X10Y50         FDCE                                         r  RF_state/data_in_q_reg[10]/C
                         clock pessimism              0.432    -0.487    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.059    -0.428    RF_state/data_in_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.255%)  route 0.243ns (59.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.590    -0.498    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X2Y62          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=10, routed)          0.243    -0.091    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X3Y64          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.858    -0.895    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X3Y64          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism              0.411    -0.484    
    SLICE_X3Y64          FDRE (Hold_fdre_C_R)        -0.018    -0.502    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.255%)  route 0.243ns (59.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.590    -0.498    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X2Y62          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=10, routed)          0.243    -0.091    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X3Y64          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.858    -0.895    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X3Y64          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism              0.411    -0.484    
    SLICE_X3Y64          FDRE (Hold_fdre_C_R)        -0.018    -0.502    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.255%)  route 0.243ns (59.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.590    -0.498    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X2Y62          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=10, routed)          0.243    -0.091    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X3Y64          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.858    -0.895    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X3Y64          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/C
                         clock pessimism              0.411    -0.484    
    SLICE_X3Y64          FDRE (Hold_fdre_C_R)        -0.018    -0.502    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.411    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB18_X0Y20     mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB18_X0Y20     mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clk_wiz_dut/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y50      cs_q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y46      cs_q_reg_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y46      cs_q_reg_lopt_replica_2/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y19      sck_q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y46      sdi_q_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X2Y49      RF_0/FSM_onehot_curr_s_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y61      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y61      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y61      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y61      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y63      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y63      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y63      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y63      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y63      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y63      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y61      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y61      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y61      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X6Y61      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y63      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y63      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y63      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y63      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y63      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X2Y63      uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_wiz_dut/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       95.970ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.639ns,  Total Violation       -0.639ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.970ns  (required time - arrival time)
  Source:                 RF_state/addr_out_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_0/sdi_q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.828ns (22.728%)  route 2.815ns (77.272%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.492ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.624    -1.492    RF_state/CLK
    SLICE_X5Y50          FDCE                                         r  RF_state/addr_out_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDCE (Prop_fdce_C_Q)         0.456    -1.036 r  RF_state/addr_out_q_reg[4]/Q
                         net (fo=2, routed)           1.227     0.191    RF_state/addr_out[4]
    SLICE_X3Y50          LUT6 (Prop_lut6_I1_O)        0.124     0.315 r  RF_state/sdi_q_i_7/O
                         net (fo=1, routed)           0.666     0.981    RF_0/sdi_q_reg_2
    SLICE_X3Y50          LUT6 (Prop_lut6_I2_O)        0.124     1.105 r  RF_0/sdi_q_i_2/O
                         net (fo=1, routed)           0.922     2.027    RF_0/sdi_q_i_2_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I1_O)        0.124     2.151 r  RF_0/sdi_q_i_1/O
                         net (fo=1, routed)           0.000     2.151    RF_0/sdi_d_0
    SLICE_X3Y49          FDCE                                         r  RF_0/sdi_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.431 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.520    97.951    RF_0/CLK
    SLICE_X3Y49          FDCE                                         r  RF_0/sdi_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.453    98.404    
                         clock uncertainty           -0.318    98.087    
    SLICE_X3Y49          FDCE (Setup_fdce_C_D)        0.034    98.121    RF_0/sdi_q_reg
  -------------------------------------------------------------------
                         required time                         98.121    
                         arrival time                          -2.151    
  -------------------------------------------------------------------
                         slack                                 95.970    

Slack (MET) :             96.130ns  (required time - arrival time)
  Source:                 RF_state/inst_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_0/addr_index_q_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 1.002ns (29.936%)  route 2.345ns (70.064%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 97.940 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.636    -1.480    RF_state/CLK
    SLICE_X6Y47          FDCE                                         r  RF_state/inst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.962 r  RF_state/inst_q_reg[1]/Q
                         net (fo=8, routed)           1.370     0.409    RF_state/inst[1]
    SLICE_X5Y51          LUT3 (Prop_lut3_I0_O)        0.152     0.561 r  RF_state/addr_index_q[2]_i_2/O
                         net (fo=2, routed)           0.434     0.994    RF_0/wait_index_q_reg[2]_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.332     1.326 r  RF_0/addr_index_q[2]_i_1/O
                         net (fo=1, routed)           0.541     1.868    RF_0/addr_index_q[2]_i_1_n_0
    SLICE_X3Y50          FDCE                                         r  RF_0/addr_index_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.431 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.510    97.940    RF_0/CLK
    SLICE_X3Y50          FDCE                                         r  RF_0/addr_index_q_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.453    98.394    
                         clock uncertainty           -0.318    98.076    
    SLICE_X3Y50          FDCE (Setup_fdce_C_D)       -0.078    97.998    RF_0/addr_index_q_reg[2]
  -------------------------------------------------------------------
                         required time                         97.998    
                         arrival time                          -1.868    
  -------------------------------------------------------------------
                         slack                                 96.130    

Slack (MET) :             96.299ns  (required time - arrival time)
  Source:                 RF_state/inst_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_0/wait_index_q_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 1.002ns (30.014%)  route 2.336ns (69.986%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 97.940 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.636    -1.480    RF_state/CLK
    SLICE_X6Y47          FDCE                                         r  RF_state/inst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.962 r  RF_state/inst_q_reg[1]/Q
                         net (fo=8, routed)           1.370     0.409    RF_state/inst[1]
    SLICE_X5Y51          LUT3 (Prop_lut3_I0_O)        0.152     0.561 r  RF_state/addr_index_q[2]_i_2/O
                         net (fo=2, routed)           0.966     1.527    RF_0/wait_index_q_reg[2]_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I2_O)        0.332     1.859 r  RF_0/wait_index_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.859    RF_0/wait_index_q[2]_i_1_n_0
    SLICE_X2Y50          FDCE                                         r  RF_0/wait_index_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.431 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.510    97.940    RF_0/CLK
    SLICE_X2Y50          FDCE                                         r  RF_0/wait_index_q_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.453    98.394    
                         clock uncertainty           -0.318    98.076    
    SLICE_X2Y50          FDCE (Setup_fdce_C_D)        0.082    98.158    RF_0/wait_index_q_reg[2]
  -------------------------------------------------------------------
                         required time                         98.158    
                         arrival time                          -1.859    
  -------------------------------------------------------------------
                         slack                                 96.299    

Slack (MET) :             96.651ns  (required time - arrival time)
  Source:                 RF_state/inst_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_0/mode_q_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.670ns (25.550%)  route 1.952ns (74.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 97.938 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.636    -1.480    RF_state/CLK
    SLICE_X6Y47          FDCE                                         r  RF_state/inst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.962 r  RF_state/inst_q_reg[0]/Q
                         net (fo=7, routed)           1.570     0.608    RF_state/inst[0]
    SLICE_X5Y51          LUT4 (Prop_lut4_I0_O)        0.152     0.760 r  RF_state/mode_q[0]_i_1/O
                         net (fo=1, routed)           0.382     1.143    RF_0/mode_q_reg[0]_0
    SLICE_X5Y51          FDCE                                         r  RF_0/mode_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.431 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.508    97.938    RF_0/CLK
    SLICE_X5Y51          FDCE                                         r  RF_0/mode_q_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.453    98.392    
                         clock uncertainty           -0.318    98.074    
    SLICE_X5Y51          FDCE (Setup_fdce_C_D)       -0.280    97.794    RF_0/mode_q_reg[0]
  -------------------------------------------------------------------
                         required time                         97.794    
                         arrival time                          -1.143    
  -------------------------------------------------------------------
                         slack                                 96.651    

Slack (MET) :             96.829ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        2.486ns  (logic 0.648ns (26.066%)  route 1.838ns (73.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.884 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    98.523    RF_0/CLK
    SLICE_X2Y48          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.524    99.047 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.006   100.053    RF_state/ready
    SLICE_X7Y49          LUT6 (Prop_lut6_I2_O)        0.124   100.177 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.832   101.009    RF_state/counter_q[17]_i_1_n_0
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.441   197.871    RF_state/CLK
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[14]/C
                         clock pessimism              0.453   198.325    
                         clock uncertainty           -0.318   198.007    
    SLICE_X12Y50         FDCE (Setup_fdce_C_CE)      -0.169   197.838    RF_state/counter_q_reg[14]
  -------------------------------------------------------------------
                         required time                        197.838    
                         arrival time                        -101.009    
  -------------------------------------------------------------------
                         slack                                 96.829    

Slack (MET) :             96.829ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        2.486ns  (logic 0.648ns (26.066%)  route 1.838ns (73.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.884 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    98.523    RF_0/CLK
    SLICE_X2Y48          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.524    99.047 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.006   100.053    RF_state/ready
    SLICE_X7Y49          LUT6 (Prop_lut6_I2_O)        0.124   100.177 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.832   101.009    RF_state/counter_q[17]_i_1_n_0
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.441   197.871    RF_state/CLK
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[15]/C
                         clock pessimism              0.453   198.325    
                         clock uncertainty           -0.318   198.007    
    SLICE_X12Y50         FDCE (Setup_fdce_C_CE)      -0.169   197.838    RF_state/counter_q_reg[15]
  -------------------------------------------------------------------
                         required time                        197.838    
                         arrival time                        -101.009    
  -------------------------------------------------------------------
                         slack                                 96.829    

Slack (MET) :             96.829ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        2.486ns  (logic 0.648ns (26.066%)  route 1.838ns (73.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.884 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    98.523    RF_0/CLK
    SLICE_X2Y48          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.524    99.047 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.006   100.053    RF_state/ready
    SLICE_X7Y49          LUT6 (Prop_lut6_I2_O)        0.124   100.177 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.832   101.009    RF_state/counter_q[17]_i_1_n_0
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.441   197.871    RF_state/CLK
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[16]/C
                         clock pessimism              0.453   198.325    
                         clock uncertainty           -0.318   198.007    
    SLICE_X12Y50         FDCE (Setup_fdce_C_CE)      -0.169   197.838    RF_state/counter_q_reg[16]
  -------------------------------------------------------------------
                         required time                        197.838    
                         arrival time                        -101.009    
  -------------------------------------------------------------------
                         slack                                 96.829    

Slack (MET) :             96.829ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        2.486ns  (logic 0.648ns (26.066%)  route 1.838ns (73.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.884 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    98.523    RF_0/CLK
    SLICE_X2Y48          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.524    99.047 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.006   100.053    RF_state/ready
    SLICE_X7Y49          LUT6 (Prop_lut6_I2_O)        0.124   100.177 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.832   101.009    RF_state/counter_q[17]_i_1_n_0
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.441   197.871    RF_state/CLK
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[17]/C
                         clock pessimism              0.453   198.325    
                         clock uncertainty           -0.318   198.007    
    SLICE_X12Y50         FDCE (Setup_fdce_C_CE)      -0.169   197.838    RF_state/counter_q_reg[17]
  -------------------------------------------------------------------
                         required time                        197.838    
                         arrival time                        -101.009    
  -------------------------------------------------------------------
                         slack                                 96.829    

Slack (MET) :             96.875ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        2.404ns  (logic 0.648ns (26.951%)  route 1.756ns (73.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 197.872 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.884 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    98.523    RF_0/CLK
    SLICE_X2Y48          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.524    99.047 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.006   100.053    RF_state/ready
    SLICE_X7Y49          LUT6 (Prop_lut6_I2_O)        0.124   100.177 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.750   100.928    RF_state/counter_q[17]_i_1_n_0
    SLICE_X11Y50         FDCE                                         r  RF_state/counter_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.442   197.872    RF_state/CLK
    SLICE_X11Y50         FDCE                                         r  RF_state/counter_q_reg[10]/C
                         clock pessimism              0.453   198.326    
                         clock uncertainty           -0.318   198.008    
    SLICE_X11Y50         FDCE (Setup_fdce_C_CE)      -0.205   197.803    RF_state/counter_q_reg[10]
  -------------------------------------------------------------------
                         required time                        197.803    
                         arrival time                        -100.928    
  -------------------------------------------------------------------
                         slack                                 96.875    

Slack (MET) :             96.875ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        2.404ns  (logic 0.648ns (26.951%)  route 1.756ns (73.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 197.872 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.884 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    98.523    RF_0/CLK
    SLICE_X2Y48          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.524    99.047 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.006   100.053    RF_state/ready
    SLICE_X7Y49          LUT6 (Prop_lut6_I2_O)        0.124   100.177 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.750   100.928    RF_state/counter_q[17]_i_1_n_0
    SLICE_X11Y50         FDCE                                         r  RF_state/counter_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.442   197.872    RF_state/CLK
    SLICE_X11Y50         FDCE                                         r  RF_state/counter_q_reg[11]/C
                         clock pessimism              0.453   198.326    
                         clock uncertainty           -0.318   198.008    
    SLICE_X11Y50         FDCE (Setup_fdce_C_CE)      -0.205   197.803    RF_state/counter_q_reg[11]
  -------------------------------------------------------------------
                         required time                        197.803    
                         arrival time                        -100.928    
  -------------------------------------------------------------------
                         slack                                 96.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.639ns  (arrival time - required time)
  Source:                 clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sck_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.026ns (2.236%)  route 1.137ns (97.764%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -1.600ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.651    -0.437    clk_intr
    SLICE_X0Y19          FDCE                                         r  sck_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.856    -0.898    clk_intr
    SLICE_X0Y19          FDCE                                         r  sck_q_reg/C
                         clock pessimism              0.712    -0.186    
                         clock uncertainty            0.318     0.132    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.070     0.202    sck_q_reg
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                 -0.639    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/data_in_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.204ns (50.598%)  route 0.199ns (49.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.601    -0.487    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.204    -0.283 r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           0.199    -0.084    RF_state/data_in_q_reg[15]_0[13]
    SLICE_X10Y50         FDCE                                         r  RF_state/data_in_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.834    -0.919    RF_state/CLK
    SLICE_X10Y50         FDCE                                         r  RF_state/data_in_q_reg[13]/C
                         clock pessimism              0.432    -0.487    
                         clock uncertainty            0.318    -0.169    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.052    -0.117    RF_state/data_in_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.589    -0.499    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X6Y61          SRL16E                                       r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485    -0.014 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/Q
                         net (fo=1, routed)           0.000    -0.014    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11_n_0
    SLICE_X6Y61          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.860    -0.894    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X6Y61          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/C
                         clock pessimism              0.395    -0.499    
                         clock uncertainty            0.318    -0.181    
    SLICE_X6Y61          FDRE (Hold_fdre_C_D)         0.131    -0.050    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_13/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.589    -0.499    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X6Y61          SRL16E                                       r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.011 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/Q
                         net (fo=1, routed)           0.000    -0.011    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12_n_0
    SLICE_X6Y61          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.860    -0.894    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X6Y61          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_13/C
                         clock pessimism              0.395    -0.499    
                         clock uncertainty            0.318    -0.181    
    SLICE_X6Y61          FDRE (Hold_fdre_C_D)         0.131    -0.050    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_13
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 RF_state/Rx_counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/Rx_counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.226ns (45.310%)  route 0.273ns (54.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.594    -0.494    RF_state/CLK
    SLICE_X4Y48          FDCE                                         r  RF_state/Rx_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.128    -0.366 r  RF_state/Rx_counter_q_reg[3]/Q
                         net (fo=6, routed)           0.273    -0.093    RF_state/in32[3]
    SLICE_X4Y48          LUT5 (Prop_lut5_I4_O)        0.098     0.005 r  RF_state/Rx_counter_q[3]_i_2/O
                         net (fo=1, routed)           0.000     0.005    RF_state/Rx_counter_d[3]
    SLICE_X4Y48          FDCE                                         r  RF_state/Rx_counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.865    -0.889    RF_state/CLK
    SLICE_X4Y48          FDCE                                         r  RF_state/Rx_counter_q_reg[3]/C
                         clock pessimism              0.395    -0.494    
                         clock uncertainty            0.318    -0.177    
    SLICE_X4Y48          FDCE (Hold_fdce_C_D)         0.107    -0.070    RF_state/Rx_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 RF_state/FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/FSM_onehot_curr_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.231ns (47.358%)  route 0.257ns (52.642%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.567    -0.521    RF_state/CLK
    SLICE_X11Y48         FDCE                                         r  RF_state/FSM_onehot_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  RF_state/FSM_onehot_curr_state_reg[1]/Q
                         net (fo=6, routed)           0.152    -0.228    RF_state/curr_state[1]
    SLICE_X10Y48         LUT5 (Prop_lut5_I2_O)        0.045    -0.183 r  RF_state/FSM_onehot_curr_state[1]_i_2/O
                         net (fo=1, routed)           0.104    -0.078    RF_state/FSM_onehot_curr_state[1]_i_2_n_0
    SLICE_X11Y48         LUT5 (Prop_lut5_I4_O)        0.045    -0.033 r  RF_state/FSM_onehot_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.033    RF_state/next_state__0[1]
    SLICE_X11Y48         FDCE                                         r  RF_state/FSM_onehot_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.837    -0.917    RF_state/CLK
    SLICE_X11Y48         FDCE                                         r  RF_state/FSM_onehot_curr_state_reg[1]/C
                         clock pessimism              0.396    -0.521    
                         clock uncertainty            0.318    -0.204    
    SLICE_X11Y48         FDCE (Hold_fdce_C_D)         0.092    -0.112    RF_state/FSM_onehot_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/data_in_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.204ns (44.018%)  route 0.259ns (55.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.601    -0.487    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.204    -0.283 r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           0.259    -0.023    RF_state/data_in_q_reg[15]_0[10]
    SLICE_X10Y50         FDCE                                         r  RF_state/data_in_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.834    -0.919    RF_state/CLK
    SLICE_X10Y50         FDCE                                         r  RF_state/data_in_q_reg[10]/C
                         clock pessimism              0.432    -0.487    
                         clock uncertainty            0.318    -0.169    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.059    -0.110    RF_state/data_in_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.255%)  route 0.243ns (59.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.590    -0.498    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X2Y62          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=10, routed)          0.243    -0.091    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X3Y64          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.858    -0.895    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X3Y64          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism              0.411    -0.484    
                         clock uncertainty            0.318    -0.166    
    SLICE_X3Y64          FDRE (Hold_fdre_C_R)        -0.018    -0.184    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.255%)  route 0.243ns (59.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.590    -0.498    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X2Y62          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=10, routed)          0.243    -0.091    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X3Y64          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.858    -0.895    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X3Y64          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism              0.411    -0.484    
                         clock uncertainty            0.318    -0.166    
    SLICE_X3Y64          FDRE (Hold_fdre_C_R)        -0.018    -0.184    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.255%)  route 0.243ns (59.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.590    -0.498    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X2Y62          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=10, routed)          0.243    -0.091    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X3Y64          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.858    -0.895    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X3Y64          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/C
                         clock pessimism              0.411    -0.484    
                         clock uncertainty            0.318    -0.166    
    SLICE_X3Y64          FDRE (Hold_fdre_C_R)        -0.018    -0.184    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       95.970ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.639ns,  Total Violation       -0.639ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.970ns  (required time - arrival time)
  Source:                 RF_state/addr_out_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_0/sdi_q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.828ns (22.728%)  route 2.815ns (77.272%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.492ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.624    -1.492    RF_state/CLK
    SLICE_X5Y50          FDCE                                         r  RF_state/addr_out_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDCE (Prop_fdce_C_Q)         0.456    -1.036 r  RF_state/addr_out_q_reg[4]/Q
                         net (fo=2, routed)           1.227     0.191    RF_state/addr_out[4]
    SLICE_X3Y50          LUT6 (Prop_lut6_I1_O)        0.124     0.315 r  RF_state/sdi_q_i_7/O
                         net (fo=1, routed)           0.666     0.981    RF_0/sdi_q_reg_2
    SLICE_X3Y50          LUT6 (Prop_lut6_I2_O)        0.124     1.105 r  RF_0/sdi_q_i_2/O
                         net (fo=1, routed)           0.922     2.027    RF_0/sdi_q_i_2_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I1_O)        0.124     2.151 r  RF_0/sdi_q_i_1/O
                         net (fo=1, routed)           0.000     2.151    RF_0/sdi_d_0
    SLICE_X3Y49          FDCE                                         r  RF_0/sdi_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.431 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.520    97.951    RF_0/CLK
    SLICE_X3Y49          FDCE                                         r  RF_0/sdi_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.453    98.404    
                         clock uncertainty           -0.318    98.087    
    SLICE_X3Y49          FDCE (Setup_fdce_C_D)        0.034    98.121    RF_0/sdi_q_reg
  -------------------------------------------------------------------
                         required time                         98.121    
                         arrival time                          -2.151    
  -------------------------------------------------------------------
                         slack                                 95.970    

Slack (MET) :             96.130ns  (required time - arrival time)
  Source:                 RF_state/inst_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_0/addr_index_q_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 1.002ns (29.936%)  route 2.345ns (70.064%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 97.940 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.636    -1.480    RF_state/CLK
    SLICE_X6Y47          FDCE                                         r  RF_state/inst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.962 r  RF_state/inst_q_reg[1]/Q
                         net (fo=8, routed)           1.370     0.409    RF_state/inst[1]
    SLICE_X5Y51          LUT3 (Prop_lut3_I0_O)        0.152     0.561 r  RF_state/addr_index_q[2]_i_2/O
                         net (fo=2, routed)           0.434     0.994    RF_0/wait_index_q_reg[2]_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.332     1.326 r  RF_0/addr_index_q[2]_i_1/O
                         net (fo=1, routed)           0.541     1.868    RF_0/addr_index_q[2]_i_1_n_0
    SLICE_X3Y50          FDCE                                         r  RF_0/addr_index_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.431 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.510    97.940    RF_0/CLK
    SLICE_X3Y50          FDCE                                         r  RF_0/addr_index_q_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.453    98.394    
                         clock uncertainty           -0.318    98.076    
    SLICE_X3Y50          FDCE (Setup_fdce_C_D)       -0.078    97.998    RF_0/addr_index_q_reg[2]
  -------------------------------------------------------------------
                         required time                         97.998    
                         arrival time                          -1.868    
  -------------------------------------------------------------------
                         slack                                 96.130    

Slack (MET) :             96.299ns  (required time - arrival time)
  Source:                 RF_state/inst_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_0/wait_index_q_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 1.002ns (30.014%)  route 2.336ns (69.986%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 97.940 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.636    -1.480    RF_state/CLK
    SLICE_X6Y47          FDCE                                         r  RF_state/inst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.962 r  RF_state/inst_q_reg[1]/Q
                         net (fo=8, routed)           1.370     0.409    RF_state/inst[1]
    SLICE_X5Y51          LUT3 (Prop_lut3_I0_O)        0.152     0.561 r  RF_state/addr_index_q[2]_i_2/O
                         net (fo=2, routed)           0.966     1.527    RF_0/wait_index_q_reg[2]_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I2_O)        0.332     1.859 r  RF_0/wait_index_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.859    RF_0/wait_index_q[2]_i_1_n_0
    SLICE_X2Y50          FDCE                                         r  RF_0/wait_index_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.431 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.510    97.940    RF_0/CLK
    SLICE_X2Y50          FDCE                                         r  RF_0/wait_index_q_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.453    98.394    
                         clock uncertainty           -0.318    98.076    
    SLICE_X2Y50          FDCE (Setup_fdce_C_D)        0.082    98.158    RF_0/wait_index_q_reg[2]
  -------------------------------------------------------------------
                         required time                         98.158    
                         arrival time                          -1.859    
  -------------------------------------------------------------------
                         slack                                 96.299    

Slack (MET) :             96.651ns  (required time - arrival time)
  Source:                 RF_state/inst_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_0/mode_q_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.670ns (25.550%)  route 1.952ns (74.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 97.938 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.636    -1.480    RF_state/CLK
    SLICE_X6Y47          FDCE                                         r  RF_state/inst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.962 r  RF_state/inst_q_reg[0]/Q
                         net (fo=7, routed)           1.570     0.608    RF_state/inst[0]
    SLICE_X5Y51          LUT4 (Prop_lut4_I0_O)        0.152     0.760 r  RF_state/mode_q[0]_i_1/O
                         net (fo=1, routed)           0.382     1.143    RF_0/mode_q_reg[0]_0
    SLICE_X5Y51          FDCE                                         r  RF_0/mode_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.431 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.508    97.938    RF_0/CLK
    SLICE_X5Y51          FDCE                                         r  RF_0/mode_q_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.453    98.392    
                         clock uncertainty           -0.318    98.074    
    SLICE_X5Y51          FDCE (Setup_fdce_C_D)       -0.280    97.794    RF_0/mode_q_reg[0]
  -------------------------------------------------------------------
                         required time                         97.794    
                         arrival time                          -1.143    
  -------------------------------------------------------------------
                         slack                                 96.651    

Slack (MET) :             96.829ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.486ns  (logic 0.648ns (26.066%)  route 1.838ns (73.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.884 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    98.523    RF_0/CLK
    SLICE_X2Y48          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.524    99.047 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.006   100.053    RF_state/ready
    SLICE_X7Y49          LUT6 (Prop_lut6_I2_O)        0.124   100.177 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.832   101.009    RF_state/counter_q[17]_i_1_n_0
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.441   197.871    RF_state/CLK
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[14]/C
                         clock pessimism              0.453   198.325    
                         clock uncertainty           -0.318   198.007    
    SLICE_X12Y50         FDCE (Setup_fdce_C_CE)      -0.169   197.838    RF_state/counter_q_reg[14]
  -------------------------------------------------------------------
                         required time                        197.838    
                         arrival time                        -101.009    
  -------------------------------------------------------------------
                         slack                                 96.829    

Slack (MET) :             96.829ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.486ns  (logic 0.648ns (26.066%)  route 1.838ns (73.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.884 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    98.523    RF_0/CLK
    SLICE_X2Y48          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.524    99.047 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.006   100.053    RF_state/ready
    SLICE_X7Y49          LUT6 (Prop_lut6_I2_O)        0.124   100.177 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.832   101.009    RF_state/counter_q[17]_i_1_n_0
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.441   197.871    RF_state/CLK
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[15]/C
                         clock pessimism              0.453   198.325    
                         clock uncertainty           -0.318   198.007    
    SLICE_X12Y50         FDCE (Setup_fdce_C_CE)      -0.169   197.838    RF_state/counter_q_reg[15]
  -------------------------------------------------------------------
                         required time                        197.838    
                         arrival time                        -101.009    
  -------------------------------------------------------------------
                         slack                                 96.829    

Slack (MET) :             96.829ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.486ns  (logic 0.648ns (26.066%)  route 1.838ns (73.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.884 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    98.523    RF_0/CLK
    SLICE_X2Y48          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.524    99.047 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.006   100.053    RF_state/ready
    SLICE_X7Y49          LUT6 (Prop_lut6_I2_O)        0.124   100.177 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.832   101.009    RF_state/counter_q[17]_i_1_n_0
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.441   197.871    RF_state/CLK
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[16]/C
                         clock pessimism              0.453   198.325    
                         clock uncertainty           -0.318   198.007    
    SLICE_X12Y50         FDCE (Setup_fdce_C_CE)      -0.169   197.838    RF_state/counter_q_reg[16]
  -------------------------------------------------------------------
                         required time                        197.838    
                         arrival time                        -101.009    
  -------------------------------------------------------------------
                         slack                                 96.829    

Slack (MET) :             96.829ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.486ns  (logic 0.648ns (26.066%)  route 1.838ns (73.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.884 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    98.523    RF_0/CLK
    SLICE_X2Y48          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.524    99.047 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.006   100.053    RF_state/ready
    SLICE_X7Y49          LUT6 (Prop_lut6_I2_O)        0.124   100.177 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.832   101.009    RF_state/counter_q[17]_i_1_n_0
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.441   197.871    RF_state/CLK
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[17]/C
                         clock pessimism              0.453   198.325    
                         clock uncertainty           -0.318   198.007    
    SLICE_X12Y50         FDCE (Setup_fdce_C_CE)      -0.169   197.838    RF_state/counter_q_reg[17]
  -------------------------------------------------------------------
                         required time                        197.838    
                         arrival time                        -101.009    
  -------------------------------------------------------------------
                         slack                                 96.829    

Slack (MET) :             96.875ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.404ns  (logic 0.648ns (26.951%)  route 1.756ns (73.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 197.872 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.884 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    98.523    RF_0/CLK
    SLICE_X2Y48          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.524    99.047 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.006   100.053    RF_state/ready
    SLICE_X7Y49          LUT6 (Prop_lut6_I2_O)        0.124   100.177 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.750   100.928    RF_state/counter_q[17]_i_1_n_0
    SLICE_X11Y50         FDCE                                         r  RF_state/counter_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.442   197.872    RF_state/CLK
    SLICE_X11Y50         FDCE                                         r  RF_state/counter_q_reg[10]/C
                         clock pessimism              0.453   198.326    
                         clock uncertainty           -0.318   198.008    
    SLICE_X11Y50         FDCE (Setup_fdce_C_CE)      -0.205   197.803    RF_state/counter_q_reg[10]
  -------------------------------------------------------------------
                         required time                        197.803    
                         arrival time                        -100.928    
  -------------------------------------------------------------------
                         slack                                 96.875    

Slack (MET) :             96.875ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/counter_q_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.404ns  (logic 0.648ns (26.951%)  route 1.756ns (73.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 197.872 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.884 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    98.523    RF_0/CLK
    SLICE_X2Y48          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.524    99.047 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.006   100.053    RF_state/ready
    SLICE_X7Y49          LUT6 (Prop_lut6_I2_O)        0.124   100.177 r  RF_state/counter_q[17]_i_1/O
                         net (fo=18, routed)          0.750   100.928    RF_state/counter_q[17]_i_1_n_0
    SLICE_X11Y50         FDCE                                         r  RF_state/counter_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.442   197.872    RF_state/CLK
    SLICE_X11Y50         FDCE                                         r  RF_state/counter_q_reg[11]/C
                         clock pessimism              0.453   198.326    
                         clock uncertainty           -0.318   198.008    
    SLICE_X11Y50         FDCE (Setup_fdce_C_CE)      -0.205   197.803    RF_state/counter_q_reg[11]
  -------------------------------------------------------------------
                         required time                        197.803    
                         arrival time                        -100.928    
  -------------------------------------------------------------------
                         slack                                 96.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.639ns  (arrival time - required time)
  Source:                 clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sck_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.026ns (2.236%)  route 1.137ns (97.764%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -1.600ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.651    -0.437    clk_intr
    SLICE_X0Y19          FDCE                                         r  sck_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.856    -0.898    clk_intr
    SLICE_X0Y19          FDCE                                         r  sck_q_reg/C
                         clock pessimism              0.712    -0.186    
                         clock uncertainty            0.318     0.132    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.070     0.202    sck_q_reg
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                 -0.639    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/data_in_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.204ns (50.598%)  route 0.199ns (49.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.601    -0.487    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.204    -0.283 r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           0.199    -0.084    RF_state/data_in_q_reg[15]_0[13]
    SLICE_X10Y50         FDCE                                         r  RF_state/data_in_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.834    -0.919    RF_state/CLK
    SLICE_X10Y50         FDCE                                         r  RF_state/data_in_q_reg[13]/C
                         clock pessimism              0.432    -0.487    
                         clock uncertainty            0.318    -0.169    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.052    -0.117    RF_state/data_in_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.589    -0.499    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X6Y61          SRL16E                                       r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485    -0.014 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/Q
                         net (fo=1, routed)           0.000    -0.014    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11_n_0
    SLICE_X6Y61          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.860    -0.894    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X6Y61          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/C
                         clock pessimism              0.395    -0.499    
                         clock uncertainty            0.318    -0.181    
    SLICE_X6Y61          FDRE (Hold_fdre_C_D)         0.131    -0.050    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_13/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.589    -0.499    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X6Y61          SRL16E                                       r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.011 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/Q
                         net (fo=1, routed)           0.000    -0.011    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12_n_0
    SLICE_X6Y61          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.860    -0.894    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X6Y61          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_13/C
                         clock pessimism              0.395    -0.499    
                         clock uncertainty            0.318    -0.181    
    SLICE_X6Y61          FDRE (Hold_fdre_C_D)         0.131    -0.050    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[14]_UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_13
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 RF_state/Rx_counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/Rx_counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.226ns (45.310%)  route 0.273ns (54.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.594    -0.494    RF_state/CLK
    SLICE_X4Y48          FDCE                                         r  RF_state/Rx_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.128    -0.366 r  RF_state/Rx_counter_q_reg[3]/Q
                         net (fo=6, routed)           0.273    -0.093    RF_state/in32[3]
    SLICE_X4Y48          LUT5 (Prop_lut5_I4_O)        0.098     0.005 r  RF_state/Rx_counter_q[3]_i_2/O
                         net (fo=1, routed)           0.000     0.005    RF_state/Rx_counter_d[3]
    SLICE_X4Y48          FDCE                                         r  RF_state/Rx_counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.865    -0.889    RF_state/CLK
    SLICE_X4Y48          FDCE                                         r  RF_state/Rx_counter_q_reg[3]/C
                         clock pessimism              0.395    -0.494    
                         clock uncertainty            0.318    -0.177    
    SLICE_X4Y48          FDCE (Hold_fdce_C_D)         0.107    -0.070    RF_state/Rx_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 RF_state/FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/FSM_onehot_curr_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.231ns (47.358%)  route 0.257ns (52.642%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.567    -0.521    RF_state/CLK
    SLICE_X11Y48         FDCE                                         r  RF_state/FSM_onehot_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  RF_state/FSM_onehot_curr_state_reg[1]/Q
                         net (fo=6, routed)           0.152    -0.228    RF_state/curr_state[1]
    SLICE_X10Y48         LUT5 (Prop_lut5_I2_O)        0.045    -0.183 r  RF_state/FSM_onehot_curr_state[1]_i_2/O
                         net (fo=1, routed)           0.104    -0.078    RF_state/FSM_onehot_curr_state[1]_i_2_n_0
    SLICE_X11Y48         LUT5 (Prop_lut5_I4_O)        0.045    -0.033 r  RF_state/FSM_onehot_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.033    RF_state/next_state__0[1]
    SLICE_X11Y48         FDCE                                         r  RF_state/FSM_onehot_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.837    -0.917    RF_state/CLK
    SLICE_X11Y48         FDCE                                         r  RF_state/FSM_onehot_curr_state_reg[1]/C
                         clock pessimism              0.396    -0.521    
                         clock uncertainty            0.318    -0.204    
    SLICE_X11Y48         FDCE (Hold_fdce_C_D)         0.092    -0.112    RF_state/FSM_onehot_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/data_in_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.204ns (44.018%)  route 0.259ns (55.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.601    -0.487    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.204    -0.283 r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           0.259    -0.023    RF_state/data_in_q_reg[15]_0[10]
    SLICE_X10Y50         FDCE                                         r  RF_state/data_in_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.834    -0.919    RF_state/CLK
    SLICE_X10Y50         FDCE                                         r  RF_state/data_in_q_reg[10]/C
                         clock pessimism              0.432    -0.487    
                         clock uncertainty            0.318    -0.169    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.059    -0.110    RF_state/data_in_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.255%)  route 0.243ns (59.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.590    -0.498    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X2Y62          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=10, routed)          0.243    -0.091    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X3Y64          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.858    -0.895    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X3Y64          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism              0.411    -0.484    
                         clock uncertainty            0.318    -0.166    
    SLICE_X3Y64          FDRE (Hold_fdre_C_R)        -0.018    -0.184    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.255%)  route 0.243ns (59.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.590    -0.498    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X2Y62          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=10, routed)          0.243    -0.091    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X3Y64          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.858    -0.895    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X3Y64          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism              0.411    -0.484    
                         clock uncertainty            0.318    -0.166    
    SLICE_X3Y64          FDRE (Hold_fdre_C_R)        -0.018    -0.184    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.255%)  route 0.243ns (59.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.590    -0.498    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X2Y62          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=10, routed)          0.243    -0.091    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X3Y64          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.858    -0.895    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X3Y64          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/C
                         clock pessimism              0.411    -0.484    
                         clock uncertainty            0.318    -0.166    
    SLICE_X3Y64          FDRE (Hold_fdre_C_R)        -0.018    -0.184    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.094    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.829ns  (logic 1.446ns (37.779%)  route 2.382ns (62.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    V12                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           2.382     3.829    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X4Y59          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.505    -2.065    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X4Y59          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.160ns  (logic 0.215ns (18.506%)  route 0.945ns (81.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    V12                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           0.945     1.160    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X4Y59          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.860    -0.893    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X4Y59          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.829ns  (logic 1.446ns (37.779%)  route 2.382ns (62.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    V12                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           2.382     3.829    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X4Y59          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.505    -2.065    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X4Y59          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.160ns  (logic 0.215ns (18.506%)  route 0.945ns (81.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    V12                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           0.945     1.160    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X4Y59          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.860    -0.893    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X4Y59          FDRE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            intr_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.745ns  (logic 4.977ns (56.918%)  route 3.767ns (43.082%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    U16                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  intr_in_IBUF_inst/O
                         net (fo=5, routed)           3.767     5.222    intr_out_2_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.523     8.745 r  intr_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     8.745    intr_out_2
    E18                                                               r  intr_out_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdo
                            (input port)
  Destination:            sdo_test_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.314ns  (logic 4.960ns (67.809%)  route 2.355ns (32.191%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  sdo (IN)
                         net (fo=0)                   0.000     0.000    sdo
    U17                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sdo_IBUF_inst/O
                         net (fo=10, routed)          2.355     3.808    sdo_test_out_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.506     7.314 r  sdo_test_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.314    sdo_test_out
    V15                                                               r  sdo_test_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            intr_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.189ns  (logic 4.962ns (69.024%)  route 2.227ns (30.976%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    U16                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  intr_in_IBUF_inst/O
                         net (fo=5, routed)           2.227     3.681    intr_out_2_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.508     7.189 r  intr_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.189    intr_out
    R18                                                               r  intr_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            intr_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.951ns  (logic 1.432ns (73.394%)  route 0.519ns (26.606%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    U16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  intr_in_IBUF_inst/O
                         net (fo=5, routed)           0.519     0.741    intr_out_2_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.209     1.951 r  intr_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.951    intr_out
    R18                                                               r  intr_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdo
                            (input port)
  Destination:            sdo_test_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.977ns  (logic 1.429ns (72.260%)  route 0.549ns (27.740%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  sdo (IN)
                         net (fo=0)                   0.000     0.000    sdo
    U17                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  sdo_IBUF_inst/O
                         net (fo=10, routed)          0.549     0.770    sdo_test_out_OBUF
    V15                  OBUF (Prop_obuf_I_O)         1.207     1.977 r  sdo_test_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.977    sdo_test_out
    V15                                                               r  sdo_test_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            intr_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.717ns  (logic 1.446ns (53.238%)  route 1.270ns (46.762%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    U16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  intr_in_IBUF_inst/O
                         net (fo=5, routed)           1.270     1.493    intr_out_2_OBUF
    E18                  OBUF (Prop_obuf_I_O)         1.224     2.717 r  intr_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     2.717    intr_out_2
    E18                                                               r  intr_out_2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RF_0/data_out_q_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            data_out_s
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.256ns  (logic 3.959ns (63.279%)  route 2.297ns (36.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.884 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    98.523    RF_0/CLK
    SLICE_X1Y48          FDRE                                         r  RF_0/data_out_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.459    98.982 r  RF_0/data_out_q_reg/Q
                         net (fo=1, routed)           2.297   101.280    data_out_s_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.500   104.779 r  data_out_s_OBUF_inst/O
                         net (fo=0)                   0.000   104.779    data_out_s
    P18                                                               r  data_out_s (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.443ns  (logic 3.932ns (52.823%)  route 3.512ns (47.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.620    -1.496    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X4Y61          FDSE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDSE (Prop_fdse_C_Q)         0.456    -1.040 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.512     2.472    uart_tx_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.476     5.947 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.947    uart_tx
    R12                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdi_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sdi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.882ns  (logic 3.965ns (57.618%)  route 2.917ns (42.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.638    -1.478    clk_intr
    SLICE_X0Y46          FDCE                                         r  sdi_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.456    -1.022 r  sdi_q_reg/Q
                         net (fo=1, routed)           2.917     1.895    sdi_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.509     5.404 r  sdi_OBUF_inst/O
                         net (fo=0)                   0.000     5.404    sdi
    V16                                                               r  sdi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_q_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cs_test_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.881ns  (logic 3.966ns (57.629%)  route 2.916ns (42.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.638    -1.478    clk_intr
    SLICE_X0Y46          FDCE                                         r  cs_q_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.456    -1.022 r  cs_q_reg_lopt_replica_2/Q
                         net (fo=1, routed)           2.916     1.894    cs_q_reg_lopt_replica_2_1
    U12                  OBUF (Prop_obuf_I_O)         3.510     5.404 r  cs_test_out_OBUF_inst/O
                         net (fo=0)                   0.000     5.404    cs_test_out
    U12                                                               r  cs_test_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_q_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.696ns  (logic 3.966ns (59.228%)  route 2.730ns (40.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.638    -1.478    clk_intr
    SLICE_X0Y46          FDCE                                         r  cs_q_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.456    -1.022 r  cs_q_reg_lopt_replica/Q
                         net (fo=1, routed)           2.730     1.709    cs_q_reg_lopt_replica_1
    U15                  OBUF (Prop_obuf_I_O)         3.510     5.218 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     5.218    cs
    U15                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/Tx_ready_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Tx_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.422ns  (logic 3.976ns (61.911%)  route 2.446ns (38.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    -1.477    RF_state/CLK
    SLICE_X0Y48          FDCE                                         r  RF_state/Tx_ready_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDCE (Prop_fdce_C_Q)         0.456    -1.021 r  RF_state/Tx_ready_q_reg/Q
                         net (fo=1, routed)           2.446     1.426    Tx_ready_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.520     4.946 r  Tx_ready_OBUF_inst/O
                         net (fo=0)                   0.000     4.946    Tx_ready
    G17                                                               r  Tx_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            empty_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.914ns  (logic 4.041ns (68.333%)  route 1.873ns (31.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.625    -1.491    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X2Y58          FDSE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDSE (Prop_fdse_C_Q)         0.518    -0.973 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/Q
                         net (fo=1, routed)           1.873     0.900    empty_led_OBUF
    E13                  OBUF (Prop_obuf_I_O)         3.523     4.423 r  empty_led_OBUF_inst/O
                         net (fo=0)                   0.000     4.423    empty_led
    E13                                                               r  empty_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            full_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.898ns  (logic 4.036ns (68.424%)  route 1.862ns (31.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.625    -1.491    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y58          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.518    -0.973 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           1.862     0.890    full_led_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.518     4.407 r  full_led_OBUF_inst/O
                         net (fo=0)                   0.000     4.407    full_led
    H15                                                               r  full_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sck_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.496ns  (logic 3.963ns (72.105%)  route 1.533ns (27.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.626    -1.490    clk_intr
    SLICE_X0Y19          FDCE                                         r  sck_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456    -1.034 r  sck_q_reg/Q
                         net (fo=1, routed)           1.533     0.500    sck_OBUF
    U18                  OBUF (Prop_obuf_I_O)         3.507     4.006 r  sck_OBUF_inst/O
                         net (fo=0)                   0.000     4.006    sck
    U18                                                               r  sck (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sck_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.349ns (82.502%)  route 0.286ns (17.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.587    -0.501    clk_intr
    SLICE_X0Y19          FDCE                                         r  sck_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.360 r  sck_q_reg/Q
                         net (fo=1, routed)           0.286    -0.074    sck_OBUF
    U18                  OBUF (Prop_obuf_I_O)         1.208     1.134 r  sck_OBUF_inst/O
                         net (fo=0)                   0.000     1.134    sck
    U18                                                               r  sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            full_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.794ns  (logic 1.383ns (77.070%)  route 0.411ns (22.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.592    -0.496    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y58          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.411     0.079    full_led_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.219     1.298 r  full_led_OBUF_inst/O
                         net (fo=0)                   0.000     1.298    full_led
    H15                                                               r  full_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            empty_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.388ns (77.251%)  route 0.409ns (22.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.592    -0.496    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X2Y58          FDSE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDSE (Prop_fdse_C_Q)         0.164    -0.332 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/Q
                         net (fo=1, routed)           0.409     0.077    empty_led_OBUF
    E13                  OBUF (Prop_obuf_I_O)         1.224     1.300 r  empty_led_OBUF_inst/O
                         net (fo=0)                   0.000     1.300    empty_led
    E13                                                               r  empty_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/Tx_ready_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Tx_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.362ns (67.254%)  route 0.663ns (32.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.596    -0.492    RF_state/CLK
    SLICE_X0Y48          FDCE                                         r  RF_state/Tx_ready_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.351 r  RF_state/Tx_ready_q_reg/Q
                         net (fo=1, routed)           0.663     0.312    Tx_ready_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.221     1.533 r  Tx_ready_OBUF_inst/O
                         net (fo=0)                   0.000     1.533    Tx_ready
    G17                                                               r  Tx_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_q_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.156ns  (logic 1.352ns (62.705%)  route 0.804ns (37.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.595    -0.493    clk_intr
    SLICE_X0Y46          FDCE                                         r  cs_q_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.141    -0.352 r  cs_q_reg_lopt_replica/Q
                         net (fo=1, routed)           0.804     0.452    cs_q_reg_lopt_replica_1
    U15                  OBUF (Prop_obuf_I_O)         1.211     1.663 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     1.663    cs
    U15                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdi_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sdi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.351ns (60.953%)  route 0.866ns (39.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.595    -0.493    clk_intr
    SLICE_X0Y46          FDCE                                         r  sdi_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.141    -0.352 r  sdi_q_reg/Q
                         net (fo=1, routed)           0.866     0.513    sdi_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.210     1.724 r  sdi_OBUF_inst/O
                         net (fo=0)                   0.000     1.724    sdi
    V16                                                               r  sdi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_q_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cs_test_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.352ns (60.468%)  route 0.884ns (39.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.595    -0.493    clk_intr
    SLICE_X0Y46          FDCE                                         r  cs_q_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.141    -0.352 r  cs_q_reg_lopt_replica_2/Q
                         net (fo=1, routed)           0.884     0.531    cs_q_reg_lopt_replica_2_1
    U12                  OBUF (Prop_obuf_I_O)         1.211     1.742 r  cs_test_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.742    cs_test_out
    U12                                                               r  cs_test_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.411ns  (logic 1.318ns (54.681%)  route 1.093ns (45.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.589    -0.499    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X4Y61          FDSE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDSE (Prop_fdse_C_Q)         0.141    -0.358 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.093     0.734    uart_tx_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.177     1.912 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.912    uart_tx
    R12                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_0/data_out_q_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            data_out_s
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.347ns (69.566%)  route 0.589ns (30.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320   100.320 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.400 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.886    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.912 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.596    99.508    RF_0/CLK
    SLICE_X1Y48          FDRE                                         r  RF_0/data_out_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.146    99.654 r  RF_0/data_out_q_reg/Q
                         net (fo=1, routed)           0.589   100.243    data_out_s_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.201   101.444 r  data_out_s_OBUF_inst/O
                         net (fo=0)                   0.000   101.444    data_out_s
    P18                                                               r  data_out_s (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RF_0/data_out_q_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            data_out_s
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.256ns  (logic 3.959ns (63.279%)  route 2.297ns (36.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.884 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    98.523    RF_0/CLK
    SLICE_X1Y48          FDRE                                         r  RF_0/data_out_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.459    98.982 r  RF_0/data_out_q_reg/Q
                         net (fo=1, routed)           2.297   101.280    data_out_s_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.500   104.779 r  data_out_s_OBUF_inst/O
                         net (fo=0)                   0.000   104.779    data_out_s
    P18                                                               r  data_out_s (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.443ns  (logic 3.932ns (52.823%)  route 3.512ns (47.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.620    -1.496    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X4Y61          FDSE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDSE (Prop_fdse_C_Q)         0.456    -1.040 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.512     2.472    uart_tx_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.476     5.947 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.947    uart_tx
    R12                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdi_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sdi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.882ns  (logic 3.965ns (57.618%)  route 2.917ns (42.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.638    -1.478    clk_intr
    SLICE_X0Y46          FDCE                                         r  sdi_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.456    -1.022 r  sdi_q_reg/Q
                         net (fo=1, routed)           2.917     1.895    sdi_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.509     5.404 r  sdi_OBUF_inst/O
                         net (fo=0)                   0.000     5.404    sdi
    V16                                                               r  sdi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_q_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cs_test_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.881ns  (logic 3.966ns (57.629%)  route 2.916ns (42.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.638    -1.478    clk_intr
    SLICE_X0Y46          FDCE                                         r  cs_q_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.456    -1.022 r  cs_q_reg_lopt_replica_2/Q
                         net (fo=1, routed)           2.916     1.894    cs_q_reg_lopt_replica_2_1
    U12                  OBUF (Prop_obuf_I_O)         3.510     5.404 r  cs_test_out_OBUF_inst/O
                         net (fo=0)                   0.000     5.404    cs_test_out
    U12                                                               r  cs_test_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_q_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.696ns  (logic 3.966ns (59.228%)  route 2.730ns (40.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.638    -1.478    clk_intr
    SLICE_X0Y46          FDCE                                         r  cs_q_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.456    -1.022 r  cs_q_reg_lopt_replica/Q
                         net (fo=1, routed)           2.730     1.709    cs_q_reg_lopt_replica_1
    U15                  OBUF (Prop_obuf_I_O)         3.510     5.218 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     5.218    cs
    U15                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/Tx_ready_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Tx_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.422ns  (logic 3.976ns (61.911%)  route 2.446ns (38.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.639    -1.477    RF_state/CLK
    SLICE_X0Y48          FDCE                                         r  RF_state/Tx_ready_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDCE (Prop_fdce_C_Q)         0.456    -1.021 r  RF_state/Tx_ready_q_reg/Q
                         net (fo=1, routed)           2.446     1.426    Tx_ready_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.520     4.946 r  Tx_ready_OBUF_inst/O
                         net (fo=0)                   0.000     4.946    Tx_ready
    G17                                                               r  Tx_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            empty_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.914ns  (logic 4.041ns (68.333%)  route 1.873ns (31.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.625    -1.491    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X2Y58          FDSE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDSE (Prop_fdse_C_Q)         0.518    -0.973 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/Q
                         net (fo=1, routed)           1.873     0.900    empty_led_OBUF
    E13                  OBUF (Prop_obuf_I_O)         3.523     4.423 r  empty_led_OBUF_inst/O
                         net (fo=0)                   0.000     4.423    empty_led
    E13                                                               r  empty_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            full_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.898ns  (logic 4.036ns (68.424%)  route 1.862ns (31.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.625    -1.491    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y58          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.518    -0.973 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           1.862     0.890    full_led_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.518     4.407 r  full_led_OBUF_inst/O
                         net (fo=0)                   0.000     4.407    full_led
    H15                                                               r  full_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sck_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.496ns  (logic 3.963ns (72.105%)  route 1.533ns (27.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.626    -1.490    clk_intr
    SLICE_X0Y19          FDCE                                         r  sck_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456    -1.034 r  sck_q_reg/Q
                         net (fo=1, routed)           1.533     0.500    sck_OBUF
    U18                  OBUF (Prop_obuf_I_O)         3.507     4.006 r  sck_OBUF_inst/O
                         net (fo=0)                   0.000     4.006    sck
    U18                                                               r  sck (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sck_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.349ns (82.502%)  route 0.286ns (17.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.587    -0.501    clk_intr
    SLICE_X0Y19          FDCE                                         r  sck_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.360 r  sck_q_reg/Q
                         net (fo=1, routed)           0.286    -0.074    sck_OBUF
    U18                  OBUF (Prop_obuf_I_O)         1.208     1.134 r  sck_OBUF_inst/O
                         net (fo=0)                   0.000     1.134    sck
    U18                                                               r  sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            full_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.794ns  (logic 1.383ns (77.070%)  route 0.411ns (22.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.592    -0.496    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y58          FDRE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.411     0.079    full_led_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.219     1.298 r  full_led_OBUF_inst/O
                         net (fo=0)                   0.000     1.298    full_led
    H15                                                               r  full_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            empty_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.388ns (77.251%)  route 0.409ns (22.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.592    -0.496    fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X2Y58          FDSE                                         r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDSE (Prop_fdse_C_Q)         0.164    -0.332 r  fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/Q
                         net (fo=1, routed)           0.409     0.077    empty_led_OBUF
    E13                  OBUF (Prop_obuf_I_O)         1.224     1.300 r  empty_led_OBUF_inst/O
                         net (fo=0)                   0.000     1.300    empty_led
    E13                                                               r  empty_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/Tx_ready_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Tx_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.362ns (67.254%)  route 0.663ns (32.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.596    -0.492    RF_state/CLK
    SLICE_X0Y48          FDCE                                         r  RF_state/Tx_ready_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.351 r  RF_state/Tx_ready_q_reg/Q
                         net (fo=1, routed)           0.663     0.312    Tx_ready_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.221     1.533 r  Tx_ready_OBUF_inst/O
                         net (fo=0)                   0.000     1.533    Tx_ready
    G17                                                               r  Tx_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_q_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.156ns  (logic 1.352ns (62.705%)  route 0.804ns (37.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.595    -0.493    clk_intr
    SLICE_X0Y46          FDCE                                         r  cs_q_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.141    -0.352 r  cs_q_reg_lopt_replica/Q
                         net (fo=1, routed)           0.804     0.452    cs_q_reg_lopt_replica_1
    U15                  OBUF (Prop_obuf_I_O)         1.211     1.663 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     1.663    cs
    U15                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdi_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sdi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.351ns (60.953%)  route 0.866ns (39.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.595    -0.493    clk_intr
    SLICE_X0Y46          FDCE                                         r  sdi_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.141    -0.352 r  sdi_q_reg/Q
                         net (fo=1, routed)           0.866     0.513    sdi_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.210     1.724 r  sdi_OBUF_inst/O
                         net (fo=0)                   0.000     1.724    sdi
    V16                                                               r  sdi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_q_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cs_test_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.352ns (60.468%)  route 0.884ns (39.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.595    -0.493    clk_intr
    SLICE_X0Y46          FDCE                                         r  cs_q_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.141    -0.352 r  cs_q_reg_lopt_replica_2/Q
                         net (fo=1, routed)           0.884     0.531    cs_q_reg_lopt_replica_2_1
    U12                  OBUF (Prop_obuf_I_O)         1.211     1.742 r  cs_test_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.742    cs_test_out
    U12                                                               r  cs_test_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.411ns  (logic 1.318ns (54.681%)  route 1.093ns (45.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.589    -0.499    uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X4Y61          FDSE                                         r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDSE (Prop_fdse_C_Q)         0.141    -0.358 r  uart_dut_0/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.093     0.734    uart_tx_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.177     1.912 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.912    uart_tx
    R12                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_0/data_out_q_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            data_out_s
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.347ns (69.566%)  route 0.589ns (30.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320   100.320 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.760    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.400 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.886    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.912 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.596    99.508    RF_0/CLK
    SLICE_X1Y48          FDRE                                         r  RF_0/data_out_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.146    99.654 r  RF_0/data_out_q_reg/Q
                         net (fo=1, routed)           0.589   100.243    data_out_s_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.201   101.444 r  data_out_s_OBUF_inst/O
                         net (fo=0)                   0.000   101.444    data_out_s
    P18                                                               r  data_out_s (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    R2                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350    25.350 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.688 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.218    clk_wiz_dut/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.247 f  clk_wiz_dut/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.063    clk_wiz_dut/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -5.241 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.660    clk_wiz_dut/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  clk_wiz_dut/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.112    clk_wiz_dut/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.478ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    R2                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350    25.350 f  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.688 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.218    clk_wiz_dut/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.247 f  clk_wiz_dut/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.063    clk_wiz_dut/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.478ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -5.241 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.660    clk_wiz_dut/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  clk_wiz_dut/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.112    clk_wiz_dut/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           305 Endpoints
Min Delay           305 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/has_wait_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.005ns  (logic 1.466ns (24.406%)  route 4.540ns (75.594%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=252, routed)         4.540     6.005    RF_state/rst_IBUF
    SLICE_X11Y51         FDCE                                         f  RF_state/has_wait_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.442    -2.128    RF_state/CLK
    SLICE_X11Y51         FDCE                                         r  RF_state/has_wait_q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/counter_q_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 1.466ns (25.154%)  route 4.361ns (74.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=252, routed)         4.361     5.826    RF_state/rst_IBUF
    SLICE_X12Y50         FDCE                                         f  RF_state/counter_q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.441    -2.129    RF_state/CLK
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/counter_q_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 1.466ns (25.154%)  route 4.361ns (74.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=252, routed)         4.361     5.826    RF_state/rst_IBUF
    SLICE_X12Y50         FDCE                                         f  RF_state/counter_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.441    -2.129    RF_state/CLK
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/counter_q_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 1.466ns (25.154%)  route 4.361ns (74.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=252, routed)         4.361     5.826    RF_state/rst_IBUF
    SLICE_X12Y50         FDCE                                         f  RF_state/counter_q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.441    -2.129    RF_state/CLK
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/counter_q_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 1.466ns (25.154%)  route 4.361ns (74.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=252, routed)         4.361     5.826    RF_state/rst_IBUF
    SLICE_X12Y50         FDCE                                         f  RF_state/counter_q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.441    -2.129    RF_state/CLK
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sck_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.781ns  (logic 1.466ns (25.351%)  route 4.316ns (74.649%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=252, routed)         4.316     5.781    rst_IBUF
    SLICE_X0Y19          FDCE                                         f  sck_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.508    -2.061    clk_intr
    SLICE_X0Y19          FDCE                                         r  sck_q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/counter_q_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.679ns  (logic 1.466ns (25.808%)  route 4.213ns (74.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=252, routed)         4.213     5.679    RF_state/rst_IBUF
    SLICE_X11Y50         FDCE                                         f  RF_state/counter_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.442    -2.128    RF_state/CLK
    SLICE_X11Y50         FDCE                                         r  RF_state/counter_q_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/counter_q_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.679ns  (logic 1.466ns (25.808%)  route 4.213ns (74.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=252, routed)         4.213     5.679    RF_state/rst_IBUF
    SLICE_X11Y50         FDCE                                         f  RF_state/counter_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.442    -2.128    RF_state/CLK
    SLICE_X11Y50         FDCE                                         r  RF_state/counter_q_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/counter_q_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.679ns  (logic 1.466ns (25.808%)  route 4.213ns (74.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=252, routed)         4.213     5.679    RF_state/rst_IBUF
    SLICE_X11Y50         FDCE                                         f  RF_state/counter_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.442    -2.128    RF_state/CLK
    SLICE_X11Y50         FDCE                                         r  RF_state/counter_q_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/counter_q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.679ns  (logic 1.466ns (25.808%)  route 4.213ns (74.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=252, routed)         4.213     5.679    RF_state/rst_IBUF
    SLICE_X11Y50         FDCE                                         f  RF_state/counter_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.442    -2.128    RF_state/CLK
    SLICE_X11Y50         FDCE                                         r  RF_state/counter_q_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.234ns (40.157%)  route 0.348ns (59.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=252, routed)         0.348     0.582    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_reset
    SLICE_X2Y62          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.859    -0.894    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X2Y62          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/ctrl/FSM_sequential_curr_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.234ns (37.359%)  route 0.392ns (62.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=252, routed)         0.392     0.625    uart_dut_0/ctrl/rst_IBUF
    SLICE_X1Y63          FDCE                                         f  uart_dut_0/ctrl/FSM_sequential_curr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.858    -0.895    uart_dut_0/ctrl/clk_out1
    SLICE_X1Y63          FDCE                                         r  uart_dut_0/ctrl/FSM_sequential_curr_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/ctrl/data_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.234ns (37.359%)  route 0.392ns (62.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=252, routed)         0.392     0.625    uart_dut_0/ctrl/rst_IBUF
    SLICE_X1Y63          FDCE                                         f  uart_dut_0/ctrl/data_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.858    -0.895    uart_dut_0/ctrl/clk_out1
    SLICE_X1Y63          FDCE                                         r  uart_dut_0/ctrl/data_pos_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/ctrl/data_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.234ns (37.359%)  route 0.392ns (62.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=252, routed)         0.392     0.625    uart_dut_0/ctrl/rst_IBUF
    SLICE_X1Y63          FDCE                                         f  uart_dut_0/ctrl/data_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.858    -0.895    uart_dut_0/ctrl/clk_out1
    SLICE_X1Y63          FDCE                                         r  uart_dut_0/ctrl/data_pos_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/ctrl/FSM_sequential_curr_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.234ns (37.100%)  route 0.396ns (62.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=252, routed)         0.396     0.630    uart_dut_0/ctrl/rst_IBUF
    SLICE_X0Y63          FDCE                                         f  uart_dut_0/ctrl/FSM_sequential_curr_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.858    -0.895    uart_dut_0/ctrl/clk_out1
    SLICE_X0Y63          FDCE                                         r  uart_dut_0/ctrl/FSM_sequential_curr_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/ctrl/data_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.234ns (37.100%)  route 0.396ns (62.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=252, routed)         0.396     0.630    uart_dut_0/ctrl/rst_IBUF
    SLICE_X0Y63          FDCE                                         f  uart_dut_0/ctrl/data_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.858    -0.895    uart_dut_0/ctrl/clk_out1
    SLICE_X0Y63          FDCE                                         r  uart_dut_0/ctrl/data_pos_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/ctrl/curr_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.234ns (34.714%)  route 0.439ns (65.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=252, routed)         0.439     0.673    uart_dut_0/ctrl/rst_IBUF
    SLICE_X0Y62          FDCE                                         f  uart_dut_0/ctrl/curr_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.859    -0.894    uart_dut_0/ctrl/clk_out1
    SLICE_X0Y62          FDCE                                         r  uart_dut_0/ctrl/curr_data_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/ctrl/curr_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.234ns (34.714%)  route 0.439ns (65.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=252, routed)         0.439     0.673    uart_dut_0/ctrl/rst_IBUF
    SLICE_X0Y62          FDCE                                         f  uart_dut_0/ctrl/curr_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.859    -0.894    uart_dut_0/ctrl/clk_out1
    SLICE_X0Y62          FDCE                                         r  uart_dut_0/ctrl/curr_data_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/ctrl/curr_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.234ns (34.714%)  route 0.439ns (65.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=252, routed)         0.439     0.673    uart_dut_0/ctrl/rst_IBUF
    SLICE_X0Y62          FDCE                                         f  uart_dut_0/ctrl/curr_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.859    -0.894    uart_dut_0/ctrl/clk_out1
    SLICE_X0Y62          FDCE                                         r  uart_dut_0/ctrl/curr_data_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/ctrl/curr_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.234ns (34.714%)  route 0.439ns (65.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=252, routed)         0.439     0.673    uart_dut_0/ctrl/rst_IBUF
    SLICE_X0Y62          FDCE                                         f  uart_dut_0/ctrl/curr_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.859    -0.894    uart_dut_0/ctrl/clk_out1
    SLICE_X0Y62          FDCE                                         r  uart_dut_0/ctrl/curr_data_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           305 Endpoints
Min Delay           305 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/has_wait_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.005ns  (logic 1.466ns (24.406%)  route 4.540ns (75.594%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=252, routed)         4.540     6.005    RF_state/rst_IBUF
    SLICE_X11Y51         FDCE                                         f  RF_state/has_wait_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.442    -2.128    RF_state/CLK
    SLICE_X11Y51         FDCE                                         r  RF_state/has_wait_q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/counter_q_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 1.466ns (25.154%)  route 4.361ns (74.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=252, routed)         4.361     5.826    RF_state/rst_IBUF
    SLICE_X12Y50         FDCE                                         f  RF_state/counter_q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.441    -2.129    RF_state/CLK
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/counter_q_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 1.466ns (25.154%)  route 4.361ns (74.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=252, routed)         4.361     5.826    RF_state/rst_IBUF
    SLICE_X12Y50         FDCE                                         f  RF_state/counter_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.441    -2.129    RF_state/CLK
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/counter_q_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 1.466ns (25.154%)  route 4.361ns (74.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=252, routed)         4.361     5.826    RF_state/rst_IBUF
    SLICE_X12Y50         FDCE                                         f  RF_state/counter_q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.441    -2.129    RF_state/CLK
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/counter_q_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 1.466ns (25.154%)  route 4.361ns (74.846%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=252, routed)         4.361     5.826    RF_state/rst_IBUF
    SLICE_X12Y50         FDCE                                         f  RF_state/counter_q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.441    -2.129    RF_state/CLK
    SLICE_X12Y50         FDCE                                         r  RF_state/counter_q_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sck_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.781ns  (logic 1.466ns (25.351%)  route 4.316ns (74.649%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=252, routed)         4.316     5.781    rst_IBUF
    SLICE_X0Y19          FDCE                                         f  sck_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.508    -2.061    clk_intr
    SLICE_X0Y19          FDCE                                         r  sck_q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/counter_q_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.679ns  (logic 1.466ns (25.808%)  route 4.213ns (74.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=252, routed)         4.213     5.679    RF_state/rst_IBUF
    SLICE_X11Y50         FDCE                                         f  RF_state/counter_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.442    -2.128    RF_state/CLK
    SLICE_X11Y50         FDCE                                         r  RF_state/counter_q_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/counter_q_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.679ns  (logic 1.466ns (25.808%)  route 4.213ns (74.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=252, routed)         4.213     5.679    RF_state/rst_IBUF
    SLICE_X11Y50         FDCE                                         f  RF_state/counter_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.442    -2.128    RF_state/CLK
    SLICE_X11Y50         FDCE                                         r  RF_state/counter_q_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/counter_q_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.679ns  (logic 1.466ns (25.808%)  route 4.213ns (74.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=252, routed)         4.213     5.679    RF_state/rst_IBUF
    SLICE_X11Y50         FDCE                                         f  RF_state/counter_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.442    -2.128    RF_state/CLK
    SLICE_X11Y50         FDCE                                         r  RF_state/counter_q_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/counter_q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.679ns  (logic 1.466ns (25.808%)  route 4.213ns (74.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=252, routed)         4.213     5.679    RF_state/rst_IBUF
    SLICE_X11Y50         FDCE                                         f  RF_state/counter_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         1.442    -2.128    RF_state/CLK
    SLICE_X11Y50         FDCE                                         r  RF_state/counter_q_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.234ns (40.157%)  route 0.348ns (59.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=252, routed)         0.348     0.582    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_reset
    SLICE_X2Y62          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.859    -0.894    uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X2Y62          FDRE                                         r  uart_dut_0/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/ctrl/FSM_sequential_curr_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.234ns (37.359%)  route 0.392ns (62.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=252, routed)         0.392     0.625    uart_dut_0/ctrl/rst_IBUF
    SLICE_X1Y63          FDCE                                         f  uart_dut_0/ctrl/FSM_sequential_curr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.858    -0.895    uart_dut_0/ctrl/clk_out1
    SLICE_X1Y63          FDCE                                         r  uart_dut_0/ctrl/FSM_sequential_curr_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/ctrl/data_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.234ns (37.359%)  route 0.392ns (62.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=252, routed)         0.392     0.625    uart_dut_0/ctrl/rst_IBUF
    SLICE_X1Y63          FDCE                                         f  uart_dut_0/ctrl/data_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.858    -0.895    uart_dut_0/ctrl/clk_out1
    SLICE_X1Y63          FDCE                                         r  uart_dut_0/ctrl/data_pos_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/ctrl/data_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.234ns (37.359%)  route 0.392ns (62.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=252, routed)         0.392     0.625    uart_dut_0/ctrl/rst_IBUF
    SLICE_X1Y63          FDCE                                         f  uart_dut_0/ctrl/data_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.858    -0.895    uart_dut_0/ctrl/clk_out1
    SLICE_X1Y63          FDCE                                         r  uart_dut_0/ctrl/data_pos_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/ctrl/FSM_sequential_curr_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.234ns (37.100%)  route 0.396ns (62.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=252, routed)         0.396     0.630    uart_dut_0/ctrl/rst_IBUF
    SLICE_X0Y63          FDCE                                         f  uart_dut_0/ctrl/FSM_sequential_curr_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.858    -0.895    uart_dut_0/ctrl/clk_out1
    SLICE_X0Y63          FDCE                                         r  uart_dut_0/ctrl/FSM_sequential_curr_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/ctrl/data_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.234ns (37.100%)  route 0.396ns (62.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=252, routed)         0.396     0.630    uart_dut_0/ctrl/rst_IBUF
    SLICE_X0Y63          FDCE                                         f  uart_dut_0/ctrl/data_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.858    -0.895    uart_dut_0/ctrl/clk_out1
    SLICE_X0Y63          FDCE                                         r  uart_dut_0/ctrl/data_pos_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/ctrl/curr_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.234ns (34.714%)  route 0.439ns (65.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=252, routed)         0.439     0.673    uart_dut_0/ctrl/rst_IBUF
    SLICE_X0Y62          FDCE                                         f  uart_dut_0/ctrl/curr_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.859    -0.894    uart_dut_0/ctrl/clk_out1
    SLICE_X0Y62          FDCE                                         r  uart_dut_0/ctrl/curr_data_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/ctrl/curr_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.234ns (34.714%)  route 0.439ns (65.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=252, routed)         0.439     0.673    uart_dut_0/ctrl/rst_IBUF
    SLICE_X0Y62          FDCE                                         f  uart_dut_0/ctrl/curr_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.859    -0.894    uart_dut_0/ctrl/clk_out1
    SLICE_X0Y62          FDCE                                         r  uart_dut_0/ctrl/curr_data_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/ctrl/curr_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.234ns (34.714%)  route 0.439ns (65.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=252, routed)         0.439     0.673    uart_dut_0/ctrl/rst_IBUF
    SLICE_X0Y62          FDCE                                         f  uart_dut_0/ctrl/curr_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.859    -0.894    uart_dut_0/ctrl/clk_out1
    SLICE_X0Y62          FDCE                                         r  uart_dut_0/ctrl/curr_data_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_dut_0/ctrl/curr_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.234ns (34.714%)  route 0.439ns (65.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=252, routed)         0.439     0.673    uart_dut_0/ctrl/rst_IBUF
    SLICE_X0Y62          FDCE                                         f  uart_dut_0/ctrl/curr_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_dut/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_wiz_dut/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    clk_wiz_dut/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=298, routed)         0.859    -0.894    uart_dut_0/ctrl/clk_out1
    SLICE_X0Y62          FDCE                                         r  uart_dut_0/ctrl/curr_data_reg[3]/C





