<profile>

<section name = "Vitis HLS Report for 'Gamma_Pipeline_VITIS_LOOP_270_1'" level="0">
<item name = "Date">Thu May  8 10:10:25 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.474 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1026, 1026, 4.104 us, 4.104 us, 1026, 1026, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_270_1">1024, 1024, 2, 1, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 32, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 25, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln270_fu_148_p2">+, 0, 0, 18, 11, 1</column>
<column name="icmp_ln270_fu_142_p2">icmp, 0, 0, 12, 11, 12</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 11, 22</column>
<column name="i_fu_52">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_cast_reg_191">11, 0, 64, 53</column>
<column name="i_fu_52">11, 0, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Gamma_Pipeline_VITIS_LOOP_270_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Gamma_Pipeline_VITIS_LOOP_270_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Gamma_Pipeline_VITIS_LOOP_270_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Gamma_Pipeline_VITIS_LOOP_270_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Gamma_Pipeline_VITIS_LOOP_270_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Gamma_Pipeline_VITIS_LOOP_270_1, return value</column>
<column name="gamma_lut_0_address0">out, 10, ap_memory, gamma_lut_0, array</column>
<column name="gamma_lut_0_ce0">out, 1, ap_memory, gamma_lut_0, array</column>
<column name="gamma_lut_0_q0">in, 16, ap_memory, gamma_lut_0, array</column>
<column name="gamma_lut_1_address0">out, 10, ap_memory, gamma_lut_1, array</column>
<column name="gamma_lut_1_ce0">out, 1, ap_memory, gamma_lut_1, array</column>
<column name="gamma_lut_1_q0">in, 16, ap_memory, gamma_lut_1, array</column>
<column name="gamma_lut_2_address0">out, 10, ap_memory, gamma_lut_2, array</column>
<column name="gamma_lut_2_ce0">out, 1, ap_memory, gamma_lut_2, array</column>
<column name="gamma_lut_2_q0">in, 16, ap_memory, gamma_lut_2, array</column>
<column name="lut_0_V_0_address0">out, 10, ap_memory, lut_0_V_0, array</column>
<column name="lut_0_V_0_ce0">out, 1, ap_memory, lut_0_V_0, array</column>
<column name="lut_0_V_0_we0">out, 1, ap_memory, lut_0_V_0, array</column>
<column name="lut_0_V_0_d0">out, 10, ap_memory, lut_0_V_0, array</column>
<column name="lut_1_V_0_address0">out, 10, ap_memory, lut_1_V_0, array</column>
<column name="lut_1_V_0_ce0">out, 1, ap_memory, lut_1_V_0, array</column>
<column name="lut_1_V_0_we0">out, 1, ap_memory, lut_1_V_0, array</column>
<column name="lut_1_V_0_d0">out, 10, ap_memory, lut_1_V_0, array</column>
<column name="lut_2_V_0_address0">out, 10, ap_memory, lut_2_V_0, array</column>
<column name="lut_2_V_0_ce0">out, 1, ap_memory, lut_2_V_0, array</column>
<column name="lut_2_V_0_we0">out, 1, ap_memory, lut_2_V_0, array</column>
<column name="lut_2_V_0_d0">out, 10, ap_memory, lut_2_V_0, array</column>
</table>
</item>
</section>
</profile>
