INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/lab72/lab72.sim/sim_1/synth/func/xsim/tb_lab72_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab72
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/lab72/lab72.srcs/sources_1/new/tb_lab72.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab72
